Analysis & Synthesis report for peripheral
Sun Feb 21 17:14:00 2016
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |peripheral|LDA:comb_5|FSM:fsm|y_Q
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1
 16. Parameter Settings for User Entity Instance: ASC:asc
 17. Parameter Settings for User Entity Instance: LDA:comb_5|FSM:fsm
 18. Parameter Settings for User Entity Instance: LDA:comb_5|Var:v
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "LDA:comb_5|Var:v"
 28. Port Connectivity Checks: "LDA:comb_5|FSM:fsm"
 29. Port Connectivity Checks: "ASC:asc"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 21 17:14:00 2016         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; peripheral                                    ;
; Top-level Entity Name              ; peripheral                                    ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 143                                           ;
;     Total combinational functions  ; 135                                           ;
;     Dedicated logic registers      ; 36                                            ;
; Total registers                    ; 36                                            ;
; Total pins                         ; 117                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 230,400                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; peripheral         ; peripheral         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v                ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_controller.v         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_address_translator.v ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_adapter.v            ;
; peripheral.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.v                         ;
; LDA.v                                ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/LDA.v                                ;
; FSM.v                                ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/FSM.v                                ;
; datapath.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/datapath.v                           ;
; ASC.v                                ; yes             ; User Verilog HDL File        ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/ASC.v                                ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                          ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                             ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                          ;
; aglobal111.inc                       ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                          ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                           ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                              ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                              ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                            ;
; db/altsyncram_ddg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_ddg1.tdf               ;
; db/altsyncram_d7r1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/altsyncram_d7r1.tdf               ;
; db/decode_tpa.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/decode_tpa.tdf                    ;
; db/mux_8kb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/db/mux_8kb.tdf                       ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf                              ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc                         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc                       ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                               ;
+---------------------------------------------+-------------------------------------------------------------+
; Resource                                    ; Usage                                                       ;
+---------------------------------------------+-------------------------------------------------------------+
; Estimated Total logic elements              ; 143                                                         ;
;                                             ;                                                             ;
; Total combinational functions               ; 135                                                         ;
; Logic element usage by number of LUT inputs ;                                                             ;
;     -- 4 input functions                    ; 71                                                          ;
;     -- 3 input functions                    ; 19                                                          ;
;     -- <=2 input functions                  ; 45                                                          ;
;                                             ;                                                             ;
; Logic elements by mode                      ;                                                             ;
;     -- normal mode                          ; 99                                                          ;
;     -- arithmetic mode                      ; 36                                                          ;
;                                             ;                                                             ;
; Total registers                             ; 36                                                          ;
;     -- Dedicated logic registers            ; 36                                                          ;
;     -- I/O registers                        ; 0                                                           ;
;                                             ;                                                             ;
; I/O pins                                    ; 117                                                         ;
; Total memory bits                           ; 230400                                                      ;
; Total PLLs                                  ; 1                                                           ;
;     -- PLLs                                 ; 1                                                           ;
;                                             ;                                                             ;
; Maximum fan-out node                        ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 94                                                          ;
; Total fan-out                               ; 1463                                                        ;
; Average fan-out                             ; 4.23                                                        ;
+---------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |peripheral                                             ; 135 (1)           ; 36 (0)       ; 230400      ; 0            ; 0       ; 0         ; 117  ; 0            ; |peripheral                                                                                                                       ;              ;
;    |vga_adapter:VGA|                                    ; 134 (0)           ; 36 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 72 (0)            ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_ddg1:auto_generated|               ; 72 (0)            ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated                                                 ;              ;
;             |altsyncram_d7r1:altsyncram1|               ; 72 (0)            ; 10 (10)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1                     ;              ;
;                |decode_tpa:decode_a|                    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a ;              ;
;                |mux_8kb:mux5|                           ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5        ;              ;
;       |vga_controller:controller|                       ; 62 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peripheral|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |peripheral|vga_adapter:VGA|vga_pll:mypll ; C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/vga_adapter/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |peripheral|LDA:comb_5|FSM:fsm|y_Q                                ;
+------------+----------+----------+------------+------------+-----------+----------+
; Name       ; y_Q.Done ; y_Q.Draw ; y_Q.Setup3 ; y_Q.Setup2 ; y_Q.Setup ; y_Q.Idle ;
+------------+----------+----------+------------+------------+-----------+----------+
; y_Q.Idle   ; 0        ; 0        ; 0          ; 0          ; 0         ; 0        ;
; y_Q.Setup  ; 0        ; 0        ; 0          ; 0          ; 1         ; 1        ;
; y_Q.Setup2 ; 0        ; 0        ; 0          ; 1          ; 0         ; 1        ;
; y_Q.Setup3 ; 0        ; 0        ; 1          ; 0          ; 0         ; 1        ;
; y_Q.Draw   ; 0        ; 1        ; 0          ; 0          ; 0         ; 1        ;
; y_Q.Done   ; 1        ; 0        ; 0          ; 0          ; 0         ; 1        ;
+------------+----------+----------+------------+------------+-----------+----------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; ASC:asc|y1[0..7]                        ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|x1[0..8]                        ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|y0[0..7]                        ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|x0[0..8]                        ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|colour[0..2]                    ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|go                              ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|line_start[0..16]               ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|line_end[0..16]                 ; Stuck at GND due to stuck port clock_enable ;
; ASC:asc|line_colour[0..2]               ; Stuck at GND due to stuck port clock_enable ;
; LDA:comb_5|Var:v|y1ii[0..8]             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|y0ii[0..8]             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x1ii[0..8]             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x0ii[0..8]             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|ystep[0]               ; Stuck at VCC due to stuck port data_in      ;
; LDA:comb_5|Var:v|y1[0..8]               ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|y0[0..8]               ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x1[0..8]               ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x0[0..8]               ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|deltax[0..8]           ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|deltay[0..8]           ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|ystep[2..8]            ; Merged with LDA:comb_5|Var:v|ystep[1]       ;
; LDA:comb_5|Var:v|error[1..9]            ; Merged with LDA:comb_5|Var:v|error[0]       ;
; LDA:comb_5|Var:v|error[0]               ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|ystep[1]               ; Stuck at VCC due to stuck port data_in      ;
; LDA:comb_5|Var:v|steep                  ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|y[0..8]                ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|y_out[0..7]            ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|FSM:fsm|y_Q~2                ; Lost fanout                                 ;
; LDA:comb_5|FSM:fsm|y_Q~3                ; Lost fanout                                 ;
; LDA:comb_5|FSM:fsm|y_Q~4                ; Lost fanout                                 ;
; LDA:comb_5|FSM:fsm|y_Q~5                ; Lost fanout                                 ;
; LDA:comb_5|FSM:fsm|y_Q~6                ; Lost fanout                                 ;
; LDA:comb_5|FSM:fsm|y_Q.Setup            ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|FSM:fsm|y_Q.Setup2           ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|FSM:fsm|y_Q.Setup3           ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|FSM:fsm|y_Q.Draw             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x_out[0..8]            ; Stuck at GND due to stuck port clock_enable ;
; LDA:comb_5|FSM:fsm|y_Q.Done             ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|xlex1                  ; Stuck at GND due to stuck port data_in      ;
; LDA:comb_5|Var:v|x[0..8]                ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 231 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal             ; Registers Removed due to This Register                                              ;
+-------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; LDA:comb_5|Var:v|x1[0]        ; Stuck at GND                   ; LDA:comb_5|Var:v|deltax[0], LDA:comb_5|Var:v|deltax[1], LDA:comb_5|Var:v|deltax[2], ;
;                               ; due to stuck port data_in      ; LDA:comb_5|Var:v|deltax[3], LDA:comb_5|Var:v|deltax[4], LDA:comb_5|Var:v|deltax[5], ;
;                               ;                                ; LDA:comb_5|Var:v|deltax[6], LDA:comb_5|Var:v|deltax[7], LDA:comb_5|Var:v|deltax[8]  ;
; LDA:comb_5|FSM:fsm|y_Q.Setup2 ; Stuck at GND                   ; LDA:comb_5|Var:v|x_out[1], LDA:comb_5|Var:v|x_out[2], LDA:comb_5|Var:v|x_out[3],    ;
;                               ; due to stuck port data_in      ; LDA:comb_5|Var:v|x_out[4], LDA:comb_5|Var:v|x_out[5], LDA:comb_5|Var:v|x_out[6],    ;
;                               ;                                ; LDA:comb_5|Var:v|x_out[7]                                                           ;
; ASC:asc|y1[2]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[2], LDA:comb_5|Var:v|x1ii[2]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y1[1]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[1], LDA:comb_5|Var:v|x1ii[1]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y1[0]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[0], LDA:comb_5|Var:v|x1ii[0]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y1[5]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[5], LDA:comb_5|Var:v|x1ii[5]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y1[6]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[6], LDA:comb_5|Var:v|x1ii[6]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y1[7]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[7], LDA:comb_5|Var:v|x1ii[7]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|x1[8]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[8], LDA:comb_5|Var:v|x1ii[8]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[0]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[0], LDA:comb_5|Var:v|x0ii[0]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[1]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[1], LDA:comb_5|Var:v|x0ii[1]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[2]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[2], LDA:comb_5|Var:v|x0ii[2]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[3]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[3], LDA:comb_5|Var:v|x0ii[3]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[4]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[4], LDA:comb_5|Var:v|x0ii[4]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[5]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[5], LDA:comb_5|Var:v|x0ii[5]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[6]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[6], LDA:comb_5|Var:v|x0ii[6]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|y0[7]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[7], LDA:comb_5|Var:v|x0ii[7]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; ASC:asc|x0[8]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y0ii[8], LDA:comb_5|Var:v|x0ii[8]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; LDA:comb_5|Var:v|y1[0]        ; Stuck at GND                   ; LDA:comb_5|Var:v|deltay[8], LDA:comb_5|Var:v|ystep[1]                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[0]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[0], LDA:comb_5|Var:v|y_out[0]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[1]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[1], LDA:comb_5|Var:v|y_out[1]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[2]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[2], LDA:comb_5|Var:v|y_out[2]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[3]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[3], LDA:comb_5|Var:v|y_out[3]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[4]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[4], LDA:comb_5|Var:v|y_out[4]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[5]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[5], LDA:comb_5|Var:v|y_out[5]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[6]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[6], LDA:comb_5|Var:v|y_out[6]                                    ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; ASC:asc|y1[4]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[4], LDA:comb_5|Var:v|x1ii[4]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; LDA:comb_5|Var:v|steep        ; Stuck at GND                   ; LDA:comb_5|Var:v|y_out[7], LDA:comb_5|Var:v|x_out[8]                                ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; ASC:asc|y1[3]                 ; Stuck at GND                   ; LDA:comb_5|Var:v|y1ii[3], LDA:comb_5|Var:v|x1ii[3]                                  ;
;                               ; due to stuck port clock_enable ;                                                                                     ;
; LDA:comb_5|Var:v|x0[0]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[0]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[1]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[1]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[2]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[2]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[3]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[3]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[4]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[4]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[5]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[5]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[6]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[6]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[7]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[7]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|x0[8]        ; Stuck at GND                   ; LDA:comb_5|Var:v|x[8]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[8]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[8]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|Var:v|y0[7]        ; Stuck at GND                   ; LDA:comb_5|Var:v|y[7]                                                               ;
;                               ; due to stuck port data_in      ;                                                                                     ;
; LDA:comb_5|FSM:fsm|y_Q.Draw   ; Stuck at GND                   ; LDA:comb_5|FSM:fsm|y_Q.Done                                                         ;
;                               ; due to stuck port data_in      ;                                                                                     ;
+-------------------------------+--------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASC:asc ;
+------------------+-------+---------------------------+
; Parameter Name   ; Value ; Type                      ;
+------------------+-------+---------------------------+
; addr_mode        ; 000   ; Unsigned Binary           ;
; addr_status      ; 001   ; Unsigned Binary           ;
; addr_go          ; 010   ; Unsigned Binary           ;
; addr_line_start  ; 011   ; Unsigned Binary           ;
; addr_line_end    ; 100   ; Unsigned Binary           ;
; addr_line_colour ; 101   ; Unsigned Binary           ;
+------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LDA:comb_5|FSM:fsm ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Idle           ; 1     ; Signed Integer                         ;
; Setup          ; 2     ; Signed Integer                         ;
; Setup2         ; 3     ; Signed Integer                         ;
; Setup3         ; 4     ; Signed Integer                         ;
; Draw           ; 5     ; Signed Integer                         ;
; Done           ; 6     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LDA:comb_5|Var:v ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; Idle           ; 1     ; Signed Integer                       ;
; Setup          ; 2     ; Signed Integer                       ;
; Setup2         ; 3     ; Signed Integer                       ;
; Setup3         ; 4     ; Signed Integer                       ;
; Draw           ; 5     ; Signed Integer                       ;
; Done           ; 6     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 320x240        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ddg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LDA:comb_5|Var:v"                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; y1i[8] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; y0i[8] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; y_out  ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "y_out[8..8]" have no fanouts ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LDA:comb_5|FSM:fsm"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; old_X_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; old_Y_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASC:asc"                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "address[2..1]" will be connected to GND.     ;
; writedata   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "writedata[31..1]" will be connected to GND. ;
; readdata    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "readdata[31..1]" have no fanouts                       ;
; readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Feb 21 17:13:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file peripheral.v
    Info (12023): Found entity 1: peripheral
Info (12021): Found 1 design units, including 1 entities, in source file lda.v
    Info (12023): Found entity 1: LDA
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM
Info (12021): Found 1 design units, including 1 entities, in source file drawlines.v
    Info (12023): Found entity 1: drawlines
Warning (10463): Verilog HDL Declaration warning at datapath.v(20): "var" is SystemVerilog-2005 keyword
Info (12021): Found 5 design units, including 5 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
    Info (12023): Found entity 2: Var
    Info (12023): Found entity 3: register
    Info (12023): Found entity 4: counter
    Info (12023): Found entity 5: lessEqual
Info (12021): Found 1 design units, including 1 entities, in source file asc.v
    Info (12023): Found entity 1: ASC
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(47): created implicit net for "avs_si_chipselect"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(48): created implicit net for "avs_si_address"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(49): created implicit net for "avs_si_read"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(50): created implicit net for "avs_si_write"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(51): created implicit net for "avs_si_writedata"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(52): created implicit net for "avs_si_readdata"
Warning (10236): Verilog HDL Implicit Net warning at peripheral.v(53): created implicit net for "avs_si_waitrequest"
Warning (10236): Verilog HDL Implicit Net warning at drawlines.v(102): created implicit net for "colour_out"
Critical Warning (10846): Verilog HDL Instantiation warning at peripheral.v(68): instance has no name
Info (12127): Elaborating entity "peripheral" for the top level hierarchy
Warning (10034): Output port "avs_s1_readdata" at peripheral.v(28) has no driver
Warning (10034): Output port "avs_s1_waitrequest[0]" at peripheral.v(29) has no driver
Warning (10034): Output port "coe_vga_LEDG" at peripheral.v(30) has no driver
Info (12128): Elaborating entity "ASC" for hierarchy "ASC:asc"
Warning (10036): Verilog HDL or VHDL warning at ASC.v(42): object "reg_go" assigned a value but never read
Info (12128): Elaborating entity "LDA" for hierarchy "LDA:comb_5"
Info (12128): Elaborating entity "FSM" for hierarchy "LDA:comb_5|FSM:fsm"
Info (12128): Elaborating entity "Var" for hierarchy "LDA:comb_5|Var:v"
Warning (10230): Verilog HDL assignment warning at datapath.v(97): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at datapath.v(111): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf
    Info (12023): Found entity 1: altsyncram_ddg1
Info (12128): Elaborating entity "altsyncram_ddg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf
    Info (12023): Found entity 1: altsyncram_d7r1
Info (12128): Elaborating entity "altsyncram_d7r1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf
    Info (12023): Found entity 1: decode_tpa
Info (12128): Elaborating entity "decode_tpa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode3"
Info (12128): Elaborating entity "decode_tpa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf
    Info (12023): Found entity 1: mux_8kb
Info (12128): Elaborating entity "mux_8kb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (13005): Duplicate registers merged to single register
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "avs_s1_readdata[0]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[1]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[2]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[3]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[4]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[5]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[6]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[7]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[8]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[9]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[10]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[11]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[12]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[13]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[14]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[15]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[16]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[17]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[18]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[19]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[20]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[21]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[22]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[23]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[24]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[25]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[26]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[27]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[28]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[29]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[30]" is stuck at GND
    Warning (13410): Pin "avs_s1_readdata[31]" is stuck at GND
    Warning (13410): Pin "avs_s1_waitrequest[0]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[0]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[1]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[2]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[3]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[4]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[5]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[6]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[7]" is stuck at GND
    Warning (13410): Pin "coe_vga_LEDG[8]" is stuck at GND
    Warning (13410): Pin "coe_vga_VGA_SYNC" is stuck at VCC
Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info (17050): Register "LDA:comb_5|FSM:fsm|y_Q~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "LDA:comb_5|FSM:fsm|y_Q~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "LDA:comb_5|FSM:fsm|y_Q~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "LDA:comb_5|FSM:fsm|y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "LDA:comb_5|FSM:fsm|y_Q~6" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 38 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "avs_s1_chipselect[0]"
    Warning (15610): No output dependent on input pin "avs_s1_address[0]"
    Warning (15610): No output dependent on input pin "avs_s1_address[1]"
    Warning (15610): No output dependent on input pin "avs_s1_address[2]"
    Warning (15610): No output dependent on input pin "avs_s1_read[0]"
    Warning (15610): No output dependent on input pin "avs_s1_write[0]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[0]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[1]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[2]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[3]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[4]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[5]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[6]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[7]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[8]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[9]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[10]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[11]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[12]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[13]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[14]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[15]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[16]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[17]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[18]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[19]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[20]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[21]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[22]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[23]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[24]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[25]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[26]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[27]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[28]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[29]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[30]"
    Warning (15610): No output dependent on input pin "avs_s1_writedata[31]"
Info (21057): Implemented 323 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 77 output pins
    Info (21061): Implemented 148 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Sun Feb 21 17:14:00 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tommy/workspaces/Quartus II/lab5/peripheral/peripheral.map.smsg.


