<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="C:/Zynk_test/lowlag_test/lowlag_test.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c5bacfb419da46c6aa8cdbd4ee812c7d"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../Zynk_Book/ip_repo"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/ip_design/ip_design.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Zynk_Book/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd"/>
          <Attr Name="ImportTime" Val="1592845137"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_led_controller_0_0/ip_design_led_controller_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_xbar_0/ip_design_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_rst_processing_system7_0_100M_0/ip_design_rst_processing_system7_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_processing_system7_0_axi_periph_0/ip_design_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="hdl/ip_design.vhd"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_distortion_ip_0_0/ip_design_distortion_ip_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip/ip_design_zed_audio_ctrl_0_0/ip_design_zed_audio_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="hw_handoff/ip_design_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="hw_handoff/ip_design.hwh"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="hdl/ip_design.hwdef"/>
        <CompFileExtendedInfo CompFileName="ip_design.bd" FileRelPathName="ip_design_ooc.xdc"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Zynk_Book/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1592845137"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ip_design/ip/ip_design_distortion_ip_0_0/ip_design_distortion_ip_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Zynk_Book/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip/ip_design_distortion_ip_0_0/ip_design_distortion_ip_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1592845063"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ip_design_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/adventures_with_ip.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Zynk_Book/sources/zedboard/adventures_with_ip_integrator/constraints/adventures_with_ip.xdc"/>
          <Attr Name="ImportTime" Val="1434617114"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ip_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Explores SLR reassignments to potentially improve overall timing slack." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExploreSLLs" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">9</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
