vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/ClkDiv/ClkDividerN.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/ClkDiv/ClkDivTest.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/ClkDiv/ClkDividerN.vwf
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/ClkDiv/db/ClkDividerDemo.cbx.xml
design_name = ClkDividerN
instance = comp, \clkOut~output\, clkOut~output, ClkDividerN, 1
instance = comp, \clkIn~input\, clkIn~input, ClkDividerN, 1
instance = comp, \clkEn~input\, clkEn~input, ClkDividerN, 1
instance = comp, \clkOut~1\, clkOut~1, ClkDividerN, 1
instance = comp, \s_divCounter[1]\, s_divCounter[1], ClkDividerN, 1
instance = comp, \Equal0~0\, Equal0~0, ClkDividerN, 1
instance = comp, \s_divCounter[0]\, s_divCounter[0], ClkDividerN, 1
instance = comp, \clkOut~0\, clkOut~0, ClkDividerN, 1
instance = comp, \clkOut~reg0\, clkOut~reg0, ClkDividerN, 1
