[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-doc",
	"source": "yosys",
	"version": "0.52-2",
	"section": "universe/doc",
	"priority": "optional",
	"architecture": "all",
	"suggests": [
		"yosys"
	],
	"installedSize": 3027,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis (documentation)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/universe/y/yosys/yosys-doc_0.52-2_all.deb",
	"size": 2877754,
	"md5": "58e4c4887fb3d8d3347c491da30775ff",
	"sha1": "e7d33c1fe9bad3db6b04f03f99b8718ac9467ea8",
	"sha256": "23ff18efd9641356279ca9cb996e5fbbc6cd9cbd16014f6cc0fe6c13bbe15636",
	"sha512": "c2245185af75bf2f9a4671e7225a704501525bc71d1fa40b1376843855ed567b1bb156055f0d973508d8bbd9d410835679cd8591364c87d245f26915cb0a1a78",
	"descriptionMd5": "ab7d9326edc3c3820fff6f5ffb1d9709"
}]