Dec 13 13:46:58.091 disk0: C/H/S settings = 1024/4/32
Dec 13 13:46:58.146 CONSOLE: console managed by I/O board
Dec 13 13:46:58.451 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 13:46:58.451 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 13:46:58.631 ROM: Microcode has started.
Dec 13 13:47:05.791 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:47:05.822 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 13:47:05.822 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 13:47:05.919 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 13:47:05.934 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 13:47:05.935 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 13:47:05.935 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:05.936 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 13:47:05.936 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:47:05.936 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 13:47:05.936 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 13:47:05.936 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 13:47:05.936 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 13:47:05.943 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 13:47:05.943 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 13:47:05.943 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 13:47:06.271 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:47:06.306 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 13:47:06.344 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:47:06.356 ROM: trying to read bootvar 'BOOT'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'RSHELF'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'DSHELF'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'DIAG'
Dec 13 13:47:06.356 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:47:06.387 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 13:47:06.402 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 13:47:06.402 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 13:47:06.403 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 13:47:06.403 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 13:47:06.403 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 13:47:06.404 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 13:47:06.404 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 13:47:06.404 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 13:47:06.404 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 13:47:06.416 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:47:06.416 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:47:06.445 Calendar: reset
Dec 13 13:47:06.451 CPU0: JIT: partial JIT flush (count=171)
Dec 13 13:47:06.473 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 13:47:06.505 CPU0: JIT: partial JIT flush (count=195)
Dec 13 13:47:06.522 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 13:47:06.522 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 13:47:06.599 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.666 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.666 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.666 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 13:47:06.666 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.666 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 13:47:06.667 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.667 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.722 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 13:47:06.722 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 13:47:06.722 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 13:47:06.722 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 13:47:06.722 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 13:47:06.726 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:47:06.735 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:06.743 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.743 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.743 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 13:47:06.743 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.743 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.743 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.743 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.743 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 13:47:06.743 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.743 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.743 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 13:47:06.744 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 13:47:06.744 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.744 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.747 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:06.749 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.749 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.749 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:06.749 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.749 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.750 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.750 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.750 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 13:47:06.750 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 13:47:06.750 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.750 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.750 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.750 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.750 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 13:47:06.750 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.751 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 13:47:06.751 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 13:47:06.751 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.751 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.759 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:06.760 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.760 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.760 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:06.760 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.760 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.763 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:06.763 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:06.766 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:47:06.796 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 13:47:06.834 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:47:06.862 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:06.865 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.865 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.865 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:06.865 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.865 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.866 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:47:06.874 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:06.874 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:06.903 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:47:06.910 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:06.914 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.914 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.914 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:06.914 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.914 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.919 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:06.919 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.919 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:06.919 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:06.919 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:06.919 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:06.920 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:06.920 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:07.024 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:47:07.042 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:07.046 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:07.046 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:07.046 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:07.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:07.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:07.047 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:07.047 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:07.047 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:07.047 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:07.047 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:07.047 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:07.055 CPU0: JIT: partial JIT flush (count=198)
Dec 13 13:47:07.060 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:07.060 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:07.081 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 13:47:07.112 CPU0: JIT: partial JIT flush (count=188)
Dec 13 13:47:07.136 CPU0: JIT: flushing data structures (compiled pages=232)
Dec 13 13:47:07.169 CPU0: JIT: partial JIT flush (count=193)
Dec 13 13:47:07.219 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:47:07.260 CPU0: JIT: partial JIT flush (count=204)
Dec 13 13:47:07.307 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 13:47:07.336 CPU0: JIT: partial JIT flush (count=201)
Dec 13 13:47:07.370 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 13:47:07.419 CPU0: JIT: partial JIT flush (count=191)
Dec 13 13:47:07.450 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 13:47:07.494 CPU0: JIT: partial JIT flush (count=148)
Dec 13 13:47:07.558 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:47:07.606 CPU0: JIT: partial JIT flush (count=188)
Dec 13 13:47:07.749 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:47:07.789 CPU0: JIT: partial JIT flush (count=184)
Dec 13 13:47:07.873 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 13:47:07.963 CPU0: JIT: partial JIT flush (count=192)
Dec 13 13:47:08.007 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 13:47:08.033 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 13:47:08.033 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 13:47:08.057 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:47:08.089 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 13:47:08.119 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:47:08.140 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 13:47:08.167 CPU0: JIT: partial JIT flush (count=212)
Dec 13 13:47:08.195 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:47:08.265 CPU0: JIT: partial JIT flush (count=196)
Dec 13 13:47:08.298 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 13:47:08.327 CPU0: JIT: partial JIT flush (count=194)
Dec 13 13:47:08.350 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:47:08.399 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:47:08.420 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 13:47:08.447 CPU0: JIT: partial JIT flush (count=202)
Dec 13 13:47:08.473 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 13:47:08.498 CPU0: JIT: partial JIT flush (count=198)
Dec 13 13:47:08.523 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:47:08.550 CPU0: JIT: partial JIT flush (count=199)
Dec 13 13:47:08.577 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:47:08.600 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:08.605 CPU0: JIT: partial JIT flush (count=204)
Dec 13 13:47:08.622 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:08.629 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 13:47:08.655 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:47:08.671 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:47:08.681 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 13:47:08.686 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:08.708 CPU0: JIT: partial JIT flush (count=195)
Dec 13 13:47:08.714 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:08.714 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:08.715 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:08.715 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:08.715 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:08.732 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:47:08.733 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:08.758 CPU0: JIT: partial JIT flush (count=207)
Dec 13 13:47:08.787 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:47:08.798 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:08.798 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:47:08.798 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:47:08.798 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:47:08.798 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:47:08.811 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:08.815 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:47:08.846 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 13 13:47:08.890 CPU0: JIT: partial JIT flush (count=172)
Dec 13 13:47:08.913 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 13:47:08.965 CPU0: JIT: partial JIT flush (count=188)
Dec 13 13:47:08.995 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 13:47:09.043 CPU0: JIT: partial JIT flush (count=193)
Dec 13 13:47:09.080 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 13 13:47:09.149 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 13:47:09.268 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:47:09.334 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 13:47:09.357 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:47:09.357 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:47:09.379 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:47:09.428 CPU0: JIT: flushing data structures (compiled pages=267)
Dec 13 13:47:09.628 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:47:09.716 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 13:47:09.736 ROM: trying to set bootvar 'BSI=0'
Dec 13 13:47:09.737 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 13:47:09.737 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 13:47:10.124 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:47:11.586 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 13:47:15.060 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:47:27.596 CPU0: JIT: flushing data structures (compiled pages=257)
Dec 13 13:47:29.409 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:47:39.139 ROM: trying to set bootvar 'RANDOM_NUM=1839339982'
Dec 13 13:47:41.366 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 13:47:45.067 CPU0: JIT: partial JIT flush (count=175)
Dec 13 13:47:45.412 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 13:47:50.743 CPU0: JIT: partial JIT flush (count=174)
Dec 13 13:47:53.440 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 13 13:47:58.842 CPU0: JIT: partial JIT flush (count=172)
Dec 13 13:47:59.116 CPU0: JIT: flushing data structures (compiled pages=258)
Dec 13 13:48:04.955 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:48:05.800 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 13 13:48:05.847 CPU0: JIT: partial JIT flush (count=199)
Dec 13 13:48:05.861 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:48:05.884 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 13 13:48:05.887 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:48:05.887 C7200-IO-FE(0): unicast MAC address: ca:00:89:5c:00:00
Dec 13 13:48:05.919 CPU0: JIT: partial JIT flush (count=213)
Dec 13 13:48:05.967 CPU0: JIT: flushing data structures (compiled pages=257)
Dec 13 13:48:08.763 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:48:09.212 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 13:48:09.344 CPU0: JIT: partial JIT flush (count=191)
Dec 13 13:48:13.478 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 13 13:48:15.427 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:48:17.131 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 13:48:17.160 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:48:17.160 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:48:17.160 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:48:17.161 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:48:17.161 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:48:17.182 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:48:17.182 PA-FE-TX(1): unicast MAC address: ca:00:89:5c:00:1c
Dec 13 13:48:17.185 CPU0: JIT: partial JIT flush (count=214)
Dec 13 13:48:17.236 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 13:48:17.290 CPU0: JIT: partial JIT flush (count=209)
Dec 13 13:48:20.092 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 13:48:21.112 CPU0: JIT: partial JIT flush (count=187)
Dec 13 13:48:24.043 CPU0: JIT: flushing data structures (compiled pages=278)
Dec 13 13:48:24.381 CPU0: JIT: partial JIT flush (count=184)
Dec 13 13:48:26.639 CPU0: JIT: flushing data structures (compiled pages=275)
Dec 13 13:48:26.668 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 13:48:26.670 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:48:26.686 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:48:26.724 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 13 13:48:26.772 CPU0: JIT: partial JIT flush (count=203)
Dec 13 13:48:26.802 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 13:48:26.812 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 13:48:26.859 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:48:26.895 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 13 13:48:26.940 CPU0: JIT: partial JIT flush (count=202)
Dec 13 13:48:26.984 CPU0: JIT: flushing data structures (compiled pages=285)
Dec 13 13:48:27.027 CPU0: JIT: partial JIT flush (count=199)
Dec 13 13:48:27.067 CPU0: JIT: flushing data structures (compiled pages=287)
Dec 13 13:48:27.112 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:48:27.153 CPU0: JIT: flushing data structures (compiled pages=289)
Dec 13 13:48:27.196 CPU0: JIT: partial JIT flush (count=198)
Dec 13 13:48:27.238 CPU0: JIT: flushing data structures (compiled pages=297)
Dec 13 13:48:27.287 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:48:27.330 CPU0: JIT: flushing data structures (compiled pages=288)
Dec 13 13:48:27.378 CPU0: JIT: partial JIT flush (count=186)
Dec 13 13:48:27.426 CPU0: JIT: flushing data structures (compiled pages=294)
Dec 13 13:48:36.156 CPU0: JIT: partial JIT flush (count=166)
Dec 13 13:48:37.118 CPU0: JIT: flushing data structures (compiled pages=293)
Dec 13 13:49:02.367 CPU0: JIT: partial JIT flush (count=156)
Dec 13 13:49:05.399 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 13:49:09.384 CPU0: JIT: partial JIT flush (count=175)
Dec 13 13:49:28.123 CPU0: JIT: flushing data structures (compiled pages=299)
Dec 13 13:50:02.358 CPU0: JIT: partial JIT flush (count=144)
Dec 13 13:50:05.386 CPU0: JIT: flushing data structures (compiled pages=299)
Dec 13 13:50:11.423 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:50:51.814 CPU0: JIT: flushing data structures (compiled pages=301)
Dec 13 13:51:04.929 CPU0: JIT: partial JIT flush (count=169)
Dec 13 13:51:08.054 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 13:51:11.443 CPU0: JIT: partial JIT flush (count=181)
Dec 13 13:51:39.389 CPU0: JIT: flushing data structures (compiled pages=302)
Dec 13 13:52:02.188 CPU0: JIT: partial JIT flush (count=157)
Dec 13 13:52:05.377 CPU0: JIT: flushing data structures (compiled pages=302)
Dec 13 13:52:11.409 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:52:28.085 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 13:53:02.343 CPU0: JIT: partial JIT flush (count=146)
Dec 13 13:53:05.077 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 13:53:11.413 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:53:28.102 CPU0: JIT: flushing data structures (compiled pages=305)
Dec 13 13:54:02.343 CPU0: JIT: partial JIT flush (count=145)
Dec 13 13:54:05.048 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 13:54:10.147 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:54:28.077 CPU0: JIT: flushing data structures (compiled pages=308)
Dec 13 13:55:02.348 CPU0: JIT: partial JIT flush (count=145)
Dec 13 13:55:05.216 CPU0: JIT: flushing data structures (compiled pages=308)
Dec 13 13:55:11.404 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:55:28.086 CPU0: JIT: flushing data structures (compiled pages=309)
Dec 13 13:56:02.351 CPU0: JIT: partial JIT flush (count=145)
Dec 13 13:56:05.404 CPU0: JIT: flushing data structures (compiled pages=310)
Dec 13 13:56:11.411 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:56:28.072 CPU0: JIT: flushing data structures (compiled pages=312)
Dec 13 13:56:57.981 CPU0: JIT: partial JIT flush (count=149)
Dec 13 13:57:01.009 CPU0: JIT: flushing data structures (compiled pages=323)
Dec 13 13:57:04.001 CPU0: JIT: partial JIT flush (count=191)
Dec 13 13:57:04.937 CPU0: JIT: flushing data structures (compiled pages=342)
Dec 13 13:57:06.972 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:57:09.381 CPU0: JIT: flushing data structures (compiled pages=350)
Dec 13 13:57:11.417 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:57:13.006 CPU0: JIT: flushing data structures (compiled pages=373)
Dec 13 13:57:16.023 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:57:18.994 CPU0: JIT: flushing data structures (compiled pages=385)
Dec 13 13:57:23.171 CPU0: JIT: partial JIT flush (count=186)
Dec 13 13:58:02.314 CPU0: JIT: flushing data structures (compiled pages=402)
Dec 13 13:58:05.387 CPU0: JIT: partial JIT flush (count=186)
Dec 13 13:58:11.431 CPU0: JIT: flushing data structures (compiled pages=400)
Dec 13 13:58:36.488 CPU0: JIT: partial JIT flush (count=153)
Dec 13 13:58:39.305 CPU0: JIT: flushing data structures (compiled pages=399)
Dec 13 13:59:02.336 CPU0: JIT: partial JIT flush (count=156)
Dec 13 13:59:05.394 CPU0: JIT: flushing data structures (compiled pages=405)
Dec 13 13:59:11.416 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:59:39.374 CPU0: JIT: flushing data structures (compiled pages=406)
Dec 13 14:00:02.336 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:00:05.390 CPU0: JIT: flushing data structures (compiled pages=407)
Dec 13 14:00:11.425 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:00:35.859 CPU0: JIT: flushing data structures (compiled pages=408)
Dec 13 14:01:02.337 CPU0: JIT: partial JIT flush (count=151)
Dec 13 14:01:05.375 CPU0: JIT: flushing data structures (compiled pages=409)
Dec 13 14:01:11.431 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:01:29.361 CPU0: JIT: flushing data structures (compiled pages=410)
Dec 13 14:01:38.995 CPU0: JIT: partial JIT flush (count=173)
Dec 13 14:01:40.951 CPU0: JIT: flushing data structures (compiled pages=403)
Dec 13 14:01:41.554 CPU0: JIT: partial JIT flush (count=198)
Dec 13 14:01:43.777 CPU0: JIT: flushing data structures (compiled pages=435)
Dec 13 14:02:04.906 CPU0: JIT: partial JIT flush (count=162)
Dec 13 14:02:08.075 CPU0: JIT: flushing data structures (compiled pages=432)
Dec 13 14:02:12.186 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:02:30.450 CPU0: JIT: flushing data structures (compiled pages=435)
Dec 13 14:02:31.355 CPU0: JIT: partial JIT flush (count=199)
Dec 13 14:03:03.964 CPU0: JIT: flushing data structures (compiled pages=485)
Dec 13 14:03:06.194 CPU0: JIT: partial JIT flush (count=186)
Dec 13 14:03:07.109 CPU0: JIT: flushing data structures (compiled pages=533)
Dec 13 14:03:11.424 CPU0: JIT: partial JIT flush (count=181)
Dec 13 14:03:24.198 CPU0: JIT: flushing data structures (compiled pages=536)
Dec 13 14:04:02.328 CPU0: JIT: partial JIT flush (count=151)
Dec 13 14:04:05.462 CPU0: JIT: flushing data structures (compiled pages=537)
Dec 13 14:04:11.431 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:04:25.393 CPU0: JIT: flushing data structures (compiled pages=538)
Dec 13 14:05:04.894 CPU0: JIT: partial JIT flush (count=150)
Dec 13 14:05:08.032 CPU0: JIT: flushing data structures (compiled pages=536)
Dec 13 14:05:11.441 CPU0: JIT: partial JIT flush (count=182)
Dec 13 14:05:27.329 CPU0: JIT: flushing data structures (compiled pages=539)
Dec 13 14:06:02.312 CPU0: JIT: partial JIT flush (count=151)
Dec 13 14:06:05.373 CPU0: JIT: flushing data structures (compiled pages=540)
Dec 13 14:06:11.406 CPU0: JIT: partial JIT flush (count=173)
Dec 13 14:06:26.182 CPU0: JIT: flushing data structures (compiled pages=541)
Dec 13 14:07:02.302 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:07:05.377 CPU0: JIT: flushing data structures (compiled pages=542)
Dec 13 14:07:09.616 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:07:20.669 CPU0: JIT: flushing data structures (compiled pages=542)
Dec 13 14:08:02.306 CPU0: JIT: partial JIT flush (count=149)
Dec 13 14:08:05.406 CPU0: JIT: flushing data structures (compiled pages=544)
Dec 13 14:08:11.400 CPU0: JIT: partial JIT flush (count=173)
Dec 13 14:08:28.064 CPU0: JIT: flushing data structures (compiled pages=545)
Dec 13 14:09:02.278 CPU0: JIT: partial JIT flush (count=146)
Dec 13 14:09:05.380 CPU0: JIT: flushing data structures (compiled pages=546)
Dec 13 14:09:11.387 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:09:29.698 CPU0: JIT: flushing data structures (compiled pages=547)
Dec 13 14:10:02.286 CPU0: JIT: partial JIT flush (count=150)
Dec 13 14:10:05.371 CPU0: JIT: flushing data structures (compiled pages=548)
Dec 13 14:10:11.392 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:10:28.085 CPU0: JIT: flushing data structures (compiled pages=549)
Dec 13 14:11:04.655 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:11:08.053 CPU0: JIT: flushing data structures (compiled pages=546)
Dec 13 14:11:11.413 CPU0: JIT: partial JIT flush (count=183)
Dec 13 14:11:28.084 CPU0: JIT: flushing data structures (compiled pages=550)
Dec 13 14:11:32.620 CPU0: JIT: partial JIT flush (count=187)
Dec 13 14:11:33.733 CPU0: JIT: flushing data structures (compiled pages=601)
Dec 13 14:12:02.263 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:12:05.371 CPU0: JIT: flushing data structures (compiled pages=601)
Dec 13 14:12:11.394 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:12:32.186 CPU0: JIT: flushing data structures (compiled pages=602)
Dec 13 14:13:02.257 CPU0: JIT: partial JIT flush (count=158)
Dec 13 14:13:05.359 CPU0: JIT: flushing data structures (compiled pages=603)
Dec 13 14:13:11.380 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:13:33.171 CPU0: JIT: flushing data structures (compiled pages=604)
Dec 13 14:14:02.307 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:14:05.371 CPU0: JIT: flushing data structures (compiled pages=605)
Dec 13 14:14:11.421 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:14:28.088 CPU0: JIT: flushing data structures (compiled pages=606)
Dec 13 14:15:02.301 CPU0: JIT: partial JIT flush (count=147)
Dec 13 14:15:05.357 CPU0: JIT: flushing data structures (compiled pages=607)
Dec 13 14:15:11.402 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:15:35.164 CPU0: JIT: flushing data structures (compiled pages=608)
Dec 13 14:16:02.293 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:16:05.397 CPU0: JIT: flushing data structures (compiled pages=609)
Dec 13 14:16:11.397 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:16:36.191 CPU0: JIT: flushing data structures (compiled pages=610)
Dec 13 14:17:02.284 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:17:05.371 CPU0: JIT: flushing data structures (compiled pages=611)
Dec 13 14:17:09.721 CPU0: JIT: partial JIT flush (count=181)
Dec 13 14:17:28.705 CPU0: JIT: flushing data structures (compiled pages=612)
Dec 13 14:18:02.278 CPU0: JIT: partial JIT flush (count=147)
Dec 13 14:18:05.354 CPU0: JIT: flushing data structures (compiled pages=613)
Dec 13 14:18:11.387 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:18:28.169 CPU0: JIT: flushing data structures (compiled pages=614)
Dec 13 14:19:02.294 CPU0: JIT: partial JIT flush (count=146)
Dec 13 14:19:05.339 CPU0: JIT: flushing data structures (compiled pages=615)
Dec 13 14:19:11.392 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:19:35.326 CPU0: JIT: flushing data structures (compiled pages=616)
Dec 13 14:20:02.279 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:20:05.401 CPU0: JIT: flushing data structures (compiled pages=617)
Dec 13 14:20:11.387 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:20:34.465 CPU0: JIT: flushing data structures (compiled pages=618)
Dec 13 14:21:02.278 CPU0: JIT: partial JIT flush (count=151)
Dec 13 14:21:05.398 CPU0: JIT: flushing data structures (compiled pages=619)
Dec 13 14:21:11.374 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:21:41.204 CPU0: JIT: flushing data structures (compiled pages=620)
Dec 13 14:22:02.294 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:22:05.400 CPU0: JIT: flushing data structures (compiled pages=621)
Dec 13 14:22:11.412 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:22:18.309 CPU0: JIT: flushing data structures (compiled pages=624)
Dec 13 14:22:59.111 CPU0: JIT: partial JIT flush (count=145)
Dec 13 14:23:05.086 CPU0: JIT: flushing data structures (compiled pages=623)
Dec 13 14:23:10.027 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:23:28.106 CPU0: JIT: flushing data structures (compiled pages=623)
Dec 13 14:24:02.317 CPU0: JIT: partial JIT flush (count=146)
Dec 13 14:24:05.542 CPU0: JIT: flushing data structures (compiled pages=625)
Dec 13 14:48:04.534 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:50:18.445 CPU0: JIT: flushing data structures (compiled pages=626)
Dec 13 14:50:42.920 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:50:45.950 CPU0: JIT: flushing data structures (compiled pages=627)
Dec 13 14:50:51.969 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:51:19.965 CPU0: JIT: flushing data structures (compiled pages=628)
Dec 13 14:51:42.872 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:51:45.939 CPU0: JIT: flushing data structures (compiled pages=629)
Dec 13 14:51:51.963 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:52:19.956 CPU0: JIT: flushing data structures (compiled pages=630)
Dec 13 14:52:42.865 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:52:45.966 CPU0: JIT: flushing data structures (compiled pages=631)
Dec 13 14:52:50.403 CPU0: JIT: partial JIT flush (count=181)
Dec 13 14:53:19.949 CPU0: JIT: flushing data structures (compiled pages=632)
Dec 13 16:55:16.714 CPU0: JIT: partial JIT flush (count=157)
Dec 13 16:55:19.218 CPU0: JIT: flushing data structures (compiled pages=633)
Dec 13 16:55:24.874 CPU0: JIT: partial JIT flush (count=178)
Dec 13 17:03:42.339 CPU0: JIT: flushing data structures (compiled pages=634)
Dec 13 17:11:29.572 CPU0: JIT: partial JIT flush (count=156)
Dec 13 17:11:32.062 CPU0: JIT: flushing data structures (compiled pages=635)
Dec 13 17:11:37.544 CPU0: JIT: partial JIT flush (count=179)
Dec 13 17:12:03.037 CPU0: JIT: flushing data structures (compiled pages=636)
Dec 13 17:12:26.166 CPU0: JIT: partial JIT flush (count=157)
Dec 13 17:12:29.171 CPU0: JIT: flushing data structures (compiled pages=637)
Dec 13 17:12:35.212 CPU0: JIT: partial JIT flush (count=178)
Dec 13 17:39:37.669 CPU0: JIT: flushing data structures (compiled pages=638)
Dec 13 17:39:56.887 CPU0: JIT: partial JIT flush (count=158)
Dec 13 17:39:59.815 CPU0: JIT: flushing data structures (compiled pages=639)
Dec 13 18:42:30.224 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:09:04.891 CPU0: JIT: flushing data structures (compiled pages=640)
Dec 13 23:09:24.627 CPU0: JIT: partial JIT flush (count=163)
Dec 13 23:09:27.669 CPU0: JIT: flushing data structures (compiled pages=641)
Dec 13 23:09:33.697 CPU0: JIT: partial JIT flush (count=173)
Dec 13 23:09:50.372 CPU0: JIT: flushing data structures (compiled pages=642)
Dec 13 23:10:27.190 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:10:30.357 CPU0: JIT: flushing data structures (compiled pages=640)
Dec 13 23:10:33.732 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:10:50.434 CPU0: JIT: flushing data structures (compiled pages=642)
Dec 13 23:11:24.628 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:11:27.369 CPU0: JIT: flushing data structures (compiled pages=645)
Dec 13 23:11:33.734 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:12:06.550 CPU0: JIT: flushing data structures (compiled pages=645)
Dec 13 23:12:24.611 CPU0: JIT: partial JIT flush (count=162)
Dec 13 23:12:27.687 CPU0: JIT: flushing data structures (compiled pages=646)
Dec 13 23:12:33.725 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:13:17.557 CPU0: JIT: flushing data structures (compiled pages=647)
Dec 13 23:13:27.213 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:13:30.382 CPU0: JIT: flushing data structures (compiled pages=644)
Dec 13 23:13:38.546 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:14:24.598 CPU0: JIT: flushing data structures (compiled pages=648)
Dec 13 23:14:27.663 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:14:32.272 CPU0: JIT: flushing data structures (compiled pages=647)
Dec 13 23:15:12.071 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:15:25.756 CPU0: JIT: flushing data structures (compiled pages=652)
Dec 13 23:15:30.327 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:15:33.715 CPU0: JIT: flushing data structures (compiled pages=648)
Dec 13 23:16:10.551 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:16:27.203 CPU0: JIT: flushing data structures (compiled pages=652)
Dec 13 23:16:30.360 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:16:33.692 CPU0: JIT: flushing data structures (compiled pages=651)
Dec 13 23:17:11.518 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:17:27.180 CPU0: JIT: flushing data structures (compiled pages=653)
Dec 13 23:17:30.326 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:17:33.706 CPU0: JIT: flushing data structures (compiled pages=651)
Dec 13 23:17:43.095 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:18:24.611 CPU0: JIT: flushing data structures (compiled pages=654)
Dec 13 23:18:27.678 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:18:33.699 CPU0: JIT: flushing data structures (compiled pages=652)
Dec 13 23:18:50.394 CPU0: JIT: partial JIT flush (count=161)
Dec 13 23:19:24.610 CPU0: JIT: flushing data structures (compiled pages=655)
Dec 13 23:19:27.679 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:19:33.709 CPU0: JIT: flushing data structures (compiled pages=653)
Dec 13 23:19:50.415 CPU0: JIT: partial JIT flush (count=162)
Dec 13 23:20:24.632 CPU0: JIT: flushing data structures (compiled pages=657)
Dec 13 23:20:27.660 CPU0: JIT: partial JIT flush (count=188)
Dec 13 23:20:33.688 CPU0: JIT: flushing data structures (compiled pages=656)
Dec 13 23:20:50.374 CPU0: JIT: partial JIT flush (count=161)
Dec 13 23:21:21.385 CPU0: JIT: flushing data structures (compiled pages=659)
Dec 13 23:21:27.218 CPU0: JIT: partial JIT flush (count=184)
Dec 13 23:21:33.707 CPU0: JIT: flushing data structures (compiled pages=655)
Dec 13 23:21:50.392 CPU0: JIT: partial JIT flush (count=161)
Dec 13 23:22:24.583 CPU0: JIT: flushing data structures (compiled pages=661)
Dec 13 23:22:27.346 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:22:33.678 CPU0: JIT: flushing data structures (compiled pages=660)
Dec 13 23:22:54.479 CPU0: JIT: partial JIT flush (count=159)
Dec 13 23:23:24.623 CPU0: JIT: flushing data structures (compiled pages=663)
Dec 13 23:23:27.679 CPU0: JIT: partial JIT flush (count=188)
Dec 13 23:23:33.684 CPU0: JIT: flushing data structures (compiled pages=661)
Dec 13 23:23:54.401 CPU0: JIT: partial JIT flush (count=159)
Dec 13 23:24:24.588 CPU0: JIT: flushing data structures (compiled pages=665)
Dec 13 23:24:27.654 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:24:31.887 CPU0: JIT: flushing data structures (compiled pages=666)
Dec 13 23:24:33.677 CPU0: JIT: partial JIT flush (count=151)
Dec 13 23:24:37.653 CPU0: JIT: flushing data structures (compiled pages=667)
Dec 13 23:25:24.637 CPU0: JIT: partial JIT flush (count=143)
Dec 13 23:25:27.439 CPU0: JIT: flushing data structures (compiled pages=668)
Dec 13 23:25:33.699 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:25:50.373 CPU0: JIT: flushing data structures (compiled pages=669)
Dec 13 23:26:27.194 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:26:30.312 CPU0: JIT: flushing data structures (compiled pages=666)
Dec 13 23:26:33.707 CPU0: JIT: partial JIT flush (count=182)
Dec 13 23:26:40.120 CPU0: JIT: flushing data structures (compiled pages=672)
Dec 13 23:27:24.600 CPU0: JIT: partial JIT flush (count=148)
Dec 13 23:27:27.681 CPU0: JIT: flushing data structures (compiled pages=671)
Dec 13 23:27:33.717 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:27:50.370 CPU0: JIT: flushing data structures (compiled pages=672)
Dec 13 23:28:27.170 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:28:30.312 CPU0: JIT: flushing data structures (compiled pages=669)
Dec 13 23:28:33.686 CPU0: JIT: partial JIT flush (count=182)
Dec 13 23:28:50.394 CPU0: JIT: flushing data structures (compiled pages=673)
Dec 13 23:29:27.171 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:29:30.339 CPU0: JIT: flushing data structures (compiled pages=671)
Dec 13 23:29:33.700 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:29:50.377 CPU0: JIT: flushing data structures (compiled pages=674)
Dec 13 23:30:27.199 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:30:30.079 CPU0: JIT: flushing data structures (compiled pages=671)
Dec 13 23:30:33.686 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:30:50.385 CPU0: JIT: flushing data structures (compiled pages=676)
Dec 13 23:31:27.198 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:31:30.360 CPU0: JIT: flushing data structures (compiled pages=673)
Dec 13 23:31:33.704 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:31:45.451 CPU0: JIT: flushing data structures (compiled pages=678)
Dec 13 23:32:27.162 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:32:30.315 CPU0: JIT: flushing data structures (compiled pages=675)
Dec 13 23:32:33.687 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:32:45.454 CPU0: JIT: flushing data structures (compiled pages=678)
Dec 13 23:33:27.177 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:33:30.328 CPU0: JIT: flushing data structures (compiled pages=676)
Dec 13 23:33:37.569 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:34:24.607 CPU0: JIT: flushing data structures (compiled pages=679)
Dec 13 23:34:27.653 CPU0: JIT: partial JIT flush (count=185)
Dec 13 23:34:32.606 CPU0: JIT: flushing data structures (compiled pages=678)
Dec 13 23:34:42.941 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:35:24.582 CPU0: JIT: flushing data structures (compiled pages=681)
Dec 13 23:35:27.695 CPU0: JIT: partial JIT flush (count=185)
Dec 13 23:35:33.736 CPU0: JIT: flushing data structures (compiled pages=679)
Dec 13 23:35:50.373 CPU0: JIT: partial JIT flush (count=163)
Dec 13 23:36:26.237 CPU0: JIT: flushing data structures (compiled pages=683)
Dec 13 23:36:30.343 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:36:33.703 CPU0: JIT: flushing data structures (compiled pages=683)
Dec 13 23:36:50.348 CPU0: JIT: partial JIT flush (count=163)
Dec 13 23:37:24.604 CPU0: JIT: flushing data structures (compiled pages=684)
Dec 13 23:37:27.679 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:37:33.701 CPU0: JIT: flushing data structures (compiled pages=682)
Dec 13 23:37:50.399 CPU0: JIT: partial JIT flush (count=163)
Dec 13 23:38:25.250 CPU0: JIT: flushing data structures (compiled pages=687)
Dec 13 23:38:30.343 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:38:33.736 CPU0: JIT: flushing data structures (compiled pages=686)
Dec 13 23:38:41.342 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:39:24.594 CPU0: JIT: flushing data structures (compiled pages=687)
Dec 13 23:39:27.684 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:39:33.729 CPU0: JIT: flushing data structures (compiled pages=686)
Dec 13 23:39:50.364 CPU0: JIT: partial JIT flush (count=163)
Dec 13 23:40:26.232 CPU0: JIT: flushing data structures (compiled pages=690)
Dec 13 23:40:30.346 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:40:33.699 CPU0: JIT: flushing data structures (compiled pages=689)
Dec 13 23:40:50.393 CPU0: JIT: partial JIT flush (count=162)
Dec 13 23:41:26.241 CPU0: JIT: flushing data structures (compiled pages=691)
Dec 13 23:41:30.317 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:41:33.733 CPU0: JIT: flushing data structures (compiled pages=688)
Dec 13 23:41:50.409 CPU0: JIT: partial JIT flush (count=164)
Dec 13 23:42:25.954 CPU0: JIT: flushing data structures (compiled pages=692)
Dec 13 23:42:30.326 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:42:33.727 CPU0: JIT: flushing data structures (compiled pages=690)
Dec 13 23:43:12.735 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:43:27.220 CPU0: JIT: flushing data structures (compiled pages=692)
Dec 13 23:43:30.362 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:43:37.681 CPU0: JIT: flushing data structures (compiled pages=691)
Dec 13 23:44:21.774 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:44:24.588 CPU0: JIT: flushing data structures (compiled pages=690)
Dec 13 23:44:27.225 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:44:28.827 CPU0: JIT: flushing data structures (compiled pages=687)
Dec 13 23:44:30.469 CPU0: JIT: partial JIT flush (count=185)
Dec 13 23:44:33.603 CPU0: JIT: flushing data structures (compiled pages=691)
Dec 13 23:44:39.174 CPU0: JIT: partial JIT flush (count=173)
Dec 13 23:44:39.209 CPU0: JIT: flushing data structures (compiled pages=690)
Dec 13 23:44:45.100 CPU0: JIT: partial JIT flush (count=166)
Dec 13 23:44:45.395 CPU0: JIT: flushing data structures (compiled pages=691)
Dec 13 23:44:49.842 CPU0: JIT: partial JIT flush (count=171)
Dec 13 23:44:50.370 CPU0: JIT: flushing data structures (compiled pages=694)
Dec 13 23:44:54.276 CPU0: JIT: partial JIT flush (count=167)
Dec 13 23:44:55.699 CPU0: JIT: flushing data structures (compiled pages=701)
Dec 13 23:44:58.492 CPU0: JIT: partial JIT flush (count=171)
Dec 13 23:44:59.399 CPU0: JIT: flushing data structures (compiled pages=704)
Dec 13 23:45:01.153 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:45:03.111 CPU0: JIT: flushing data structures (compiled pages=709)
Dec 13 23:45:03.130 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 23:45:03.150 CPU0: JIT: partial JIT flush (count=189)
Dec 13 23:45:03.184 CPU0: JIT: flushing data structures (compiled pages=716)
Dec 13 23:45:03.215 CPU0: JIT: partial JIT flush (count=188)
Dec 13 23:45:03.227 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 23:45:03.244 CPU0: JIT: flushing data structures (compiled pages=727)
Dec 13 23:45:03.273 CPU0: JIT: partial JIT flush (count=193)
Dec 13 23:45:03.300 CPU0: JIT: flushing data structures (compiled pages=717)
Dec 13 23:45:03.332 CPU0: JIT: partial JIT flush (count=202)
Dec 13 23:45:03.359 CPU0: JIT: flushing data structures (compiled pages=720)
Dec 13 23:45:03.387 CPU0: JIT: partial JIT flush (count=198)
Dec 13 23:45:03.417 CPU0: JIT: flushing data structures (compiled pages=728)
Dec 13 23:45:03.447 CPU0: JIT: partial JIT flush (count=197)
Dec 13 23:45:03.474 CPU0: JIT: flushing data structures (compiled pages=725)
Dec 13 23:45:03.503 CPU0: JIT: partial JIT flush (count=205)
Dec 13 23:45:03.533 CPU0: JIT: flushing data structures (compiled pages=730)
Dec 13 23:45:03.563 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:45:03.591 CPU0: JIT: flushing data structures (compiled pages=728)
Dec 13 23:45:03.634 CPU0: JIT: partial JIT flush (count=191)
Dec 13 23:45:12.957 CPU0: JIT: flushing data structures (compiled pages=728)
Dec 13 23:45:27.185 CPU0: JIT: partial JIT flush (count=168)
Dec 13 23:45:30.324 CPU0: JIT: flushing data structures (compiled pages=729)
Dec 13 23:45:33.701 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:45:50.741 CPU0: JIT: flushing data structures (compiled pages=731)
Dec 13 23:46:24.595 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:46:27.688 CPU0: JIT: flushing data structures (compiled pages=732)
Dec 13 23:46:31.678 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:46:37.654 CPU0: JIT: flushing data structures (compiled pages=734)
Dec 13 23:46:40.059 CPU0: JIT: partial JIT flush (count=169)
Dec 13 23:46:40.120 CPU0: JIT: flushing data structures (compiled pages=735)
Dec 13 23:46:40.777 CPU0: JIT: partial JIT flush (count=192)
Dec 13 23:46:49.165 CPU0: JIT: flushing data structures (compiled pages=778)
Dec 13 23:46:49.229 CPU0: JIT: partial JIT flush (count=201)
Dec 13 23:46:51.142 CPU0: JIT: flushing data structures (compiled pages=775)
Dec 13 23:46:53.202 CPU0: JIT: partial JIT flush (count=189)
Dec 13 23:46:53.601 CPU0: JIT: flushing data structures (compiled pages=812)
Dec 13 23:46:57.453 CPU0: JIT: partial JIT flush (count=173)
Dec 13 23:46:57.773 CPU0: JIT: flushing data structures (compiled pages=859)
Dec 13 23:47:05.852 CPU0: JIT: partial JIT flush (count=167)
Dec 13 23:47:06.034 CPU0: JIT: flushing data structures (compiled pages=910)
Dec 13 23:47:20.973 CPU0: JIT: partial JIT flush (count=164)
Dec 13 23:47:20.990 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 23:47:20.998 CPU0: JIT: flushing data structures (compiled pages=913)
Dec 13 23:47:21.034 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:47:21.064 CPU0: JIT: flushing data structures (compiled pages=918)
Dec 13 23:47:21.085 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 23:47:21.097 CPU0: JIT: partial JIT flush (count=192)
Dec 13 23:47:21.123 CPU0: JIT: flushing data structures (compiled pages=911)
Dec 13 23:47:21.153 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:47:21.182 CPU0: JIT: flushing data structures (compiled pages=925)
Dec 13 23:47:21.213 CPU0: JIT: partial JIT flush (count=196)
Dec 13 23:47:21.240 CPU0: JIT: flushing data structures (compiled pages=914)
Dec 13 23:47:21.271 CPU0: JIT: partial JIT flush (count=202)
Dec 13 23:47:21.298 CPU0: JIT: flushing data structures (compiled pages=918)
Dec 13 23:47:21.328 CPU0: JIT: partial JIT flush (count=196)
Dec 13 23:47:21.357 CPU0: JIT: flushing data structures (compiled pages=928)
Dec 13 23:47:21.389 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:47:21.417 CPU0: JIT: flushing data structures (compiled pages=918)
Dec 13 23:47:21.447 CPU0: JIT: partial JIT flush (count=192)
Dec 13 23:47:21.486 CPU0: JIT: flushing data structures (compiled pages=925)
Dec 13 23:47:27.207 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:47:30.324 CPU0: JIT: flushing data structures (compiled pages=924)
Dec 13 23:47:33.688 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:47:52.773 CPU0: JIT: flushing data structures (compiled pages=927)
Dec 13 23:48:22.489 CPU0: JIT: partial JIT flush (count=155)
Dec 13 23:48:27.201 CPU0: JIT: flushing data structures (compiled pages=929)
Dec 13 23:48:31.159 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:48:39.393 CPU0: JIT: flushing data structures (compiled pages=930)
Dec 13 23:49:24.581 CPU0: JIT: partial JIT flush (count=141)
Dec 13 23:49:27.664 CPU0: JIT: flushing data structures (compiled pages=930)
Dec 13 23:49:31.568 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:49:47.845 CPU0: JIT: flushing data structures (compiled pages=931)
Dec 13 23:50:24.580 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:50:27.324 CPU0: JIT: flushing data structures (compiled pages=932)
Dec 13 23:50:31.661 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:50:39.379 CPU0: JIT: flushing data structures (compiled pages=934)
Dec 13 23:51:24.582 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:51:27.656 CPU0: JIT: flushing data structures (compiled pages=935)
Dec 13 23:51:31.165 CPU0: JIT: partial JIT flush (count=173)
Dec 13 23:51:43.537 CPU0: JIT: flushing data structures (compiled pages=935)
Dec 13 23:52:24.604 CPU0: JIT: partial JIT flush (count=142)
Dec 13 23:52:27.295 CPU0: JIT: flushing data structures (compiled pages=936)
Dec 13 23:52:31.660 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:52:39.353 CPU0: JIT: flushing data structures (compiled pages=938)
Dec 13 23:53:24.584 CPU0: JIT: partial JIT flush (count=141)
Dec 13 23:53:27.644 CPU0: JIT: flushing data structures (compiled pages=938)
Dec 13 23:53:32.814 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:53:43.994 CPU0: JIT: flushing data structures (compiled pages=940)
Dec 13 23:54:24.574 CPU0: JIT: partial JIT flush (count=143)
Dec 13 23:54:27.647 CPU0: JIT: flushing data structures (compiled pages=940)
Dec 13 23:54:30.474 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:54:38.840 CPU0: JIT: flushing data structures (compiled pages=943)
Dec 13 23:55:24.564 CPU0: JIT: partial JIT flush (count=141)
Dec 13 23:55:27.646 CPU0: JIT: flushing data structures (compiled pages=942)
Dec 13 23:55:31.576 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:55:49.827 CPU0: JIT: flushing data structures (compiled pages=943)
Dec 13 23:56:24.602 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:56:27.642 CPU0: JIT: flushing data structures (compiled pages=944)
Dec 13 23:56:31.635 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:56:39.365 CPU0: JIT: flushing data structures (compiled pages=946)
Dec 13 23:57:21.847 CPU0: JIT: partial JIT flush (count=139)
Dec 13 23:57:24.572 CPU0: JIT: flushing data structures (compiled pages=943)
Dec 13 23:57:27.639 CPU0: JIT: partial JIT flush (count=187)
Dec 13 23:57:32.876 CPU0: JIT: flushing data structures (compiled pages=942)
Dec 13 23:57:50.370 CPU0: JIT: partial JIT flush (count=162)
Dec 13 23:58:15.006 CPU0: JIT: flushing data structures (compiled pages=948)
Dec 13 23:58:27.180 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:58:30.334 CPU0: JIT: flushing data structures (compiled pages=946)
Dec 13 23:58:33.690 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:59:03.882 CPU0: JIT: flushing data structures (compiled pages=950)
Dec 13 23:59:24.572 CPU0: JIT: partial JIT flush (count=158)
Dec 13 23:59:27.673 CPU0: JIT: flushing data structures (compiled pages=951)
Dec 13 23:59:31.573 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:59:50.339 CPU0: JIT: flushing data structures (compiled pages=951)
Dec 14 00:00:24.570 CPU0: JIT: partial JIT flush (count=146)
Dec 14 00:00:27.711 CPU0: JIT: flushing data structures (compiled pages=953)
Dec 14 00:00:31.633 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:00:40.486 CPU0: JIT: flushing data structures (compiled pages=954)
Dec 14 00:01:24.577 CPU0: JIT: partial JIT flush (count=149)
Dec 14 00:01:27.658 CPU0: JIT: flushing data structures (compiled pages=955)
Dec 14 00:01:32.905 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:01:50.337 CPU0: JIT: flushing data structures (compiled pages=955)
Dec 14 00:02:24.578 CPU0: JIT: partial JIT flush (count=146)
Dec 14 00:02:27.633 CPU0: JIT: flushing data structures (compiled pages=957)
Dec 14 00:02:31.617 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:02:40.479 CPU0: JIT: flushing data structures (compiled pages=958)
Dec 14 00:03:24.583 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:03:27.665 CPU0: JIT: flushing data structures (compiled pages=959)
Dec 14 00:03:32.948 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:03:50.358 CPU0: JIT: flushing data structures (compiled pages=959)
Dec 14 00:04:24.573 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:04:27.660 CPU0: JIT: flushing data structures (compiled pages=961)
Dec 14 00:04:31.579 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:04:40.474 CPU0: JIT: flushing data structures (compiled pages=963)
Dec 14 00:05:21.473 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:05:27.183 CPU0: JIT: flushing data structures (compiled pages=963)
Dec 14 00:05:30.461 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:05:47.848 CPU0: JIT: flushing data structures (compiled pages=964)
Dec 14 00:06:21.457 CPU0: JIT: partial JIT flush (count=148)
Dec 14 00:06:27.182 CPU0: JIT: flushing data structures (compiled pages=965)
Dec 14 00:06:30.991 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:06:39.361 CPU0: JIT: flushing data structures (compiled pages=968)
Dec 14 00:07:24.565 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:07:27.662 CPU0: JIT: flushing data structures (compiled pages=967)
Dec 14 00:07:32.986 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:07:49.595 CPU0: JIT: flushing data structures (compiled pages=968)
Dec 14 00:08:24.552 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:08:27.645 CPU0: JIT: flushing data structures (compiled pages=969)
Dec 14 00:08:31.650 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:08:39.591 CPU0: JIT: flushing data structures (compiled pages=971)
Dec 14 00:09:24.543 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:09:27.650 CPU0: JIT: flushing data structures (compiled pages=971)
Dec 14 00:09:31.574 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:09:47.854 CPU0: JIT: flushing data structures (compiled pages=972)
Dec 14 00:10:24.547 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:10:27.640 CPU0: JIT: flushing data structures (compiled pages=973)
Dec 14 00:10:31.634 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:10:40.458 CPU0: JIT: flushing data structures (compiled pages=975)
Dec 14 00:11:24.549 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:11:27.639 CPU0: JIT: flushing data structures (compiled pages=975)
Dec 14 00:11:33.007 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:11:50.349 CPU0: JIT: flushing data structures (compiled pages=976)
Dec 14 00:12:24.553 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:12:27.645 CPU0: JIT: flushing data structures (compiled pages=977)
Dec 14 00:12:31.650 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:12:40.468 CPU0: JIT: flushing data structures (compiled pages=978)
Dec 14 00:13:24.529 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:13:27.617 CPU0: JIT: flushing data structures (compiled pages=979)
Dec 14 00:13:33.038 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:13:50.343 CPU0: JIT: flushing data structures (compiled pages=979)
Dec 14 00:14:24.570 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:14:27.619 CPU0: JIT: flushing data structures (compiled pages=981)
Dec 14 00:14:31.545 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:14:40.436 CPU0: JIT: flushing data structures (compiled pages=982)
Dec 14 00:15:24.547 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:15:27.623 CPU0: JIT: flushing data structures (compiled pages=983)
Dec 14 00:15:33.069 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:15:50.315 CPU0: JIT: flushing data structures (compiled pages=984)
Dec 14 00:16:21.449 CPU0: JIT: partial JIT flush (count=151)
Dec 14 00:16:27.157 CPU0: JIT: flushing data structures (compiled pages=985)
Dec 14 00:16:30.441 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:16:39.317 CPU0: JIT: flushing data structures (compiled pages=987)
Dec 14 00:17:24.574 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:17:27.609 CPU0: JIT: flushing data structures (compiled pages=987)
Dec 14 00:17:33.083 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:17:50.324 CPU0: JIT: flushing data structures (compiled pages=987)
Dec 14 00:18:21.435 CPU0: JIT: partial JIT flush (count=150)
Dec 14 00:18:27.159 CPU0: JIT: flushing data structures (compiled pages=990)
Dec 14 00:18:30.356 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:18:33.651 CPU0: JIT: flushing data structures (compiled pages=989)
Dec 14 00:19:01.271 CPU0: JIT: partial JIT flush (count=153)
Dec 14 00:19:24.532 CPU0: JIT: flushing data structures (compiled pages=990)
Dec 14 00:19:27.605 CPU0: JIT: partial JIT flush (count=187)
Dec 14 00:19:31.529 CPU0: JIT: flushing data structures (compiled pages=987)
Dec 14 00:19:41.374 CPU0: JIT: partial JIT flush (count=172)
Dec 14 00:20:24.535 CPU0: JIT: flushing data structures (compiled pages=991)
Dec 14 00:20:27.617 CPU0: JIT: partial JIT flush (count=189)
Dec 14 00:20:31.613 CPU0: JIT: flushing data structures (compiled pages=988)
Dec 14 00:20:39.338 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:21:24.545 CPU0: JIT: flushing data structures (compiled pages=994)
Dec 14 00:21:27.628 CPU0: JIT: partial JIT flush (count=188)
Dec 14 00:21:33.129 CPU0: JIT: flushing data structures (compiled pages=990)
Dec 14 00:21:50.317 CPU0: JIT: partial JIT flush (count=162)
Dec 14 00:22:24.558 CPU0: JIT: flushing data structures (compiled pages=996)
Dec 14 00:22:27.620 CPU0: JIT: partial JIT flush (count=188)
Dec 14 00:22:31.613 CPU0: JIT: flushing data structures (compiled pages=992)
Dec 14 00:22:39.323 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:23:24.581 CPU0: JIT: flushing data structures (compiled pages=998)
Dec 14 00:23:27.654 CPU0: JIT: partial JIT flush (count=188)
Dec 14 00:23:31.123 CPU0: JIT: flushing data structures (compiled pages=994)
Dec 14 00:23:45.421 CPU0: JIT: partial JIT flush (count=166)
Dec 14 00:24:24.532 CPU0: JIT: flushing data structures (compiled pages=1000)
Dec 14 00:24:27.645 CPU0: JIT: partial JIT flush (count=187)
Dec 14 00:24:30.400 CPU0: JIT: flushing data structures (compiled pages=997)
Dec 14 00:24:33.153 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:24:36.541 CPU0: JIT: flushing data structures (compiled pages=1002)
Dec 14 00:25:21.423 CPU0: JIT: partial JIT flush (count=142)
Dec 14 00:25:27.167 CPU0: JIT: flushing data structures (compiled pages=1003)
Dec 14 00:25:30.335 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:25:39.854 CPU0: JIT: flushing data structures (compiled pages=1002)
Dec 14 00:26:24.554 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:26:27.600 CPU0: JIT: flushing data structures (compiled pages=1005)
Dec 14 00:26:31.212 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:26:39.351 CPU0: JIT: flushing data structures (compiled pages=1007)
Dec 14 00:27:24.512 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:27:27.627 CPU0: JIT: flushing data structures (compiled pages=1007)
Dec 14 00:27:31.542 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:27:44.290 CPU0: JIT: flushing data structures (compiled pages=1008)
Dec 14 00:28:24.538 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:28:27.618 CPU0: JIT: flushing data structures (compiled pages=1009)
Dec 14 00:28:31.590 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:28:39.327 CPU0: JIT: flushing data structures (compiled pages=1011)
Dec 14 00:29:23.220 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:29:27.254 CPU0: JIT: flushing data structures (compiled pages=1010)
Dec 14 00:29:31.512 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:29:45.378 CPU0: JIT: flushing data structures (compiled pages=1012)
Dec 14 00:30:24.516 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:30:27.622 CPU0: JIT: flushing data structures (compiled pages=1013)
Dec 14 00:30:31.587 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:30:37.590 CPU0: JIT: flushing data structures (compiled pages=1016)
Dec 14 00:31:24.525 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:31:27.602 CPU0: JIT: flushing data structures (compiled pages=1014)
Dec 14 00:31:33.260 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:31:39.330 CPU0: JIT: flushing data structures (compiled pages=1016)
Dec 14 00:32:27.123 CPU0: JIT: partial JIT flush (count=148)
Dec 14 00:32:30.268 CPU0: JIT: flushing data structures (compiled pages=1014)
Dec 14 00:32:33.616 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:32:47.810 CPU0: JIT: flushing data structures (compiled pages=1017)
Dec 14 00:33:27.110 CPU0: JIT: partial JIT flush (count=151)
Dec 14 00:33:30.274 CPU0: JIT: flushing data structures (compiled pages=1015)
Dec 14 00:33:33.652 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:33:49.812 CPU0: JIT: flushing data structures (compiled pages=1018)
Dec 14 00:34:26.200 CPU0: JIT: partial JIT flush (count=147)
Dec 14 00:34:29.317 CPU0: JIT: flushing data structures (compiled pages=1014)
Dec 14 00:34:33.628 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:34:45.394 CPU0: JIT: flushing data structures (compiled pages=1021)
Dec 14 00:35:27.141 CPU0: JIT: partial JIT flush (count=149)
Dec 14 00:35:30.282 CPU0: JIT: flushing data structures (compiled pages=1018)
Dec 14 00:35:33.649 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:35:45.386 CPU0: JIT: flushing data structures (compiled pages=1022)
Dec 14 00:36:24.512 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:36:27.626 CPU0: JIT: flushing data structures (compiled pages=1021)
Dec 14 00:36:31.530 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:36:37.994 CPU0: JIT: flushing data structures (compiled pages=1024)
Dec 14 00:37:24.530 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:37:27.620 CPU0: JIT: flushing data structures (compiled pages=1024)
Dec 14 00:37:31.523 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:37:41.382 CPU0: JIT: flushing data structures (compiled pages=1024)
Dec 14 00:37:59.380 CPU0: JIT: partial JIT flush (count=164)
Dec 14 00:38:03.573 CPU0: JIT: flushing data structures (compiled pages=1023)
Dec 14 00:38:07.640 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:38:10.703 CPU0: JIT: flushing data structures (compiled pages=1020)
Dec 14 00:38:11.539 CPU0: JIT: partial JIT flush (count=166)
Dec 14 00:38:17.654 CPU0: JIT: flushing data structures (compiled pages=1022)
Dec 14 00:38:27.176 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:38:30.284 CPU0: JIT: flushing data structures (compiled pages=1024)
Dec 14 00:38:33.647 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:38:50.332 CPU0: JIT: flushing data structures (compiled pages=1027)
Dec 14 00:39:24.521 CPU0: JIT: partial JIT flush (count=146)
Dec 14 00:39:27.639 CPU0: JIT: flushing data structures (compiled pages=1027)
Dec 14 00:39:31.110 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:39:43.882 CPU0: JIT: flushing data structures (compiled pages=1028)
Dec 14 00:40:17.261 CPU0: JIT: partial JIT flush (count=148)
Dec 14 00:40:17.403 CPU0: JIT: flushing data structures (compiled pages=1078)
Dec 14 00:40:27.150 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:40:30.285 CPU0: JIT: flushing data structures (compiled pages=1076)
Dec 14 00:40:33.649 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:40:50.346 CPU0: JIT: flushing data structures (compiled pages=1080)
Dec 14 00:41:24.524 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:41:27.623 CPU0: JIT: flushing data structures (compiled pages=1080)
Dec 14 00:41:30.390 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:41:35.368 CPU0: JIT: flushing data structures (compiled pages=1080)
Dec 14 00:41:35.497 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:41:36.360 CPU0: JIT: flushing data structures (compiled pages=1131)
Dec 14 00:42:24.523 CPU0: JIT: partial JIT flush (count=140)
Dec 14 00:42:27.299 CPU0: JIT: flushing data structures (compiled pages=1132)
Dec 14 00:42:31.566 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:42:39.335 CPU0: JIT: flushing data structures (compiled pages=1135)
Dec 14 00:43:24.521 CPU0: JIT: partial JIT flush (count=142)
Dec 14 00:43:27.616 CPU0: JIT: flushing data structures (compiled pages=1134)
Dec 14 00:43:31.562 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:43:45.409 CPU0: JIT: flushing data structures (compiled pages=1135)
Dec 14 00:44:24.525 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:44:27.601 CPU0: JIT: flushing data structures (compiled pages=1136)
Dec 14 00:44:31.116 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:44:38.435 CPU0: JIT: flushing data structures (compiled pages=1139)
Dec 14 00:45:24.515 CPU0: JIT: partial JIT flush (count=142)
Dec 14 00:45:27.286 CPU0: JIT: flushing data structures (compiled pages=1139)
Dec 14 00:45:31.548 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:45:45.379 CPU0: JIT: flushing data structures (compiled pages=1139)
Dec 14 00:46:24.528 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:46:27.604 CPU0: JIT: flushing data structures (compiled pages=1140)
Dec 14 00:46:31.626 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:46:40.429 CPU0: JIT: flushing data structures (compiled pages=1142)
Dec 14 00:47:24.532 CPU0: JIT: partial JIT flush (count=142)
Dec 14 00:47:27.611 CPU0: JIT: flushing data structures (compiled pages=1142)
Dec 14 00:47:33.474 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:47:45.397 CPU0: JIT: flushing data structures (compiled pages=1143)
Dec 14 00:48:24.535 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:48:27.621 CPU0: JIT: flushing data structures (compiled pages=1144)
Dec 14 00:48:30.330 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:48:33.639 CPU0: JIT: flushing data structures (compiled pages=1144)
Dec 14 00:48:35.021 CPU0: JIT: partial JIT flush (count=183)
Dec 14 00:48:35.077 CPU0: JIT: flushing data structures (compiled pages=1147)
Dec 14 00:48:35.147 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:48:35.202 CPU0: JIT: flushing data structures (compiled pages=1150)
Dec 14 00:48:35.237 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:48:35.267 CPU0: JIT: partial JIT flush (count=200)
Dec 14 00:48:35.318 CPU0: JIT: flushing data structures (compiled pages=1146)
Dec 14 00:48:35.375 CPU0: JIT: partial JIT flush (count=200)
Dec 14 00:48:35.428 CPU0: JIT: flushing data structures (compiled pages=1156)
Dec 14 00:48:35.486 CPU0: JIT: partial JIT flush (count=195)
Dec 14 00:48:35.538 CPU0: JIT: flushing data structures (compiled pages=1153)
Dec 14 00:48:35.596 CPU0: JIT: partial JIT flush (count=194)
Dec 14 00:48:35.648 CPU0: JIT: flushing data structures (compiled pages=1153)
Dec 14 00:48:35.706 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:48:35.760 CPU0: JIT: flushing data structures (compiled pages=1163)
Dec 14 00:48:35.820 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:48:35.872 CPU0: JIT: flushing data structures (compiled pages=1154)
Dec 14 00:48:35.939 CPU0: JIT: partial JIT flush (count=186)
Dec 14 00:48:38.564 CPU0: JIT: flushing data structures (compiled pages=1162)
Dec 14 00:48:43.036 CPU0: JIT: partial JIT flush (count=171)
Dec 14 00:49:24.488 CPU0: JIT: flushing data structures (compiled pages=1163)
Dec 14 00:49:27.593 CPU0: JIT: partial JIT flush (count=186)
Dec 14 00:49:31.082 CPU0: JIT: flushing data structures (compiled pages=1160)
Dec 14 00:49:45.378 CPU0: JIT: partial JIT flush (count=168)
Dec 14 00:50:24.494 CPU0: JIT: flushing data structures (compiled pages=1165)
Dec 14 00:50:27.614 CPU0: JIT: partial JIT flush (count=187)
Dec 14 00:50:31.574 CPU0: JIT: flushing data structures (compiled pages=1162)
Dec 14 00:50:39.295 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:51:24.539 CPU0: JIT: flushing data structures (compiled pages=1167)
Dec 14 00:51:27.590 CPU0: JIT: partial JIT flush (count=187)
Dec 14 00:51:31.513 CPU0: JIT: flushing data structures (compiled pages=1164)
Dec 14 00:51:45.617 CPU0: JIT: partial JIT flush (count=166)
Dec 14 00:52:24.548 CPU0: JIT: flushing data structures (compiled pages=1169)
Dec 14 00:52:27.621 CPU0: JIT: partial JIT flush (count=187)
Dec 14 00:52:31.593 CPU0: JIT: flushing data structures (compiled pages=1166)
Dec 14 00:52:39.311 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:53:24.530 CPU0: JIT: flushing data structures (compiled pages=1171)
Dec 14 00:53:27.588 CPU0: JIT: partial JIT flush (count=186)
Dec 14 00:53:31.121 CPU0: JIT: flushing data structures (compiled pages=1168)
Dec 14 00:53:41.229 CPU0: JIT: partial JIT flush (count=174)
Dec 14 00:54:21.408 CPU0: JIT: flushing data structures (compiled pages=1174)
Dec 14 00:54:27.164 CPU0: JIT: partial JIT flush (count=182)
Dec 14 00:54:30.301 CPU0: JIT: flushing data structures (compiled pages=1170)
Dec 14 00:54:33.995 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:55:24.559 CPU0: JIT: flushing data structures (compiled pages=1175)
Dec 14 00:55:27.621 CPU0: JIT: partial JIT flush (count=186)
Dec 14 00:55:33.556 CPU0: JIT: flushing data structures (compiled pages=1172)
Dec 14 00:55:43.700 CPU0: JIT: partial JIT flush (count=172)
Dec 14 00:55:43.755 CPU0: JIT: flushing data structures (compiled pages=1176)
Dec 14 00:55:43.817 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:55:44.312 CPU0: JIT: flushing data structures (compiled pages=1174)
Dec 14 00:55:46.724 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:55:46.752 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 14 00:55:46.779 CPU0: JIT: flushing data structures (compiled pages=1180)
Dec 14 00:55:46.839 CPU0: JIT: partial JIT flush (count=197)
Dec 14 00:55:46.891 CPU0: JIT: flushing data structures (compiled pages=1184)
Dec 14 00:55:46.928 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:55:46.951 CPU0: JIT: partial JIT flush (count=190)
Dec 14 00:55:46.999 CPU0: JIT: flushing data structures (compiled pages=1177)
Dec 14 00:55:47.057 CPU0: JIT: partial JIT flush (count=194)
Dec 14 00:55:47.110 CPU0: JIT: flushing data structures (compiled pages=1190)
Dec 14 00:55:47.166 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:55:47.217 CPU0: JIT: flushing data structures (compiled pages=1181)
Dec 14 00:55:47.276 CPU0: JIT: partial JIT flush (count=203)
Dec 14 00:55:47.326 CPU0: JIT: flushing data structures (compiled pages=1185)
Dec 14 00:55:47.384 CPU0: JIT: partial JIT flush (count=199)
Dec 14 00:55:47.436 CPU0: JIT: flushing data structures (compiled pages=1189)
Dec 14 00:55:47.495 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:55:47.547 CPU0: JIT: flushing data structures (compiled pages=1195)
Dec 14 00:55:47.603 CPU0: JIT: partial JIT flush (count=192)
Dec 14 00:55:47.663 CPU0: JIT: flushing data structures (compiled pages=1191)
Dec 14 00:55:47.724 CPU0: JIT: partial JIT flush (count=191)
Dec 14 00:55:51.081 CPU0: JIT: flushing data structures (compiled pages=1189)
Dec 14 00:55:57.961 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:55:58.716 CPU0: JIT: flushing data structures (compiled pages=1243)
Dec 14 00:56:21.419 CPU0: JIT: partial JIT flush (count=155)
Dec 14 00:56:22.388 CPU0: JIT: flushing data structures (compiled pages=1237)
Dec 14 00:56:23.292 CPU0: JIT: partial JIT flush (count=190)
Dec 14 00:56:27.171 CPU0: JIT: flushing data structures (compiled pages=1293)
Dec 14 00:56:31.109 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:56:39.294 CPU0: JIT: flushing data structures (compiled pages=1296)
Dec 14 00:57:24.564 CPU0: JIT: partial JIT flush (count=142)
Dec 14 00:57:27.714 CPU0: JIT: flushing data structures (compiled pages=1295)
Dec 14 00:57:33.615 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:57:47.790 CPU0: JIT: flushing data structures (compiled pages=1296)
Dec 14 00:58:24.580 CPU0: JIT: partial JIT flush (count=137)
Dec 14 00:58:25.133 CPU0: JIT: flushing data structures (compiled pages=1296)
Dec 14 00:58:25.193 CPU0: JIT: partial JIT flush (count=189)
Dec 14 00:58:25.244 CPU0: JIT: flushing data structures (compiled pages=1299)
Dec 14 00:58:25.300 CPU0: JIT: partial JIT flush (count=202)
Dec 14 00:58:25.311 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:58:25.352 CPU0: JIT: flushing data structures (compiled pages=1305)
Dec 14 00:58:25.408 CPU0: JIT: partial JIT flush (count=194)
Dec 14 00:58:25.460 CPU0: JIT: flushing data structures (compiled pages=1306)
Dec 14 00:58:25.515 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:58:25.567 CPU0: JIT: flushing data structures (compiled pages=1301)
Dec 14 00:58:25.623 CPU0: JIT: partial JIT flush (count=200)
Dec 14 00:58:25.678 CPU0: JIT: flushing data structures (compiled pages=1309)
Dec 14 00:58:25.737 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:58:25.788 CPU0: JIT: flushing data structures (compiled pages=1309)
Dec 14 00:58:25.849 CPU0: JIT: partial JIT flush (count=199)
Dec 14 00:58:25.900 CPU0: JIT: flushing data structures (compiled pages=1314)
Dec 14 00:58:25.954 CPU0: JIT: partial JIT flush (count=188)
Dec 14 00:58:26.012 CPU0: JIT: flushing data structures (compiled pages=1310)
Dec 14 00:58:26.305 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:58:27.797 CPU0: JIT: flushing data structures (compiled pages=1309)
Dec 14 00:58:30.318 CPU0: JIT: partial JIT flush (count=172)
Dec 14 00:58:33.639 CPU0: JIT: flushing data structures (compiled pages=1313)
Dec 14 00:58:52.876 CPU0: JIT: partial JIT flush (count=161)
Dec 14 00:59:24.586 CPU0: JIT: flushing data structures (compiled pages=1316)
Dec 14 00:59:27.684 CPU0: JIT: partial JIT flush (count=186)
Dec 14 00:59:31.496 CPU0: JIT: flushing data structures (compiled pages=1312)
Dec 14 00:59:47.783 CPU0: JIT: partial JIT flush (count=163)
Dec 14 01:00:24.624 CPU0: JIT: flushing data structures (compiled pages=1317)
Dec 14 01:00:27.682 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:00:31.585 CPU0: JIT: flushing data structures (compiled pages=1314)
Dec 14 01:00:37.675 CPU0: JIT: partial JIT flush (count=179)
Dec 14 01:01:24.617 CPU0: JIT: flushing data structures (compiled pages=1319)
Dec 14 01:01:27.706 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:01:31.550 CPU0: JIT: flushing data structures (compiled pages=1316)
Dec 14 01:01:50.310 CPU0: JIT: partial JIT flush (count=162)
Dec 14 01:02:21.395 CPU0: JIT: flushing data structures (compiled pages=1322)
Dec 14 01:02:27.120 CPU0: JIT: partial JIT flush (count=182)
Dec 14 01:02:30.358 CPU0: JIT: flushing data structures (compiled pages=1317)
Dec 14 01:02:36.889 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:03:24.637 CPU0: JIT: flushing data structures (compiled pages=1323)
Dec 14 01:03:27.713 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:03:31.536 CPU0: JIT: flushing data structures (compiled pages=1320)
Dec 14 01:03:45.393 CPU0: JIT: partial JIT flush (count=167)
Dec 14 01:04:24.655 CPU0: JIT: flushing data structures (compiled pages=1325)
Dec 14 01:04:27.694 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:04:30.413 CPU0: JIT: flushing data structures (compiled pages=1322)
Dec 14 01:04:39.319 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:05:04.071 CPU0: JIT: flushing data structures (compiled pages=1325)
Dec 14 01:05:07.686 CPU0: JIT: partial JIT flush (count=174)
Dec 14 01:05:24.651 CPU0: JIT: flushing data structures (compiled pages=1328)
Dec 14 01:05:27.335 CPU0: JIT: partial JIT flush (count=184)
Dec 14 01:05:30.400 CPU0: JIT: flushing data structures (compiled pages=1324)
Dec 14 01:05:50.283 CPU0: JIT: partial JIT flush (count=159)
Dec 14 01:06:24.675 CPU0: JIT: flushing data structures (compiled pages=1329)
Dec 14 01:06:27.674 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:06:31.602 CPU0: JIT: flushing data structures (compiled pages=1326)
Dec 14 01:06:39.294 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:07:24.715 CPU0: JIT: flushing data structures (compiled pages=1331)
Dec 14 01:07:27.674 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:07:30.256 CPU0: JIT: flushing data structures (compiled pages=1331)
Dec 14 01:07:37.684 CPU0: JIT: partial JIT flush (count=175)
Dec 14 01:08:24.714 CPU0: JIT: flushing data structures (compiled pages=1334)
Dec 14 01:08:27.701 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:08:31.571 CPU0: JIT: flushing data structures (compiled pages=1329)
Dec 14 01:08:39.287 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:09:24.679 CPU0: JIT: flushing data structures (compiled pages=1336)
Dec 14 01:09:27.682 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:09:31.084 CPU0: JIT: flushing data structures (compiled pages=1332)
Dec 14 01:09:50.286 CPU0: JIT: partial JIT flush (count=161)
Dec 14 01:10:24.703 CPU0: JIT: flushing data structures (compiled pages=1338)
Dec 14 01:10:27.675 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:10:31.502 CPU0: JIT: flushing data structures (compiled pages=1334)
Dec 14 01:10:39.312 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:11:24.734 CPU0: JIT: flushing data structures (compiled pages=1338)
Dec 14 01:11:27.662 CPU0: JIT: partial JIT flush (count=188)
Dec 14 01:11:32.802 CPU0: JIT: flushing data structures (compiled pages=1336)
Dec 14 01:11:36.480 CPU0: JIT: partial JIT flush (count=183)
Dec 14 01:12:24.711 CPU0: JIT: flushing data structures (compiled pages=1341)
Dec 14 01:12:27.658 CPU0: JIT: partial JIT flush (count=188)
Dec 14 01:12:31.554 CPU0: JIT: flushing data structures (compiled pages=1338)
Dec 14 01:12:39.287 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:13:24.728 CPU0: JIT: flushing data structures (compiled pages=1344)
Dec 14 01:13:27.664 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:13:31.482 CPU0: JIT: flushing data structures (compiled pages=1340)
Dec 14 01:13:50.286 CPU0: JIT: partial JIT flush (count=162)
Dec 14 01:14:24.733 CPU0: JIT: flushing data structures (compiled pages=1345)
Dec 14 01:14:27.667 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:14:31.089 CPU0: JIT: flushing data structures (compiled pages=1342)
Dec 14 01:14:39.305 CPU0: JIT: partial JIT flush (count=179)
Dec 14 01:15:06.867 CPU0: JIT: flushing data structures (compiled pages=1344)
Dec 14 01:15:07.986 CPU0: JIT: partial JIT flush (count=186)
Dec 14 01:15:24.755 CPU0: JIT: flushing data structures (compiled pages=1347)
Dec 14 01:15:27.664 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:15:33.805 CPU0: JIT: flushing data structures (compiled pages=1344)
Dec 14 01:15:49.824 CPU0: JIT: partial JIT flush (count=165)
Dec 14 01:16:24.757 CPU0: JIT: flushing data structures (compiled pages=1350)
Dec 14 01:16:27.664 CPU0: JIT: partial JIT flush (count=188)
Dec 14 01:16:31.562 CPU0: JIT: flushing data structures (compiled pages=1346)
Dec 14 01:16:39.297 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:17:24.786 CPU0: JIT: flushing data structures (compiled pages=1352)
Dec 14 01:17:27.684 CPU0: JIT: partial JIT flush (count=188)
Dec 14 01:17:33.819 CPU0: JIT: flushing data structures (compiled pages=1348)
Dec 14 01:17:44.572 CPU0: JIT: partial JIT flush (count=175)
Dec 14 01:18:24.799 CPU0: JIT: flushing data structures (compiled pages=1354)
Dec 14 01:18:27.674 CPU0: JIT: partial JIT flush (count=187)
Dec 14 01:18:31.566 CPU0: JIT: flushing data structures (compiled pages=1350)
Dec 14 01:18:39.510 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:19:24.794 CPU0: JIT: flushing data structures (compiled pages=1356)
Dec 14 01:19:27.672 CPU0: JIT: partial JIT flush (count=188)
Dec 14 01:19:31.500 CPU0: JIT: flushing data structures (compiled pages=1353)
Dec 14 01:19:50.287 CPU0: JIT: partial JIT flush (count=161)
