Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bba4e8772d114479b32c82e4b59b9d6a --incr --debug typical --relax --mt 2 -d RISCV_V_USE_WORD= -d RISCV_V_USE_DWORD= -d RISCV_V_USE_QWORD= -d RISCV_V_USE_DQWORD= -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_v_rf_tb_behav xil_defaultlib.riscv_v_rf_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'randomize' called as a task without void casting [D:/migue/Documents/Maestria/IDI/RISCV_V_HDL/verif/riscv_v_rf_agent/riscv_v_rf_rand_raw_seq.sv:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "D:/migue/Documents/Maestria/IDI/RISCV_V_HDL/verif/tbench/riscv_v_rf_tb.sv" Line 8. Module riscv_v_rf_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/migue/Documents/Maestria/IDI/RISCV_V_HDL/verif/tbench/riscv_v_rf_tb.sv" Line 8. Module riscv_v_rf_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/migue/Documents/Maestria/IDI/RISCV_V_HDL/Vivado/RISCV_V.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/migue/Documents/Maestria/IDI/RISCV_V_HDL/Vivado/RISCV_V.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_v_pkg
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.riscv_v_rf_agt_pkg
Compiling package xil_defaultlib.riscv_v_base_pkg
Compiling package xil_defaultlib.riscv_v_test_pkg
Compiling module xil_defaultlib.cb_mon
Compiling module xil_defaultlib.cb_drv
Compiling module xil_defaultlib.riscv_v_rf_if
Compiling module xil_defaultlib.riscv_v_check_params
Compiling module xil_defaultlib.riscv_v_rf_default
Compiling module xil_defaultlib.riscv_v_rf_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_v_rf_tb_behav
