static int F_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nint V_5 = 0 ;\r\nT_5 V_6 = FALSE ;\r\nif ( V_2 -> V_7 == V_8 ) {\r\nV_6 = TRUE ;\r\n}\r\nF_2 ( V_2 -> V_9 , V_10 , L_1 ) ;\r\nF_2 ( V_2 -> V_9 , V_11 ,\r\n( V_6 ) ? L_2 : L_3 ) ;\r\nif ( V_3 ) {\r\nT_3 * V_12 ;\r\nT_6 * V_13 , * V_14 ;\r\nV_13 = F_3 ( V_3 , V_15 , V_1 , V_5 , - 1 , V_16 ) ;\r\nV_12 = F_4 ( V_13 , V_17 ) ;\r\nif ( V_6 ) {\r\nV_14 = F_5 ( V_12 , V_18 , V_1 , 0 , 0 , 1 ) ;\r\n} else {\r\nV_14 = F_5 ( V_12 , V_19 , V_1 , 0 , 0 , 1 ) ;\r\n}\r\nF_6 ( V_14 ) ;\r\nF_3 ( V_12 , V_20 , V_1 , V_5 , - 1 , V_16 ) ;\r\n}\r\nreturn F_7 ( V_1 ) ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\nstatic T_7 V_21 [] = {\r\n{ & V_20 ,\r\n{ L_4 , L_5 ,\r\nV_22 , V_23 , NULL , 0x0 ,\r\nNULL , V_24 } } ,\r\n{ & V_18 ,\r\n{ L_6 , L_7 ,\r\nV_25 , V_23 , NULL , 0x0 ,\r\nL_4 , V_24 } } ,\r\n{ & V_19 ,\r\n{ L_8 , L_9 ,\r\nV_25 , V_23 , NULL , 0x0 ,\r\nL_4 , V_24 } }\r\n} ;\r\nstatic T_8 * V_26 [] = {\r\n& V_17\r\n} ;\r\nV_15 = F_9 ( L_10 , L_1 , L_11 ) ;\r\nF_10 ( V_15 , V_21 , F_11 ( V_21 ) ) ;\r\nF_12 ( V_26 , F_11 ( V_26 ) ) ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nT_9 V_27 ;\r\nV_27 = F_14 ( F_1 , V_15 ) ;\r\nF_15 ( L_12 , V_8 , V_27 ) ;\r\nF_15 ( L_13 , V_8 , V_27 ) ;\r\n}
