

Implementation tool: Xilinx Vivado v.2021.1
Project:             sigmoid_new
Solution:            PLAN16_16_200m
Device target:       xc7k325t-ffg676-2
Report date:         Tue Dec 07 15:40:37 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:           79
LUT:            235
FF:             153
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:             39
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.314
CP achieved post-implementation: 2.646
Timing met
