Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Oct  7 14:15:12 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : FIT_TESTMODULE_v2
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.094        0.000                      0                33942        0.049        0.000                      0                33830        0.264        0.000                       0                 16386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
CLK40_PM                                                                                              {0.000 12.500}       25.000          40.000          
  clk_out1_TCM_PLL320                                                                                 {0.000 1.563}        3.125           320.000         
  clkfbout_TCM_PLL320                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_DATACLK                                                                                       {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLK320_MMCM320_PH                                                                                   {0.000 1.563}        3.125           320.000         
  Data_clk_40                                                                                         {0.000 12.500}       25.000          40.000          
  SystemCLK_320                                                                                       {0.000 1.563}        3.125           320.000         
  clkfbout_CDM_Clk_pll                                                                                {0.000 12.500}       25.000          40.000          
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_REFCLK                                                                                        {0.000 2.500}        5.000           200.000         
PM_sck                                                                                                {0.000 32.000}       64.000          15.625          
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
USER_CLK_P                                                                                            {0.000 2.500}        5.000           200.000         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK40_PM                                                                                                   24.462        0.000                      0                    1        0.203        0.000                      0                    1        7.500        0.000                       0                     3  
  clk_out1_TCM_PLL320                                                                                       0.753        0.000                      0                  140        0.131        0.000                      0                  140        1.162        0.000                       0                    72  
  clkfbout_TCM_PLL320                                                                                                                                                                                                                                  23.592        0.000                       0                     3  
FMC_HPC_DATACLK                                                                                            23.709        0.000                      0                   19        0.114        0.000                      0                   19        7.500        0.000                       0                    20  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.717        0.000                       0                     2  
  CLK320_MMCM320_PH                                                                                         0.240        0.000                      0                  440        0.108        0.000                      0                  440        0.563        0.000                       0                   231  
  Data_clk_40                                                                                              17.276        0.000                      0                 5087        0.063        0.000                      0                 5087       12.100        0.000                       0                  3389  
  SystemCLK_320                                                                                             0.094        0.000                      0                 8650        0.050        0.000                      0                 8650        0.920        0.000                       0                  3816  
  clkfbout_CDM_Clk_pll                                                                                                                                                                                                                                 23.592        0.000                       0                     3  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  23.929        0.000                       0                     2  
FMC_HPC_REFCLK                                                                                              4.029        0.000                      0                    7        0.172        0.000                      0                    7        1.858        0.000                       0                    12  
PM_sck                                                                                                     61.338        0.000                      0                  122        0.100        0.000                      0                  122       31.600        0.000                       0                    51  
RxWordCLK                                                                                                   1.634        0.000                      0                  760        0.108        0.000                      0                  760        2.166        0.000                       0                   453  
  RXDataCLK                                                                                                10.166        0.000                      0                 2311        0.085        0.000                      0                 2311       12.099        0.000                       0                   993  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.925        0.000                       0                     3  
TxWordCLK                                                                                                   5.636        0.000                      0                  130        0.107        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.378        0.000                      0                  110        0.148        0.000                      0                  110        2.000        0.000                       0                    69  
  clk_ipb                                                                                                  19.640        0.000                      0                 4680        0.049        0.000                      0                 4680       15.600        0.000                       0                  2175  
  clkfbout_PLL125                                                                                                                                                                                                                                       6.929        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     3  
  free_clk                                                                                                 13.203        0.000                      0                  503        0.115        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       12.499        0.000                      0                  607        0.065        0.000                      0                  607        7.232        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  14.929        0.000                       0                     2  
  eth_clk_125                                                                                               2.476        0.000                      0                 9256        0.071        0.000                      0                 9256        3.232        0.000                       0                  4468  
  eth_clk_62_5                                                                                             13.695        0.000                      0                   82        0.153        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK40_PM             clk_out1_TCM_PLL320        0.940        0.000                      0                    1        0.333        0.000                      0                    1  
FMC_HPC_DATACLK      Data_clk_40               21.991        0.000                      0                    1        0.854        0.000                      0                    1  
SystemCLK_320        Data_clk_40                0.364        0.000                      0                  222        0.059        0.000                      0                  188  
CLK320_MMCM320_PH    SystemCLK_320              0.179        0.000                      0                   33                                                                        
Data_clk_40          SystemCLK_320              0.102        0.000                      0                  250        0.070        0.000                      0                  216  
RXDataCLK            RxWordCLK                  3.193        0.000                      0                    1        0.218        0.000                      0                    1  
RxWordCLK            RXDataCLK                  4.303        0.000                      0                  167        0.115        0.000                      0                  167  
eth_refclk           clk_ipb                    3.913        0.000                      0                    2        1.027        0.000                      0                    2  
eth_refclk           free_clk                   4.504        0.000                      0                   35        0.876        0.000                      0                   35  
eth_clk_62_5         eth_clk_125                5.965        0.000                      0                    1        0.402        0.000                      0                    1  
eth_clk_125          eth_clk_62_5               6.046        0.000                      0                   22        0.111        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Data_clk_40        Data_clk_40             22.373        0.000                      0                  137        0.291        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                1.669        0.000                      0                   13        4.711        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.611        0.000                      0                   73        0.595        0.000                      0                   73  
**async_default**  TxWordCLK          TxWordCLK                5.338        0.000                      0                    2        1.613        0.000                      0                    2  
**async_default**  clk_ipb            clk_ipb                 28.788        0.000                      0                  123        0.583        0.000                      0                  123  
**async_default**  eth_clk_125        eth_clk_125              5.555        0.000                      0                   19        0.405        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.741        0.000                      0                   17        0.803        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 4.512        0.000                      0                   16        0.953        0.000                      0                   16  
**default**        CLK320_MMCM320_PH                          11.180        0.000                      0                    4                                                                        
**default**        FMC_HPC_DATACLK                             9.032        0.000                      0                    2                                                                        
**default**        clk_ipb                                     4.818        0.000                      0                    3                                                                        
**default**        eth_clk_125                                 8.482        0.000                      0                    2                                                                        
**default**        eth_refclk                                  8.896        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  CLK40_PM

Setup :            0  Failing Endpoints,  Worst Slack       24.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.462ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK40_PM fall@37.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.541ns  (logic 0.271ns (50.080%)  route 0.270ns (49.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 42.505 - 37.500 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 17.864 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.864    17.864    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.228    18.092 f  t40_reg/Q
                         net (fo=2, routed)           0.270    18.363    t40
    SLICE_X5Y14          LUT1 (Prop_lut1_I0_O)        0.043    18.406 r  t40_i_1/O
                         net (fo=1, routed)           0.000    18.406    t40_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     37.500    37.500 f  
    AE23                                              0.000    37.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    37.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    38.180 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    40.696    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    40.779 f  MCLKB1/O
                         net (fo=2, routed)           1.726    42.505    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism              0.360    42.864    
                         clock uncertainty           -0.035    42.829    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.038    42.867    t40_reg
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                         -18.406    
  -------------------------------------------------------------------
                         slack                                 24.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK40_PM fall@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.791%)  route 0.136ns (50.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 15.368 - 12.500 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 14.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.775    14.960    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.107    15.067 f  t40_reg/Q
                         net (fo=2, routed)           0.136    15.203    t40
    SLICE_X5Y14          LUT1 (Prop_lut1_I0_O)        0.028    15.231 r  t40_i_1/O
                         net (fo=1, routed)           0.000    15.231    t40_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 f  MCLKB1/O
                         net (fo=2, routed)           1.034    15.368    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism             -0.409    14.960    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.068    15.028    t40_reg
  -------------------------------------------------------------------
                         required time                        -15.028    
                         arrival time                          15.231    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK40_PM
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKPM_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3   MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TCM_PLL320
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 T_cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            T_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@3.125ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.360ns (18.978%)  route 1.537ns (81.022%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 8.136 - 3.125 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756     0.756 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.651     3.407    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.500 r  MCLKB1/O
                         net (fo=2, routed)           1.594     5.094    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385     1.709 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     3.409    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.502 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.871     5.373    clk320_tcm
    SLICE_X3Y11          FDSE                                         r  T_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDSE (Prop_fdse_C_Q)         0.223     5.596 f  T_cnt_reg[11]/Q
                         net (fo=2, routed)           0.483     6.080    T_cnt_reg[11]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.043     6.123 f  T0[4]_i_5/O
                         net (fo=1, routed)           0.363     6.486    T0[4]_i_5_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.043     6.529 r  T0[4]_i_2/O
                         net (fo=16, routed)          0.277     6.806    T0[4]_i_2_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.051     6.857 r  T0[4]_i_1/O
                         net (fo=19, routed)          0.413     7.270    T0[4]_i_1_n_0
    SLICE_X3Y11          FDSE                                         r  T_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      3.125     3.125 r  
    AE23                                              0.000     3.125 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     3.125    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680     3.805 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516     6.321    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.404 r  MCLKB1/O
                         net (fo=2, routed)           1.400     7.804    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     4.755 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568     6.323    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     6.406 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730     8.136    clk320_tcm
    SLICE_X3Y11          FDSE                                         r  T_cnt_reg[10]/C
                         clock pessimism              0.363     8.498    
                         clock uncertainty           -0.080     8.419    
    SLICE_X3Y11          FDSE (Setup_fdse_C_S)       -0.395     8.024    T_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rq_irq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rq_irq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@0.000ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381     0.381 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.278     1.659    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.685 r  MCLKB1/O
                         net (fo=2, routed)           0.677     2.362    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.872 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     1.661    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.687 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          0.745     2.432    clk320_tcm
    SLICE_X8Y16          FDRE                                         r  rq_irq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.118     2.550 r  rq_irq0_reg/Q
                         net (fo=1, routed)           0.055     2.605    rq_irq0
    SLICE_X8Y16          FDRE                                         r  rq_irq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351     1.804    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.834 r  MCLKB1/O
                         net (fo=2, routed)           0.912     2.746    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797     0.949 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     1.806    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.836 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.003     2.839    clk320_tcm
    SLICE_X8Y16          FDRE                                         r  rq_irq1_reg/C
                         clock pessimism             -0.408     2.432    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.042     2.474    rq_irq1_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TCM_PLL320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         3.125       1.717      BUFGCTRL_X0Y24  TCM_PLL/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.400         1.562       1.162      SLICE_X8Y16     rq_irq1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         1.562       1.212      SLICE_X1Y12     A0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TCM_PLL320
  To Clock:  clkfbout_TCM_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TCM_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y25  TCM_PLL/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  FMC_HPC_DATACLK

Setup :            0  Failing Endpoints,  Worst Slack       23.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.709ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_in_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PLL_Reset_Generator_comp/reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FMC_HPC_DATACLK rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.402ns (32.243%)  route 0.845ns (67.757%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 28.615 - 25.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.380     3.944    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X58Y122        FDRE                                         r  PLL_Reset_Generator_comp/reset_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122        FDRE (Prop_fdre_C_Q)         0.236     4.180 r  PLL_Reset_Generator_comp/reset_in_reg/Q
                         net (fo=5, routed)           0.377     4.557    PLL_Reset_Generator_comp/reset_in
    SLICE_X59Y122        LUT2 (Prop_lut2_I0_O)        0.123     4.680 r  PLL_Reset_Generator_comp/reset_cnt[3]_i_2/O
                         net (fo=4, routed)           0.467     5.148    PLL_Reset_Generator_comp/reset_cnt[3]_i_2_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.191 r  PLL_Reset_Generator_comp/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.191    PLL_Reset_Generator_comp/reset_cnt[2]_i_1_n_0
    SLICE_X57Y122        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.250    28.615    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X57Y122        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[2]/C
                         clock pessimism              0.287    28.902    
                         clock uncertainty           -0.035    28.867    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.033    28.900    PLL_Reset_Generator_comp/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.900    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                 23.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 HDMI0/rstcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI0/srst_reg/D
                            (rising edge-triggered cell FDPE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_DATACLK rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.343%)  route 0.084ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.877    HDMI0/srst_reg_0
    SLICE_X7Y111         FDCE                                         r  HDMI0/rstcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.100     1.977 f  HDMI0/rstcount_reg[2]/Q
                         net (fo=4, routed)           0.084     2.062    HDMI0/rstcount_reg[2]
    SLICE_X6Y111         LUT5 (Prop_lut5_I2_O)        0.028     2.090 r  HDMI0/srst_i_1/O
                         net (fo=1, routed)           0.000     2.090    HDMI0/srst_i_1_n_0
    SLICE_X6Y111         FDPE                                         r  HDMI0/srst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.895     2.243    HDMI0/srst_reg_0
    SLICE_X6Y111         FDPE                                         r  HDMI0/srst_reg/C
                         clock pessimism             -0.355     1.888    
    SLICE_X6Y111         FDPE (Hold_fdpe_C_D)         0.087     1.975    HDMI0/srst_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_DATACLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FMC_HPC_clk_A_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y26  CDM_clk_A_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y2    HDMI0/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  CLK320_MMCM320_PH

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 HDMI0/IDL1N/C
                            (rising edge-triggered cell IDELAYE2 clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/sig_stable_cou1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320_MMCM320_PH rise@3.125ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.798ns (32.477%)  route 1.659ns (67.523%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.699ns = ( 10.824 - 3.125 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.766     4.330    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.407 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143     6.550    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.643 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.700     8.343    HDMI0/CLK
    IDELAY_X0Y59         IDELAYE2                                     r  HDMI0/IDL1N/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y59         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.577     8.920 r  HDMI0/IDL1N/CNTVALUEOUT[1]
                         net (fo=3, routed)           0.786     9.706    HDMI0/dvalue1[1]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.046     9.752 r  HDMI0/dl_ce1_i_4/O
                         net (fo=2, routed)           0.360    10.112    HDMI0/dl_ce1_i_4_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I0_O)        0.132    10.244 r  HDMI0/sig_stable_cou1[5]_i_4/O
                         net (fo=1, routed)           0.109    10.353    HDMI0/sig_stable_cou1[5]_i_4_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.043    10.396 r  HDMI0/sig_stable_cou1[5]_i_1/O
                         net (fo=6, routed)           0.404    10.800    HDMI0/sig_stable_cou1[5]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  HDMI0/sig_stable_cou1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.608     7.098    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.171 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     9.188    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.271 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.553    10.824    HDMI0/CLK
    SLICE_X3Y69          FDRE                                         r  HDMI0/sig_stable_cou1_reg[3]/C
                         clock pessimism              0.587    11.411    
                         clock uncertainty           -0.066    11.345    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.304    11.041    HDMI0/sig_stable_cou1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 HDMI0/rd_lock0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/rd_lock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320_MMCM320_PH rise@0.000ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.914    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.964 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948     2.912    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.938 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.591     3.529    HDMI0/CLK
    SLICE_X13Y153        FDRE                                         r  HDMI0/rd_lock0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y153        FDRE (Prop_fdre_C_Q)         0.100     3.629 r  HDMI0/rd_lock0_reg/Q
                         net (fo=1, routed)           0.055     3.684    HDMI0/rd_lock0
    SLICE_X13Y153        FDRE                                         r  HDMI0/rd_lock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.960     2.308    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.361 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015     3.376    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.406 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.791     4.197    HDMI0/CLK
    SLICE_X13Y153        FDRE                                         r  HDMI0/rd_lock1_reg/C
                         clock pessimism             -0.668     3.529    
    SLICE_X13Y153        FDRE (Hold_fdre_C_D)         0.047     3.576    HDMI0/rd_lock1_reg
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_MMCM320_PH
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X0Y59     HDMI0/IDL1N/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.562       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       17.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.276ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.573ns (7.523%)  route 7.043ns (92.477%))
  Logic Levels:           5  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 28.591 - 25.000 ) 
    Source Clock Delay      (SCD):    3.934ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.368     3.934    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X66Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y262        FDRE (Prop_fdre_C_Q)         0.259     4.193 r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=147, routed)         0.774     4.967    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Reset_dclk]
    SLICE_X63Y256        LUT3 (Prop_lut3_I0_O)        0.043     5.010 r  FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1/O
                         net (fo=82, routed)          2.367     7.377    FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1_n_0
    SLICE_X63Y275        LUT6 (Prop_lut6_I0_O)        0.043     7.420 f  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2/O
                         net (fo=80, routed)          1.827     9.247    FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2_n_0
    SLICE_X73Y261        LUT5 (Prop_lut5_I4_O)        0.049     9.296 f  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0/O
                         net (fo=33, routed)          0.879    10.175    FitGbtPrg/TX_IsData_from_txgen
    SLICE_X80Y250        LUT4 (Prop_lut4_I3_O)        0.136    10.311 f  FitGbtPrg/IsData_from_FITrd_O_INST_0/O
                         net (fo=2, routed)           1.197    11.507    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/IsTXData
    SLICE_X110Y262       LUT1 (Prop_lut1_I0_O)        0.043    11.550 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O[1]_i_1/O
                         net (fo=1, routed)           0.000    11.550    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O[1]_i_1_n_0
    SLICE_X110Y262       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.224    28.591    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TXDataClk
    SLICE_X110Y262       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/C
                         clock pessimism              0.242    28.833    
                         clock uncertainty           -0.071    28.762    
    SLICE_X110Y262       FDCE (Setup_fdce_C_D)        0.064    28.826    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]
  -------------------------------------------------------------------
                         required time                         28.826    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 17.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.118ns (40.625%)  route 0.172ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.649     1.854    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/TXDataClk
    SLICE_X122Y262       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y262       FDRE (Prop_fdre_C_Q)         0.118     1.972 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/Q
                         net (fo=6, routed)           0.172     2.145    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y52         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.905     2.255    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y52         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.356     1.899    
    RAMB36_X4Y52         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.082    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Data_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0       CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X74Y242        ipbus_face_comp/stat_reg_reg[1][1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X49Y293        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/start_select_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.224ns (41.415%)  route 1.731ns (58.585%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 6.750 - 3.125 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        1.434     4.000    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X40Y262        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y262        FDRE (Prop_fdre_C_Q)         0.223     4.223 r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[3]/Q
                         net (fo=7, routed)           0.371     4.594    FitGbtPrg/Event_Selector_comp/curr_orbit_sc[3]
    SLICE_X41Y262        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     4.832 r  FitGbtPrg/Event_Selector_comp/is_hbtrg_cmd_reg_i_147/CO[3]
                         net (fo=1, routed)           0.000     4.832    FitGbtPrg/Event_Selector_comp/is_hbtrg_cmd_reg_i_147_n_0
    SLICE_X41Y263        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.981 r  FitGbtPrg/Event_Selector_comp/is_hbtrg_cmd_reg_i_138/O[3]
                         net (fo=4, routed)           0.548     5.530    FitGbtPrg/Event_Selector_comp/plusOp61[8]
    SLICE_X40Y267        LUT4 (Prop_lut4_I0_O)        0.120     5.650 r  FitGbtPrg/Event_Selector_comp/start_select_i_163/O
                         net (fo=1, routed)           0.000     5.650    FitGbtPrg/Event_Selector_comp/start_select_i_163_n_0
    SLICE_X40Y267        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.909 r  FitGbtPrg/Event_Selector_comp/start_select_reg_i_121/CO[3]
                         net (fo=1, routed)           0.000     5.909    FitGbtPrg/Event_Selector_comp/start_select_reg_i_121_n_0
    SLICE_X40Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.962 r  FitGbtPrg/Event_Selector_comp/start_select_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.962    FitGbtPrg/Event_Selector_comp/start_select_reg_i_60_n_0
    SLICE_X40Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.015 r  FitGbtPrg/Event_Selector_comp/start_select_reg_i_22/CO[3]
                         net (fo=1, routed)           0.339     6.353    FitGbtPrg/Event_Selector_comp/gtOp5_in
    SLICE_X43Y268        LUT6 (Prop_lut6_I4_O)        0.043     6.396 r  FitGbtPrg/Event_Selector_comp/start_select_i_5/O
                         net (fo=1, routed)           0.150     6.546    FitGbtPrg/Event_Selector_comp/start_select_i_5_n_0
    SLICE_X43Y268        LUT6 (Prop_lut6_I1_O)        0.043     6.589 r  FitGbtPrg/Event_Selector_comp/start_select_i_2/O
                         net (fo=2, routed)           0.323     6.912    FitGbtPrg/Event_Selector_comp/read_data
    SLICE_X43Y267        LUT3 (Prop_lut3_I1_O)        0.043     6.955 r  FitGbtPrg/Event_Selector_comp/start_select_i_1/O
                         net (fo=1, routed)           0.000     6.955    FitGbtPrg/Event_Selector_comp/start_select_reg0
    SLICE_X43Y267        FDRE                                         r  FitGbtPrg/Event_Selector_comp/start_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        1.258     6.750    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X43Y267        FDRE                                         r  FitGbtPrg/Event_Selector_comp/start_select_reg/C
                         clock pessimism              0.322     7.072    
                         clock uncertainty           -0.057     7.015    
    SLICE_X43Y267        FDRE (Setup_fdre_C_D)        0.034     7.049    FitGbtPrg/Event_Selector_comp/start_select_reg
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FitGbtPrg/Module_Data_Gen_comp/event_bc_sc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][87]/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.157ns (50.766%)  route 0.152ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        0.601     1.806    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X79Y262        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/event_bc_sc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDRE (Prop_fdre_C_Q)         0.091     1.897 r  FitGbtPrg/Module_Data_Gen_comp/event_bc_sc_reg[7]/Q
                         net (fo=1, routed)           0.152     2.050    FitGbtPrg/Module_Data_Gen_comp/event_bc_sc[7]
    SLICE_X80Y264        LUT3 (Prop_lut3_I0_O)        0.066     2.116 r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe[0][data_word][87]_i_1/O
                         net (fo=1, routed)           0.000     2.116    FitGbtPrg/Module_Data_Gen_comp/data_gen_result[data_word][87]
    SLICE_X80Y264        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][87]/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        0.828     2.178    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X80Y264        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][87]/C
                         clock pessimism             -0.173     2.005    
    SLICE_X80Y264        FDRE (Hold_fdre_C_D)         0.060     2.065    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][87]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SystemCLK_320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         3.125       1.286      RAMB36_X1Y50    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X94Y277   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][141]_srl13___Board_data_gen_pipe_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X82Y271   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][125]_srl13___Board_data_gen_pipe_reg_r_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CDM_Clk_pll
  To Clock:  clkfbout_CDM_Clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CDM_Clk_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6   CDMClkpllcomp/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_REFCLK
  To Clock:  FMC_HPC_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (FMC_HPC_REFCLK rise@5.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 8.705 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.508     3.863    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.177 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.709     4.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y300        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.886 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y300        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.353     7.771    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289     8.060 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.645     8.705    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y300        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.181     9.886    
                         clock uncertainty           -0.035     9.850    
    SLICE_X78Y300        FDRE (Setup_fdre_C_D)        0.064     9.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_REFCLK rise@0.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.581     1.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     1.112 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.352     1.464    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y300        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.735 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y300        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.792     1.524    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     1.617 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.394     2.011    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y300        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.547     1.464    
    SLICE_X78Y300        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.563    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_REFCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { FMC_HPC_clk_200_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851         5.000       3.149      BUFR_X0Y25     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y300  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y300  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PM_sck
  To Clock:  PM_sck

Setup :            0  Failing Endpoints,  Worst Slack       61.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.338ns  (required time - arrival time)
  Source:                 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/SPI_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (PM_sck rise@64.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.843ns (70.681%)  route 0.765ns (29.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 69.820 - 64.000 ) 
    Source Clock Delay      (SCD):    6.787ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.261     1.261 r  Pspi_sck/O
                         net (fo=1, routed)           3.935     5.196    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.289 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.498     6.787    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     8.587 r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.765     9.351    PSPI/mem_rd_data[19]
    SLICE_X23Y104        LUT5 (Prop_lut5_I0_O)        0.043     9.394 r  PSPI/SPI_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     9.394    PSPI/p_0_in1_in[3]
    SLICE_X23Y104        FDRE                                         r  PSPI/SPI_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)    64.000    64.000 r  
    AG25                                              0.000    64.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000    64.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.148    65.148 r  Pspi_sck/O
                         net (fo=1, routed)           3.255    68.403    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    68.486 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.334    69.820    PSPI/pm_sck_BUFG
    SLICE_X23Y104        FDRE                                         r  PSPI/SPI_DATA_reg[3]/C
                         clock pessimism              0.913    70.733    
                         clock uncertainty           -0.035    70.698    
    SLICE_X23Y104        FDRE (Setup_fdre_C_D)        0.034    70.732    PSPI/SPI_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         70.732    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 61.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 PSPI/SPI_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/SPI_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PM_sck rise@0.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.507%)  route 0.070ns (35.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.651     0.651 r  Pspi_sck/O
                         net (fo=1, routed)           2.035     2.686    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.712 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.640     3.352    PSPI/pm_sck_BUFG
    SLICE_X23Y107        FDRE                                         r  PSPI/SPI_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.100     3.452 r  PSPI/SPI_DATA_reg[14]/Q
                         net (fo=3, routed)           0.070     3.522    PSPI/p_2_in[15]
    SLICE_X22Y107        LUT5 (Prop_lut5_I4_O)        0.028     3.550 r  PSPI/SPI_DATA[15]_i_2/O
                         net (fo=1, routed)           0.000     3.550    PSPI/p_0_in1_in[15]
    SLICE_X22Y107        FDRE                                         r  PSPI/SPI_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.817     0.817 r  Pspi_sck/O
                         net (fo=1, routed)           2.454     3.271    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.301 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.860     4.161    PSPI/pm_sck_BUFG
    SLICE_X22Y107        FDRE                                         r  PSPI/SPI_DATA_reg[15]/C
                         clock pessimism             -0.798     3.363    
    SLICE_X22Y107        FDRE (Hold_fdre_C_D)         0.087     3.450    PSPI/SPI_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PM_sck
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { PM_SPI_SCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         64.000      62.161     RAMB18_X1Y42   PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X23Y105  PSPI/spi_wr_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X20Y105  PSPI/SPI_DATA_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RxWordCLK rise@8.333ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 0.762ns (12.940%)  route 5.127ns (87.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.527 - 8.333 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.876     3.088    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.676     3.764 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSDONE
                         net (fo=3, routed)           4.820     8.584    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/psdone
    SLICE_X64Y235        LUT6 (Prop_lut6_I2_O)        0.043     8.627 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i_/O
                         net (fo=2, routed)           0.307     8.934    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i__n_0
    SLICE_X64Y235        LUT4 (Prop_lut4_I2_O)        0.043     8.977 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[0]_i_1/O
                         net (fo=1, routed)           0.000     8.977    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[0]_i_1_n_0
    SLICE_X64Y235        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.067    10.527    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y235        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/C
                         clock pessimism              0.085    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X64Y235        FDPE (Setup_fdpe_C_D)        0.034    10.611    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.648     1.215    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X133Y282       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y282       FDRE (Prop_fdre_C_Q)         0.100     1.315 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X133Y282       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.872     1.483    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X133Y282       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.268     1.215    
    SLICE_X133Y282       FDRE (Hold_fdre_C_D)         0.047     1.262    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.166       2.166      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.166ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (RXDataCLK rise@24.999ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        14.144ns  (logic 0.345ns (2.439%)  route 13.799ns (97.561%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 27.317 - 24.999 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.384     2.598    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X98Y262        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y262        FDCE (Prop_fdce_C_Q)         0.259     2.857 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/Q
                         net (fo=83, routed)          4.011     6.868    ipbus_face_comp/GBTRX_IsData_rxclk_I
    SLICE_X50Y229        LUT2 (Prop_lut2_I1_O)        0.043     6.911 r  ipbus_face_comp/ipbus_data_fifo_comp_i_81/O
                         net (fo=61, routed)          4.868    11.778    ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X103Y232       LUT2 (Prop_lut2_I0_O)        0.043    11.821 r  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=149, routed)         4.920    16.742    ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X5Y36         RAMB36E1                                     r  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.189    27.317    ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y36         RAMB36E1                                     r  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.085    27.402    
                         clock uncertainty           -0.090    27.312    
    RAMB36_X5Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    26.908    ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.908    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                 10.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763     1.330    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    -0.592 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135     0.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.569 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.613     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X95Y260        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y260        FDCE (Prop_fdce_C_Q)         0.100     1.282 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/Q
                         net (fo=1, routed)           0.055     1.337    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_35_in
    SLICE_X94Y260        LUT3 (Prop_lut3_I2_O)        0.028     1.365 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O[16]_i_1/O
                         net (fo=1, routed)           0.000     1.365    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/p_40_out[16]
    SLICE_X94Y260        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.837     1.450    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X94Y260        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/C
                         clock pessimism             -0.257     1.193    
    SLICE_X94Y260        FDRE (Hold_fdre_C_D)         0.087     1.280    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X3Y37     ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X26Y226    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X101Y198   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.POR_A_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y5    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.395ns (16.052%)  route 2.066ns (83.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.385     2.597    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X107Y283       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y283       FDRE (Prop_fdre_C_Q)         0.223     2.820 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.375     3.195    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X106Y283       LUT4 (Prop_lut4_I2_O)        0.043     3.238 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.357     3.595    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X106Y282       LUT5 (Prop_lut5_I4_O)        0.043     3.638 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.464     4.102    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X106Y280       LUT6 (Prop_lut6_I5_O)        0.043     4.145 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.330     4.475    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X106Y281       LUT2 (Prop_lut2_I0_O)        0.043     4.518 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.540     5.058    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X107Y283       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.217    10.677    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X107Y283       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.253    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X107Y283       FDRE (Setup_fdre_C_CE)      -0.201    10.694    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.116%)  route 0.232ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.647     1.214    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]_0
    SLICE_X123Y262       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y262       FDRE (Prop_fdre_C_Q)         0.100     1.314 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[3]/Q
                         net (fo=6, routed)           0.232     1.546    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X4Y52         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.900     1.511    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y52         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.255     1.256    
    RAMB36_X4Y52         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.439    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         4.167       3.766      SLICE_X108Y279       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.166       3.816      SLICE_X123Y262       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.358ns (15.804%)  route 1.907ns (84.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 11.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528     5.096    ipbus_module/eth/clk_gt125
    SLICE_X77Y303        FDRE                                         r  ipbus_module/eth/to_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y303        FDRE (Prop_fdre_C_Q)         0.223     5.319 f  ipbus_module/eth/to_cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.869    ipbus_module/eth/to_cnt_reg[1]
    SLICE_X76Y303        LUT6 (Prop_lut6_I1_O)        0.043     5.912 r  ipbus_module/eth/rst_cnt[0]_i_5/O
                         net (fo=1, routed)           0.411     6.323    ipbus_module/eth/rst_cnt[0]_i_5_n_0
    SLICE_X76Y306        LUT4 (Prop_lut4_I0_O)        0.043     6.366 r  ipbus_module/eth/rst_cnt[0]_i_4/O
                         net (fo=8, routed)           0.380     6.746    ipbus_module/eth/rst_cnt[0]_i_4_n_0
    SLICE_X76Y306        LUT3 (Prop_lut3_I2_O)        0.049     6.795 r  ipbus_module/eth/to_cnt[0]_i_2/O
                         net (fo=23, routed)          0.566     7.361    ipbus_module/eth/to_cnt
    SLICE_X77Y308        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.328    11.874    ipbus_module/eth/clk_gt125
    SLICE_X77Y308        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
                         clock pessimism              1.195    13.069    
                         clock uncertainty           -0.035    13.034    
    SLICE_X77Y308        FDRE (Setup_fdre_C_CE)      -0.294    12.740    ipbus_module/eth/to_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  5.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.384%)  route 0.091ns (41.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X61Y298        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y298        FDCE (Prop_fdce_C_Q)         0.100     1.717 r  ipbus_module/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.091     1.808    ipbus_module/clocks/clkdiv/p_1_in
    SLICE_X60Y298        LUT3 (Prop_lut3_I0_O)        0.028     1.836 r  ipbus_module/clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     1.836    ipbus_module/clocks/clkdiv/d17_i_1_n_0
    SLICE_X60Y298        FDRE                                         r  ipbus_module/clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.832     2.176    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X60Y298        FDRE                                         r  ipbus_module/clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.548     1.628    
    SLICE_X60Y298        FDRE (Hold_fdre_C_D)         0.060     1.688    ipbus_module/clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       19.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 0.772ns (6.562%)  route 10.993ns (93.438%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 39.442 - 32.000 ) 
    Source Clock Delay      (SCD):    8.866ns
    Clock Pessimism Removal (CPR):    1.457ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.439     8.866    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X32Y257        FDRE                                         r  ipbus_module/ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y257        FDRE (Prop_fdre_C_Q)         0.223     9.089 f  ipbus_module/ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=69, routed)          1.482    10.571    ipbus_face_comp/debug_ipb_addr[0]
    SLICE_X37Y247        LUT2 (Prop_lut2_I0_O)        0.043    10.614 r  ipbus_face_comp/ipbus_addr_int_inferred_i_15/O
                         net (fo=1, routed)           0.000    10.614    ipbus_face_comp/ipbus_addr_int_inferred_i_15_n_0
    SLICE_X37Y247        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.738 r  ipbus_face_comp/ipbus_addr_int_inferred_i_3/O[0]
                         net (fo=179, routed)         4.105    14.843    ipbus_face_comp/ipbus_addr_int[0]
    SLICE_X78Y240        LUT6 (Prop_lut6_I4_O)        0.124    14.967 r  ipbus_face_comp/IPBUS_data_out_O[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.358    15.324    ipbus_face_comp/IPBUS_data_out_O[2]_INST_0_i_7_n_0
    SLICE_X75Y240        LUT6 (Prop_lut6_I3_O)        0.043    15.367 r  ipbus_face_comp/IPBUS_data_out_O[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.647    16.015    ipbus_face_comp/stat_reg_ipbclk[0]__0[2]
    SLICE_X55Y249        LUT5 (Prop_lut5_I4_O)        0.043    16.058 r  ipbus_face_comp/IPBUS_data_out_O[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.703    16.761    ipbus_face_comp/IPBUS_data_out_O[2]_INST_0_i_1_n_0
    SLICE_X42Y249        LUT5 (Prop_lut5_I2_O)        0.043    16.804 r  ipbus_face_comp/IPBUS_data_out_O[2]_INST_0/O
                         net (fo=1, routed)           0.463    17.267    ipbus_module/ipbus/trans/sm/IPBUS_data_out_O[2]
    SLICE_X34Y249        LUT6 (Prop_lut6_I2_O)        0.043    17.310 r  ipbus_module/ipbus/trans/sm/rmw_input[2]_i_5/O
                         net (fo=1, routed)           0.531    17.840    ipbus_module/ipbus/trans/sm/rmw_input[2]_i_5_n_0
    SLICE_X31Y250        LUT6 (Prop_lut6_I5_O)        0.043    17.883 r  ipbus_module/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.827    18.711    ipbus_module/ipbus/trans/sm/rmw_input[2]_i_1_n_0
    SLICE_X22Y256        LUT6 (Prop_lut6_I1_O)        0.043    18.754 r  ipbus_module/ipbus/trans/sm/ram_reg_0_i_12/O
                         net (fo=1, routed)           1.877    20.631    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X0Y63         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.430    39.442    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X0Y63         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.457    40.899    
                         clock uncertainty           -0.085    40.815    
    RAMB36_X0Y63         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.272    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.272    
                         arrival time                         -20.631    
  -------------------------------------------------------------------
                         slack                                 19.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/trans/sm/rmw_input_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/trans/sm/rmw_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.687%)  route 0.276ns (68.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.571     3.397    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X26Y249        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_input_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.100     3.497 r  ipbus_module/ipbus/trans/sm/rmw_input_reg[30]/Q
                         net (fo=3, routed)           0.276     3.773    ipbus_module/ipbus/trans/sm/rmw_input[30]
    SLICE_X27Y261        LUT5 (Prop_lut5_I1_O)        0.028     3.801 r  ipbus_module/ipbus/trans/sm/rmw_result[30]_i_1/O
                         net (fo=1, routed)           0.000     3.801    ipbus_module/ipbus/trans/sm/rmw_result[30]
    SLICE_X27Y261        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.873     4.367    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X27Y261        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_result_reg[30]/C
                         clock pessimism             -0.676     3.691    
    SLICE_X27Y261        FDRE (Hold_fdre_C_D)         0.061     3.752    ipbus_module/ipbus/trans/sm/rmw_result_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         32.000      28.000     XADC_X0Y0       SNS/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         16.000      15.600     SLICE_X100Y200  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         16.000      15.650     SLICE_X120Y228  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.352ns (14.124%)  route 2.140ns (85.876%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 21.822 - 16.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    1.420ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.168     6.565    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     6.668 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.601     7.269    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X87Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y303        FDRE (Prop_fdre_C_Q)         0.223     7.492 f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/Q
                         net (fo=2, routed)           0.716     8.208    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]
    SLICE_X86Y305        LUT4 (Prop_lut4_I0_O)        0.043     8.251 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_9/O
                         net (fo=1, routed)           0.367     8.618    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_9_n_0
    SLICE_X86Y305        LUT5 (Prop_lut5_I4_O)        0.043     8.661 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_4/O
                         net (fo=2, routed)           0.473     9.134    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_4_n_0
    SLICE_X88Y305        LUT4 (Prop_lut4_I1_O)        0.043     9.177 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_1/O
                         net (fo=32, routed)          0.584     9.761    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count
    SLICE_X87Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.554    21.822    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X87Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
                         clock pessimism              1.420    23.242    
                         clock uncertainty           -0.076    23.166    
    SLICE_X87Y308        FDRE (Setup_fdre_C_CE)      -0.201    22.965    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]
  -------------------------------------------------------------------
                         required time                         22.965    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                 13.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.393     2.207    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.023     2.230 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.291     2.521    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y301        FDRE (Prop_fdre_C_Q)         0.100     2.621 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/Q
                         net (fo=2, routed)           0.064     2.685    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg_n_0_[6]
    SLICE_X83Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.442     3.345    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[7]/C
                         clock pessimism             -0.824     2.521    
    SLICE_X83Y301        FDRE (Hold_fdre_C_D)         0.049     2.570    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X84Y312        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X88Y306        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.499ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.341ns (11.202%)  route 2.703ns (88.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 17.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.591     1.281    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X80Y315        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y315        FDPE (Prop_fdpe_C_Q)         0.204     1.485 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.827     2.312    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X88Y319        LUT2 (Prop_lut2_I0_O)        0.137     2.449 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.876     4.325    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X115Y313       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.567    17.164    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X115Y313       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/C
                         clock pessimism              0.093    17.257    
                         clock uncertainty           -0.035    17.222    
    SLICE_X115Y313       FDRE (Setup_fdre_C_R)       -0.398    16.824    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 12.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.101%)  route 0.136ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.284     0.452    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X81Y317        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y317        FDRE (Prop_fdre_C_Q)         0.091     0.543 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[4]/Q
                         net (fo=52, routed)          0.136     0.679    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/ADDRD4
    SLICE_X82Y316        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.434     0.654    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/WCLK
    SLICE_X82Y316        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.189     0.465    
    SLICE_X82Y316        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     0.614    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Slow    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X82Y317        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X82Y317        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/rx_reset_block/rx_reset_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/primary_mode.ARP/buf_to_load_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.302ns (5.850%)  route 4.861ns (94.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 11.119 - 8.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.585     3.415    ipbus_module/ipbus/udp_if/rx_reset_block/clkout2
    SLICE_X52Y315        FDRE                                         r  ipbus_module/ipbus/udp_if/rx_reset_block/rx_reset_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y315        FDRE (Prop_fdre_C_Q)         0.259     3.674 r  ipbus_module/ipbus/udp_if/rx_reset_block/rx_reset_sig_reg/Q
                         net (fo=1, routed)           0.470     4.144    ipbus_module/ipbus/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X52Y315        LUT2 (Prop_lut2_I0_O)        0.043     4.187 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=828, routed)         4.390     8.578    ipbus_module/ipbus/udp_if/primary_mode.ARP/send_buf_int_reg_0
    SLICE_X24Y327        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ARP/buf_to_load_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.604    11.119    ipbus_module/ipbus/udp_if/primary_mode.ARP/clkout2
    SLICE_X24Y327        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ARP/buf_to_load_reg[33]/C
                         clock pessimism              0.315    11.434    
                         clock uncertainty           -0.077    11.357    
    SLICE_X24Y327        FDRE (Setup_fdre_C_R)       -0.304    11.053    ipbus_module/ipbus/udp_if/primary_mode.ARP/buf_to_load_reg[33]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl6____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_58/D
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.281     1.249    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X51Y321        FDRE                                         r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y321        FDRE (Prop_fdre_C_Q)         0.100     1.349 r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3/Q
                         net (fo=1, routed)           0.102     1.451    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3_n_0
    SLICE_X52Y321        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl6____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_58/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.430     1.692    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X52Y321        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl6____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_58/CLK
                         clock pessimism             -0.414     1.278    
    SLICE_X52Y321        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.380    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl6____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_58
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X1Y64     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y321    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y322    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.695ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.388ns (19.246%)  route 1.628ns (80.754%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 19.068 - 16.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.599     3.429    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X82Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y305        FDRE (Prop_fdre_C_Q)         0.259     3.688 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.699     4.387    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X83Y303        LUT5 (Prop_lut5_I1_O)        0.043     4.430 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.437     4.866    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X83Y303        LUT4 (Prop_lut4_I1_O)        0.043     4.909 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.107     5.016    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     5.059 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.386     5.445    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X82Y306        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.553    19.068    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X82Y306        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.335    19.403    
                         clock uncertainty           -0.085    19.318    
    SLICE_X82Y306        FDRE (Setup_fdre_C_CE)      -0.178    19.140    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         19.140    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 13.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.291     1.259    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y301        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y301        FDPE (Prop_fdpe_C_Q)         0.091     1.350 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.406    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X80Y301        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.442     1.704    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y301        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.445     1.259    
    SLICE_X80Y301        FDPE (Hold_fdpe_C_D)        -0.006     1.253    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X83Y304        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X83Y304        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@15.625ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        1.660ns  (logic 0.277ns (16.691%)  route 1.383ns (83.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 20.634 - 15.625 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 17.864 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.864    17.864    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.228    18.092 r  t40_reg/Q
                         net (fo=2, routed)           0.674    18.766    t40
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.049    18.815 r  t40_hold_fix/O
                         net (fo=1, routed)           0.709    19.524    t40_hold_fix_1
    SLICE_X4Y14          FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     15.625    15.625 r  
    AE23                                              0.000    15.625 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    15.625    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    16.305 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    18.821    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    18.904 r  MCLKB1/O
                         net (fo=2, routed)           1.400    20.304    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049    17.255 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    18.823    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    18.906 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.728    20.634    clk320_tcm
    SLICE_X4Y14          FDRE                                         r  t40_0_reg/C
                         clock pessimism              0.222    20.855    
                         clock uncertainty           -0.277    20.579    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)       -0.115    20.464    t40_0_reg
  -------------------------------------------------------------------
                         required time                         20.464    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.872ns  (logic 0.137ns (15.719%)  route 0.735ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 15.372 - 12.500 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 14.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.775    14.960    CLK_PM
    SLICE_X5Y14          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.107    15.067 r  t40_reg/Q
                         net (fo=2, routed)           0.360    15.426    t40
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.030    15.456 r  t40_hold_fix/O
                         net (fo=1, routed)           0.375    15.831    t40_hold_fix_1
    SLICE_X4Y14          FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     12.500    12.500 r  
    AE23                                              0.000    12.500 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 r  MCLKB1/O
                         net (fo=2, routed)           0.912    15.246    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    13.449 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857    14.306    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    14.336 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.036    15.372    clk320_tcm
    SLICE_X4Y14          FDRE                                         r  t40_0_reg/C
                         clock pessimism             -0.150    15.223    
                         clock uncertainty            0.277    15.499    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)        -0.001    15.498    t40_0_reg
  -------------------------------------------------------------------
                         required time                        -15.498    
                         arrival time                          15.831    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       21.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.991ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.259ns (9.895%)  route 2.359ns (90.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 28.566 - 25.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.380     3.944    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X56Y122        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.259     4.203 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           2.359     6.562    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X67Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.199    28.566    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X67Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism              0.199    28.765    
                         clock uncertainty           -0.203    28.562    
    SLICE_X67Y262        FDRE (Setup_fdre_C_D)       -0.010    28.552    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         28.552    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 21.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.118ns (8.756%)  route 1.230ns (91.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.789    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X56Y122        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.118     1.907 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           1.230     3.137    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X67Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.828     2.178    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X67Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism             -0.145     2.033    
                         clock uncertainty            0.203     2.236    
    SLICE_X67Y262        FDRE (Hold_fdre_C_D)         0.047     2.283    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Data_clk_40 rise@25.000ns - SystemCLK_320 rise@21.875ns)
  Data Path Delay:        2.169ns  (logic 0.514ns (23.698%)  route 1.655ns (76.302%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 28.563 - 25.000 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 25.813 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                     21.875    21.875 r  
    C25                                               0.000    21.875 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    21.875    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837    22.712 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634    24.346    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    24.439 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961    26.400    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    21.868 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480    24.348    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    24.441 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        1.372    25.813    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X80Y284        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y284        FDRE (Prop_fdre_C_Q)         0.223    26.036 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[5]/Q
                         net (fo=3, routed)           1.205    27.241    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_106
    SLICE_X79Y260        LUT4 (Prop_lut4_I2_O)        0.043    27.284 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_17/O
                         net (fo=1, routed)           0.000    27.284    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_17_n_0
    SLICE_X79Y260        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.479 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.479    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3_n_0
    SLICE_X79Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.532 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.450    27.982    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X78Y261        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.196    28.563    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X78Y261        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/C
                         clock pessimism              0.055    28.618    
                         clock uncertainty           -0.191    28.427    
    SLICE_X78Y261        FDRE (Setup_fdre_C_CE)      -0.081    28.346    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]
  -------------------------------------------------------------------
                         required time                         28.346    
                         arrival time                         -27.982    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 FitGbtPrg/DataConverter_comp/drop_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.100ns (17.522%)  route 0.471ns (82.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        0.528     1.733    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X69Y248        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y248        FDRE (Prop_fdre_C_Q)         0.100     1.833 r  FitGbtPrg/DataConverter_comp/drop_counter_reg[13]/Q
                         net (fo=3, routed)           0.471     2.304    FitGbtPrg/DataConverter_comp/drop_counter_reg[13]
    SLICE_X68Y248        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.733     2.083    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X68Y248        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[13]/C
                         clock pessimism             -0.070     2.013    
                         clock uncertainty            0.191     2.204    
    SLICE_X68Y248        FDRE (Hold_fdre_C_D)         0.041     2.245    FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 HDMI0/DValid_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            hdmi_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.832ns  (logic 0.223ns (26.816%)  route 0.609ns (73.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171                                     0.000     0.000 r  HDMI0/DValid_reg/C
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  HDMI0/DValid_reg/Q
                         net (fo=2, routed)           0.609     0.832    hdmi_ready
    SLICE_X18Y189        FDRE                                         r  hdmi_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X18Y189        FDRE (Setup_fdre_C_D)        0.011     1.011    hdmi_ready0_reg
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.277ns (14.199%)  route 1.674ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.537ns = ( 6.662 - 3.125 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.270     3.836    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X34Y230        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y230        FDRE (Prop_fdre_C_Q)         0.223     4.059 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[43]/Q
                         net (fo=4, routed)           0.876     4.935    FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[43]
    SLICE_X9Y215         LUT1 (Prop_lut1_I0_O)        0.054     4.989 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[43]_hold_fix/O
                         net (fo=1, routed)           0.798     5.787    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ORBC_ID_from_CRU_O[43]_hold_fix_1_alias
    RAMB36_X1Y43         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        1.170     6.662    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y43         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055     6.717    
                         clock uncertainty           -0.191     6.526    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.637     5.889    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                  0.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/curr_bc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.818%)  route 0.495ns (83.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.647     1.852    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X32Y260        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y260        FDRE (Prop_fdre_C_Q)         0.100     1.952 r  FitGbtPrg/Event_Selector_comp/curr_bc_reg[6]/Q
                         net (fo=1, routed)           0.495     2.447    FitGbtPrg/Event_Selector_comp/curr_bc_reg_n_0_[6]
    SLICE_X33Y262        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3814, routed)        0.870     2.220    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X33Y262        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[6]/C
                         clock pessimism             -0.070     2.150    
                         clock uncertainty            0.191     2.341    
    SLICE_X33Y262        FDRE (Hold_fdre_C_D)         0.036     2.377    FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.302ns (46.162%)  route 0.352ns (53.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 6.359 - 4.167 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.206     2.420    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X74Y238        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y238        FDRE (Prop_fdre_C_Q)         0.259     2.679 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.352     3.031    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X75Y237        LUT2 (Prop_lut2_I1_O)        0.043     3.074 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.074    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X75Y237        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     5.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     5.294 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.066     6.360    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X75Y237        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.085     6.445    
                         clock uncertainty           -0.215     6.229    
    SLICE_X75Y237        FDCE (Setup_fdce_C_D)        0.038     6.267    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.700ns  (logic 0.135ns (19.287%)  route 0.565ns (80.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 13.835 - 12.500 ) 
    Source Clock Delay      (SCD):    1.092ns = ( 13.591 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541    13.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    13.067 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763    13.830    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    11.908 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135    13.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.069 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.523    13.592    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X75Y238        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y238        FDRE (Prop_fdre_C_Q)         0.107    13.699 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.565    14.263    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X75Y237        LUT2 (Prop_lut2_I0_O)        0.028    14.291 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.291    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X75Y237        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581    13.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030    13.111 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.724    13.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X75Y237        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.044    13.791    
                         clock uncertainty            0.215    14.006    
    SLICE_X75Y237        FDCE (Hold_fdce_C_D)         0.068    14.074    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.074    
                         arrival time                          14.291    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.579ns  (logic 0.604ns (16.876%)  route 2.975ns (83.124%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 27.219 - 24.999 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 19.271 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    17.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    17.878 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.393    19.271    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X105Y254       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y254       FDCE (Prop_fdce_C_Q)         0.204    19.475 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[7]/Q
                         net (fo=11, routed)          0.653    20.128    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Q[3]
    SLICE_X99Y253        LUT2 (Prop_lut2_I1_O)        0.135    20.263 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_87/O
                         net (fo=1, routed)           0.722    20.985    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_87_n_0
    SLICE_X99Y252        LUT6 (Prop_lut6_I1_O)        0.136    21.121 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          0.773    21.894    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes_0[3]
    SLICE_X102Y245       LUT4 (Prop_lut4_I0_O)        0.043    21.937 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0/O
                         net (fo=1, routed)           0.467    22.404    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0_n_0
    SLICE_X102Y247       LUT5 (Prop_lut5_I4_O)        0.043    22.447 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0/O
                         net (fo=1, routed)           0.360    22.807    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0_n_0
    SLICE_X102Y247       LUT6 (Prop_lut6_I5_O)        0.043    22.850 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1__0/O
                         net (fo=1, routed)           0.000    22.850    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg_1
    SLICE_X102Y247       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.091    27.219    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/RX_FRAMECLK_O
    SLICE_X102Y247       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C
                         clock pessimism              0.085    27.304    
                         clock uncertainty           -0.215    27.089    
    SLICE_X102Y247       FDRE (Setup_fdre_C_D)        0.064    27.153    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         27.153    
                         arrival time                         -22.850    
  -------------------------------------------------------------------
                         slack                                  4.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.128ns (20.820%)  route 0.487ns (79.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.614     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X100Y261       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y261       FDCE (Prop_fdce_C_Q)         0.100     1.281 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/Q
                         net (fo=11, routed)          0.487     1.768    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[11]
    SLICE_X95Y260        LUT6 (Prop_lut6_I5_O)        0.028     1.796 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[17]
    SLICE_X95Y260        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.837     1.450    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X95Y260        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/C
                         clock pessimism             -0.044     1.406    
                         clock uncertainty            0.215     1.621    
    SLICE_X95Y260        FDCE (Hold_fdce_C_D)         0.060     1.681    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        7.086ns  (logic 0.274ns (3.867%)  route 6.812ns (96.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.213ns = ( 39.213 - 32.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 28.939 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    27.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    28.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y295        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y295        FDRE (Prop_fdre_C_Q)         0.223    29.162 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           3.137    32.299    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y116        LUT1 (Prop_lut1_I0_O)        0.051    32.350 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           3.676    36.025    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X51Y289        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.200    39.213    ipbus_module/clocks/clkout1
    SLICE_X51Y289        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.235    
                         clock uncertainty           -0.182    40.053    
    SLICE_X51Y289        FDRE (Setup_fdre_C_D)       -0.115    39.938    ipbus_module/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         39.938    
                         arrival time                         -36.025    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.131ns (3.664%)  route 3.445ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clk_gt125
    SLICE_X59Y295        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y295        FDRE (Prop_fdre_C_Q)         0.100     1.716 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.633     3.349    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y116        LUT1 (Prop_lut1_I0_O)        0.031     3.380 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.812     5.192    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X51Y283        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.825     4.319    ipbus_module/clocks/clkout1
    SLICE_X51Y283        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     3.984    
                         clock uncertainty            0.182     4.166    
    SLICE_X51Y283        FDRE (Hold_fdre_C_D)        -0.001     4.165    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           5.192    
  -------------------------------------------------------------------
                         slack                                  1.027    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.671ns  (logic 0.275ns (5.888%)  route 4.396ns (94.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 21.822 - 16.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 13.099 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.531    13.099    ipbus_module/clocks/clk_gt125
    SLICE_X60Y301        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y301        FDRE (Prop_fdre_C_Q)         0.223    13.322 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.039    15.361    ipbus_module/clocks/rst_eth
    SLICE_X32Y349        LUT1 (Prop_lut1_I0_O)        0.052    15.413 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.357    17.770    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X81Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.554    21.822    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X81Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/C
                         clock pessimism              1.022    22.844    
                         clock uncertainty           -0.173    22.671    
    SLICE_X81Y302        FDRE (Setup_fdre_C_R)       -0.397    22.274    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                  4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.130ns (5.636%)  route 2.177ns (94.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.688     1.697    ipbus_module/clocks/clk_gt125
    SLICE_X60Y301        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y301        FDRE (Prop_fdre_C_Q)         0.100     1.797 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.128     2.925    ipbus_module/clocks/rst_eth
    SLICE_X32Y349        LUT1 (Prop_lut1_I0_O)        0.030     2.955 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.049     4.004    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X85Y310        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.441     3.344    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X85Y310        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism             -0.335     3.009    
                         clock uncertainty            0.173     3.182    
    SLICE_X85Y310        FDRE (Hold_fdre_C_R)        -0.055     3.127    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.259ns (16.892%)  route 1.274ns (83.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.667     3.497    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.274     5.030    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.542    11.057    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.165    11.222    
                         clock uncertainty           -0.205    11.017    
    SLICE_X79Y302        FDRE (Setup_fdre_C_D)       -0.022    10.995    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.118ns (14.264%)  route 0.709ns (85.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.336     1.304    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.118     1.422 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.709     2.131    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.438     1.700    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.216     1.484    
                         clock uncertainty            0.205     1.689    
    SLICE_X79Y302        FDRE (Hold_fdre_C_D)         0.040     1.729    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.570ns  (logic 0.223ns (14.201%)  route 1.347ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 19.084 - 16.000 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 11.418 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     8.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170    10.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103    10.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.588    11.418    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y305        FDRE (Prop_fdre_C_Q)         0.223    11.641 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.347    12.988    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[3]
    SLICE_X108Y306       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.569    19.084    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X108Y306       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.165    19.249    
                         clock uncertainty           -0.205    19.044    
    SLICE_X108Y306       FDRE (Setup_fdre_C_D)       -0.010    19.034    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.091ns (16.036%)  route 0.476ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.285     1.253    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y303        FDRE (Prop_fdre_C_Q)         0.091     1.344 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.476     1.820    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[6]
    SLICE_X112Y304       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.457     1.719    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X112Y304       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.216     1.503    
                         clock uncertainty            0.205     1.708    
    SLICE_X112Y304       FDRE (Hold_fdre_C_D)         0.002     1.710    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       22.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.373ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[17]/CLR
                            (recovery check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.223ns (10.010%)  route 2.005ns (89.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 28.576 - 25.000 ) 
    Source Clock Delay      (SCD):    3.934ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.368     3.934    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X67Y262        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y262        FDRE (Prop_fdre_C_Q)         0.223     4.157 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          2.005     6.162    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X101Y278       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        1.209    28.576    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X101Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[17]/C
                         clock pessimism              0.242    28.818    
                         clock uncertainty           -0.071    28.747    
    SLICE_X101Y278       FDCE (Recov_fdce_C_CLR)     -0.212    28.535    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         28.535    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                 22.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[0]/CLR
                            (removal check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.347%)  route 0.154ns (60.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.612     1.817    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X97Y266        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y266        FDPE (Prop_fdpe_C_Q)         0.100     1.917 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.154     2.072    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]_0
    SLICE_X98Y265        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3388, routed)        0.835     2.185    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/TXDataClk
    SLICE_X98Y265        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[0]/C
                         clock pessimism             -0.355     1.830    
    SLICE_X98Y265        FDCE (Remov_fdce_C_CLR)     -0.050     1.780    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.994ns  (logic 0.281ns (14.092%)  route 1.713ns (85.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 27.347 - 24.999 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 23.250 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    21.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    22.045 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.205    23.250    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X72Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y238        FDCE (Prop_fdce_C_Q)         0.228    23.478 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           1.170    24.647    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X91Y249        LUT2 (Prop_lut2_I1_O)        0.053    24.700 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.544    25.244    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X96Y254        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.219    27.347    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X96Y254        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]/C
                         clock pessimism              0.085    27.432    
                         clock uncertainty           -0.215    27.217    
    SLICE_X96Y254        FDCE (Recov_fdce_C_CLR)     -0.304    26.913    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[2]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -25.244    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.971ns  (logic 0.137ns (14.111%)  route 0.834ns (85.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.089ns = ( 5.255 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     4.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     4.734 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.522     5.255    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X72Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y238        FDCE (Prop_fdce_C_Q)         0.107     5.362 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.601     5.963    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X91Y249        LUT2 (Prop_lut2_I1_O)        0.030     5.993 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.233     6.226    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X97Y255        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.841     1.454    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X97Y255        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/C
                         clock pessimism             -0.044     1.410    
                         clock uncertainty            0.215     1.625    
    SLICE_X97Y255        FDCE (Remov_fdce_C_CLR)     -0.110     1.515    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           6.226    
  -------------------------------------------------------------------
                         slack                                  4.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[5]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.261ns  (logic 0.228ns (18.081%)  route 1.033ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 10.525 - 8.333 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 6.583 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     5.286    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     5.378 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.205     6.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X71Y237        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDPE (Prop_fdpe_C_Q)         0.228     6.812 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          1.033     7.845    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X68Y234        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.065    10.525    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X68Y234        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[5]/C
                         clock pessimism              0.178    10.703    
                         clock uncertainty           -0.035    10.668    
    SLICE_X68Y234        FDCE (Recov_fdce_C_CLR)     -0.212    10.456    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  2.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.128ns (22.342%)  route 0.445ns (77.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.609     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X105Y277       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y277       FDCE (Prop_fdce_C_Q)         0.100     1.276 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.171     1.447    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X103Y277       LUT2 (Prop_lut2_I1_O)        0.028     1.475 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.274     1.749    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X106Y273       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.830     1.441    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X106Y273       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.237     1.204    
    SLICE_X106Y273       FDCE (Remov_fdce_C_CLR)     -0.050     1.154    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.987ns (38.971%)  route 1.546ns (61.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.677 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.229     4.997    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X114Y279       LUT1 (Prop_lut1_I0_O)        0.043     5.040 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.317     5.357    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X114Y279       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.217    10.677    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X114Y279       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.208    10.885    
                         clock uncertainty           -0.035    10.850    
    SLICE_X114Y279       FDCE (Recov_fdce_C_CLR)     -0.154    10.696    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.696    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.557ns (40.226%)  route 0.828ns (59.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.821     1.388    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.917 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.685     2.602    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X114Y279       LUT1 (Prop_lut1_I0_O)        0.028     2.630 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.143     2.773    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X114Y279       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.836     1.447    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X114Y279       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.237     1.210    
    SLICE_X114Y279       FDCE (Remov_fdce_C_CLR)     -0.050     1.160    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       28.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/ctrl_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.223ns (8.246%)  route 2.481ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.151ns = ( 39.151 - 32.000 ) 
    Source Clock Delay      (SCD):    8.789ns
    Clock Pessimism Removal (CPR):    1.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.362     8.789    ipbus_module/clocks/clkout1
    SLICE_X51Y283        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y283        FDRE (Prop_fdre_C_Q)         0.223     9.012 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         2.481    11.493    slave_spi/spi/IPBUS_rst_I
    SLICE_X36Y249        FDCE                                         f  slave_spi/spi/ctrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.138    39.151    slave_spi/spi/clkout1
    SLICE_X36Y249        FDCE                                         r  slave_spi/spi/ctrl_reg[5]/C
                         clock pessimism              1.427    40.578    
                         clock uncertainty           -0.085    40.493    
    SLICE_X36Y249        FDCE (Recov_fdce_C_CLR)     -0.212    40.281    slave_spi/spi/ctrl_reg[5]
  -------------------------------------------------------------------
                         required time                         40.281    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                 28.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/shift/data_reg[26]/CLR
                            (removal check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.100ns (17.043%)  route 0.487ns (82.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.363ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.603     3.429    ipbus_module/clocks/clkout1
    SLICE_X51Y283        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y283        FDRE (Prop_fdre_C_Q)         0.100     3.529 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         0.487     4.016    slave_spi/spi/shift/IPBUS_rst_I
    SLICE_X36Y257        FDCE                                         f  slave_spi/spi/shift/data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.869     4.363    slave_spi/spi/shift/clkout1
    SLICE_X36Y257        FDCE                                         r  slave_spi/spi/shift/data_reg[26]/C
                         clock pessimism             -0.861     3.502    
    SLICE_X36Y257        FDCE (Remov_fdce_C_CLR)     -0.069     3.433    slave_spi/spi/shift/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           4.016    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 1.043ns (49.552%)  route 1.062ns (50.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.668     3.498    ipbus_module/stretch/clkdiv/CLK
    SLICE_X22Y300        SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y300        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.498 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.500     4.998    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X28Y300        LUT1 (Prop_lut1_I0_O)        0.043     5.041 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.562     5.603    ipbus_module/stretch/clkdiv/cnt[0]_i_2__0_n_0
    SLICE_X29Y304        FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.616    11.131    ipbus_module/stretch/clkdiv/CLK
    SLICE_X29Y304        FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.315    11.446    
                         clock uncertainty           -0.077    11.369    
    SLICE_X29Y304        FDCE (Recov_fdce_C_CLR)     -0.212    11.157    ipbus_module/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  5.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.171ns (46.710%)  route 0.195ns (53.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.284     1.252    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X78Y307        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y307        FDPE (Prop_fdpe_C_Q)         0.107     1.359 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.053     1.412    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X78Y307        LUT2 (Prop_lut2_I0_O)        0.064     1.476 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.142     1.618    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X76Y308        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.437     1.699    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X76Y308        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.414     1.285    
    SLICE_X76Y308        FDPE (Remov_fdpe_C_PRE)     -0.072     1.213    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.043ns (53.005%)  route 0.925ns (46.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 11.749 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.370     4.938    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X62Y298        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y298        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.938 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.452     6.390    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y298        LUT1 (Prop_lut1_I0_O)        0.043     6.433 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.472     6.906    ipbus_module/clocks/clkdiv/clear
    SLICE_X61Y294        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.203    11.749    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X61Y294        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.145    12.894    
                         clock uncertainty           -0.035    12.859    
    SLICE_X61Y294        FDCE (Recov_fdce_C_CLR)     -0.212    12.647    ipbus_module/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.426ns (55.579%)  route 0.340ns (44.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X62Y298        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y298        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.014 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.237     2.251    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y298        LUT1 (Prop_lut1_I0_O)        0.028     2.279 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.103     2.382    ipbus_module/clocks/clkdiv/clear
    SLICE_X61Y297        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.832     2.176    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X61Y297        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.528     1.648    
    SLICE_X61Y297        FDCE (Remov_fdce_C_CLR)     -0.069     1.579    ipbus_module/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.803    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.759ns  (logic 0.275ns (5.778%)  route 4.484ns (94.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 21.826 - 16.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 13.099 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.531    13.099    ipbus_module/clocks/clk_gt125
    SLICE_X60Y301        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y301        FDRE (Prop_fdre_C_Q)         0.223    13.322 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.039    15.361    ipbus_module/clocks/rst_eth
    SLICE_X32Y349        LUT1 (Prop_lut1_I0_O)        0.052    15.413 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.445    17.858    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X91Y302        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.558    21.826    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X91Y302        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              1.022    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X91Y302        FDCE (Recov_fdce_C_CLR)     -0.305    22.370    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  4.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.130ns (5.535%)  route 2.219ns (94.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.688     1.697    ipbus_module/clocks/clk_gt125
    SLICE_X60Y301        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y301        FDRE (Prop_fdre_C_Q)         0.100     1.797 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.128     2.925    ipbus_module/clocks/rst_eth
    SLICE_X32Y349        LUT1 (Prop_lut1_I0_O)        0.030     2.955 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.091     4.045    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X86Y309        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.442     3.345    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X86Y309        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.335     3.010    
                         clock uncertainty            0.173     3.183    
    SLICE_X86Y309        FDCE (Remov_fdce_C_CLR)     -0.091     3.092    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320_MMCM320_PH
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.180ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 LAI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        3.820ns  (logic 2.633ns (68.928%)  route 1.187ns (31.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68                                       0.000     0.000 r  LAI_reg[2]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  LAI_reg[2]/Q
                         net (fo=1, routed)           1.187     1.410    LAI[2]
    AE28                 OBUF (Prop_obuf_I_O)         2.410     3.820 r  ILA[2].ILA0/O
                         net (fo=0)                   0.000     3.820    LA[2]
    AE28                                                              r  LA[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                 11.180    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FMC_HPC_DATACLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.032ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LA[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        5.968ns  (logic 2.699ns (45.215%)  route 3.270ns (54.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122                                     0.000     0.000 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           3.270     3.529    GPIO_LED_1_OBUF
    AK30                 OBUF (Prop_obuf_I_O)         2.440     5.968 r  ILA[8].ILA0/O
                         net (fo=0)                   0.000     5.968    LA[8]
    AK30                                                              r  LA[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  9.032    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_ipb
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/hdr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            LA[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        10.182ns  (logic 3.025ns (29.712%)  route 7.157ns (70.288%))
  Logic Levels:           6  (LUT3=1 LUT4=4 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y256                                     0.000     0.000 r  ipbus_module/ipbus/trans/sm/hdr_reg[6]/C
    SLICE_X21Y256        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/ipbus/trans/sm/hdr_reg[6]/Q
                         net (fo=14, routed)          1.323     1.546    ipbus_module/ipbus/trans/sm/trans_type[2]
    SLICE_X30Y259        LUT4 (Prop_lut4_I2_O)        0.043     1.589 f  ipbus_module/ipbus/trans/sm/timer[8]_i_2/O
                         net (fo=12, routed)          0.208     1.797    ipbus_module/ipbus/trans/sm/ipb_str
    SLICE_X31Y261        LUT4 (Prop_lut4_I0_O)        0.043     1.840 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_10/O
                         net (fo=4, routed)           0.444     2.284    ipbus_module/ipbus/trans/sm/rmw_input[9]_i_10_n_0
    SLICE_X35Y262        LUT4 (Prop_lut4_I3_O)        0.043     2.327 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_4/O
                         net (fo=34, routed)          0.761     3.089    ipbus_module/ipbus/trans/sm/addr_reg[25]_0
    SLICE_X22Y257        LUT4 (Prop_lut4_I0_O)        0.047     3.136 f  ipbus_module/ipbus/trans/sm/Tspi_sck_i_2/O
                         net (fo=28, routed)          0.576     3.712    pm_sc/Dreg_reg[46]_0
    SLICE_X19Y256        LUT3 (Prop_lut3_I0_O)        0.140     3.852 r  pm_sc/Tspi_sck_i_1/O
                         net (fo=2, routed)           3.844     7.696    LAI[6]
    AC26                 OBUF (Prop_obuf_I_O)         2.486    10.182 r  ILA[6].ILA0/O
                         net (fo=0)                   0.000    10.182    LA[6]
    AC26                                                              r  LA[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.818    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.482ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/lgen[0].scnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_6
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.518ns  (logic 3.022ns (46.365%)  route 3.496ns (53.635%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y304                                     0.000     0.000 r  ipbus_module/stretch/lgen[0].scnt_reg[0]/C
    SLICE_X19Y304        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  ipbus_module/stretch/lgen[0].scnt_reg[0]/Q
                         net (fo=8, routed)           0.484     0.707    ipbus_module/stretch/lgen[0].scnt_reg[0]
    SLICE_X19Y302        LUT4 (Prop_lut4_I2_O)        0.043     0.750 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.365     1.116    ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2_n_0
    SLICE_X18Y302        LUT4 (Prop_lut4_I0_O)        0.043     1.159 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.646     3.805    GPIO_LED_6_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.713     6.518 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    GPIO_LED_6
    E18                                                               r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  8.482    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.896ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_5
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.104ns  (logic 2.894ns (47.415%)  route 3.210ns (52.585%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y306                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X75Y306        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           0.532     0.755    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X72Y308        LUT3 (Prop_lut3_I1_O)        0.043     0.798 r  ipbus_module/eth/GPIO_LED_5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.677     3.476    GPIO_LED_5_OBUF
    G19                  OBUF (Prop_obuf_I_O)         2.628     6.104 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.104    GPIO_LED_5
    G19                                                               r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  8.896    





