#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5642f468bbf0 .scope module, "counter" "counter" 2 65;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "Read_addr"
    .port_info 3 /INPUT 1 "busy_wait"
v0x5642f46c3100_0 .var "Read_addr", 31 0;
o0x7fc4860f0048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5642f46c3f00_0 .net "busy_wait", 0 0, o0x7fc4860f0048;  0 drivers
o0x7fc4860f0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5642f46c8d40_0 .net "clk", 0 0, o0x7fc4860f0078;  0 drivers
o0x7fc4860f00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5642f46caa20_0 .net "reset", 0 0, o0x7fc4860f00a8;  0 drivers
E_0x5642f4689b50 .event negedge, v0x5642f46c8d40_0;
S_0x5642f468bd70 .scope module, "testDM" "testDM" 2 267;
 .timescale 0 0;
v0x5642f46f6540_0 .var "Read_Addr", 31 0;
v0x5642f46f6670_0 .net "Result", 7 0, v0x5642f46f0150_0;  1 drivers
v0x5642f46f6780_0 .var "clk", 0 0;
v0x5642f46f6820_0 .var "rst", 0 0;
S_0x5642f46efbf0 .scope module, "simpleP" "Processor" 2 272, 2 239 0, S_0x5642f468bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Read_Addr"
    .port_info 1 /OUTPUT 8 "DataMemMUXout"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x5642f46f4e20_0 .net "DataMemMUXout", 7 0, v0x5642f46f0150_0;  alias, 1 drivers
v0x5642f46f4ee0_0 .net "INaddr", 2 0, v0x5642f46f14f0_0;  1 drivers
v0x5642f46f4fd0_0 .net "Imm", 7 0, v0x5642f46f15f0_0;  1 drivers
v0x5642f46f50c0_0 .net "OUT1", 7 0, v0x5642f46f40a0_0;  1 drivers
v0x5642f46f5180_0 .net "OUT1addr", 2 0, v0x5642f46f16d0_0;  1 drivers
v0x5642f46f52e0_0 .net "OUT2", 7 0, L_0x5642f46f69c0;  1 drivers
v0x5642f46f53f0_0 .net "OUT2addr", 2 0, v0x5642f46f1790_0;  1 drivers
v0x5642f46f5500_0 .net "OUTPUT", 7 0, L_0x5642f46f6a50;  1 drivers
v0x5642f46f5610_0 .net "Read_Addr", 31 0, v0x5642f46f6540_0;  1 drivers
v0x5642f46f5760_0 .net "Result", 7 0, L_0x5642f46f6af0;  1 drivers
v0x5642f46f5890_0 .net "Select", 2 0, v0x5642f46f1870_0;  1 drivers
v0x5642f46f5950_0 .net "addSubMUX", 0 0, v0x5642f46f1980_0;  1 drivers
v0x5642f46f59f0_0 .net "addSubMUXout", 7 0, v0x5642f46f07c0_0;  1 drivers
v0x5642f46f5b00_0 .net "address", 7 0, v0x5642f46f1a50_0;  1 drivers
v0x5642f46f5c10_0 .net "busy_wait", 0 0, v0x5642f46f2670_0;  1 drivers
v0x5642f46f5cb0_0 .net "clk", 0 0, v0x5642f46f6780_0;  1 drivers
v0x5642f46f5d50_0 .net "dmMUX", 0 0, v0x5642f46f1bb0_0;  1 drivers
v0x5642f46f5e40_0 .net "imValueMUX", 0 0, v0x5642f46f1c80_0;  1 drivers
v0x5642f46f5f30_0 .net "imValueMUXout", 7 0, v0x5642f46f3350_0;  1 drivers
v0x5642f46f6040_0 .net "instruction", 31 0, v0x5642f46f3910_0;  1 drivers
v0x5642f46f6150_0 .net "read", 0 0, v0x5642f46f1e00_0;  1 drivers
v0x5642f46f6240_0 .net "read_data", 7 0, v0x5642f46f2a60_0;  1 drivers
v0x5642f46f6350_0 .net "rst", 0 0, v0x5642f46f6820_0;  1 drivers
v0x5642f46f63f0_0 .net "write", 0 0, v0x5642f46f1ec0_0;  1 drivers
S_0x5642f46efd90 .scope module, "DataMemMUX" "MUX" 2 260, 2 84 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUTPUT"
    .port_info 1 /INPUT 8 "INPUT1"
    .port_info 2 /INPUT 8 "INPUT2"
    .port_info 3 /INPUT 1 "CTRL"
v0x5642f46caac0_0 .net "CTRL", 0 0, v0x5642f46f1bb0_0;  alias, 1 drivers
v0x5642f46effb0_0 .net "INPUT1", 7 0, v0x5642f46f2a60_0;  alias, 1 drivers
v0x5642f46f0090_0 .net "INPUT2", 7 0, L_0x5642f46f6af0;  alias, 1 drivers
v0x5642f46f0150_0 .var "OUTPUT", 7 0;
E_0x5642f4689db0 .event edge, v0x5642f46caac0_0, v0x5642f46f0090_0, v0x5642f46effb0_0;
S_0x5642f46f02e0 .scope module, "addsubMUX" "MUX" 2 258, 2 84 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUTPUT"
    .port_info 1 /INPUT 8 "INPUT1"
    .port_info 2 /INPUT 8 "INPUT2"
    .port_info 3 /INPUT 1 "CTRL"
v0x5642f46f0510_0 .net "CTRL", 0 0, v0x5642f46f1980_0;  alias, 1 drivers
v0x5642f46f05f0_0 .net "INPUT1", 7 0, v0x5642f46f40a0_0;  alias, 1 drivers
v0x5642f46f06d0_0 .net "INPUT2", 7 0, L_0x5642f46f6a50;  alias, 1 drivers
v0x5642f46f07c0_0 .var "OUTPUT", 7 0;
E_0x5642f4689910 .event edge, v0x5642f46f0510_0, v0x5642f46f06d0_0, v0x5642f46f05f0_0;
S_0x5642f46f0950 .scope module, "alu1" "ALU" 2 261, 2 7 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RESULT"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 8 "DATA2"
    .port_info 3 /INPUT 3 "SELECT"
L_0x5642f46f6af0 .functor BUFZ 8, v0x5642f46f0ec0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5642f46f0be0_0 .net "DATA1", 7 0, v0x5642f46f3350_0;  alias, 1 drivers
v0x5642f46f0ce0_0 .net "DATA2", 7 0, L_0x5642f46f69c0;  alias, 1 drivers
v0x5642f46f0dc0_0 .net "RESULT", 7 0, L_0x5642f46f6af0;  alias, 1 drivers
v0x5642f46f0ec0_0 .var "Res", 7 0;
v0x5642f46f0f80_0 .net "SELECT", 2 0, v0x5642f46f1870_0;  alias, 1 drivers
E_0x5642f46d0fa0 .event edge, v0x5642f46f0f80_0, v0x5642f46f0ce0_0, v0x5642f46f0be0_0;
S_0x5642f46f1130 .scope module, "cu1" "CU" 2 255, 2 125 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 1 "busy_wait"
    .port_info 2 /OUTPUT 3 "OUT1addr"
    .port_info 3 /OUTPUT 3 "OUT2addr"
    .port_info 4 /OUTPUT 3 "INaddr"
    .port_info 5 /OUTPUT 8 "Imm"
    .port_info 6 /OUTPUT 3 "Select"
    .port_info 7 /OUTPUT 1 "addSubMUX"
    .port_info 8 /OUTPUT 1 "imValueMUX"
    .port_info 9 /OUTPUT 1 "dmMUX"
    .port_info 10 /OUTPUT 1 "read"
    .port_info 11 /OUTPUT 1 "write"
    .port_info 12 /OUTPUT 8 "address"
v0x5642f46f14f0_0 .var "INaddr", 2 0;
v0x5642f46f15f0_0 .var "Imm", 7 0;
v0x5642f46f16d0_0 .var "OUT1addr", 2 0;
v0x5642f46f1790_0 .var "OUT2addr", 2 0;
v0x5642f46f1870_0 .var "Select", 2 0;
v0x5642f46f1980_0 .var "addSubMUX", 0 0;
v0x5642f46f1a50_0 .var "address", 7 0;
v0x5642f46f1af0_0 .net "busy_wait", 0 0, v0x5642f46f2670_0;  alias, 1 drivers
v0x5642f46f1bb0_0 .var "dmMUX", 0 0;
v0x5642f46f1c80_0 .var "imValueMUX", 0 0;
v0x5642f46f1d20_0 .net "instruction", 31 0, v0x5642f46f3910_0;  alias, 1 drivers
v0x5642f46f1e00_0 .var "read", 0 0;
v0x5642f46f1ec0_0 .var "write", 0 0;
E_0x5642f46d16e0 .event edge, v0x5642f46f1d20_0;
S_0x5642f46f2190 .scope module, "dm" "data_mem" 2 262, 2 182 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x5642f46f2590_0 .net "address", 7 0, v0x5642f46f1a50_0;  alias, 1 drivers
v0x5642f46f2670_0 .var "busy_wait", 0 0;
v0x5642f46f2740_0 .net "clk", 0 0, v0x5642f46f6780_0;  alias, 1 drivers
v0x5642f46f2810_0 .var/i "i", 31 0;
v0x5642f46f28b0 .array "memory_array", 0 255, 7 0;
v0x5642f46f29c0_0 .net "read", 0 0, v0x5642f46f1e00_0;  alias, 1 drivers
v0x5642f46f2a60_0 .var "read_data", 7 0;
v0x5642f46f2b30_0 .net "rst", 0 0, v0x5642f46f6820_0;  alias, 1 drivers
v0x5642f46f2bd0_0 .net "write", 0 0, v0x5642f46f1ec0_0;  alias, 1 drivers
v0x5642f46f2ca0_0 .net "write_data", 7 0, L_0x5642f46f6af0;  alias, 1 drivers
E_0x5642f46d1720/0 .event edge, v0x5642f46f0090_0, v0x5642f46f1a50_0, v0x5642f46f1ec0_0, v0x5642f46f1e00_0;
E_0x5642f46d1720/1 .event edge, v0x5642f46f2b30_0;
E_0x5642f46d1720 .event/or E_0x5642f46d1720/0, E_0x5642f46d1720/1;
E_0x5642f46f24d0 .event posedge, v0x5642f46f2740_0;
E_0x5642f46f2530 .event posedge, v0x5642f46f2b30_0;
S_0x5642f46f2e90 .scope module, "immValMUX" "MUX" 2 259, 2 84 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUTPUT"
    .port_info 1 /INPUT 8 "INPUT1"
    .port_info 2 /INPUT 8 "INPUT2"
    .port_info 3 /INPUT 1 "CTRL"
v0x5642f46f3090_0 .net "CTRL", 0 0, v0x5642f46f1c80_0;  alias, 1 drivers
v0x5642f46f3180_0 .net "INPUT1", 7 0, v0x5642f46f15f0_0;  alias, 1 drivers
v0x5642f46f3250_0 .net "INPUT2", 7 0, v0x5642f46f07c0_0;  alias, 1 drivers
v0x5642f46f3350_0 .var "OUTPUT", 7 0;
E_0x5642f46f3010 .event edge, v0x5642f46f1c80_0, v0x5642f46f07c0_0, v0x5642f46f15f0_0;
S_0x5642f46f3490 .scope module, "ir1" "Instruction_reg" 2 254, 2 112 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "Read_Addr"
    .port_info 2 /OUTPUT 32 "instruction"
v0x5642f46f3750_0 .net "Read_Addr", 31 0, v0x5642f46f6540_0;  alias, 1 drivers
v0x5642f46f3850_0 .net "clk", 0 0, v0x5642f46f6780_0;  alias, 1 drivers
v0x5642f46f3910_0 .var "instruction", 31 0;
E_0x5642f46f36d0 .event negedge, v0x5642f46f2740_0;
S_0x5642f46f3a30 .scope module, "rf1" "regfile8x8a" 2 256, 2 31 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 3 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 3 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
L_0x5642f46f69c0 .functor BUFZ 8, v0x5642f46f4320_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5642f46f3d20_0 .net "IN", 7 0, L_0x5642f46f6af0;  alias, 1 drivers
v0x5642f46f3de0_0 .net "INaddr", 2 0, v0x5642f46f14f0_0;  alias, 1 drivers
v0x5642f46f3ed0_0 .net "OUT1", 7 0, v0x5642f46f40a0_0;  alias, 1 drivers
v0x5642f46f3fd0_0 .net "OUT1addr", 2 0, v0x5642f46f16d0_0;  alias, 1 drivers
v0x5642f46f40a0_0 .var "OUT1reg", 7 0;
v0x5642f46f4190_0 .net "OUT2", 7 0, L_0x5642f46f69c0;  alias, 1 drivers
v0x5642f46f4250_0 .net "OUT2addr", 2 0, v0x5642f46f1790_0;  alias, 1 drivers
v0x5642f46f4320_0 .var "OUT2reg", 7 0;
v0x5642f46f43e0_0 .net "busy_wait", 0 0, v0x5642f46f2670_0;  alias, 1 drivers
v0x5642f46f4510_0 .net "clk", 0 0, v0x5642f46f6780_0;  alias, 1 drivers
v0x5642f46f4600_0 .var/i "i", 31 0;
v0x5642f46f46e0_0 .var "regMemory", 63 0;
S_0x5642f46f4910 .scope module, "tcomp" "TwosComplement" 2 257, 2 100 0, S_0x5642f46efbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUTPUT"
    .port_info 1 /INPUT 8 "INPUT"
v0x5642f46f4b80_0 .net "INPUT", 7 0, v0x5642f46f40a0_0;  alias, 1 drivers
v0x5642f46f4c60_0 .net "OUTPUT", 7 0, L_0x5642f46f6a50;  alias, 1 drivers
L_0x7fc4860a7018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5642f46f4d20_0 .net *"_s0", 7 0, L_0x7fc4860a7018;  1 drivers
L_0x5642f46f6a50 .arith/sub 8, L_0x7fc4860a7018, v0x5642f46f40a0_0;
    .scope S_0x5642f468bbf0;
T_0 ;
    %wait E_0x5642f4689b50;
    %load/vec4 v0x5642f46c3f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5642f46caa20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642f46c3100_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5642f46c3100_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5642f46c3100_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5642f46f3490;
T_1 ;
    %wait E_0x5642f46f36d0;
    %load/vec4 v0x5642f46f3750_0;
    %store/vec4 v0x5642f46f3910_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5642f46f1130;
T_2 ;
    %wait E_0x5642f46d16e0;
    %load/vec4 v0x5642f46f1af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 3, 24, 6;
    %cassign/vec4 v0x5642f46f1870_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 8, 0, 2;
    %cassign/vec4 v0x5642f46f15f0_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 3, 0, 2;
    %cassign/vec4 v0x5642f46f16d0_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 3, 8, 5;
    %cassign/vec4 v0x5642f46f1790_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 3, 16, 6;
    %cassign/vec4 v0x5642f46f14f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5642f46f1c80_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5642f46f1980_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5642f46f1ec0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5642f46f1e00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5642f46f1bb0_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5642f46f1c80_0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5642f46f1980_0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5642f46f1e00_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5642f46f1bb0_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 8, 0, 2;
    %cassign/vec4 v0x5642f46f1a50_0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5642f46f1ec0_0;
    %load/vec4 v0x5642f46f1d20_0;
    %parti/s 8, 16, 6;
    %cassign/vec4 v0x5642f46f1a50_0;
    %vpi_call 2 172 "$display", "memory address %d \012", v0x5642f46f1a50_0 {0 0 0};
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5642f46f3a30;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5642f46f46e0_0, 0, 64;
    %end;
    .thread T_3;
    .scope S_0x5642f46f3a30;
T_4 ;
    %wait E_0x5642f46f24d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642f46f4600_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5642f46f4600_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x5642f46f46e0_0;
    %load/vec4 v0x5642f46f3fd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5642f46f4600_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5642f46f4600_0;
    %store/vec4 v0x5642f46f40a0_0, 4, 1;
    %load/vec4 v0x5642f46f46e0_0;
    %load/vec4 v0x5642f46f4250_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5642f46f4600_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5642f46f4600_0;
    %store/vec4 v0x5642f46f4320_0, 4, 1;
    %load/vec4 v0x5642f46f4600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5642f46f4600_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5642f46f3a30;
T_5 ;
    %wait E_0x5642f46f36d0;
    %load/vec4 v0x5642f46f43e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642f46f4600_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5642f46f4600_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x5642f46f3d20_0;
    %load/vec4 v0x5642f46f4600_0;
    %part/s 1;
    %load/vec4 v0x5642f46f3de0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5642f46f4600_0;
    %add;
    %ix/vec4 4;
    %store/vec4 v0x5642f46f46e0_0, 4, 1;
    %load/vec4 v0x5642f46f4600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5642f46f4600_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5642f46f02e0;
T_6 ;
    %wait E_0x5642f4689910;
    %load/vec4 v0x5642f46f0510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x5642f46f05f0_0;
    %assign/vec4 v0x5642f46f07c0_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x5642f46f06d0_0;
    %assign/vec4 v0x5642f46f07c0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5642f46f2e90;
T_7 ;
    %wait E_0x5642f46f3010;
    %load/vec4 v0x5642f46f3090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x5642f46f3180_0;
    %assign/vec4 v0x5642f46f3350_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x5642f46f3250_0;
    %assign/vec4 v0x5642f46f3350_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5642f46efd90;
T_8 ;
    %wait E_0x5642f4689db0;
    %load/vec4 v0x5642f46caac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x5642f46effb0_0;
    %assign/vec4 v0x5642f46f0150_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x5642f46f0090_0;
    %assign/vec4 v0x5642f46f0150_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5642f46f0950;
T_9 ;
    %wait E_0x5642f46d0fa0;
    %load/vec4 v0x5642f46f0f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x5642f46f0be0_0;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5642f46f0be0_0;
    %load/vec4 v0x5642f46f0ce0_0;
    %add;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5642f46f0be0_0;
    %load/vec4 v0x5642f46f0ce0_0;
    %and;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5642f46f0be0_0;
    %load/vec4 v0x5642f46f0ce0_0;
    %or;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5642f46f0be0_0;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5642f46f0be0_0;
    %store/vec4 v0x5642f46f0ec0_0, 0, 8;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5642f46f2190;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642f46f2670_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5642f46f2190;
T_11 ;
    %wait E_0x5642f46f2530;
    %load/vec4 v0x5642f46f2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642f46f2810_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5642f46f2810_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5642f46f2810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5642f46f28b0, 0, 4;
    %load/vec4 v0x5642f46f2810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5642f46f2810_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5642f46f2190;
T_12 ;
    %wait E_0x5642f46d1720;
    %load/vec4 v0x5642f46f2bd0_0;
    %load/vec4 v0x5642f46f29c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5642f46f2670_0, 0;
    %pushi/vec4 100, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5642f46f24d0;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5642f46f2ca0_0;
    %load/vec4 v0x5642f46f2590_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5642f46f28b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5642f46f2670_0, 0;
T_12.0 ;
    %load/vec4 v0x5642f46f2bd0_0;
    %nor/r;
    %load/vec4 v0x5642f46f29c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5642f46f2670_0, 0;
    %pushi/vec4 100, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5642f46f24d0;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5642f46f2590_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5642f46f28b0, 4;
    %store/vec4 v0x5642f46f2a60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5642f46f2670_0, 0;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5642f468bd70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642f46f6780_0, 0, 1;
T_13.0 ;
    %delay 10, 0;
    %load/vec4 v0x5642f46f6780_0;
    %inv;
    %store/vec4 v0x5642f46f6780_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5642f468bd70;
T_14 ;
    %vpi_call 2 280 "$display", "\012Printing The results of MUX that is before register file( output from ALU OR DM )\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642f46f6820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5642f46f6820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642f46f6820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 458541, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 288 "$display", "loadi 6,X,45" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 290 "$display", "After 1 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 261953, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 292 "$display", "loadi 6,X,45" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 294 "$display", "After 1 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 85589766, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 296 "$display", "store 25,X,6" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 298 "$display", "After 100 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 84999939, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 300 "$display", "store 16,X,3" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 302 "$display", "After 100 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 67632921, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 304 "$display", "load 7,X,25" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 306 "$display", "After 1 CC\011%b | %d", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %delay 180, 0;
    %vpi_call 2 308 "$display", "After 10 CC\011%b | %d", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %delay 800, 0;
    %vpi_call 2 310 "$display", "After 50 CC\011%b | %d", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 312 "$display", "After 100 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 67698448, 65280, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 314 "$display", "load 8,X,25" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 316 "$display", "After 1 CC\011%b | %d  (Should be 65, new value not loaded. need 100CC)", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %delay 1980, 0;
    %vpi_call 2 318 "$display", "After 100 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 17106696, 0, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 320 "$display", "add 5,7,8" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 322 "$display", "After 1 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %pushi/vec4 151324679, 0, 32;
    %store/vec4 v0x5642f46f6540_0, 0, 32;
    %vpi_call 2 324 "$display", "sub 4,8,7" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 326 "$display", "After 1 CC\011%b | %d\012", v0x5642f46f6670_0, v0x5642f46f6670_0 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Lab06_Group09.v";
