// Seed: 3274381167
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3
    , id_10,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    output wand id_8
);
  always id_6 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6
    , id_10,
    input wand id_7,
    input wire void id_8
);
  wire id_11 = id_10;
  logic [7:0] id_12;
  assign id_12[1] = id_7;
  wire id_13;
  wire id_14 = id_10;
  module_0(
      id_2, id_7, id_5, id_2, id_4, id_8, id_3, id_4, id_3
  );
endmodule
