{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709306317751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709306317752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  1 15:18:37 2024 " "Processing started: Fri Mar  1 15:18:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709306317752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306317752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyscan -c SpaceInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyscan -c SpaceInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306317752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709306318242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709306318242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arq_decoder " "Found design unit 1: Decoder-arq_decoder" {  } { { "Decoder.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-arq_mux4_1 " "Found design unit 1: mux4_1-arq_mux4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/MUX4_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328155 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/MUX4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyscan-structural " "Found design unit 1: keyscan-structural" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328157 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../FFD.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328160 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyscan_tb-keyscan_tb_arc " "Found design unit 1: keyscan_tb-keyscan_tb_arc" {  } { { "keyscan_tb.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328162 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyscan_tb " "Found entity 1: keyscan_tb" {  } { { "keyscan_tb.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/ucs/lic/lsd/lab5/countup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/ucs/lic/lsd/lab5/countup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountUp-arq_CountUp " "Found design unit 1: CountUp-arq_CountUp" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328164 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountUp " "Found entity 1: CountUp" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/ucs/lic/lsd/lab5/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/ucs/lic/lsd/lab5/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arq_MUX2_1 " "Found design unit 1: MUX2_1-arq_MUX2_1" {  } { { "../../../../LIC/lsd/lab5/MUX2_1.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/MUX2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328166 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../../../../LIC/lsd/lab5/MUX2_1.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/ucs/lic/lsd/lab5/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/ucs/lic/lsd/lab5/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-arq_Reg " "Found design unit 1: Reg-arq_Reg" {  } { { "../../../../LIC/lsd/lab5/Reg.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328169 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../../../../LIC/lsd/lab5/Reg.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/ucs/lic/lsd/lab4/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/ucs/lic/lsd/lab4/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arq_Full_Adder " "Found design unit 1: Full_Adder-arq_Full_Adder" {  } { { "../../../../LIC/lsd/lab4/Full_Adder.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab4/Full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../../../../LIC/lsd/lab4/Full_Adder.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab4/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/ucs/lic/lsd/lab4/semi_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/ucs/lic/lsd/lab4/semi_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semi_Adder-arq_semi_Adder " "Found design unit 1: semi_Adder-arq_semi_Adder" {  } { { "../../../../LIC/lsd/lab4/semi_Adder.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab4/semi_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328173 ""} { "Info" "ISGN_ENTITY_NAME" "1 semi_Adder " "Found entity 1: semi_Adder" {  } { { "../../../../LIC/lsd/lab4/semi_Adder.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab4/semi_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709306328173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306328173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyscan " "Elaborating entity \"keyscan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709306328216 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "O 1 4 keyscan.vhd(62) " "VHDL Incomplete Partial Association warning at keyscan.vhd(62): port or argument \"O\" has 1/4 unassociated elements" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 62 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709306328217 "|keyscan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 MUX4_1:MUX " "Elaborating entity \"MUX4_1\" for hierarchy \"MUX4_1:MUX\"" {  } { { "keyscan.vhd" "MUX" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Dec " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Dec\"" {  } { { "keyscan.vhd" "Dec" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountUp CountUp:Cont " "Elaborating entity \"CountUp\" for hierarchy \"CountUp:Cont\"" {  } { { "keyscan.vhd" "Cont" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328222 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 1 4 CountUp.vhd(48) " "VHDL Incomplete Partial Association warning at CountUp.vhd(48): port or argument \"A\" has 1/4 unassociated elements" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 48 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1709306328223 "|keyscan|CountUp:Cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder CountUp:Cont\|Full_Adder:UFull_Adder " "Elaborating entity \"Full_Adder\" for hierarchy \"CountUp:Cont\|Full_Adder:UFull_Adder\"" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "UFull_Adder" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_Adder CountUp:Cont\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1 " "Elaborating entity \"semi_Adder\" for hierarchy \"CountUp:Cont\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1\"" {  } { { "../../../../LIC/lsd/lab4/Full_Adder.vhd" "Usemi_Adder_1" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab4/Full_Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 CountUp:Cont\|MUX2_1:UMux2_1_0 " "Elaborating entity \"MUX2_1\" for hierarchy \"CountUp:Cont\|MUX2_1:UMux2_1_0\"" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "UMux2_1_0" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg CountUp:Cont\|Reg:UReg " "Elaborating entity \"Reg\" for hierarchy \"CountUp:Cont\|Reg:UReg\"" {  } { { "../../../../LIC/lsd/lab5/CountUp.vhd" "UReg" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/CountUp.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD CountUp:Cont\|Reg:UReg\|FFD:UFFD_0 " "Elaborating entity \"FFD\" for hierarchy \"CountUp:Cont\|Reg:UReg\|FFD:UFFD_0\"" {  } { { "../../../../LIC/lsd/lab5/Reg.vhd" "UFFD_0" { Text "C:/Leonel/Isel/UCs/LIC/lsd/lab5/Reg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306328238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DecOut\[1\] VCC " "Pin \"DecOut\[1\]\" is stuck at VCC" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709306328760 "|keyscan|DecOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecOut\[2\] VCC " "Pin \"DecOut\[2\]\" is stuck at VCC" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709306328760 "|keyscan|DecOut[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709306328760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709306328817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709306329243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709306329243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Kscan " "No output dependent on input pin \"Kscan\"" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709306329325 "|keyscan|Kscan"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MuxIn\[1\] " "No output dependent on input pin \"MuxIn\[1\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709306329325 "|keyscan|MuxIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MuxIn\[2\] " "No output dependent on input pin \"MuxIn\[2\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Leonel/Isel/UCs/rep-geral-G14_github/LIC/Trabalho/Trabalho/keyscan.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709306329325 "|keyscan|MuxIn[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709306329325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709306329326 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709306329326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709306329326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709306329326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709306329646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  1 15:18:49 2024 " "Processing ended: Fri Mar  1 15:18:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709306329646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709306329646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709306329646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709306329646 ""}
