
cleanrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e18  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08004fa0  08004fa0  00005fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fe4  08004fe4  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fe4  08004fe4  00005fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fec  08004fec  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fec  08004fec  00005fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ff0  08004ff0  00005ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004ff4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000514  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000520  20000520  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001095a  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b9a  00000000  00000000  00016996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  00019530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ba0  00000000  00000000  0001a438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021cc1  00000000  00000000  0001afd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001256c  00000000  00000000  0003cc99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb989  00000000  00000000  0004f205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011ab8e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d80  00000000  00000000  0011abd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0011e954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004f88 	.word	0x08004f88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004f88 	.word	0x08004f88

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Cleaning_Init>:
#include "bsp_cleaning.h"
#include "gpio.h"
#include "tim.h"

void Cleaning_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
  /* 初始化清扫 GPIO，并默认关闭输出。 */
  (void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1); /* PB4 水泵 */
 800050a:	2100      	movs	r1, #0
 800050c:	4832      	ldr	r0, [pc, #200]	@ (80005d8 <Cleaning_Init+0xd4>)
 800050e:	f003 f819 	bl	8003544 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1); /* PD12 左刷子 */
 8000512:	2100      	movs	r1, #0
 8000514:	4831      	ldr	r0, [pc, #196]	@ (80005dc <Cleaning_Init+0xd8>)
 8000516:	f003 f815 	bl	8003544 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3); /* PA2 右刷子 */
 800051a:	2108      	movs	r1, #8
 800051c:	4830      	ldr	r0, [pc, #192]	@ (80005e0 <Cleaning_Init+0xdc>)
 800051e:	f003 f811 	bl	8003544 <HAL_TIM_PWM_Stop>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000522:	2300      	movs	r3, #0
 8000524:	61fb      	str	r3, [r7, #28]
 8000526:	4b2f      	ldr	r3, [pc, #188]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	4a2e      	ldr	r2, [pc, #184]	@ (80005e4 <Cleaning_Init+0xe0>)
 800052c:	f043 0302 	orr.w	r3, r3, #2
 8000530:	6313      	str	r3, [r2, #48]	@ 0x30
 8000532:	4b2c      	ldr	r3, [pc, #176]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000536:	f003 0302 	and.w	r3, r3, #2
 800053a:	61fb      	str	r3, [r7, #28]
 800053c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800053e:	2300      	movs	r3, #0
 8000540:	61bb      	str	r3, [r7, #24]
 8000542:	4b28      	ldr	r3, [pc, #160]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000546:	4a27      	ldr	r2, [pc, #156]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000548:	f043 0308 	orr.w	r3, r3, #8
 800054c:	6313      	str	r3, [r2, #48]	@ 0x30
 800054e:	4b25      	ldr	r3, [pc, #148]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000552:	f003 0308 	and.w	r3, r3, #8
 8000556:	61bb      	str	r3, [r7, #24]
 8000558:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	4b21      	ldr	r3, [pc, #132]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	4a20      	ldr	r2, [pc, #128]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	6313      	str	r3, [r2, #48]	@ 0x30
 800056a:	4b1e      	ldr	r3, [pc, #120]	@ (80005e4 <Cleaning_Init+0xe0>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	617b      	str	r3, [r7, #20]
 8000574:	697b      	ldr	r3, [r7, #20]

  {
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
 8000582:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000584:	2301      	movs	r3, #1
 8000586:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000590:	2310      	movs	r3, #16
 8000592:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000594:	463b      	mov	r3, r7
 8000596:	4619      	mov	r1, r3
 8000598:	4813      	ldr	r0, [pc, #76]	@ (80005e8 <Cleaning_Init+0xe4>)
 800059a:	f002 f855 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800059e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005a2:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005a4:	463b      	mov	r3, r7
 80005a6:	4619      	mov	r1, r3
 80005a8:	4810      	ldr	r0, [pc, #64]	@ (80005ec <Cleaning_Init+0xe8>)
 80005aa:	f002 f84d 	bl	8002648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005ae:	2304      	movs	r3, #4
 80005b0:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <Cleaning_Init+0xec>)
 80005b8:	f002 f846 	bl	8002648 <HAL_GPIO_Init>
  }

  Cleaning_SetPump(false);
 80005bc:	2000      	movs	r0, #0
 80005be:	f000 f84f 	bl	8000660 <Cleaning_SetPump>
  Cleaning_SetBrush(false);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f000 f816 	bl	80005f4 <Cleaning_SetBrush>
  Cleaning_SetFan(false);
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 f85b 	bl	8000684 <Cleaning_SetFan>
}
 80005ce:	bf00      	nop
 80005d0:	3720      	adds	r7, #32
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200003b4 	.word	0x200003b4
 80005dc:	200003fc 	.word	0x200003fc
 80005e0:	2000036c 	.word	0x2000036c
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40020400 	.word	0x40020400
 80005ec:	40020c00 	.word	0x40020c00
 80005f0:	40020000 	.word	0x40020000

080005f4 <Cleaning_SetBrush>:

void Cleaning_SetBrush(bool on)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  /* 同时控制左右刷子 MOS 开关。 */
  Cleaning_SetBrushLeft(on);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	4618      	mov	r0, r3
 8000602:	f000 f809 	bl	8000618 <Cleaning_SetBrushLeft>
  Cleaning_SetBrushRight(on);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	4618      	mov	r0, r3
 800060a:	f000 f817 	bl	800063c <Cleaning_SetBrushRight>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
	...

08000618 <Cleaning_SetBrushLeft>:

void Cleaning_SetBrushLeft(bool on)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
  /* 控制左刷子 MOS 开关（PD12）。 */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	461a      	mov	r2, r3
 8000626:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800062a:	4803      	ldr	r0, [pc, #12]	@ (8000638 <Cleaning_SetBrushLeft+0x20>)
 800062c:	f002 f9a8 	bl	8002980 <HAL_GPIO_WritePin>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40020c00 	.word	0x40020c00

0800063c <Cleaning_SetBrushRight>:

void Cleaning_SetBrushRight(bool on)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
  /* 控制右刷子 MOS 开关（PA2）。 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	461a      	mov	r2, r3
 800064a:	2104      	movs	r1, #4
 800064c:	4803      	ldr	r0, [pc, #12]	@ (800065c <Cleaning_SetBrushRight+0x20>)
 800064e:	f002 f997 	bl	8002980 <HAL_GPIO_WritePin>
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40020000 	.word	0x40020000

08000660 <Cleaning_SetPump>:

void Cleaning_SetPump(bool on)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
  /* 控制水泵 MOS 开关（PB4）。 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	461a      	mov	r2, r3
 800066e:	2110      	movs	r1, #16
 8000670:	4803      	ldr	r0, [pc, #12]	@ (8000680 <Cleaning_SetPump+0x20>)
 8000672:	f002 f985 	bl	8002980 <HAL_GPIO_WritePin>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40020400 	.word	0x40020400

08000684 <Cleaning_SetFan>:

void Cleaning_SetFan(bool on)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
  /* 控制风机 GPIO 开关。 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	461a      	mov	r2, r3
 8000692:	2108      	movs	r1, #8
 8000694:	4803      	ldr	r0, [pc, #12]	@ (80006a4 <Cleaning_SetFan+0x20>)
 8000696:	f002 f973 	bl	8002980 <HAL_GPIO_WritePin>
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40020400 	.word	0x40020400

080006a8 <clamp01>:
/* =========================
 *  内部工具函数
 * ========================= */

static inline float clamp01(float x)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	ed87 0a01 	vstr	s0, [r7, #4]
  if (x < 0.0f) return 0.0f;
 80006b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80006b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006be:	d502      	bpl.n	80006c6 <clamp01+0x1e>
 80006c0:	f04f 0300 	mov.w	r3, #0
 80006c4:	e00c      	b.n	80006e0 <clamp01+0x38>
  if (x > 1.0f) return 1.0f;
 80006c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80006ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006d6:	dd02      	ble.n	80006de <clamp01+0x36>
 80006d8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80006dc:	e000      	b.n	80006e0 <clamp01+0x38>
  return x;
 80006de:	687b      	ldr	r3, [r7, #4]
}
 80006e0:	ee07 3a90 	vmov	s15, r3
 80006e4:	eeb0 0a67 	vmov.f32	s0, s15
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
	...

080006f4 <clamp_norm>:

static inline float clamp_norm(float v)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	ed87 0a01 	vstr	s0, [r7, #4]
  if (v > DRIVETRAIN_MAX_NORM)  return DRIVETRAIN_MAX_NORM;
 80006fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8000702:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000706:	eef4 7ac7 	vcmpe.f32	s15, s14
 800070a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070e:	dd02      	ble.n	8000716 <clamp_norm+0x22>
 8000710:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000714:	e00b      	b.n	800072e <clamp_norm+0x3a>
  if (v < DRIVETRAIN_MIN_NORM)  return DRIVETRAIN_MIN_NORM;
 8000716:	edd7 7a01 	vldr	s15, [r7, #4]
 800071a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800071e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000726:	d501      	bpl.n	800072c <clamp_norm+0x38>
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <clamp_norm+0x4c>)
 800072a:	e000      	b.n	800072e <clamp_norm+0x3a>
  return v;
 800072c:	687b      	ldr	r3, [r7, #4]
}
 800072e:	ee07 3a90 	vmov	s15, r3
 8000732:	eeb0 0a67 	vmov.f32	s0, s15
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	bf800000 	.word	0xbf800000

08000744 <duty_to_ccr>:

static uint32_t duty_to_ccr(TIM_HandleTypeDef *htim, float duty_01)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	ed87 0a00 	vstr	s0, [r7]
  duty_01 = clamp01(duty_01);
 8000750:	ed97 0a00 	vldr	s0, [r7]
 8000754:	f7ff ffa8 	bl	80006a8 <clamp01>
 8000758:	ed87 0a00 	vstr	s0, [r7]
  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000762:	60fb      	str	r3, [r7, #12]
  return (uint32_t)((float)arr * duty_01 + 0.5f);
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	ee07 3a90 	vmov	s15, r3
 800076a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800076e:	edd7 7a00 	vldr	s15, [r7]
 8000772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000776:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800077a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800077e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000782:	ee17 3a90 	vmov	r3, s15
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <Wheel_Set_ByMotorDir>:
 * MOTOR_CCW : DIR=1, PWM=1-eff
 */
static void Wheel_Set_ByMotorDir(TIM_HandleTypeDef *htim, uint32_t ch,
                                 GPIO_TypeDef *dir_port, uint16_t dir_pin,
                                 float eff_01, MotorDir_t mdir)
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b087      	sub	sp, #28
 8000794:	af00      	add	r7, sp, #0
 8000796:	6178      	str	r0, [r7, #20]
 8000798:	6139      	str	r1, [r7, #16]
 800079a:	60fa      	str	r2, [r7, #12]
 800079c:	ed87 0a01 	vstr	s0, [r7, #4]
 80007a0:	817b      	strh	r3, [r7, #10]
  eff_01 = clamp01(eff_01);
 80007a2:	ed97 0a01 	vldr	s0, [r7, #4]
 80007a6:	f7ff ff7f 	bl	80006a8 <clamp01>
 80007aa:	ed87 0a01 	vstr	s0, [r7, #4]

  if (eff_01 > 0.0f && eff_01 < WHEEL_MIN_EFF)
 80007ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80007b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007ba:	dd0a      	ble.n	80007d2 <Wheel_Set_ByMotorDir+0x42>
 80007bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80007c0:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8000954 <Wheel_Set_ByMotorDir+0x1c4>
 80007c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007cc:	d501      	bpl.n	80007d2 <Wheel_Set_ByMotorDir+0x42>
    eff_01 = WHEEL_MIN_EFF;
 80007ce:	4b62      	ldr	r3, [pc, #392]	@ (8000958 <Wheel_Set_ByMotorDir+0x1c8>)
 80007d0:	607b      	str	r3, [r7, #4]

  if (eff_01 > WHEEL_MAX_EFF)
 80007d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007d6:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 800095c <Wheel_Set_ByMotorDir+0x1cc>
 80007da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007e2:	dd01      	ble.n	80007e8 <Wheel_Set_ByMotorDir+0x58>
    eff_01 = WHEEL_MAX_EFF;
 80007e4:	4b5e      	ldr	r3, [pc, #376]	@ (8000960 <Wheel_Set_ByMotorDir+0x1d0>)
 80007e6:	607b      	str	r3, [r7, #4]

  if (eff_01 <= 0.0f)
 80007e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80007ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f4:	d822      	bhi.n	800083c <Wheel_Set_ByMotorDir+0xac>
  {
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 80007f6:	897b      	ldrh	r3, [r7, #10]
 80007f8:	2200      	movs	r2, #0
 80007fa:	4619      	mov	r1, r3
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f002 f8bf 	bl	8002980 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d104      	bne.n	8000812 <Wheel_Set_ByMotorDir+0x82>
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2200      	movs	r2, #0
 800080e:	635a      	str	r2, [r3, #52]	@ 0x34
    return;
 8000810:	e09d      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);
 8000812:	693b      	ldr	r3, [r7, #16]
 8000814:	2b04      	cmp	r3, #4
 8000816:	d104      	bne.n	8000822 <Wheel_Set_ByMotorDir+0x92>
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	2300      	movs	r3, #0
 800081e:	6393      	str	r3, [r2, #56]	@ 0x38
    return;
 8000820:	e095      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);
 8000822:	693b      	ldr	r3, [r7, #16]
 8000824:	2b08      	cmp	r3, #8
 8000826:	d104      	bne.n	8000832 <Wheel_Set_ByMotorDir+0xa2>
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	2300      	movs	r3, #0
 800082e:	63d3      	str	r3, [r2, #60]	@ 0x3c
    return;
 8000830:	e08d      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	2300      	movs	r3, #0
 8000838:	6413      	str	r3, [r2, #64]	@ 0x40
    return;
 800083a:	e088      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
  }

  if (mdir == MOTOR_CW)
 800083c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000840:	2b00      	cmp	r3, #0
 8000842:	d136      	bne.n	80008b2 <Wheel_Set_ByMotorDir+0x122>
  {
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 8000844:	897b      	ldrh	r3, [r7, #10]
 8000846:	2200      	movs	r2, #0
 8000848:	4619      	mov	r1, r3
 800084a:	68f8      	ldr	r0, [r7, #12]
 800084c:	f002 f898 	bl	8002980 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(htim, ch, duty_to_ccr(htim, eff_01));
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d109      	bne.n	800086a <Wheel_Set_ByMotorDir+0xda>
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	681c      	ldr	r4, [r3, #0]
 800085a:	ed97 0a01 	vldr	s0, [r7, #4]
 800085e:	6978      	ldr	r0, [r7, #20]
 8000860:	f7ff ff70 	bl	8000744 <duty_to_ccr>
 8000864:	4603      	mov	r3, r0
 8000866:	6363      	str	r3, [r4, #52]	@ 0x34
 8000868:	e071      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	2b04      	cmp	r3, #4
 800086e:	d109      	bne.n	8000884 <Wheel_Set_ByMotorDir+0xf4>
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	681c      	ldr	r4, [r3, #0]
 8000874:	ed97 0a01 	vldr	s0, [r7, #4]
 8000878:	6978      	ldr	r0, [r7, #20]
 800087a:	f7ff ff63 	bl	8000744 <duty_to_ccr>
 800087e:	4603      	mov	r3, r0
 8000880:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000882:	e064      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	2b08      	cmp	r3, #8
 8000888:	d109      	bne.n	800089e <Wheel_Set_ByMotorDir+0x10e>
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	681c      	ldr	r4, [r3, #0]
 800088e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000892:	6978      	ldr	r0, [r7, #20]
 8000894:	f7ff ff56 	bl	8000744 <duty_to_ccr>
 8000898:	4603      	mov	r3, r0
 800089a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800089c:	e057      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	681c      	ldr	r4, [r3, #0]
 80008a2:	ed97 0a01 	vldr	s0, [r7, #4]
 80008a6:	6978      	ldr	r0, [r7, #20]
 80008a8:	f7ff ff4c 	bl	8000744 <duty_to_ccr>
 80008ac:	4603      	mov	r3, r0
 80008ae:	6423      	str	r3, [r4, #64]	@ 0x40
 80008b0:	e04d      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
  }
  else
  {
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_SET);
 80008b2:	897b      	ldrh	r3, [r7, #10]
 80008b4:	2201      	movs	r2, #1
 80008b6:	4619      	mov	r1, r3
 80008b8:	68f8      	ldr	r0, [r7, #12]
 80008ba:	f002 f861 	bl	8002980 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(htim, ch, duty_to_ccr(htim, 1.0f - eff_01));
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d10f      	bne.n	80008e4 <Wheel_Set_ByMotorDir+0x154>
 80008c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80008c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80008cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	681c      	ldr	r4, [r3, #0]
 80008d4:	eeb0 0a67 	vmov.f32	s0, s15
 80008d8:	6978      	ldr	r0, [r7, #20]
 80008da:	f7ff ff33 	bl	8000744 <duty_to_ccr>
 80008de:	4603      	mov	r3, r0
 80008e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80008e2:	e034      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	2b04      	cmp	r3, #4
 80008e8:	d10f      	bne.n	800090a <Wheel_Set_ByMotorDir+0x17a>
 80008ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80008ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80008f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	681c      	ldr	r4, [r3, #0]
 80008fa:	eeb0 0a67 	vmov.f32	s0, s15
 80008fe:	6978      	ldr	r0, [r7, #20]
 8000900:	f7ff ff20 	bl	8000744 <duty_to_ccr>
 8000904:	4603      	mov	r3, r0
 8000906:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000908:	e021      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 800090a:	693b      	ldr	r3, [r7, #16]
 800090c:	2b08      	cmp	r3, #8
 800090e:	d10f      	bne.n	8000930 <Wheel_Set_ByMotorDir+0x1a0>
 8000910:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000914:	edd7 7a01 	vldr	s15, [r7, #4]
 8000918:	ee77 7a67 	vsub.f32	s15, s14, s15
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	681c      	ldr	r4, [r3, #0]
 8000920:	eeb0 0a67 	vmov.f32	s0, s15
 8000924:	6978      	ldr	r0, [r7, #20]
 8000926:	f7ff ff0d 	bl	8000744 <duty_to_ccr>
 800092a:	4603      	mov	r3, r0
 800092c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800092e:	e00e      	b.n	800094e <Wheel_Set_ByMotorDir+0x1be>
 8000930:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000934:	edd7 7a01 	vldr	s15, [r7, #4]
 8000938:	ee77 7a67 	vsub.f32	s15, s14, s15
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	681c      	ldr	r4, [r3, #0]
 8000940:	eeb0 0a67 	vmov.f32	s0, s15
 8000944:	6978      	ldr	r0, [r7, #20]
 8000946:	f7ff fefd 	bl	8000744 <duty_to_ccr>
 800094a:	4603      	mov	r3, r0
 800094c:	6423      	str	r3, [r4, #64]	@ 0x40
  }
}
 800094e:	371c      	adds	r7, #28
 8000950:	46bd      	mov	sp, r7
 8000952:	bd90      	pop	{r4, r7, pc}
 8000954:	3eb33333 	.word	0x3eb33333
 8000958:	3eb33333 	.word	0x3eb33333
 800095c:	3f733333 	.word	0x3f733333
 8000960:	3f733333 	.word	0x3f733333

08000964 <Left_Set_VehicleNorm>:

/* 车视角：左轮 norm -> 旋向 + 缩放 */
static void Left_Set_VehicleNorm(float norm)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b088      	sub	sp, #32
 8000968:	af02      	add	r7, sp, #8
 800096a:	ed87 0a01 	vstr	s0, [r7, #4]
  norm = clamp_norm(norm);
 800096e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000972:	f7ff febf 	bl	80006f4 <clamp_norm>
 8000976:	ed87 0a01 	vstr	s0, [r7, #4]

  const bool veh_forward = (norm >= 0.0f);
 800097a:	edd7 7a01 	vldr	s15, [r7, #4]
 800097e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000986:	bfac      	ite	ge
 8000988:	2301      	movge	r3, #1
 800098a:	2300      	movlt	r3, #0
 800098c:	74fb      	strb	r3, [r7, #19]
  float eff = (norm >= 0.0f) ? norm : -norm;   /* eff = |norm| */
 800098e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000992:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800099a:	db02      	blt.n	80009a2 <Left_Set_VehicleNorm+0x3e>
 800099c:	edd7 7a01 	vldr	s15, [r7, #4]
 80009a0:	e003      	b.n	80009aa <Left_Set_VehicleNorm+0x46>
 80009a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80009a6:	eef1 7a67 	vneg.f32	s15, s15
 80009aa:	edc7 7a03 	vstr	s15, [r7, #12]

  MotorDir_t dir = veh_forward ? LEFT_MOTOR_DIR_WHEN_VEH_FWD
                               : (LEFT_MOTOR_DIR_WHEN_VEH_FWD == MOTOR_CW ? MOTOR_CCW : MOTOR_CW);
 80009ae:	7cfb      	ldrb	r3, [r7, #19]
  MotorDir_t dir = veh_forward ? LEFT_MOTOR_DIR_WHEN_VEH_FWD
 80009b0:	72fb      	strb	r3, [r7, #11]

  float scaled = eff * (veh_forward ? LEFT_EFF_SCALE_FWD : LEFT_EFF_SCALE_BWD);
 80009b2:	7cfb      	ldrb	r3, [r7, #19]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d002      	beq.n	80009be <Left_Set_VehicleNorm+0x5a>
 80009b8:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80009bc:	e001      	b.n	80009c2 <Left_Set_VehicleNorm+0x5e>
 80009be:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000a04 <Left_Set_VehicleNorm+0xa0>
 80009c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80009c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ca:	edc7 7a05 	vstr	s15, [r7, #20]
  if (scaled > 1.0f) scaled = 1.0f;
 80009ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80009d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80009d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009de:	dd02      	ble.n	80009e6 <Left_Set_VehicleNorm+0x82>
 80009e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80009e4:	617b      	str	r3, [r7, #20]

  Wheel_Set_ByMotorDir(&htim8, TIM_CHANNEL_2,
 80009e6:	7afb      	ldrb	r3, [r7, #11]
 80009e8:	9300      	str	r3, [sp, #0]
 80009ea:	ed97 0a05 	vldr	s0, [r7, #20]
 80009ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009f2:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <Left_Set_VehicleNorm+0xa4>)
 80009f4:	2104      	movs	r1, #4
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <Left_Set_VehicleNorm+0xa8>)
 80009f8:	f7ff feca 	bl	8000790 <Wheel_Set_ByMotorDir>
                       DIR_LEFT_GPIO_Port, DIR_LEFT_Pin,
                       scaled, dir);
}
 80009fc:	bf00      	nop
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	3f4ccccd 	.word	0x3f4ccccd
 8000a08:	40020400 	.word	0x40020400
 8000a0c:	20000444 	.word	0x20000444

08000a10 <Right_Set_VehicleNorm>:

/* 车视角：右轮 norm -> 旋向 + 缩放 */
static void Right_Set_VehicleNorm(float norm)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b088      	sub	sp, #32
 8000a14:	af02      	add	r7, sp, #8
 8000a16:	ed87 0a01 	vstr	s0, [r7, #4]
  norm = clamp_norm(norm);
 8000a1a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000a1e:	f7ff fe69 	bl	80006f4 <clamp_norm>
 8000a22:	ed87 0a01 	vstr	s0, [r7, #4]

  const bool veh_forward = (norm >= 0.0f);
 8000a26:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a32:	bfac      	ite	ge
 8000a34:	2301      	movge	r3, #1
 8000a36:	2300      	movlt	r3, #0
 8000a38:	74fb      	strb	r3, [r7, #19]
  float eff = (norm >= 0.0f) ? norm : -norm;
 8000a3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a46:	db02      	blt.n	8000a4e <Right_Set_VehicleNorm+0x3e>
 8000a48:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a4c:	e003      	b.n	8000a56 <Right_Set_VehicleNorm+0x46>
 8000a4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a52:	eef1 7a67 	vneg.f32	s15, s15
 8000a56:	edc7 7a03 	vstr	s15, [r7, #12]

  MotorDir_t dir = veh_forward ? RIGHT_MOTOR_DIR_WHEN_VEH_FWD
                               : (RIGHT_MOTOR_DIR_WHEN_VEH_FWD == MOTOR_CW ? MOTOR_CCW : MOTOR_CW);
 8000a5a:	7cfb      	ldrb	r3, [r7, #19]
 8000a5c:	f083 0301 	eor.w	r3, r3, #1
 8000a60:	b2db      	uxtb	r3, r3
  MotorDir_t dir = veh_forward ? RIGHT_MOTOR_DIR_WHEN_VEH_FWD
 8000a62:	72fb      	strb	r3, [r7, #11]

  float scaled = eff * (veh_forward ? RIGHT_EFF_SCALE_FWD : RIGHT_EFF_SCALE_BWD);
 8000a64:	7cfb      	ldrb	r3, [r7, #19]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d002      	beq.n	8000a70 <Right_Set_VehicleNorm+0x60>
 8000a6a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ab4 <Right_Set_VehicleNorm+0xa4>
 8000a6e:	e001      	b.n	8000a74 <Right_Set_VehicleNorm+0x64>
 8000a70:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000ab8 <Right_Set_VehicleNorm+0xa8>
 8000a74:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a7c:	edc7 7a05 	vstr	s15, [r7, #20]
  if (scaled > 1.0f) scaled = 1.0f;
 8000a80:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a90:	dd02      	ble.n	8000a98 <Right_Set_VehicleNorm+0x88>
 8000a92:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000a96:	617b      	str	r3, [r7, #20]

  Wheel_Set_ByMotorDir(&htim3, TIM_CHANNEL_2,
 8000a98:	7afb      	ldrb	r3, [r7, #11]
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	ed97 0a05 	vldr	s0, [r7, #20]
 8000aa0:	2308      	movs	r3, #8
 8000aa2:	4a06      	ldr	r2, [pc, #24]	@ (8000abc <Right_Set_VehicleNorm+0xac>)
 8000aa4:	2104      	movs	r1, #4
 8000aa6:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <Right_Set_VehicleNorm+0xb0>)
 8000aa8:	f7ff fe72 	bl	8000790 <Wheel_Set_ByMotorDir>
                       DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin,
                       scaled, dir);
}
 8000aac:	bf00      	nop
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	3f547ae1 	.word	0x3f547ae1
 8000ab8:	3f0ccccd 	.word	0x3f0ccccd
 8000abc:	40020800 	.word	0x40020800
 8000ac0:	200003b4 	.word	0x200003b4

08000ac4 <Drivetrain_Init>:
/* =========================
 *  对外接口（保留 cmd_vel 解算）
 * ========================= */

void Drivetrain_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b088      	sub	sp, #32
 8000ac8:	af00      	add	r7, sp, #0
  (void)HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000aca:	2104      	movs	r1, #4
 8000acc:	4823      	ldr	r0, [pc, #140]	@ (8000b5c <Drivetrain_Init+0x98>)
 8000ace:	f002 fc71 	bl	80033b4 <HAL_TIM_PWM_Start>
  (void)HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	4822      	ldr	r0, [pc, #136]	@ (8000b60 <Drivetrain_Init+0x9c>)
 8000ad6:	f002 fc6d 	bl	80033b4 <HAL_TIM_PWM_Start>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	4b21      	ldr	r3, [pc, #132]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	4a20      	ldr	r2, [pc, #128]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000ae4:	f043 0302 	orr.w	r3, r3, #2
 8000ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aea:	4b1e      	ldr	r3, [pc, #120]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	f003 0302 	and.w	r3, r3, #2
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	4b1a      	ldr	r3, [pc, #104]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a19      	ldr	r2, [pc, #100]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000b00:	f043 0304 	orr.w	r3, r3, #4
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b17      	ldr	r3, [pc, #92]	@ (8000b64 <Drivetrain_Init+0xa0>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f003 0304 	and.w	r3, r3, #4
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b22:	2301      	movs	r3, #1
 8000b24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Pin = DIR_LEFT_Pin;
 8000b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b32:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DIR_LEFT_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480b      	ldr	r0, [pc, #44]	@ (8000b68 <Drivetrain_Init+0xa4>)
 8000b3c:	f001 fd84 	bl	8002648 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DIR_RIGHT_Pin;
 8000b40:	2308      	movs	r3, #8
 8000b42:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DIR_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4808      	ldr	r0, [pc, #32]	@ (8000b6c <Drivetrain_Init+0xa8>)
 8000b4c:	f001 fd7c 	bl	8002648 <HAL_GPIO_Init>

  Drivetrain_Stop();
 8000b50:	f000 f80e 	bl	8000b70 <Drivetrain_Stop>
}
 8000b54:	bf00      	nop
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000444 	.word	0x20000444
 8000b60:	200003b4 	.word	0x200003b4
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40020400 	.word	0x40020400
 8000b6c:	40020800 	.word	0x40020800

08000b70 <Drivetrain_Stop>:

void Drivetrain_Stop(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(DIR_LEFT_GPIO_Port, DIR_LEFT_Pin, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b7a:	4809      	ldr	r0, [pc, #36]	@ (8000ba0 <Drivetrain_Stop+0x30>)
 8000b7c:	f001 ff00 	bl	8002980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2108      	movs	r1, #8
 8000b84:	4807      	ldr	r0, [pc, #28]	@ (8000ba4 <Drivetrain_Stop+0x34>)
 8000b86:	f001 fefb 	bl	8002980 <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0U);
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <Drivetrain_Stop+0x38>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	2200      	movs	r2, #0
 8000b90:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0U);
 8000b92:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <Drivetrain_Stop+0x3c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2200      	movs	r2, #0
 8000b98:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40020400 	.word	0x40020400
 8000ba4:	40020800 	.word	0x40020800
 8000ba8:	20000444 	.word	0x20000444
 8000bac:	200003b4 	.word	0x200003b4

08000bb0 <Drivetrain_SetRaw>:
/*
 * 这里是“左/右轮归一化 raw”入口：
 * 车视角 forward/back -> 电机 CW/CCW + 力度缩放
 */
void Drivetrain_SetRaw(float left_norm, float right_norm)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bba:	edc7 0a00 	vstr	s1, [r7]
  Left_Set_VehicleNorm(left_norm);
 8000bbe:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bc2:	f7ff fecf 	bl	8000964 <Left_Set_VehicleNorm>
  Right_Set_VehicleNorm(right_norm);
 8000bc6:	ed97 0a00 	vldr	s0, [r7]
 8000bca:	f7ff ff21 	bl	8000a10 <Right_Set_VehicleNorm>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <clampf>:
#define CMDVEL_VX_MAX   0.20f  /* 上位机线速度上限（m/s） */
#define CMDVEL_WZ_MAX   0.80f  /* 上位机角速度上限（rad/s） */
#define TWIST_K         1.0f   /* 转向混合增益，转弯太猛可调小 */

static inline float clampf(float x, float lo, float hi)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	ed87 0a03 	vstr	s0, [r7, #12]
 8000be0:	edc7 0a02 	vstr	s1, [r7, #8]
 8000be4:	ed87 1a01 	vstr	s2, [r7, #4]
  if (x < lo) return lo;
 8000be8:	ed97 7a03 	vldr	s14, [r7, #12]
 8000bec:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf8:	d501      	bpl.n	8000bfe <clampf+0x28>
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	e00b      	b.n	8000c16 <clampf+0x40>
  if (x > hi) return hi;
 8000bfe:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c02:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0e:	dd01      	ble.n	8000c14 <clampf+0x3e>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	e000      	b.n	8000c16 <clampf+0x40>
  return x;
 8000c14:	68fb      	ldr	r3, [r7, #12]
}
 8000c16:	ee07 3a90 	vmov	s15, r3
 8000c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <Drivetrain_SetTwist>:

void Drivetrain_SetTwist(float vx, float wz)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000c32:	edc7 0a00 	vstr	s1, [r7]
  /* 1) 物理量映射到归一化 [-1,1] */
  float v = (CMDVEL_VX_MAX > 1e-6f) ? (vx / CMDVEL_VX_MAX) : 0.0f;
 8000c36:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c3a:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8000d14 <Drivetrain_SetTwist+0xec>
 8000c3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c42:	edc7 7a04 	vstr	s15, [r7, #16]
  float w = (CMDVEL_WZ_MAX > 1e-6f) ? (wz / CMDVEL_WZ_MAX) : 0.0f;
 8000c46:	ed97 7a00 	vldr	s14, [r7]
 8000c4a:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8000d18 <Drivetrain_SetTwist+0xf0>
 8000c4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c52:	edc7 7a03 	vstr	s15, [r7, #12]

  v = clampf(v, -1.0f, 1.0f);
 8000c56:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000c5a:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8000c5e:	ed97 0a04 	vldr	s0, [r7, #16]
 8000c62:	f7ff ffb8 	bl	8000bd6 <clampf>
 8000c66:	ed87 0a04 	vstr	s0, [r7, #16]
  w = clampf(w, -1.0f, 1.0f);
 8000c6a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000c6e:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8000c72:	ed97 0a03 	vldr	s0, [r7, #12]
 8000c76:	f7ff ffae 	bl	8000bd6 <clampf>
 8000c7a:	ed87 0a03 	vstr	s0, [r7, #12]

  /* 2) 差速混合：w>0 -> 左慢右快（若方向反了，把 w 取反） */
  float left  = v - TWIST_K * w;
 8000c7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c82:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c8a:	edc7 7a07 	vstr	s15, [r7, #28]
  float right = v + TWIST_K * w;
 8000c8e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c92:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9a:	edc7 7a06 	vstr	s15, [r7, #24]

  /* 3) 统一归一化，避免一侧饱和另一侧被“吃掉” */
  float m = fabsf(left);
 8000c9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ca2:	eef0 7ae7 	vabs.f32	s15, s15
 8000ca6:	edc7 7a05 	vstr	s15, [r7, #20]
  if (fabsf(right) > m) m = fabsf(right);
 8000caa:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cae:	eef0 7ae7 	vabs.f32	s15, s15
 8000cb2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbe:	d505      	bpl.n	8000ccc <Drivetrain_SetTwist+0xa4>
 8000cc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc4:	eef0 7ae7 	vabs.f32	s15, s15
 8000cc8:	edc7 7a05 	vstr	s15, [r7, #20]
  if (m > 1.0f)
 8000ccc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cdc:	dd0f      	ble.n	8000cfe <Drivetrain_SetTwist+0xd6>
  {
    left  /= m;
 8000cde:	edd7 6a07 	vldr	s13, [r7, #28]
 8000ce2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cea:	edc7 7a07 	vstr	s15, [r7, #28]
    right /= m;
 8000cee:	edd7 6a06 	vldr	s13, [r7, #24]
 8000cf2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cfa:	edc7 7a06 	vstr	s15, [r7, #24]
  }

  Drivetrain_SetRaw(left, right);
 8000cfe:	edd7 0a06 	vldr	s1, [r7, #24]
 8000d02:	ed97 0a07 	vldr	s0, [r7, #28]
 8000d06:	f7ff ff53 	bl	8000bb0 <Drivetrain_SetRaw>
}
 8000d0a:	bf00      	nop
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	3e4ccccd 	.word	0x3e4ccccd
 8000d18:	3f4ccccd 	.word	0x3f4ccccd

08000d1c <Sensors_Init>:

static volatile SensorState s_events;
static SensorState s_state;

void Sensors_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* 传感器初始化（GPIO/EXTI 已由 CubeMX 配置）。 */
  /* GPIO and EXTI are configured by CubeMX. */
  Sensors_ClearEvents();
 8000d20:	f000 f802 	bl	8000d28 <Sensors_ClearEvents>
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <Sensors_ClearEvents>:
  /* 读取当前传感器状态。 */
  return s_state;
}

void Sensors_ClearEvents(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
  /* 清除中断触发事件标志。 */
  __disable_irq();
  s_events.bump_left = false;
 8000d30:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <Sensors_ClearEvents+0x34>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]
  s_events.bump_right = false;
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <Sensors_ClearEvents+0x34>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	705a      	strb	r2, [r3, #1]
  s_events.cliff_left = false;
 8000d3c:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <Sensors_ClearEvents+0x34>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	709a      	strb	r2, [r3, #2]
  s_events.cliff_right = false;
 8000d42:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <Sensors_ClearEvents+0x34>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	70da      	strb	r2, [r3, #3]
  s_events.cliff_front = false;
 8000d48:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <Sensors_ClearEvents+0x34>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d4e:	b662      	cpsie	i
}
 8000d50:	bf00      	nop
  __enable_irq();
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	20000028 	.word	0x20000028

08000d60 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	80fb      	strh	r3, [r7, #6]
  /* EXTI 回调：根据触发引脚设置对应传感器事件。 */
  if (GPIO_Pin == PIN_BUMP_LEFT)
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	2b10      	cmp	r3, #16
 8000d6e:	d103      	bne.n	8000d78 <HAL_GPIO_EXTI_Callback+0x18>
  {
    s_events.bump_left = true;
 8000d70:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Unused EXTI line. */
  }
}
 8000d76:	e01b      	b.n	8000db0 <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_BUMP_RIGHT)
 8000d78:	88fb      	ldrh	r3, [r7, #6]
 8000d7a:	2b20      	cmp	r3, #32
 8000d7c:	d103      	bne.n	8000d86 <HAL_GPIO_EXTI_Callback+0x26>
    s_events.bump_right = true;
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	705a      	strb	r2, [r3, #1]
}
 8000d84:	e014      	b.n	8000db0 <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_LEFT)
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	2b80      	cmp	r3, #128	@ 0x80
 8000d8a:	d103      	bne.n	8000d94 <HAL_GPIO_EXTI_Callback+0x34>
    s_events.cliff_left = true;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	709a      	strb	r2, [r3, #2]
}
 8000d92:	e00d      	b.n	8000db0 <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_RIGHT)
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d103      	bne.n	8000da2 <HAL_GPIO_EXTI_Callback+0x42>
    s_events.cliff_right = true;
 8000d9a:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	70da      	strb	r2, [r3, #3]
}
 8000da0:	e006      	b.n	8000db0 <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_FRONT)
 8000da2:	88fb      	ldrh	r3, [r7, #6]
 8000da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000da8:	d102      	bne.n	8000db0 <HAL_GPIO_EXTI_Callback+0x50>
    s_events.cliff_front = true;
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x5c>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	711a      	strb	r2, [r3, #4]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	20000028 	.word	0x20000028

08000dc0 <crc16_update>:

static uint32_t s_last_twist_tick = 0;

/* CCITT-FALSE: poly 0x1021 init 0xFFFF */
static uint16_t crc16_update(uint16_t crc, uint8_t data)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	460a      	mov	r2, r1
 8000dca:	80fb      	strh	r3, [r7, #6]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	717b      	strb	r3, [r7, #5]
  crc ^= (uint16_t)(data << 8);
 8000dd0:	797b      	ldrb	r3, [r7, #5]
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	021b      	lsls	r3, r3, #8
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	4053      	eors	r3, r2
 8000ddc:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++)
 8000dde:	2300      	movs	r3, #0
 8000de0:	73fb      	strb	r3, [r7, #15]
 8000de2:	e014      	b.n	8000e0e <crc16_update+0x4e>
  {
    if (crc & 0x8000)
 8000de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	da0a      	bge.n	8000e02 <crc16_update+0x42>
    {
      crc = (crc << 1) ^ 0x1021;
 8000dec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000df8:	f083 0301 	eor.w	r3, r3, #1
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	80fb      	strh	r3, [r7, #6]
 8000e00:	e002      	b.n	8000e08 <crc16_update+0x48>
    }
    else
    {
      crc <<= 1;
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++)
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	73fb      	strb	r3, [r7, #15]
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
 8000e10:	2b07      	cmp	r3, #7
 8000e12:	d9e7      	bls.n	8000de4 <crc16_update+0x24>
    }
  }
  return crc;
 8000e14:	88fb      	ldrh	r3, [r7, #6]
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <crc16_compute>:

static uint16_t crc16_compute(const uint8_t *data, uint16_t len)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b084      	sub	sp, #16
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	807b      	strh	r3, [r7, #2]
  uint16_t crc = 0xFFFF;
 8000e2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e32:	81fb      	strh	r3, [r7, #14]
  for (uint16_t i = 0; i < len; i++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	81bb      	strh	r3, [r7, #12]
 8000e38:	e00d      	b.n	8000e56 <crc16_compute+0x34>
  {
    crc = crc16_update(crc, data[i]);
 8000e3a:	89bb      	ldrh	r3, [r7, #12]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	4611      	mov	r1, r2
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ffba 	bl	8000dc0 <crc16_update>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	81fb      	strh	r3, [r7, #14]
  for (uint16_t i = 0; i < len; i++)
 8000e50:	89bb      	ldrh	r3, [r7, #12]
 8000e52:	3301      	adds	r3, #1
 8000e54:	81bb      	strh	r3, [r7, #12]
 8000e56:	89ba      	ldrh	r2, [r7, #12]
 8000e58:	887b      	ldrh	r3, [r7, #2]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d3ed      	bcc.n	8000e3a <crc16_compute+0x18>
  }
  return crc;
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <rb_push>:

static void rb_push(uint8_t byte)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  uint16_t next = (uint16_t)((s_rb_head + 1U) % COMM_LUBAN_RX_BUF_SIZE);
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <rb_push+0x48>)
 8000e74:	881b      	ldrh	r3, [r3, #0]
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	3301      	adds	r3, #1
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e80:	81fb      	strh	r3, [r7, #14]
  if (next == s_rb_tail)
 8000e82:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb4 <rb_push+0x4c>)
 8000e84:	881b      	ldrh	r3, [r3, #0]
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	89fa      	ldrh	r2, [r7, #14]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d00a      	beq.n	8000ea4 <rb_push+0x3c>
  {
    return;
  }
  s_rb_data[s_rb_head] = byte;
 8000e8e:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <rb_push+0x48>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	4619      	mov	r1, r3
 8000e96:	4a08      	ldr	r2, [pc, #32]	@ (8000eb8 <rb_push+0x50>)
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	5453      	strb	r3, [r2, r1]
  s_rb_head = next;
 8000e9c:	4a04      	ldr	r2, [pc, #16]	@ (8000eb0 <rb_push+0x48>)
 8000e9e:	89fb      	ldrh	r3, [r7, #14]
 8000ea0:	8013      	strh	r3, [r2, #0]
 8000ea2:	e000      	b.n	8000ea6 <rb_push+0x3e>
    return;
 8000ea4:	bf00      	nop
}
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	20000036 	.word	0x20000036
 8000eb4:	20000038 	.word	0x20000038
 8000eb8:	2000003c 	.word	0x2000003c

08000ebc <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  if (s_rb_head == s_rb_tail)
 8000ec4:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <rb_pop+0x50>)
 8000ec6:	881b      	ldrh	r3, [r3, #0]
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <rb_pop+0x54>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d101      	bne.n	8000ed8 <rb_pop+0x1c>
  {
    return false;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	e012      	b.n	8000efe <rb_pop+0x42>
  }
  *out = s_rb_data[s_rb_tail];
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <rb_pop+0x54>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <rb_pop+0x58>)
 8000ee2:	5c9a      	ldrb	r2, [r3, r2]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	701a      	strb	r2, [r3, #0]
  s_rb_tail = (uint16_t)((s_rb_tail + 1U) % COMM_LUBAN_RX_BUF_SIZE);
 8000ee8:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <rb_pop+0x54>)
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	3301      	adds	r3, #1
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <rb_pop+0x54>)
 8000efa:	801a      	strh	r2, [r3, #0]
  return true;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000036 	.word	0x20000036
 8000f10:	20000038 	.word	0x20000038
 8000f14:	2000003c 	.word	0x2000003c

08000f18 <parser_reset>:

static void parser_reset(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  s_parser.state = PARSER_WAIT_H0;
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <parser_reset+0x40>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
  s_parser.version = 0;
 8000f22:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <parser_reset+0x40>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	705a      	strb	r2, [r3, #1]
  s_parser.cmd_id = 0;
 8000f28:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <parser_reset+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	709a      	strb	r2, [r3, #2]
  s_parser.payload_len = 0;
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f58 <parser_reset+0x40>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	70da      	strb	r2, [r3, #3]
  s_parser.payload_idx = 0;
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <parser_reset+0x40>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	711a      	strb	r2, [r3, #4]
  s_parser.crc_recv = 0;
 8000f3a:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <parser_reset+0x40>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
  s_parser.crc_calc = 0xFFFF;
 8000f42:	4b05      	ldr	r3, [pc, #20]	@ (8000f58 <parser_reset+0x40>)
 8000f44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f48:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	2000023c 	.word	0x2000023c

08000f5c <send_frame>:

static void send_frame(uint8_t resp_id, const uint8_t *payload, uint16_t payload_len)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b0c6      	sub	sp, #280	@ 0x118
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f66:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f6a:	6019      	str	r1, [r3, #0]
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f72:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000f76:	4602      	mov	r2, r0
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f7e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f82:	460a      	mov	r2, r1
 8000f84:	801a      	strh	r2, [r3, #0]
  uint8_t frame[2 + 1 + 1 + 1 + COMM_LUBAN_MAX_PAYLOAD + 2];
  uint16_t idx = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  uint16_t crc;

  if (payload_len > COMM_LUBAN_MAX_PAYLOAD)
 8000f8c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f90:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f9a:	d906      	bls.n	8000faa <send_frame+0x4e>
  {
    payload_len = COMM_LUBAN_MAX_PAYLOAD;
 8000f9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fa0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000fa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fa8:	801a      	strh	r2, [r3, #0]
  }

  frame[idx++] = COMM_LUBAN_HEADER_0;
 8000faa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000fae:	1c5a      	adds	r2, r3, #1
 8000fb0:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000fbe:	21aa      	movs	r1, #170	@ 0xaa
 8000fc0:	5499      	strb	r1, [r3, r2]
  frame[idx++] = COMM_LUBAN_HEADER_1;
 8000fc2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000fcc:	461a      	mov	r2, r3
 8000fce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000fd6:	2155      	movs	r1, #85	@ 0x55
 8000fd8:	5499      	strb	r1, [r3, r2]
  frame[idx++] = COMM_LUBAN_VERSION;
 8000fda:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000fde:	1c5a      	adds	r2, r3, #1
 8000fe0:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000fee:	2101      	movs	r1, #1
 8000ff0:	5499      	strb	r1, [r3, r2]
  frame[idx++] = resp_id;
 8000ff2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001002:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001006:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800100a:	f2a2 1211 	subw	r2, r2, #273	@ 0x111
 800100e:	7812      	ldrb	r2, [r2, #0]
 8001010:	545a      	strb	r2, [r3, r1]
  frame[idx++] = (uint8_t)(payload_len & 0xFF);
 8001012:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 800101c:	461a      	mov	r2, r3
 800101e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001022:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	b2d9      	uxtb	r1, r3
 800102a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800102e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001032:	5499      	strb	r1, [r3, r2]

  if (payload_len > 0 && payload != NULL)
 8001034:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001038:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d021      	beq.n	8001086 <send_frame+0x12a>
 8001042:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001046:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d01a      	beq.n	8001086 <send_frame+0x12a>
  {
    memcpy(&frame[idx], payload, payload_len);
 8001050:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001054:	f107 020c 	add.w	r2, r7, #12
 8001058:	18d0      	adds	r0, r2, r3
 800105a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800105e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001062:	881a      	ldrh	r2, [r3, #0]
 8001064:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001068:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800106c:	6819      	ldr	r1, [r3, #0]
 800106e:	f003 ff7d 	bl	8004f6c <memcpy>
    idx = (uint16_t)(idx + payload_len);
 8001072:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001076:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800107a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	4413      	add	r3, r2
 8001082:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  }

  /* CRC 覆盖 Header+Version+MsgID+Len+Payload */
  crc = crc16_compute(frame, (uint16_t)(2 + 1 + 1 + 1 + payload_len));
 8001086:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800108a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	3305      	adds	r3, #5
 8001092:	b29a      	uxth	r2, r3
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	4611      	mov	r1, r2
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fec1 	bl	8000e22 <crc16_compute>
 80010a0:	4603      	mov	r3, r0
 80010a2:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
  frame[idx++] = (uint8_t)(crc & 0xFF);
 80010a6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 80010b0:	461a      	mov	r2, r3
 80010b2:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80010b6:	b2d9      	uxtb	r1, r3
 80010b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010bc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80010c0:	5499      	strb	r1, [r3, r2]
  frame[idx++] = (uint8_t)((crc >> 8) & 0xFF);
 80010c2:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80010c6:	0a1b      	lsrs	r3, r3, #8
 80010c8:	b299      	uxth	r1, r3
 80010ca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 80010d4:	461a      	mov	r2, r3
 80010d6:	b2c9      	uxtb	r1, r1
 80010d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80010e0:	5499      	strb	r1, [r3, r2]

  if (s_huart != NULL)
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <send_frame+0x1ac>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d008      	beq.n	80010fc <send_frame+0x1a0>
  {
    (void)HAL_UART_Transmit(s_huart, frame, idx, COMM_LUBAN_TX_TIMEOUT_MS);
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <send_frame+0x1ac>)
 80010ec:	6818      	ldr	r0, [r3, #0]
 80010ee:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 80010f2:	f107 010c 	add.w	r1, r7, #12
 80010f6:	2314      	movs	r3, #20
 80010f8:	f002 fef0 	bl	8003edc <HAL_UART_Transmit>
  }
}
 80010fc:	bf00      	nop
 80010fe:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000030 	.word	0x20000030

0800110c <send_error>:

static void send_error(uint8_t code)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
  send_frame(RESP_ERROR, &code, 1);
 8001116:	1dfb      	adds	r3, r7, #7
 8001118:	2201      	movs	r2, #1
 800111a:	4619      	mov	r1, r3
 800111c:	20ff      	movs	r0, #255	@ 0xff
 800111e:	f7ff ff1d 	bl	8000f5c <send_frame>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <handle_cmd_send_task>:
  int32_t vx_mm_s;
  int32_t wz_mrad_s;
} CmdTwist;

static void handle_cmd_send_task(const uint8_t *payload, uint16_t len)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	807b      	strh	r3, [r7, #2]
  if (len != 14)
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	2b0e      	cmp	r3, #14
 800113c:	d003      	beq.n	8001146 <handle_cmd_send_task+0x1a>
  {
    send_error(1);
 800113e:	2001      	movs	r0, #1
 8001140:	f7ff ffe4 	bl	800110c <send_error>
    return;
 8001144:	e029      	b.n	800119a <handle_cmd_send_task+0x6e>
  }

  memcpy(&s_last_task.task_id, &payload[0], sizeof(uint32_t));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	461a      	mov	r2, r3
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <handle_cmd_send_task+0x74>)
 800114e:	601a      	str	r2, [r3, #0]
  memcpy(&s_last_task.x, &payload[4], sizeof(float));
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3304      	adds	r3, #4
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <handle_cmd_send_task+0x74>)
 800115a:	605a      	str	r2, [r3, #4]
  memcpy(&s_last_task.y, &payload[8], sizeof(float));
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3308      	adds	r3, #8
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <handle_cmd_send_task+0x74>)
 8001166:	609a      	str	r2, [r3, #8]
  s_last_task.cleaning_type = payload[12];
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	330c      	adds	r3, #12
 800116c:	781a      	ldrb	r2, [r3, #0]
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <handle_cmd_send_task+0x74>)
 8001170:	731a      	strb	r2, [r3, #12]
  s_last_task.priority = payload[13];
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	330d      	adds	r3, #13
 8001176:	781a      	ldrb	r2, [r3, #0]
 8001178:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <handle_cmd_send_task+0x74>)
 800117a:	735a      	strb	r2, [r3, #13]
  s_task_pending = true;
 800117c:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <handle_cmd_send_task+0x78>)
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]

  {
    uint8_t ack[5];
    memcpy(&ack[0], &s_last_task.task_id, sizeof(uint32_t));
 8001182:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <handle_cmd_send_task+0x74>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	60bb      	str	r3, [r7, #8]
    ack[4] = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	733b      	strb	r3, [r7, #12]
    send_frame(RESP_TASK_ACK, ack, (uint16_t)sizeof(ack));
 800118c:	f107 0308 	add.w	r3, r7, #8
 8001190:	2205      	movs	r2, #5
 8001192:	4619      	mov	r1, r3
 8001194:	2081      	movs	r0, #129	@ 0x81
 8001196:	f7ff fee1 	bl	8000f5c <send_frame>
  }
}
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000348 	.word	0x20000348
 80011a4:	20000358 	.word	0x20000358

080011a8 <handle_cmd_request_status>:

static void handle_cmd_request_status(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("OK");
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <handle_cmd_request_status+0x10>)
 80011ae:	f000 f9f5 	bl	800159c <Comm_Luban_SendStatus>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	08004fa0 	.word	0x08004fa0

080011bc <handle_cmd_cancel_task>:

static void handle_cmd_cancel_task(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("CANCELLED");
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <handle_cmd_cancel_task+0x10>)
 80011c2:	f000 f9eb 	bl	800159c <Comm_Luban_SendStatus>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	08004fa4 	.word	0x08004fa4

080011d0 <handle_cmd_emergency_stop>:

static void handle_cmd_emergency_stop(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("EMERGENCY_STOP");
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <handle_cmd_emergency_stop+0x10>)
 80011d6:	f000 f9e1 	bl	800159c <Comm_Luban_SendStatus>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	08004fb0 	.word	0x08004fb0

080011e4 <handle_cmd_set_twist>:

static void handle_cmd_set_twist(const uint8_t *payload, uint16_t len)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
  if (len != 8U)
 80011f0:	887b      	ldrh	r3, [r7, #2]
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d003      	beq.n	80011fe <handle_cmd_set_twist+0x1a>
  {
    send_error(0x11);
 80011f6:	2011      	movs	r0, #17
 80011f8:	f7ff ff88 	bl	800110c <send_error>
 80011fc:	e034      	b.n	8001268 <handle_cmd_set_twist+0x84>
    return;
  }

  CmdTwist cmd;
  memcpy(&cmd.vx_mm_s,  &payload[0], 4);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	61bb      	str	r3, [r7, #24]
  memcpy(&cmd.wz_mrad_s, &payload[4], 4);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3304      	adds	r3, #4
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	61fb      	str	r3, [r7, #28]

  /* 单位换算 */
  float v_linear  = (float)cmd.vx_mm_s * 0.001f;   /* mm/s -> m/s */
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	ee07 3a90 	vmov	s15, r3
 8001212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001216:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001270 <handle_cmd_set_twist+0x8c>
 800121a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float v_angular = (float)cmd.wz_mrad_s * 0.001f; /* mrad/s -> rad/s */
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800122c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001270 <handle_cmd_set_twist+0x8c>
 8001230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001234:	edc7 7a08 	vstr	s15, [r7, #32]

  Drivetrain_SetTwist(v_linear, v_angular);
 8001238:	edd7 0a08 	vldr	s1, [r7, #32]
 800123c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001240:	f7ff fcf2 	bl	8000c28 <Drivetrain_SetTwist>
  s_last_twist_tick = HAL_GetTick();
 8001244:	f001 f850 	bl	80022e8 <HAL_GetTick>
 8001248:	4603      	mov	r3, r0
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <handle_cmd_set_twist+0x90>)
 800124c:	6013      	str	r3, [r2, #0]

  /* 回执：收到速度指令 */
  {
    const char ack[] = "TWIST_OK";
 800124e:	4a0a      	ldr	r2, [pc, #40]	@ (8001278 <handle_cmd_set_twist+0x94>)
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	ca07      	ldmia	r2, {r0, r1, r2}
 8001256:	c303      	stmia	r3!, {r0, r1}
 8001258:	701a      	strb	r2, [r3, #0]
    send_frame(RESP_STATUS, (const uint8_t *)ack, (uint16_t)(sizeof(ack) - 1U));
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	2208      	movs	r2, #8
 8001260:	4619      	mov	r1, r3
 8001262:	2082      	movs	r0, #130	@ 0x82
 8001264:	f7ff fe7a 	bl	8000f5c <send_frame>
  }
}
 8001268:	3728      	adds	r7, #40	@ 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	3a83126f 	.word	0x3a83126f
 8001274:	2000035c 	.word	0x2000035c
 8001278:	08004fc0 	.word	0x08004fc0

0800127c <handle_frame>:

static void handle_frame(uint8_t cmd_id, const uint8_t *payload, uint16_t payload_len)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	71fb      	strb	r3, [r7, #7]
 8001288:	4613      	mov	r3, r2
 800128a:	80bb      	strh	r3, [r7, #4]
  switch (cmd_id)
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	3b01      	subs	r3, #1
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d838      	bhi.n	8001306 <handle_frame+0x8a>
 8001294:	a201      	add	r2, pc, #4	@ (adr r2, 800129c <handle_frame+0x20>)
 8001296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129a:	bf00      	nop
 800129c:	080012e9 	.word	0x080012e9
 80012a0:	080012f5 	.word	0x080012f5
 80012a4:	080012fb 	.word	0x080012fb
 80012a8:	08001301 	.word	0x08001301
 80012ac:	08001307 	.word	0x08001307
 80012b0:	08001307 	.word	0x08001307
 80012b4:	08001307 	.word	0x08001307
 80012b8:	08001307 	.word	0x08001307
 80012bc:	08001307 	.word	0x08001307
 80012c0:	08001307 	.word	0x08001307
 80012c4:	08001307 	.word	0x08001307
 80012c8:	08001307 	.word	0x08001307
 80012cc:	08001307 	.word	0x08001307
 80012d0:	08001307 	.word	0x08001307
 80012d4:	08001307 	.word	0x08001307
 80012d8:	080012dd 	.word	0x080012dd
  {
  case CMD_SET_TWIST:
    handle_cmd_set_twist(payload, payload_len);
 80012dc:	88bb      	ldrh	r3, [r7, #4]
 80012de:	4619      	mov	r1, r3
 80012e0:	6838      	ldr	r0, [r7, #0]
 80012e2:	f7ff ff7f 	bl	80011e4 <handle_cmd_set_twist>
    break;
 80012e6:	e012      	b.n	800130e <handle_frame+0x92>
  case CMD_SEND_TASK:
    handle_cmd_send_task(payload, payload_len);
 80012e8:	88bb      	ldrh	r3, [r7, #4]
 80012ea:	4619      	mov	r1, r3
 80012ec:	6838      	ldr	r0, [r7, #0]
 80012ee:	f7ff ff1d 	bl	800112c <handle_cmd_send_task>
    break;
 80012f2:	e00c      	b.n	800130e <handle_frame+0x92>
  case CMD_REQUEST_STATUS:
    handle_cmd_request_status();
 80012f4:	f7ff ff58 	bl	80011a8 <handle_cmd_request_status>
    break;
 80012f8:	e009      	b.n	800130e <handle_frame+0x92>
  case CMD_CANCEL_TASK:
    handle_cmd_cancel_task();
 80012fa:	f7ff ff5f 	bl	80011bc <handle_cmd_cancel_task>
    break;
 80012fe:	e006      	b.n	800130e <handle_frame+0x92>
  case CMD_EMERGENCY_STOP:
    handle_cmd_emergency_stop();
 8001300:	f7ff ff66 	bl	80011d0 <handle_cmd_emergency_stop>
    break;
 8001304:	e003      	b.n	800130e <handle_frame+0x92>
  default:
    send_error(2);
 8001306:	2002      	movs	r0, #2
 8001308:	f7ff ff00 	bl	800110c <send_error>
    break;
 800130c:	bf00      	nop
  }
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop

08001318 <Comm_Luban_Init>:

void Comm_Luban_Init(UART_HandleTypeDef *huart)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* 初始化通信模块：绑定 UART 并启动中断接收。 */
  s_huart = huart;
 8001320:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <Comm_Luban_Init+0x4c>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6013      	str	r3, [r2, #0]
  parser_reset();
 8001326:	f7ff fdf7 	bl	8000f18 <parser_reset>
  s_rb_head = 0;
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <Comm_Luban_Init+0x50>)
 800132c:	2200      	movs	r2, #0
 800132e:	801a      	strh	r2, [r3, #0]
  s_rb_tail = 0;
 8001330:	4b0e      	ldr	r3, [pc, #56]	@ (800136c <Comm_Luban_Init+0x54>)
 8001332:	2200      	movs	r2, #0
 8001334:	801a      	strh	r2, [r3, #0]
  s_task_pending = false;
 8001336:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <Comm_Luban_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
  s_last_twist_tick = HAL_GetTick();
 800133c:	f000 ffd4 	bl	80022e8 <HAL_GetTick>
 8001340:	4603      	mov	r3, r0
 8001342:	4a0c      	ldr	r2, [pc, #48]	@ (8001374 <Comm_Luban_Init+0x5c>)
 8001344:	6013      	str	r3, [r2, #0]

  if (s_huart != NULL)
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <Comm_Luban_Init+0x4c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d006      	beq.n	800135c <Comm_Luban_Init+0x44>
  {
    (void)HAL_UART_Receive_IT(s_huart, &s_rx_byte, 1);
 800134e:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <Comm_Luban_Init+0x4c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2201      	movs	r2, #1
 8001354:	4908      	ldr	r1, [pc, #32]	@ (8001378 <Comm_Luban_Init+0x60>)
 8001356:	4618      	mov	r0, r3
 8001358:	f002 fe4b 	bl	8003ff2 <HAL_UART_Receive_IT>
  }
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000030 	.word	0x20000030
 8001368:	20000036 	.word	0x20000036
 800136c:	20000038 	.word	0x20000038
 8001370:	20000358 	.word	0x20000358
 8001374:	2000035c 	.word	0x2000035c
 8001378:	20000034 	.word	0x20000034

0800137c <Comm_UART1_TestInit>:

void Comm_UART1_TestInit(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* 启动 UART1 回显测试，仅用于链路验证。 */
  (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
 8001380:	2201      	movs	r2, #1
 8001382:	4903      	ldr	r1, [pc, #12]	@ (8001390 <Comm_UART1_TestInit+0x14>)
 8001384:	4803      	ldr	r0, [pc, #12]	@ (8001394 <Comm_UART1_TestInit+0x18>)
 8001386:	f002 fe34 	bl	8003ff2 <HAL_UART_Receive_IT>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000035 	.word	0x20000035
 8001394:	2000048c 	.word	0x2000048c

08001398 <Comm_Luban_Poll>:

void Comm_Luban_Poll(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
  /* 主循环调用：解析接收缓冲并处理完整帧。 */
  uint8_t byte;

  while (rb_pop(&byte))
 800139e:	e0ec      	b.n	800157a <Comm_Luban_Poll+0x1e2>
  {
    switch (s_parser.state)
 80013a0:	4b7c      	ldr	r3, [pc, #496]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b07      	cmp	r3, #7
 80013a6:	f200 80e2 	bhi.w	800156e <Comm_Luban_Poll+0x1d6>
 80013aa:	a201      	add	r2, pc, #4	@ (adr r2, 80013b0 <Comm_Luban_Poll+0x18>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	080013d1 	.word	0x080013d1
 80013b4:	080013e1 	.word	0x080013e1
 80013b8:	0800143f 	.word	0x0800143f
 80013bc:	08001467 	.word	0x08001467
 80013c0:	0800148f 	.word	0x0800148f
 80013c4:	080014cd 	.word	0x080014cd
 80013c8:	08001511 	.word	0x08001511
 80013cc:	08001523 	.word	0x08001523
    {
    case PARSER_WAIT_H0:
      if (byte == COMM_LUBAN_HEADER_0)
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	2baa      	cmp	r3, #170	@ 0xaa
 80013d4:	f040 80ce 	bne.w	8001574 <Comm_Luban_Poll+0x1dc>
      {
        s_parser.state = PARSER_WAIT_H1;
 80013d8:	4b6e      	ldr	r3, [pc, #440]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
      }
      break;
 80013de:	e0c9      	b.n	8001574 <Comm_Luban_Poll+0x1dc>
    case PARSER_WAIT_H1:
      if (byte == COMM_LUBAN_HEADER_1)
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	2b55      	cmp	r3, #85	@ 0x55
 80013e4:	d120      	bne.n	8001428 <Comm_Luban_Poll+0x90>
      {
        s_parser.crc_calc = 0xFFFF;
 80013e6:	4b6b      	ldr	r3, [pc, #428]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80013e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013ec:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.crc_calc = crc16_update(s_parser.crc_calc, COMM_LUBAN_HEADER_0);
 80013f0:	4b68      	ldr	r3, [pc, #416]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80013f2:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80013f6:	21aa      	movs	r1, #170	@ 0xaa
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fce1 	bl	8000dc0 <crc16_update>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4b64      	ldr	r3, [pc, #400]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001404:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.crc_calc = crc16_update(s_parser.crc_calc, COMM_LUBAN_HEADER_1);
 8001408:	4b62      	ldr	r3, [pc, #392]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800140a:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800140e:	2155      	movs	r1, #85	@ 0x55
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fcd5 	bl	8000dc0 <crc16_update>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	4b5e      	ldr	r3, [pc, #376]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800141c:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.state = PARSER_READ_VER;
 8001420:	4b5c      	ldr	r3, [pc, #368]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001422:	2202      	movs	r2, #2
 8001424:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        s_parser.state = PARSER_WAIT_H0;
      }
      break;
 8001426:	e0a8      	b.n	800157a <Comm_Luban_Poll+0x1e2>
      else if (byte == COMM_LUBAN_HEADER_0)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	2baa      	cmp	r3, #170	@ 0xaa
 800142c:	d103      	bne.n	8001436 <Comm_Luban_Poll+0x9e>
        s_parser.state = PARSER_WAIT_H1;
 800142e:	4b59      	ldr	r3, [pc, #356]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001430:	2201      	movs	r2, #1
 8001432:	701a      	strb	r2, [r3, #0]
      break;
 8001434:	e0a1      	b.n	800157a <Comm_Luban_Poll+0x1e2>
        s_parser.state = PARSER_WAIT_H0;
 8001436:	4b57      	ldr	r3, [pc, #348]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
      break;
 800143c:	e09d      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_VER:
      s_parser.version = byte;
 800143e:	79fa      	ldrb	r2, [r7, #7]
 8001440:	4b54      	ldr	r3, [pc, #336]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001442:	705a      	strb	r2, [r3, #1]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 8001444:	4b53      	ldr	r3, [pc, #332]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001446:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800144a:	79fa      	ldrb	r2, [r7, #7]
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fcb6 	bl	8000dc0 <crc16_update>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	4b4e      	ldr	r3, [pc, #312]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800145a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.state = PARSER_READ_MSG;
 800145e:	4b4d      	ldr	r3, [pc, #308]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001460:	2203      	movs	r2, #3
 8001462:	701a      	strb	r2, [r3, #0]
      break;
 8001464:	e089      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_MSG:
      s_parser.cmd_id = byte;
 8001466:	79fa      	ldrb	r2, [r7, #7]
 8001468:	4b4a      	ldr	r3, [pc, #296]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800146a:	709a      	strb	r2, [r3, #2]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 800146c:	4b49      	ldr	r3, [pc, #292]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800146e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001472:	79fa      	ldrb	r2, [r7, #7]
 8001474:	4611      	mov	r1, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fca2 	bl	8000dc0 <crc16_update>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b44      	ldr	r3, [pc, #272]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001482:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.state = PARSER_READ_LEN;
 8001486:	4b43      	ldr	r3, [pc, #268]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001488:	2204      	movs	r2, #4
 800148a:	701a      	strb	r2, [r3, #0]
      break;
 800148c:	e075      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_LEN:
      s_parser.payload_len = byte;
 800148e:	79fa      	ldrb	r2, [r7, #7]
 8001490:	4b40      	ldr	r3, [pc, #256]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001492:	70da      	strb	r2, [r3, #3]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 8001494:	4b3f      	ldr	r3, [pc, #252]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001496:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800149a:	79fa      	ldrb	r2, [r7, #7]
 800149c:	4611      	mov	r1, r2
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc8e 	bl	8000dc0 <crc16_update>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b3a      	ldr	r3, [pc, #232]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014aa:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.payload_idx = 0;
 80014ae:	4b39      	ldr	r3, [pc, #228]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	711a      	strb	r2, [r3, #4]
      if (s_parser.payload_len > COMM_LUBAN_MAX_PAYLOAD)
      {
        send_error(3);
        parser_reset();
      }
      else if (s_parser.payload_len == 0U)
 80014b4:	4b37      	ldr	r3, [pc, #220]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014b6:	78db      	ldrb	r3, [r3, #3]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d103      	bne.n	80014c4 <Comm_Luban_Poll+0x12c>
      {
        s_parser.state = PARSER_READ_CRC0;
 80014bc:	4b35      	ldr	r3, [pc, #212]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014be:	2206      	movs	r2, #6
 80014c0:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        s_parser.state = PARSER_READ_PAYLOAD;
      }
      break;
 80014c2:	e05a      	b.n	800157a <Comm_Luban_Poll+0x1e2>
        s_parser.state = PARSER_READ_PAYLOAD;
 80014c4:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014c6:	2205      	movs	r2, #5
 80014c8:	701a      	strb	r2, [r3, #0]
      break;
 80014ca:	e056      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_PAYLOAD:
      s_parser.payload[s_parser.payload_idx++] = byte;
 80014cc:	4b31      	ldr	r3, [pc, #196]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014ce:	791b      	ldrb	r3, [r3, #4]
 80014d0:	1c5a      	adds	r2, r3, #1
 80014d2:	b2d1      	uxtb	r1, r2
 80014d4:	4a2f      	ldr	r2, [pc, #188]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014d6:	7111      	strb	r1, [r2, #4]
 80014d8:	4619      	mov	r1, r3
 80014da:	79fa      	ldrb	r2, [r7, #7]
 80014dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014de:	440b      	add	r3, r1
 80014e0:	715a      	strb	r2, [r3, #5]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 80014e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014e4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80014e8:	79fa      	ldrb	r2, [r7, #7]
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fc67 	bl	8000dc0 <crc16_update>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014f8:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      if (s_parser.payload_idx >= s_parser.payload_len)
 80014fc:	4b25      	ldr	r3, [pc, #148]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 80014fe:	791a      	ldrb	r2, [r3, #4]
 8001500:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001502:	78db      	ldrb	r3, [r3, #3]
 8001504:	429a      	cmp	r2, r3
 8001506:	d337      	bcc.n	8001578 <Comm_Luban_Poll+0x1e0>
      {
        s_parser.state = PARSER_READ_CRC0;
 8001508:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800150a:	2206      	movs	r2, #6
 800150c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800150e:	e033      	b.n	8001578 <Comm_Luban_Poll+0x1e0>
    case PARSER_READ_CRC0:
      s_parser.crc_recv = byte;
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	461a      	mov	r2, r3
 8001514:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001516:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
      s_parser.state = PARSER_READ_CRC1;
 800151a:	4b1e      	ldr	r3, [pc, #120]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800151c:	2207      	movs	r2, #7
 800151e:	701a      	strb	r2, [r3, #0]
      break;
 8001520:	e02b      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_CRC1:
      s_parser.crc_recv |= (uint16_t)(byte << 8);
 8001522:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001524:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b29b      	uxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b29a      	uxth	r2, r3
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001534:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
      if (s_parser.version == COMM_LUBAN_VERSION &&
 8001538:	4b16      	ldr	r3, [pc, #88]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 800153a:	785b      	ldrb	r3, [r3, #1]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d110      	bne.n	8001562 <Comm_Luban_Poll+0x1ca>
          s_parser.crc_recv == s_parser.crc_calc)
 8001540:	4b14      	ldr	r3, [pc, #80]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001542:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8001546:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001548:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
      if (s_parser.version == COMM_LUBAN_VERSION &&
 800154c:	429a      	cmp	r2, r3
 800154e:	d108      	bne.n	8001562 <Comm_Luban_Poll+0x1ca>
      {
        handle_frame(s_parser.cmd_id, s_parser.payload, s_parser.payload_len);
 8001550:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001552:	789b      	ldrb	r3, [r3, #2]
 8001554:	4a0f      	ldr	r2, [pc, #60]	@ (8001594 <Comm_Luban_Poll+0x1fc>)
 8001556:	78d2      	ldrb	r2, [r2, #3]
 8001558:	490f      	ldr	r1, [pc, #60]	@ (8001598 <Comm_Luban_Poll+0x200>)
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fe8e 	bl	800127c <handle_frame>
 8001560:	e002      	b.n	8001568 <Comm_Luban_Poll+0x1d0>
      }
      else
      {
        send_error(4);
 8001562:	2004      	movs	r0, #4
 8001564:	f7ff fdd2 	bl	800110c <send_error>
      }
      parser_reset();
 8001568:	f7ff fcd6 	bl	8000f18 <parser_reset>
      break;
 800156c:	e005      	b.n	800157a <Comm_Luban_Poll+0x1e2>
    default:
      parser_reset();
 800156e:	f7ff fcd3 	bl	8000f18 <parser_reset>
      break;
 8001572:	e002      	b.n	800157a <Comm_Luban_Poll+0x1e2>
      break;
 8001574:	bf00      	nop
 8001576:	e000      	b.n	800157a <Comm_Luban_Poll+0x1e2>
      break;
 8001578:	bf00      	nop
  while (rb_pop(&byte))
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fc9d 	bl	8000ebc <rb_pop>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	f47f af0b 	bne.w	80013a0 <Comm_Luban_Poll+0x8>
    }
  }
}
 800158a:	bf00      	nop
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	2000023c 	.word	0x2000023c
 8001598:	20000241 	.word	0x20000241

0800159c <Comm_Luban_SendStatus>:
  s_task_pending = false;
  return true;
}

void Comm_Luban_SendStatus(const char *status_str)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* 发送状态字符串响应（RESP_STATUS）。 */
  uint16_t len = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	81fb      	strh	r3, [r7, #14]

  if (status_str != NULL)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d00c      	beq.n	80015c8 <Comm_Luban_SendStatus+0x2c>
  {
    size_t slen = strlen(status_str);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe fe0a 	bl	80001c8 <strlen>
 80015b4:	60b8      	str	r0, [r7, #8]
    if (slen > COMM_LUBAN_MAX_PAYLOAD)
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015bc:	d902      	bls.n	80015c4 <Comm_Luban_SendStatus+0x28>
    {
      slen = COMM_LUBAN_MAX_PAYLOAD;
 80015be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015c2:	60bb      	str	r3, [r7, #8]
    }
    len = (uint16_t)slen;
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	81fb      	strh	r3, [r7, #14]
  }

  send_frame(RESP_STATUS, (const uint8_t *)status_str, len);
 80015c8:	89fb      	ldrh	r3, [r7, #14]
 80015ca:	461a      	mov	r2, r3
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	2082      	movs	r0, #130	@ 0x82
 80015d0:	f7ff fcc4 	bl	8000f5c <send_frame>
}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if (huart == s_huart)
 80015e4:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <HAL_UART_RxCpltCallback+0x54>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d10c      	bne.n	8001608 <HAL_UART_RxCpltCallback+0x2c>
  {
    /* 入环形缓冲并继续中断接收 */
    rb_push(s_rx_byte);
 80015ee:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <HAL_UART_RxCpltCallback+0x58>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fc38 	bl	8000e68 <rb_push>
    (void)HAL_UART_Receive_IT(s_huart, &s_rx_byte, 1);
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <HAL_UART_RxCpltCallback+0x54>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2201      	movs	r2, #1
 80015fe:	490d      	ldr	r1, [pc, #52]	@ (8001634 <HAL_UART_RxCpltCallback+0x58>)
 8001600:	4618      	mov	r0, r3
 8001602:	f002 fcf6 	bl	8003ff2 <HAL_UART_Receive_IT>
  {
    /* UART1 回显测试：收到什么回什么 */
    (void)HAL_UART_Transmit(&huart1, &s_uart1_rx_byte, 1, 20);
    (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
  }
}
 8001606:	e00e      	b.n	8001626 <HAL_UART_RxCpltCallback+0x4a>
  else if (huart == &huart1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a0b      	ldr	r2, [pc, #44]	@ (8001638 <HAL_UART_RxCpltCallback+0x5c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d10a      	bne.n	8001626 <HAL_UART_RxCpltCallback+0x4a>
    (void)HAL_UART_Transmit(&huart1, &s_uart1_rx_byte, 1, 20);
 8001610:	2314      	movs	r3, #20
 8001612:	2201      	movs	r2, #1
 8001614:	4909      	ldr	r1, [pc, #36]	@ (800163c <HAL_UART_RxCpltCallback+0x60>)
 8001616:	4808      	ldr	r0, [pc, #32]	@ (8001638 <HAL_UART_RxCpltCallback+0x5c>)
 8001618:	f002 fc60 	bl	8003edc <HAL_UART_Transmit>
    (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
 800161c:	2201      	movs	r2, #1
 800161e:	4907      	ldr	r1, [pc, #28]	@ (800163c <HAL_UART_RxCpltCallback+0x60>)
 8001620:	4805      	ldr	r0, [pc, #20]	@ (8001638 <HAL_UART_RxCpltCallback+0x5c>)
 8001622:	f002 fce6 	bl	8003ff2 <HAL_UART_Receive_IT>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000030 	.word	0x20000030
 8001634:	20000034 	.word	0x20000034
 8001638:	2000048c 	.word	0x2000048c
 800163c:	20000035 	.word	0x20000035

08001640 <Comm_Luban_Watchdog>:

void Comm_Luban_Watchdog(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  if ((HAL_GetTick() - s_last_twist_tick) > COMM_LUBAN_WD_TIMEOUT_MS)
 8001644:	f000 fe50 	bl	80022e8 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <Comm_Luban_Watchdog+0x28>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001654:	d906      	bls.n	8001664 <Comm_Luban_Watchdog+0x24>
  {
    Drivetrain_Stop();
 8001656:	f7ff fa8b 	bl	8000b70 <Drivetrain_Stop>
    s_last_twist_tick = HAL_GetTick();
 800165a:	f000 fe45 	bl	80022e8 <HAL_GetTick>
 800165e:	4603      	mov	r3, r0
 8001660:	4a01      	ldr	r2, [pc, #4]	@ (8001668 <Comm_Luban_Watchdog+0x28>)
 8001662:	6013      	str	r3, [r2, #0]
  }
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	2000035c 	.word	0x2000035c

0800166c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	4b4b      	ldr	r3, [pc, #300]	@ (80017b4 <MX_GPIO_Init+0x148>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a4a      	ldr	r2, [pc, #296]	@ (80017b4 <MX_GPIO_Init+0x148>)
 800168c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b48      	ldr	r3, [pc, #288]	@ (80017b4 <MX_GPIO_Init+0x148>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b44      	ldr	r3, [pc, #272]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a43      	ldr	r2, [pc, #268]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60bb      	str	r3, [r7, #8]
 80016be:	4b3d      	ldr	r3, [pc, #244]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a3c      	ldr	r2, [pc, #240]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016c4:	f043 0304 	orr.w	r3, r3, #4
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b3a      	ldr	r3, [pc, #232]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
 80016da:	4b36      	ldr	r3, [pc, #216]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a35      	ldr	r2, [pc, #212]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b33      	ldr	r3, [pc, #204]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	4b2f      	ldr	r3, [pc, #188]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a2e      	ldr	r2, [pc, #184]	@ (80017b4 <MX_GPIO_Init+0x148>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b2c      	ldr	r3, [pc, #176]	@ (80017b4 <MX_GPIO_Init+0x148>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800170e:	2200      	movs	r2, #0
 8001710:	2108      	movs	r1, #8
 8001712:	4829      	ldr	r0, [pc, #164]	@ (80017b8 <MX_GPIO_Init+0x14c>)
 8001714:	f001 f934 	bl	8002980 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001718:	2330      	movs	r3, #48	@ 0x30
 800171a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001722:	2301      	movs	r3, #1
 8001724:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4823      	ldr	r0, [pc, #140]	@ (80017bc <MX_GPIO_Init+0x150>)
 800172e:	f000 ff8b 	bl	8002648 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001732:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001738:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800173c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800173e:	2301      	movs	r3, #1
 8001740:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	4619      	mov	r1, r3
 8001748:	481b      	ldr	r0, [pc, #108]	@ (80017b8 <MX_GPIO_Init+0x14c>)
 800174a:	f000 ff7d 	bl	8002648 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800174e:	2308      	movs	r3, #8
 8001750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001752:	2301      	movs	r3, #1
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4814      	ldr	r0, [pc, #80]	@ (80017b8 <MX_GPIO_Init+0x14c>)
 8001766:	f000 ff6f 	bl	8002648 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	2006      	movs	r0, #6
 8001770:	f000 fea1 	bl	80024b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001774:	2006      	movs	r0, #6
 8001776:	f000 feba 	bl	80024ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	200a      	movs	r0, #10
 8001780:	f000 fe99 	bl	80024b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001784:	200a      	movs	r0, #10
 8001786:	f000 feb2 	bl	80024ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	2100      	movs	r1, #0
 800178e:	2017      	movs	r0, #23
 8001790:	f000 fe91 	bl	80024b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001794:	2017      	movs	r0, #23
 8001796:	f000 feaa 	bl	80024ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	2028      	movs	r0, #40	@ 0x28
 80017a0:	f000 fe89 	bl	80024b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017a4:	2028      	movs	r0, #40	@ 0x28
 80017a6:	f000 fea2 	bl	80024ee <HAL_NVIC_EnableIRQ>

}
 80017aa:	bf00      	nop
 80017ac:	3728      	adds	r7, #40	@ 0x28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020400 	.word	0x40020400
 80017bc:	40020800 	.word	0x40020800

080017c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c4:	f000 fd2a 	bl	800221c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c8:	f000 f824 	bl	8001814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017cc:	f7ff ff4e 	bl	800166c <MX_GPIO_Init>
  MX_TIM2_Init();
 80017d0:	f000 f9de 	bl	8001b90 <MX_TIM2_Init>
  MX_TIM3_Init();
 80017d4:	f000 fa40 	bl	8001c58 <MX_TIM3_Init>
  MX_TIM4_Init();
 80017d8:	f000 faa2 	bl	8001d20 <MX_TIM4_Init>
  MX_TIM8_Init();
 80017dc:	f000 fafa 	bl	8001dd4 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80017e0:	f000 fc9e 	bl	8002120 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART3_UART_Init();
 80017e4:	f000 fcc6 	bl	8002174 <MX_USART3_UART_Init>
  Drivetrain_Init();
 80017e8:	f7ff f96c 	bl	8000ac4 <Drivetrain_Init>
  Cleaning_Init();
 80017ec:	f7fe fe8a 	bl	8000504 <Cleaning_Init>
  Sensors_Init();
 80017f0:	f7ff fa94 	bl	8000d1c <Sensors_Init>
  Comm_Luban_Init(&huart3);
 80017f4:	4806      	ldr	r0, [pc, #24]	@ (8001810 <main+0x50>)
 80017f6:	f7ff fd8f 	bl	8001318 <Comm_Luban_Init>
  Comm_UART1_TestInit();
 80017fa:	f7ff fdbf 	bl	800137c <Comm_UART1_TestInit>
  RobotSM_Init();
 80017fe:	f000 f897 	bl	8001930 <RobotSM_Init>
      uart3_tx_tick = HAL_GetTick();
      const char hb3[] = "UART3_PING\r\n";
      (void)HAL_UART_Transmit(&huart3, (uint8_t *)hb3, (uint16_t)(sizeof(hb3) - 1U), 20);
    }*/

    Comm_Luban_Poll();
 8001802:	f7ff fdc9 	bl	8001398 <Comm_Luban_Poll>
    Comm_Luban_Watchdog();
 8001806:	f7ff ff1b 	bl	8001640 <Comm_Luban_Watchdog>
    Comm_Luban_Poll();
 800180a:	bf00      	nop
 800180c:	e7f9      	b.n	8001802 <main+0x42>
 800180e:	bf00      	nop
 8001810:	200004d4 	.word	0x200004d4

08001814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b094      	sub	sp, #80	@ 0x50
 8001818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800181a:	f107 0320 	add.w	r3, r7, #32
 800181e:	2230      	movs	r2, #48	@ 0x30
 8001820:	2100      	movs	r1, #0
 8001822:	4618      	mov	r0, r3
 8001824:	f003 fb76 	bl	8004f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	4b28      	ldr	r3, [pc, #160]	@ (80018e0 <SystemClock_Config+0xcc>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	4a27      	ldr	r2, [pc, #156]	@ (80018e0 <SystemClock_Config+0xcc>)
 8001842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001846:	6413      	str	r3, [r2, #64]	@ 0x40
 8001848:	4b25      	ldr	r3, [pc, #148]	@ (80018e0 <SystemClock_Config+0xcc>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001854:	2300      	movs	r3, #0
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <SystemClock_Config+0xd0>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <SystemClock_Config+0xd0>)
 800185e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b1f      	ldr	r3, [pc, #124]	@ (80018e4 <SystemClock_Config+0xd0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001870:	2302      	movs	r3, #2
 8001872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001874:	2301      	movs	r3, #1
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001878:	2310      	movs	r3, #16
 800187a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187c:	2302      	movs	r3, #2
 800187e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001880:	2300      	movs	r3, #0
 8001882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001884:	2308      	movs	r3, #8
 8001886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001888:	23a8      	movs	r3, #168	@ 0xa8
 800188a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800188c:	2302      	movs	r3, #2
 800188e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001890:	2304      	movs	r3, #4
 8001892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001894:	f107 0320 	add.w	r3, r7, #32
 8001898:	4618      	mov	r0, r3
 800189a:	f001 f8a3 	bl	80029e4 <HAL_RCC_OscConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018a4:	f000 f820 	bl	80018e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a8:	230f      	movs	r3, #15
 80018aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ac:	2302      	movs	r3, #2
 80018ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	2105      	movs	r1, #5
 80018c6:	4618      	mov	r0, r3
 80018c8:	f001 fb04 	bl	8002ed4 <HAL_RCC_ClockConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018d2:	f000 f809 	bl	80018e8 <Error_Handler>
  }
}
 80018d6:	bf00      	nop
 80018d8:	3750      	adds	r7, #80	@ 0x50
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40007000 	.word	0x40007000

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018ec:	b672      	cpsid	i
}
 80018ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <Error_Handler+0x8>

080018f4 <set_state>:
static RobotState s_state = ROBOT_STATE_IDLE;
static uint32_t s_state_enter_ms = 0;
static uint8_t s_front_phase = 0;

static void set_state(RobotState new_state)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
  s_state = new_state;
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <set_state+0x30>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	7013      	strb	r3, [r2, #0]
  s_state_enter_ms = HAL_GetTick();
 8001904:	f000 fcf0 	bl	80022e8 <HAL_GetTick>
 8001908:	4603      	mov	r3, r0
 800190a:	4a07      	ldr	r2, [pc, #28]	@ (8001928 <set_state+0x34>)
 800190c:	6013      	str	r3, [r2, #0]
  if (new_state == ROBOT_STATE_AVOID_CLIFF_FRONT)
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	2b06      	cmp	r3, #6
 8001912:	d102      	bne.n	800191a <set_state+0x26>
  {
    s_front_phase = 0;
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <set_state+0x38>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
  }
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000360 	.word	0x20000360
 8001928:	20000364 	.word	0x20000364
 800192c:	20000368 	.word	0x20000368

08001930 <RobotSM_Init>:

void RobotSM_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* 初始化状态机，进入默认工作状态。 */
  set_state(ROBOT_STATE_FORWARD);
 8001934:	2001      	movs	r0, #1
 8001936:	f7ff ffdd 	bl	80018f4 <set_state>
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <HAL_MspInit+0x4c>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194e:	4a0f      	ldr	r2, [pc, #60]	@ (800198c <HAL_MspInit+0x4c>)
 8001950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001954:	6453      	str	r3, [r2, #68]	@ 0x44
 8001956:	4b0d      	ldr	r3, [pc, #52]	@ (800198c <HAL_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	603b      	str	r3, [r7, #0]
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_MspInit+0x4c>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	4a08      	ldr	r2, [pc, #32]	@ (800198c <HAL_MspInit+0x4c>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6413      	str	r3, [r2, #64]	@ 0x40
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800

08001990 <HAL_UART_MspInit>:

/* USER CODE BEGIN 1 */

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08c      	sub	sp, #48	@ 0x30
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]

  if (huart->Instance == USART1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a3a      	ldr	r2, [pc, #232]	@ (8001a98 <HAL_UART_MspInit+0x108>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d133      	bne.n	8001a1a <HAL_UART_MspInit+0x8a>
  {
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	61bb      	str	r3, [r7, #24]
 80019b6:	4b39      	ldr	r3, [pc, #228]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	4a38      	ldr	r2, [pc, #224]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019bc:	f043 0310 	orr.w	r3, r3, #16
 80019c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c2:	4b36      	ldr	r3, [pc, #216]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f003 0310 	and.w	r3, r3, #16
 80019ca:	61bb      	str	r3, [r7, #24]
 80019cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	4b32      	ldr	r3, [pc, #200]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a31      	ldr	r2, [pc, #196]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b2f      	ldr	r3, [pc, #188]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697b      	ldr	r3, [r7, #20]

    /* PB6 -> USART1_TX, PB7 -> USART1_RX */
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80019ea:	23c0      	movs	r3, #192	@ 0xc0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019fa:	2307      	movs	r3, #7
 80019fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	4826      	ldr	r0, [pc, #152]	@ (8001aa0 <HAL_UART_MspInit+0x110>)
 8001a06:	f000 fe1f 	bl	8002648 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2025      	movs	r0, #37	@ 0x25
 8001a10:	f000 fd51 	bl	80024b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a14:	2025      	movs	r0, #37	@ 0x25
 8001a16:	f000 fd6a 	bl	80024ee <HAL_NVIC_EnableIRQ>
  }
  if (huart->Instance == USART3)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a21      	ldr	r2, [pc, #132]	@ (8001aa4 <HAL_UART_MspInit+0x114>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d134      	bne.n	8001a8e <HAL_UART_MspInit+0xfe>
  {
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a24:	2300      	movs	r3, #0
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	4b1c      	ldr	r3, [pc, #112]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a34:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	4a14      	ldr	r2, [pc, #80]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a4a:	f043 0304 	orr.w	r3, r3, #4
 8001a4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a50:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <HAL_UART_MspInit+0x10c>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]

    /* PC10 -> USART3_TX, PC11 -> USART3_RX */
    GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001a5c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a6e:	2307      	movs	r3, #7
 8001a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	4619      	mov	r1, r3
 8001a78:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <HAL_UART_MspInit+0x118>)
 8001a7a:	f000 fde5 	bl	8002648 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	2027      	movs	r0, #39	@ 0x27
 8001a84:	f000 fd17 	bl	80024b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a88:	2027      	movs	r0, #39	@ 0x27
 8001a8a:	f000 fd30 	bl	80024ee <HAL_NVIC_EnableIRQ>
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3730      	adds	r7, #48	@ 0x30
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40011000 	.word	0x40011000
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020400 	.word	0x40020400
 8001aa4:	40004800 	.word	0x40004800
 8001aa8:	40020800 	.word	0x40020800

08001aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <NMI_Handler+0x4>

08001ab4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <HardFault_Handler+0x4>

08001abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <MemManage_Handler+0x4>

08001ac4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac8:	bf00      	nop
 8001aca:	e7fd      	b.n	8001ac8 <BusFault_Handler+0x4>

08001acc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <UsageFault_Handler+0x4>

08001ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b02:	f000 fbdd 	bl	80022c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 ff50 	bl	80029b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001b1c:	2010      	movs	r0, #16
 8001b1e:	f000 ff49 	bl	80029b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001b2a:	2020      	movs	r0, #32
 8001b2c:	f000 ff42 	bl	80029b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001b38:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001b3c:	f000 ff3a 	bl	80029b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <USART1_IRQHandler>:

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USART1 中断转交给 HAL 处理（用于接收中断回调）。 */
  HAL_UART_IRQHandler(&huart1);
 8001b48:	4802      	ldr	r0, [pc, #8]	@ (8001b54 <USART1_IRQHandler+0x10>)
 8001b4a:	f002 fa77 	bl	800403c <HAL_UART_IRQHandler>
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000048c 	.word	0x2000048c

08001b58 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USART3 中断转交给 HAL 处理（用于接收中断回调）。 */
  HAL_UART_IRQHandler(&huart3);
 8001b5c:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <USART3_IRQHandler+0x10>)
 8001b5e:	f002 fa6d 	bl	800403c <HAL_UART_IRQHandler>
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200004d4 	.word	0x200004d4

08001b6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <SystemInit+0x20>)
 8001b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b76:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <SystemInit+0x20>)
 8001b78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b96:	f107 0320 	add.w	r3, r7, #32
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bb2:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bb4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bb8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	4b24      	ldr	r3, [pc, #144]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001bc6:	4b23      	ldr	r3, [pc, #140]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bc8:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001bcc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bce:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bda:	481e      	ldr	r0, [pc, #120]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bdc:	f001 fb9a 	bl	8003314 <HAL_TIM_PWM_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001be6:	f7ff fe7f 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bf2:	f107 0320 	add.w	r3, r7, #32
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4816      	ldr	r0, [pc, #88]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001bfa:	f002 f851 	bl	8003ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001c04:	f7ff fe70 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c08:	2360      	movs	r3, #96	@ 0x60
 8001c0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	2204      	movs	r2, #4
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480d      	ldr	r0, [pc, #52]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001c20:	f001 fd00 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001c2a:	f7ff fe5d 	bl	80018e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2208      	movs	r2, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	4807      	ldr	r0, [pc, #28]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001c36:	f001 fcf5 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001c40:	f7ff fe52 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c44:	4803      	ldr	r0, [pc, #12]	@ (8001c54 <MX_TIM2_Init+0xc4>)
 8001c46:	f000 f9bb 	bl	8001fc0 <HAL_TIM_MspPostInit>

}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	@ 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	2000036c 	.word	0x2000036c

08001c58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	@ 0x28
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5e:	f107 0320 	add.w	r3, r7, #32
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
 8001c74:	611a      	str	r2, [r3, #16]
 8001c76:	615a      	str	r2, [r3, #20]
 8001c78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c7a:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c7c:	4a27      	ldr	r2, [pc, #156]	@ (8001d1c <MX_TIM3_Init+0xc4>)
 8001c7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c80:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c86:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8001c8c:	4b22      	ldr	r3, [pc, #136]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c8e:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001c92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c94:	4b20      	ldr	r3, [pc, #128]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ca0:	481d      	ldr	r0, [pc, #116]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001ca2:	f001 fb37 	bl	8003314 <HAL_TIM_PWM_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001cac:	f7ff fe1c 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cb8:	f107 0320 	add.w	r3, r7, #32
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4816      	ldr	r0, [pc, #88]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001cc0:	f001 ffee 	bl	8003ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001cca:	f7ff fe0d 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cce:	2360      	movs	r3, #96	@ 0x60
 8001cd0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cde:	1d3b      	adds	r3, r7, #4
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001ce6:	f001 fc9d 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001cf0:	f7ff fdfa 	bl	80018e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	2204      	movs	r2, #4
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4807      	ldr	r0, [pc, #28]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001cfc:	f001 fc92 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001d06:	f7ff fdef 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d0a:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <MX_TIM3_Init+0xc0>)
 8001d0c:	f000 f958 	bl	8001fc0 <HAL_TIM_MspPostInit>

}
 8001d10:	bf00      	nop
 8001d12:	3728      	adds	r7, #40	@ 0x28
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	200003b4 	.word	0x200003b4
 8001d1c:	40000400 	.word	0x40000400

08001d20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	@ 0x28
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d26:	f107 0320 	add.w	r3, r7, #32
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
 8001d3e:	615a      	str	r2, [r3, #20]
 8001d40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d42:	4b22      	ldr	r3, [pc, #136]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d44:	4a22      	ldr	r2, [pc, #136]	@ (8001dd0 <MX_TIM4_Init+0xb0>)
 8001d46:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d48:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4199;
 8001d54:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d56:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001d5a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d68:	4818      	ldr	r0, [pc, #96]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d6a:	f001 fad3 	bl	8003314 <HAL_TIM_PWM_Init>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001d74:	f7ff fdb8 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d80:	f107 0320 	add.w	r3, r7, #32
 8001d84:	4619      	mov	r1, r3
 8001d86:	4811      	ldr	r0, [pc, #68]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001d88:	f001 ff8a 	bl	8003ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001d92:	f7ff fda9 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d96:	2360      	movs	r3, #96	@ 0x60
 8001d98:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	2200      	movs	r2, #0
 8001daa:	4619      	mov	r1, r3
 8001dac:	4807      	ldr	r0, [pc, #28]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001dae:	f001 fc39 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001db8:	f7ff fd96 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001dbc:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <MX_TIM4_Init+0xac>)
 8001dbe:	f000 f8ff 	bl	8001fc0 <HAL_TIM_MspPostInit>

}
 8001dc2:	bf00      	nop
 8001dc4:	3728      	adds	r7, #40	@ 0x28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200003fc 	.word	0x200003fc
 8001dd0:	40000800 	.word	0x40000800

08001dd4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b092      	sub	sp, #72	@ 0x48
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
 8001df4:	615a      	str	r2, [r3, #20]
 8001df6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f003 f888 	bl	8004f14 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e04:	4b3b      	ldr	r3, [pc, #236]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e06:	4a3c      	ldr	r2, [pc, #240]	@ (8001ef8 <MX_TIM8_Init+0x124>)
 8001e08:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e10:	4b38      	ldr	r3, [pc, #224]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4199;
 8001e16:	4b37      	ldr	r3, [pc, #220]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e18:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001e1c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1e:	4b35      	ldr	r3, [pc, #212]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e24:	4b33      	ldr	r3, [pc, #204]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2a:	4b32      	ldr	r3, [pc, #200]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001e30:	4830      	ldr	r0, [pc, #192]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e32:	f001 fa6f 	bl	8003314 <HAL_TIM_PWM_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001e3c:	f7ff fd54 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001e48:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4829      	ldr	r0, [pc, #164]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e50:	f001 ff26 	bl	8003ca0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001e5a:	f7ff fd45 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5e:	2360      	movs	r3, #96	@ 0x60
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e66:	2300      	movs	r3, #0
 8001e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e76:	2300      	movs	r3, #0
 8001e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e7e:	2204      	movs	r2, #4
 8001e80:	4619      	mov	r1, r3
 8001e82:	481c      	ldr	r0, [pc, #112]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001e84:	f001 fbce 	bl	8003624 <HAL_TIM_PWM_ConfigChannel>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001e8e:	f7ff fd2b 	bl	80018e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ea6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001eaa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	480f      	ldr	r0, [pc, #60]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001eb6:	f001 ff6f 	bl	8003d98 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8001ec0:	f7ff fd12 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* 将 TIM8 PWM 频率调整到 20kHz：TIM8 时钟 168MHz，ARR=8399 -> 168MHz/8400=20kHz */
  __HAL_TIM_SET_PRESCALER(&htim8, 0);
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim8, 8399);
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ed6:	4b07      	ldr	r3, [pc, #28]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001ed8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001edc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COUNTER(&htim8, 0);
 8001ede:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001ee6:	4803      	ldr	r0, [pc, #12]	@ (8001ef4 <MX_TIM8_Init+0x120>)
 8001ee8:	f000 f86a 	bl	8001fc0 <HAL_TIM_MspPostInit>

}
 8001eec:	bf00      	nop
 8001eee:	3748      	adds	r7, #72	@ 0x48
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000444 	.word	0x20000444
 8001ef8:	40010400 	.word	0x40010400

08001efc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f0c:	d10e      	bne.n	8001f2c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	4b27      	ldr	r3, [pc, #156]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	4a26      	ldr	r2, [pc, #152]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1e:	4b24      	ldr	r3, [pc, #144]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f2a:	e03a      	b.n	8001fa2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM3)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a20      	ldr	r2, [pc, #128]	@ (8001fb4 <HAL_TIM_PWM_MspInit+0xb8>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d10e      	bne.n	8001f54 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f46:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	693b      	ldr	r3, [r7, #16]
}
 8001f52:	e026      	b.n	8001fa2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM4)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a17      	ldr	r2, [pc, #92]	@ (8001fb8 <HAL_TIM_PWM_MspInit+0xbc>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d10e      	bne.n	8001f7c <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a12      	ldr	r2, [pc, #72]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f68:	f043 0304 	orr.w	r3, r3, #4
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
}
 8001f7a:	e012      	b.n	8001fa2 <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM8)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0e      	ldr	r2, [pc, #56]	@ (8001fbc <HAL_TIM_PWM_MspInit+0xc0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d10d      	bne.n	8001fa2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	4b09      	ldr	r3, [pc, #36]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	4a08      	ldr	r2, [pc, #32]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0xb4>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	60bb      	str	r3, [r7, #8]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
}
 8001fa2:	bf00      	nop
 8001fa4:	371c      	adds	r7, #28
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	40000800 	.word	0x40000800
 8001fbc:	40010400 	.word	0x40010400

08001fc0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08c      	sub	sp, #48	@ 0x30
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 031c 	add.w	r3, r7, #28
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fe0:	d11e      	bne.n	8002020 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	4b46      	ldr	r3, [pc, #280]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a45      	ldr	r2, [pc, #276]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	61bb      	str	r3, [r7, #24]
 8001ffc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001ffe:	2306      	movs	r3, #6
 8002000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2300      	movs	r3, #0
 800200c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800200e:	2301      	movs	r3, #1
 8002010:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002012:	f107 031c 	add.w	r3, r7, #28
 8002016:	4619      	mov	r1, r3
 8002018:	483a      	ldr	r0, [pc, #232]	@ (8002104 <HAL_TIM_MspPostInit+0x144>)
 800201a:	f000 fb15 	bl	8002648 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800201e:	e06b      	b.n	80020f8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM3)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a38      	ldr	r2, [pc, #224]	@ (8002108 <HAL_TIM_MspPostInit+0x148>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d11e      	bne.n	8002068 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	4a33      	ldr	r2, [pc, #204]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
 800203a:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002046:	2330      	movs	r3, #48	@ 0x30
 8002048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002056:	2302      	movs	r3, #2
 8002058:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205a:	f107 031c 	add.w	r3, r7, #28
 800205e:	4619      	mov	r1, r3
 8002060:	482a      	ldr	r0, [pc, #168]	@ (800210c <HAL_TIM_MspPostInit+0x14c>)
 8002062:	f000 faf1 	bl	8002648 <HAL_GPIO_Init>
}
 8002066:	e047      	b.n	80020f8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM4)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a28      	ldr	r2, [pc, #160]	@ (8002110 <HAL_TIM_MspPostInit+0x150>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d11f      	bne.n	80020b2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	4a21      	ldr	r2, [pc, #132]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 800207c:	f043 0308 	orr.w	r3, r3, #8
 8002080:	6313      	str	r3, [r2, #48]	@ 0x30
 8002082:	4b1f      	ldr	r3, [pc, #124]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800208e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209c:	2300      	movs	r3, #0
 800209e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020a0:	2302      	movs	r3, #2
 80020a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a4:	f107 031c 	add.w	r3, r7, #28
 80020a8:	4619      	mov	r1, r3
 80020aa:	481a      	ldr	r0, [pc, #104]	@ (8002114 <HAL_TIM_MspPostInit+0x154>)
 80020ac:	f000 facc 	bl	8002648 <HAL_GPIO_Init>
}
 80020b0:	e022      	b.n	80020f8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM8)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a18      	ldr	r2, [pc, #96]	@ (8002118 <HAL_TIM_MspPostInit+0x158>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d11d      	bne.n	80020f8 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 80020c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 80020c6:	f043 0304 	orr.w	r3, r3, #4
 80020ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80020cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <HAL_TIM_MspPostInit+0x140>)
 80020ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020d8:	2380      	movs	r3, #128	@ 0x80
 80020da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80020e8:	2303      	movs	r3, #3
 80020ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ec:	f107 031c 	add.w	r3, r7, #28
 80020f0:	4619      	mov	r1, r3
 80020f2:	480a      	ldr	r0, [pc, #40]	@ (800211c <HAL_TIM_MspPostInit+0x15c>)
 80020f4:	f000 faa8 	bl	8002648 <HAL_GPIO_Init>
}
 80020f8:	bf00      	nop
 80020fa:	3730      	adds	r7, #48	@ 0x30
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40023800 	.word	0x40023800
 8002104:	40020000 	.word	0x40020000
 8002108:	40000400 	.word	0x40000400
 800210c:	40020400 	.word	0x40020400
 8002110:	40000800 	.word	0x40000800
 8002114:	40020c00 	.word	0x40020c00
 8002118:	40010400 	.word	0x40010400
 800211c:	40020800 	.word	0x40020800

08002120 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <MX_USART1_UART_Init+0x50>)
 8002128:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 800212c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002130:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 800213a:	2200      	movs	r2, #0
 800213c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002144:	4b09      	ldr	r3, [pc, #36]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002146:	220c      	movs	r2, #12
 8002148:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800214a:	4b08      	ldr	r3, [pc, #32]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 800214c:	2200      	movs	r2, #0
 800214e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002152:	2200      	movs	r2, #0
 8002154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002156:	4805      	ldr	r0, [pc, #20]	@ (800216c <MX_USART1_UART_Init+0x4c>)
 8002158:	f001 fe70 	bl	8003e3c <HAL_UART_Init>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002162:	f7ff fbc1 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	2000048c 	.word	0x2000048c
 8002170:	40011000 	.word	0x40011000

08002174 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 800217a:	4a12      	ldr	r2, [pc, #72]	@ (80021c4 <MX_USART3_UART_Init+0x50>)
 800217c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 8002180:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002184:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002186:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800218c:	4b0c      	ldr	r3, [pc, #48]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 800218e:	2200      	movs	r2, #0
 8002190:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002192:	4b0b      	ldr	r3, [pc, #44]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002198:	4b09      	ldr	r3, [pc, #36]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 800219a:	220c      	movs	r2, #12
 800219c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219e:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021aa:	4805      	ldr	r0, [pc, #20]	@ (80021c0 <MX_USART3_UART_Init+0x4c>)
 80021ac:	f001 fe46 	bl	8003e3c <HAL_UART_Init>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80021b6:	f7ff fb97 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	200004d4 	.word	0x200004d4
 80021c4:	40004800 	.word	0x40004800

080021c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002200 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021cc:	f7ff fcce 	bl	8001b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d0:	480c      	ldr	r0, [pc, #48]	@ (8002204 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021d2:	490d      	ldr	r1, [pc, #52]	@ (8002208 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021d4:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d8:	e002      	b.n	80021e0 <LoopCopyDataInit>

080021da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021de:	3304      	adds	r3, #4

080021e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e4:	d3f9      	bcc.n	80021da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002214 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ec:	e001      	b.n	80021f2 <LoopFillZerobss>

080021ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f0:	3204      	adds	r2, #4

080021f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f4:	d3fb      	bcc.n	80021ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021f6:	f002 fe95 	bl	8004f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021fa:	f7ff fae1 	bl	80017c0 <main>
  bx  lr    
 80021fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002200:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002208:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800220c:	08004ff4 	.word	0x08004ff4
  ldr r2, =_sbss
 8002210:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002214:	20000520 	.word	0x20000520

08002218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC_IRQHandler>
	...

0800221c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002220:	4b0e      	ldr	r3, [pc, #56]	@ (800225c <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0d      	ldr	r2, [pc, #52]	@ (800225c <HAL_Init+0x40>)
 8002226:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800222a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <HAL_Init+0x40>)
 8002232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002238:	4b08      	ldr	r3, [pc, #32]	@ (800225c <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a07      	ldr	r2, [pc, #28]	@ (800225c <HAL_Init+0x40>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002244:	2003      	movs	r0, #3
 8002246:	f000 f92b 	bl	80024a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800224a:	200f      	movs	r0, #15
 800224c:	f000 f808 	bl	8002260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002250:	f7ff fb76 	bl	8001940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40023c00 	.word	0x40023c00

08002260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_InitTick+0x54>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <HAL_InitTick+0x58>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002276:	fbb3 f3f1 	udiv	r3, r3, r1
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f943 	bl	800250a <HAL_SYSTICK_Config>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e00e      	b.n	80022ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b0f      	cmp	r3, #15
 8002292:	d80a      	bhi.n	80022aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002294:	2200      	movs	r2, #0
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	f04f 30ff 	mov.w	r0, #4294967295
 800229c:	f000 f90b 	bl	80024b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a0:	4a06      	ldr	r2, [pc, #24]	@ (80022bc <HAL_InitTick+0x5c>)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	e000      	b.n	80022ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000000 	.word	0x20000000
 80022b8:	20000008 	.word	0x20000008
 80022bc:	20000004 	.word	0x20000004

080022c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_IncTick+0x20>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <HAL_IncTick+0x24>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4413      	add	r3, r2
 80022d0:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <HAL_IncTick+0x24>)
 80022d2:	6013      	str	r3, [r2, #0]
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	20000008 	.word	0x20000008
 80022e4:	2000051c 	.word	0x2000051c

080022e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return uwTick;
 80022ec:	4b03      	ldr	r3, [pc, #12]	@ (80022fc <HAL_GetTick+0x14>)
 80022ee:	681b      	ldr	r3, [r3, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	2000051c 	.word	0x2000051c

08002300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002310:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800231c:	4013      	ands	r3, r2
 800231e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002328:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800232c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002332:	4a04      	ldr	r2, [pc, #16]	@ (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	60d3      	str	r3, [r2, #12]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800234c:	4b04      	ldr	r3, [pc, #16]	@ (8002360 <__NVIC_GetPriorityGrouping+0x18>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	f003 0307 	and.w	r3, r3, #7
}
 8002356:	4618      	mov	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	db0b      	blt.n	800238e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	f003 021f 	and.w	r2, r3, #31
 800237c:	4907      	ldr	r1, [pc, #28]	@ (800239c <__NVIC_EnableIRQ+0x38>)
 800237e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002382:	095b      	lsrs	r3, r3, #5
 8002384:	2001      	movs	r0, #1
 8002386:	fa00 f202 	lsl.w	r2, r0, r2
 800238a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000e100 	.word	0xe000e100

080023a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	6039      	str	r1, [r7, #0]
 80023aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	db0a      	blt.n	80023ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	490c      	ldr	r1, [pc, #48]	@ (80023ec <__NVIC_SetPriority+0x4c>)
 80023ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023be:	0112      	lsls	r2, r2, #4
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	440b      	add	r3, r1
 80023c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023c8:	e00a      	b.n	80023e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4908      	ldr	r1, [pc, #32]	@ (80023f0 <__NVIC_SetPriority+0x50>)
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	3b04      	subs	r3, #4
 80023d8:	0112      	lsls	r2, r2, #4
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	440b      	add	r3, r1
 80023de:	761a      	strb	r2, [r3, #24]
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	e000e100 	.word	0xe000e100
 80023f0:	e000ed00 	.word	0xe000ed00

080023f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b089      	sub	sp, #36	@ 0x24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f1c3 0307 	rsb	r3, r3, #7
 800240e:	2b04      	cmp	r3, #4
 8002410:	bf28      	it	cs
 8002412:	2304      	movcs	r3, #4
 8002414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3304      	adds	r3, #4
 800241a:	2b06      	cmp	r3, #6
 800241c:	d902      	bls.n	8002424 <NVIC_EncodePriority+0x30>
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3b03      	subs	r3, #3
 8002422:	e000      	b.n	8002426 <NVIC_EncodePriority+0x32>
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002428:	f04f 32ff 	mov.w	r2, #4294967295
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43da      	mvns	r2, r3
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	401a      	ands	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800243c:	f04f 31ff 	mov.w	r1, #4294967295
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	fa01 f303 	lsl.w	r3, r1, r3
 8002446:	43d9      	mvns	r1, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800244c:	4313      	orrs	r3, r2
         );
}
 800244e:	4618      	mov	r0, r3
 8002450:	3724      	adds	r7, #36	@ 0x24
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3b01      	subs	r3, #1
 8002468:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800246c:	d301      	bcc.n	8002472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800246e:	2301      	movs	r3, #1
 8002470:	e00f      	b.n	8002492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002472:	4a0a      	ldr	r2, [pc, #40]	@ (800249c <SysTick_Config+0x40>)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3b01      	subs	r3, #1
 8002478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247a:	210f      	movs	r1, #15
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	f7ff ff8e 	bl	80023a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <SysTick_Config+0x40>)
 8002486:	2200      	movs	r2, #0
 8002488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248a:	4b04      	ldr	r3, [pc, #16]	@ (800249c <SysTick_Config+0x40>)
 800248c:	2207      	movs	r2, #7
 800248e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	e000e010 	.word	0xe000e010

080024a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ff29 	bl	8002300 <__NVIC_SetPriorityGrouping>
}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b086      	sub	sp, #24
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	4603      	mov	r3, r0
 80024be:	60b9      	str	r1, [r7, #8]
 80024c0:	607a      	str	r2, [r7, #4]
 80024c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024c8:	f7ff ff3e 	bl	8002348 <__NVIC_GetPriorityGrouping>
 80024cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	6978      	ldr	r0, [r7, #20]
 80024d4:	f7ff ff8e 	bl	80023f4 <NVIC_EncodePriority>
 80024d8:	4602      	mov	r2, r0
 80024da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024de:	4611      	mov	r1, r2
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff5d 	bl	80023a0 <__NVIC_SetPriority>
}
 80024e6:	bf00      	nop
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	4603      	mov	r3, r0
 80024f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff31 	bl	8002364 <__NVIC_EnableIRQ>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff ffa2 	bl	800245c <SysTick_Config>
 8002518:	4603      	mov	r3, r0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b084      	sub	sp, #16
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002530:	f7ff feda 	bl	80022e8 <HAL_GetTick>
 8002534:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d008      	beq.n	8002554 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2280      	movs	r2, #128	@ 0x80
 8002546:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e052      	b.n	80025fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0216 	bic.w	r2, r2, #22
 8002562:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	695a      	ldr	r2, [r3, #20]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002572:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	2b00      	cmp	r3, #0
 800257a:	d103      	bne.n	8002584 <HAL_DMA_Abort+0x62>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002580:	2b00      	cmp	r3, #0
 8002582:	d007      	beq.n	8002594 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0208 	bic.w	r2, r2, #8
 8002592:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0201 	bic.w	r2, r2, #1
 80025a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025a4:	e013      	b.n	80025ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025a6:	f7ff fe9f 	bl	80022e8 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	d90c      	bls.n	80025ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2220      	movs	r2, #32
 80025b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2203      	movs	r2, #3
 80025be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e015      	b.n	80025fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1e4      	bne.n	80025a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e0:	223f      	movs	r2, #63	@ 0x3f
 80025e2:	409a      	lsls	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d004      	beq.n	8002620 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e00c      	b.n	800263a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2205      	movs	r2, #5
 8002624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0201 	bic.w	r2, r2, #1
 8002636:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	@ 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
 8002662:	e16b      	b.n	800293c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	429a      	cmp	r2, r3
 800267e:	f040 815a 	bne.w	8002936 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d005      	beq.n	800269a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	2b02      	cmp	r3, #2
 8002698:	d130      	bne.n	80026fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	2203      	movs	r2, #3
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d0:	2201      	movs	r2, #1
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	091b      	lsrs	r3, r3, #4
 80026e6:	f003 0201 	and.w	r2, r3, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b03      	cmp	r3, #3
 8002706:	d017      	beq.n	8002738 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d123      	bne.n	800278c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	08da      	lsrs	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3208      	adds	r2, #8
 800274c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	220f      	movs	r2, #15
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	08da      	lsrs	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3208      	adds	r2, #8
 8002786:	69b9      	ldr	r1, [r7, #24]
 8002788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0203 	and.w	r2, r3, #3
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80b4 	beq.w	8002936 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	4b60      	ldr	r3, [pc, #384]	@ (8002954 <HAL_GPIO_Init+0x30c>)
 80027d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d6:	4a5f      	ldr	r2, [pc, #380]	@ (8002954 <HAL_GPIO_Init+0x30c>)
 80027d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027de:	4b5d      	ldr	r3, [pc, #372]	@ (8002954 <HAL_GPIO_Init+0x30c>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002958 <HAL_GPIO_Init+0x310>)
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	089b      	lsrs	r3, r3, #2
 80027f0:	3302      	adds	r3, #2
 80027f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	220f      	movs	r2, #15
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a52      	ldr	r2, [pc, #328]	@ (800295c <HAL_GPIO_Init+0x314>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d02b      	beq.n	800286e <HAL_GPIO_Init+0x226>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a51      	ldr	r2, [pc, #324]	@ (8002960 <HAL_GPIO_Init+0x318>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d025      	beq.n	800286a <HAL_GPIO_Init+0x222>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a50      	ldr	r2, [pc, #320]	@ (8002964 <HAL_GPIO_Init+0x31c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d01f      	beq.n	8002866 <HAL_GPIO_Init+0x21e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a4f      	ldr	r2, [pc, #316]	@ (8002968 <HAL_GPIO_Init+0x320>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d019      	beq.n	8002862 <HAL_GPIO_Init+0x21a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a4e      	ldr	r2, [pc, #312]	@ (800296c <HAL_GPIO_Init+0x324>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <HAL_GPIO_Init+0x216>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a4d      	ldr	r2, [pc, #308]	@ (8002970 <HAL_GPIO_Init+0x328>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00d      	beq.n	800285a <HAL_GPIO_Init+0x212>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4c      	ldr	r2, [pc, #304]	@ (8002974 <HAL_GPIO_Init+0x32c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <HAL_GPIO_Init+0x20e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4b      	ldr	r2, [pc, #300]	@ (8002978 <HAL_GPIO_Init+0x330>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_GPIO_Init+0x20a>
 800284e:	2307      	movs	r3, #7
 8002850:	e00e      	b.n	8002870 <HAL_GPIO_Init+0x228>
 8002852:	2308      	movs	r3, #8
 8002854:	e00c      	b.n	8002870 <HAL_GPIO_Init+0x228>
 8002856:	2306      	movs	r3, #6
 8002858:	e00a      	b.n	8002870 <HAL_GPIO_Init+0x228>
 800285a:	2305      	movs	r3, #5
 800285c:	e008      	b.n	8002870 <HAL_GPIO_Init+0x228>
 800285e:	2304      	movs	r3, #4
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x228>
 8002862:	2303      	movs	r3, #3
 8002864:	e004      	b.n	8002870 <HAL_GPIO_Init+0x228>
 8002866:	2302      	movs	r3, #2
 8002868:	e002      	b.n	8002870 <HAL_GPIO_Init+0x228>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x228>
 800286e:	2300      	movs	r3, #0
 8002870:	69fa      	ldr	r2, [r7, #28]
 8002872:	f002 0203 	and.w	r2, r2, #3
 8002876:	0092      	lsls	r2, r2, #2
 8002878:	4093      	lsls	r3, r2
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002880:	4935      	ldr	r1, [pc, #212]	@ (8002958 <HAL_GPIO_Init+0x310>)
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	3302      	adds	r3, #2
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800288e:	4b3b      	ldr	r3, [pc, #236]	@ (800297c <HAL_GPIO_Init+0x334>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4013      	ands	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b2:	4a32      	ldr	r2, [pc, #200]	@ (800297c <HAL_GPIO_Init+0x334>)
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028b8:	4b30      	ldr	r3, [pc, #192]	@ (800297c <HAL_GPIO_Init+0x334>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028dc:	4a27      	ldr	r2, [pc, #156]	@ (800297c <HAL_GPIO_Init+0x334>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e2:	4b26      	ldr	r3, [pc, #152]	@ (800297c <HAL_GPIO_Init+0x334>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002906:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <HAL_GPIO_Init+0x334>)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800290c:	4b1b      	ldr	r3, [pc, #108]	@ (800297c <HAL_GPIO_Init+0x334>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	43db      	mvns	r3, r3
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4013      	ands	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002930:	4a12      	ldr	r2, [pc, #72]	@ (800297c <HAL_GPIO_Init+0x334>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3301      	adds	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b0f      	cmp	r3, #15
 8002940:	f67f ae90 	bls.w	8002664 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800
 8002958:	40013800 	.word	0x40013800
 800295c:	40020000 	.word	0x40020000
 8002960:	40020400 	.word	0x40020400
 8002964:	40020800 	.word	0x40020800
 8002968:	40020c00 	.word	0x40020c00
 800296c:	40021000 	.word	0x40021000
 8002970:	40021400 	.word	0x40021400
 8002974:	40021800 	.word	0x40021800
 8002978:	40021c00 	.word	0x40021c00
 800297c:	40013c00 	.word	0x40013c00

08002980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	807b      	strh	r3, [r7, #2]
 800298c:	4613      	mov	r3, r2
 800298e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002990:	787b      	ldrb	r3, [r7, #1]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002996:	887a      	ldrh	r2, [r7, #2]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800299c:	e003      	b.n	80029a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800299e:	887b      	ldrh	r3, [r7, #2]
 80029a0:	041a      	lsls	r2, r3, #16
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	619a      	str	r2, [r3, #24]
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80029be:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029c0:	695a      	ldr	r2, [r3, #20]
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	4013      	ands	r3, r2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d006      	beq.n	80029d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029ca:	4a05      	ldr	r2, [pc, #20]	@ (80029e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029cc:	88fb      	ldrh	r3, [r7, #6]
 80029ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029d0:	88fb      	ldrh	r3, [r7, #6]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe f9c4 	bl	8000d60 <HAL_GPIO_EXTI_Callback>
  }
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40013c00 	.word	0x40013c00

080029e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e267      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d075      	beq.n	8002aee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a02:	4b88      	ldr	r3, [pc, #544]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d00c      	beq.n	8002a28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a0e:	4b85      	ldr	r3, [pc, #532]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a16:	2b08      	cmp	r3, #8
 8002a18:	d112      	bne.n	8002a40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1a:	4b82      	ldr	r3, [pc, #520]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a26:	d10b      	bne.n	8002a40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a28:	4b7e      	ldr	r3, [pc, #504]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d05b      	beq.n	8002aec <HAL_RCC_OscConfig+0x108>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d157      	bne.n	8002aec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e242      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a48:	d106      	bne.n	8002a58 <HAL_RCC_OscConfig+0x74>
 8002a4a:	4b76      	ldr	r3, [pc, #472]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a75      	ldr	r2, [pc, #468]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e01d      	b.n	8002a94 <HAL_RCC_OscConfig+0xb0>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a60:	d10c      	bne.n	8002a7c <HAL_RCC_OscConfig+0x98>
 8002a62:	4b70      	ldr	r3, [pc, #448]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a6f      	ldr	r2, [pc, #444]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	4b6d      	ldr	r3, [pc, #436]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a6c      	ldr	r2, [pc, #432]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	e00b      	b.n	8002a94 <HAL_RCC_OscConfig+0xb0>
 8002a7c:	4b69      	ldr	r3, [pc, #420]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a68      	ldr	r2, [pc, #416]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	4b66      	ldr	r3, [pc, #408]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a65      	ldr	r2, [pc, #404]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d013      	beq.n	8002ac4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7ff fc24 	bl	80022e8 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7ff fc20 	bl	80022e8 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	@ 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e207      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	4b5b      	ldr	r3, [pc, #364]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0xc0>
 8002ac2:	e014      	b.n	8002aee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7ff fc10 	bl	80022e8 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7ff fc0c 	bl	80022e8 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e1f3      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ade:	4b51      	ldr	r3, [pc, #324]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0xe8>
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d063      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002afa:	4b4a      	ldr	r3, [pc, #296]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00b      	beq.n	8002b1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b06:	4b47      	ldr	r3, [pc, #284]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d11c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b12:	4b44      	ldr	r3, [pc, #272]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d116      	bne.n	8002b4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	4b41      	ldr	r3, [pc, #260]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <HAL_RCC_OscConfig+0x152>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d001      	beq.n	8002b36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e1c7      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b36:	4b3b      	ldr	r3, [pc, #236]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4937      	ldr	r1, [pc, #220]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	e03a      	b.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b54:	4b34      	ldr	r3, [pc, #208]	@ (8002c28 <HAL_RCC_OscConfig+0x244>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5a:	f7ff fbc5 	bl	80022e8 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b62:	f7ff fbc1 	bl	80022e8 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e1a8      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b74:	4b2b      	ldr	r3, [pc, #172]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b80:	4b28      	ldr	r3, [pc, #160]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4925      	ldr	r1, [pc, #148]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
 8002b94:	e015      	b.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b96:	4b24      	ldr	r3, [pc, #144]	@ (8002c28 <HAL_RCC_OscConfig+0x244>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7ff fba4 	bl	80022e8 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba4:	f7ff fba0 	bl	80022e8 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e187      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d036      	beq.n	8002c3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd6:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <HAL_RCC_OscConfig+0x248>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bdc:	f7ff fb84 	bl	80022e8 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be4:	f7ff fb80 	bl	80022e8 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e167      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x200>
 8002c02:	e01b      	b.n	8002c3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c04:	4b09      	ldr	r3, [pc, #36]	@ (8002c2c <HAL_RCC_OscConfig+0x248>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0a:	f7ff fb6d 	bl	80022e8 <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c10:	e00e      	b.n	8002c30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c12:	f7ff fb69 	bl	80022e8 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d907      	bls.n	8002c30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e150      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
 8002c24:	40023800 	.word	0x40023800
 8002c28:	42470000 	.word	0x42470000
 8002c2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c30:	4b88      	ldr	r3, [pc, #544]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1ea      	bne.n	8002c12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8097 	beq.w	8002d78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4e:	4b81      	ldr	r3, [pc, #516]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10f      	bne.n	8002c7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	4a7c      	ldr	r2, [pc, #496]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c76:	2301      	movs	r3, #1
 8002c78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c7a:	4b77      	ldr	r3, [pc, #476]	@ (8002e58 <HAL_RCC_OscConfig+0x474>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d118      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c86:	4b74      	ldr	r3, [pc, #464]	@ (8002e58 <HAL_RCC_OscConfig+0x474>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a73      	ldr	r2, [pc, #460]	@ (8002e58 <HAL_RCC_OscConfig+0x474>)
 8002c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c92:	f7ff fb29 	bl	80022e8 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c9a:	f7ff fb25 	bl	80022e8 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e10c      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cac:	4b6a      	ldr	r3, [pc, #424]	@ (8002e58 <HAL_RCC_OscConfig+0x474>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x2ea>
 8002cc0:	4b64      	ldr	r3, [pc, #400]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc4:	4a63      	ldr	r2, [pc, #396]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
 8002cca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ccc:	e01c      	b.n	8002d08 <HAL_RCC_OscConfig+0x324>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x30c>
 8002cd6:	4b5f      	ldr	r3, [pc, #380]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cda:	4a5e      	ldr	r2, [pc, #376]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce2:	4b5c      	ldr	r3, [pc, #368]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce6:	4a5b      	ldr	r2, [pc, #364]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cee:	e00b      	b.n	8002d08 <HAL_RCC_OscConfig+0x324>
 8002cf0:	4b58      	ldr	r3, [pc, #352]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf4:	4a57      	ldr	r2, [pc, #348]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cf6:	f023 0301 	bic.w	r3, r3, #1
 8002cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cfc:	4b55      	ldr	r3, [pc, #340]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d00:	4a54      	ldr	r2, [pc, #336]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d02:	f023 0304 	bic.w	r3, r3, #4
 8002d06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d015      	beq.n	8002d3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7ff faea 	bl	80022e8 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d16:	e00a      	b.n	8002d2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d18:	f7ff fae6 	bl	80022e8 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e0cb      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2e:	4b49      	ldr	r3, [pc, #292]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0ee      	beq.n	8002d18 <HAL_RCC_OscConfig+0x334>
 8002d3a:	e014      	b.n	8002d66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3c:	f7ff fad4 	bl	80022e8 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d42:	e00a      	b.n	8002d5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d44:	f7ff fad0 	bl	80022e8 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e0b5      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1ee      	bne.n	8002d44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d105      	bne.n	8002d78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d6c:	4b39      	ldr	r3, [pc, #228]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	4a38      	ldr	r2, [pc, #224]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80a1 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d82:	4b34      	ldr	r3, [pc, #208]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d05c      	beq.n	8002e48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d141      	bne.n	8002e1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d96:	4b31      	ldr	r3, [pc, #196]	@ (8002e5c <HAL_RCC_OscConfig+0x478>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7ff faa4 	bl	80022e8 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7ff faa0 	bl	80022e8 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e087      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db6:	4b27      	ldr	r3, [pc, #156]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69da      	ldr	r2, [r3, #28]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	041b      	lsls	r3, r3, #16
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de4:	061b      	lsls	r3, r3, #24
 8002de6:	491b      	ldr	r1, [pc, #108]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dec:	4b1b      	ldr	r3, [pc, #108]	@ (8002e5c <HAL_RCC_OscConfig+0x478>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df2:	f7ff fa79 	bl	80022e8 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfa:	f7ff fa75 	bl	80022e8 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e05c      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0c:	4b11      	ldr	r3, [pc, #68]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0f0      	beq.n	8002dfa <HAL_RCC_OscConfig+0x416>
 8002e18:	e054      	b.n	8002ec4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1a:	4b10      	ldr	r3, [pc, #64]	@ (8002e5c <HAL_RCC_OscConfig+0x478>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e20:	f7ff fa62 	bl	80022e8 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7ff fa5e 	bl	80022e8 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e045      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_RCC_OscConfig+0x470>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x444>
 8002e46:	e03d      	b.n	8002ec4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d107      	bne.n	8002e60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e038      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40007000 	.word	0x40007000
 8002e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <HAL_RCC_OscConfig+0x4ec>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d028      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d121      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d11a      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e90:	4013      	ands	r3, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d111      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea6:	085b      	lsrs	r3, r3, #1
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d107      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d001      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0cc      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b68      	ldr	r3, [pc, #416]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d90c      	bls.n	8002f10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b65      	ldr	r3, [pc, #404]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	4b63      	ldr	r3, [pc, #396]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0b8      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d020      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f28:	4b59      	ldr	r3, [pc, #356]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4a58      	ldr	r2, [pc, #352]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0308 	and.w	r3, r3, #8
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f40:	4b53      	ldr	r3, [pc, #332]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	4a52      	ldr	r2, [pc, #328]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f4c:	4b50      	ldr	r3, [pc, #320]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	494d      	ldr	r1, [pc, #308]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d044      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d107      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f72:	4b47      	ldr	r3, [pc, #284]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d119      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e07f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d107      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f92:	4b3f      	ldr	r3, [pc, #252]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d109      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e06f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa2:	4b3b      	ldr	r3, [pc, #236]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e067      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fb2:	4b37      	ldr	r3, [pc, #220]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f023 0203 	bic.w	r2, r3, #3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	4934      	ldr	r1, [pc, #208]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fc4:	f7ff f990 	bl	80022e8 <HAL_GetTick>
 8002fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fca:	e00a      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fcc:	f7ff f98c 	bl	80022e8 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e04f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 020c 	and.w	r2, r3, #12
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d1eb      	bne.n	8002fcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b25      	ldr	r3, [pc, #148]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d20c      	bcs.n	800301c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	4b22      	ldr	r3, [pc, #136]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	4b20      	ldr	r3, [pc, #128]	@ (800308c <HAL_RCC_ClockConfig+0x1b8>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e032      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d008      	beq.n	800303a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003028:	4b19      	ldr	r3, [pc, #100]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	4916      	ldr	r1, [pc, #88]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003046:	4b12      	ldr	r3, [pc, #72]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	490e      	ldr	r1, [pc, #56]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800305a:	f000 f821 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
 800305e:	4602      	mov	r2, r0
 8003060:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	490a      	ldr	r1, [pc, #40]	@ (8003094 <HAL_RCC_ClockConfig+0x1c0>)
 800306c:	5ccb      	ldrb	r3, [r1, r3]
 800306e:	fa22 f303 	lsr.w	r3, r2, r3
 8003072:	4a09      	ldr	r2, [pc, #36]	@ (8003098 <HAL_RCC_ClockConfig+0x1c4>)
 8003074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003076:	4b09      	ldr	r3, [pc, #36]	@ (800309c <HAL_RCC_ClockConfig+0x1c8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff f8f0 	bl	8002260 <HAL_InitTick>

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	40023c00 	.word	0x40023c00
 8003090:	40023800 	.word	0x40023800
 8003094:	08004fcc 	.word	0x08004fcc
 8003098:	20000000 	.word	0x20000000
 800309c:	20000004 	.word	0x20000004

080030a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030a4:	b094      	sub	sp, #80	@ 0x50
 80030a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030b8:	4b79      	ldr	r3, [pc, #484]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d00d      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x40>
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	f200 80e1 	bhi.w	800328c <HAL_RCC_GetSysClockFreq+0x1ec>
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <HAL_RCC_GetSysClockFreq+0x34>
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d003      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0x3a>
 80030d2:	e0db      	b.n	800328c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b73      	ldr	r3, [pc, #460]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80030d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030d8:	e0db      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030da:	4b73      	ldr	r3, [pc, #460]	@ (80032a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80030dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030de:	e0d8      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030e0:	4b6f      	ldr	r3, [pc, #444]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030ea:	4b6d      	ldr	r3, [pc, #436]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d063      	beq.n	80031be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f6:	4b6a      	ldr	r3, [pc, #424]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	099b      	lsrs	r3, r3, #6
 80030fc:	2200      	movs	r2, #0
 80030fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003100:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003108:	633b      	str	r3, [r7, #48]	@ 0x30
 800310a:	2300      	movs	r3, #0
 800310c:	637b      	str	r3, [r7, #52]	@ 0x34
 800310e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003112:	4622      	mov	r2, r4
 8003114:	462b      	mov	r3, r5
 8003116:	f04f 0000 	mov.w	r0, #0
 800311a:	f04f 0100 	mov.w	r1, #0
 800311e:	0159      	lsls	r1, r3, #5
 8003120:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003124:	0150      	lsls	r0, r2, #5
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4621      	mov	r1, r4
 800312c:	1a51      	subs	r1, r2, r1
 800312e:	6139      	str	r1, [r7, #16]
 8003130:	4629      	mov	r1, r5
 8003132:	eb63 0301 	sbc.w	r3, r3, r1
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003144:	4659      	mov	r1, fp
 8003146:	018b      	lsls	r3, r1, #6
 8003148:	4651      	mov	r1, sl
 800314a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800314e:	4651      	mov	r1, sl
 8003150:	018a      	lsls	r2, r1, #6
 8003152:	4651      	mov	r1, sl
 8003154:	ebb2 0801 	subs.w	r8, r2, r1
 8003158:	4659      	mov	r1, fp
 800315a:	eb63 0901 	sbc.w	r9, r3, r1
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800316a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800316e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003172:	4690      	mov	r8, r2
 8003174:	4699      	mov	r9, r3
 8003176:	4623      	mov	r3, r4
 8003178:	eb18 0303 	adds.w	r3, r8, r3
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	462b      	mov	r3, r5
 8003180:	eb49 0303 	adc.w	r3, r9, r3
 8003184:	60fb      	str	r3, [r7, #12]
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	f04f 0300 	mov.w	r3, #0
 800318e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003192:	4629      	mov	r1, r5
 8003194:	024b      	lsls	r3, r1, #9
 8003196:	4621      	mov	r1, r4
 8003198:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800319c:	4621      	mov	r1, r4
 800319e:	024a      	lsls	r2, r1, #9
 80031a0:	4610      	mov	r0, r2
 80031a2:	4619      	mov	r1, r3
 80031a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a6:	2200      	movs	r2, #0
 80031a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031b0:	f7fd f812 	bl	80001d8 <__aeabi_uldivmod>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4613      	mov	r3, r2
 80031ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031bc:	e058      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031be:	4b38      	ldr	r3, [pc, #224]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	099b      	lsrs	r3, r3, #6
 80031c4:	2200      	movs	r2, #0
 80031c6:	4618      	mov	r0, r3
 80031c8:	4611      	mov	r1, r2
 80031ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031ce:	623b      	str	r3, [r7, #32]
 80031d0:	2300      	movs	r3, #0
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031d8:	4642      	mov	r2, r8
 80031da:	464b      	mov	r3, r9
 80031dc:	f04f 0000 	mov.w	r0, #0
 80031e0:	f04f 0100 	mov.w	r1, #0
 80031e4:	0159      	lsls	r1, r3, #5
 80031e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031ea:	0150      	lsls	r0, r2, #5
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4641      	mov	r1, r8
 80031f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80031f6:	4649      	mov	r1, r9
 80031f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003208:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800320c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003210:	ebb2 040a 	subs.w	r4, r2, sl
 8003214:	eb63 050b 	sbc.w	r5, r3, fp
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	00eb      	lsls	r3, r5, #3
 8003222:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003226:	00e2      	lsls	r2, r4, #3
 8003228:	4614      	mov	r4, r2
 800322a:	461d      	mov	r5, r3
 800322c:	4643      	mov	r3, r8
 800322e:	18e3      	adds	r3, r4, r3
 8003230:	603b      	str	r3, [r7, #0]
 8003232:	464b      	mov	r3, r9
 8003234:	eb45 0303 	adc.w	r3, r5, r3
 8003238:	607b      	str	r3, [r7, #4]
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003246:	4629      	mov	r1, r5
 8003248:	028b      	lsls	r3, r1, #10
 800324a:	4621      	mov	r1, r4
 800324c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003250:	4621      	mov	r1, r4
 8003252:	028a      	lsls	r2, r1, #10
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800325a:	2200      	movs	r2, #0
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	61fa      	str	r2, [r7, #28]
 8003260:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003264:	f7fc ffb8 	bl	80001d8 <__aeabi_uldivmod>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4613      	mov	r3, r2
 800326e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003270:	4b0b      	ldr	r3, [pc, #44]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	0c1b      	lsrs	r3, r3, #16
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	3301      	adds	r3, #1
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003280:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800328a:	e002      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800328c:	4b05      	ldr	r3, [pc, #20]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800328e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003294:	4618      	mov	r0, r3
 8003296:	3750      	adds	r7, #80	@ 0x50
 8003298:	46bd      	mov	sp, r7
 800329a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
 80032a4:	00f42400 	.word	0x00f42400
 80032a8:	007a1200 	.word	0x007a1200

080032ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032b0:	4b03      	ldr	r3, [pc, #12]	@ (80032c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032b2:	681b      	ldr	r3, [r3, #0]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	20000000 	.word	0x20000000

080032c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032c8:	f7ff fff0 	bl	80032ac <HAL_RCC_GetHCLKFreq>
 80032cc:	4602      	mov	r2, r0
 80032ce:	4b05      	ldr	r3, [pc, #20]	@ (80032e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	0a9b      	lsrs	r3, r3, #10
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	4903      	ldr	r1, [pc, #12]	@ (80032e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032da:	5ccb      	ldrb	r3, [r1, r3]
 80032dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40023800 	.word	0x40023800
 80032e8:	08004fdc 	.word	0x08004fdc

080032ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032f0:	f7ff ffdc 	bl	80032ac <HAL_RCC_GetHCLKFreq>
 80032f4:	4602      	mov	r2, r0
 80032f6:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCC_GetPCLK2Freq+0x20>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	0b5b      	lsrs	r3, r3, #13
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	4903      	ldr	r1, [pc, #12]	@ (8003310 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003302:	5ccb      	ldrb	r3, [r1, r3]
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40023800 	.word	0x40023800
 8003310:	08004fdc 	.word	0x08004fdc

08003314 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e041      	b.n	80033aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d106      	bne.n	8003340 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7fe fdde 	bl	8001efc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3304      	adds	r3, #4
 8003350:	4619      	mov	r1, r3
 8003352:	4610      	mov	r0, r2
 8003354:	f000 fa28 	bl	80037a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_TIM_PWM_Start+0x24>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	bf14      	ite	ne
 80033d0:	2301      	movne	r3, #1
 80033d2:	2300      	moveq	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	e022      	b.n	800341e <HAL_TIM_PWM_Start+0x6a>
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	2b04      	cmp	r3, #4
 80033dc:	d109      	bne.n	80033f2 <HAL_TIM_PWM_Start+0x3e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	bf14      	ite	ne
 80033ea:	2301      	movne	r3, #1
 80033ec:	2300      	moveq	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	e015      	b.n	800341e <HAL_TIM_PWM_Start+0x6a>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d109      	bne.n	800340c <HAL_TIM_PWM_Start+0x58>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b01      	cmp	r3, #1
 8003402:	bf14      	ite	ne
 8003404:	2301      	movne	r3, #1
 8003406:	2300      	moveq	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e008      	b.n	800341e <HAL_TIM_PWM_Start+0x6a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b01      	cmp	r3, #1
 8003416:	bf14      	ite	ne
 8003418:	2301      	movne	r3, #1
 800341a:	2300      	moveq	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e07c      	b.n	8003520 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d104      	bne.n	8003436 <HAL_TIM_PWM_Start+0x82>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003434:	e013      	b.n	800345e <HAL_TIM_PWM_Start+0xaa>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b04      	cmp	r3, #4
 800343a:	d104      	bne.n	8003446 <HAL_TIM_PWM_Start+0x92>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003444:	e00b      	b.n	800345e <HAL_TIM_PWM_Start+0xaa>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b08      	cmp	r3, #8
 800344a:	d104      	bne.n	8003456 <HAL_TIM_PWM_Start+0xa2>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003454:	e003      	b.n	800345e <HAL_TIM_PWM_Start+0xaa>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2202      	movs	r2, #2
 800345a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2201      	movs	r2, #1
 8003464:	6839      	ldr	r1, [r7, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fbf4 	bl	8003c54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a2d      	ldr	r2, [pc, #180]	@ (8003528 <HAL_TIM_PWM_Start+0x174>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d004      	beq.n	8003480 <HAL_TIM_PWM_Start+0xcc>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a2c      	ldr	r2, [pc, #176]	@ (800352c <HAL_TIM_PWM_Start+0x178>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d101      	bne.n	8003484 <HAL_TIM_PWM_Start+0xd0>
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <HAL_TIM_PWM_Start+0xd2>
 8003484:	2300      	movs	r3, #0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d007      	beq.n	800349a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003498:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a22      	ldr	r2, [pc, #136]	@ (8003528 <HAL_TIM_PWM_Start+0x174>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d022      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034ac:	d01d      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003530 <HAL_TIM_PWM_Start+0x17c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d018      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003534 <HAL_TIM_PWM_Start+0x180>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d013      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003538 <HAL_TIM_PWM_Start+0x184>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00e      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a16      	ldr	r2, [pc, #88]	@ (800352c <HAL_TIM_PWM_Start+0x178>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d009      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a18      	ldr	r2, [pc, #96]	@ (800353c <HAL_TIM_PWM_Start+0x188>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d004      	beq.n	80034ea <HAL_TIM_PWM_Start+0x136>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a16      	ldr	r2, [pc, #88]	@ (8003540 <HAL_TIM_PWM_Start+0x18c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d111      	bne.n	800350e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b06      	cmp	r3, #6
 80034fa:	d010      	beq.n	800351e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800350c:	e007      	b.n	800351e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40010000 	.word	0x40010000
 800352c:	40010400 	.word	0x40010400
 8003530:	40000400 	.word	0x40000400
 8003534:	40000800 	.word	0x40000800
 8003538:	40000c00 	.word	0x40000c00
 800353c:	40014000 	.word	0x40014000
 8003540:	40001800 	.word	0x40001800

08003544 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2200      	movs	r2, #0
 8003554:	6839      	ldr	r1, [r7, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f000 fb7c 	bl	8003c54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a2e      	ldr	r2, [pc, #184]	@ (800361c <HAL_TIM_PWM_Stop+0xd8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d004      	beq.n	8003570 <HAL_TIM_PWM_Stop+0x2c>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2d      	ldr	r2, [pc, #180]	@ (8003620 <HAL_TIM_PWM_Stop+0xdc>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d101      	bne.n	8003574 <HAL_TIM_PWM_Stop+0x30>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <HAL_TIM_PWM_Stop+0x32>
 8003574:	2300      	movs	r3, #0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d017      	beq.n	80035aa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6a1a      	ldr	r2, [r3, #32]
 8003580:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10f      	bne.n	80035aa <HAL_TIM_PWM_Stop+0x66>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6a1a      	ldr	r2, [r3, #32]
 8003590:	f240 4344 	movw	r3, #1092	@ 0x444
 8003594:	4013      	ands	r3, r2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d107      	bne.n	80035aa <HAL_TIM_PWM_Stop+0x66>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6a1a      	ldr	r2, [r3, #32]
 80035b0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80035b4:	4013      	ands	r3, r2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10f      	bne.n	80035da <HAL_TIM_PWM_Stop+0x96>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a1a      	ldr	r2, [r3, #32]
 80035c0:	f240 4344 	movw	r3, #1092	@ 0x444
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d107      	bne.n	80035da <HAL_TIM_PWM_Stop+0x96>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0201 	bic.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d104      	bne.n	80035ea <HAL_TIM_PWM_Stop+0xa6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035e8:	e013      	b.n	8003612 <HAL_TIM_PWM_Stop+0xce>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d104      	bne.n	80035fa <HAL_TIM_PWM_Stop+0xb6>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035f8:	e00b      	b.n	8003612 <HAL_TIM_PWM_Stop+0xce>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d104      	bne.n	800360a <HAL_TIM_PWM_Stop+0xc6>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003608:	e003      	b.n	8003612 <HAL_TIM_PWM_Stop+0xce>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40010000 	.word	0x40010000
 8003620:	40010400 	.word	0x40010400

08003624 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800363e:	2302      	movs	r3, #2
 8003640:	e0ae      	b.n	80037a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b0c      	cmp	r3, #12
 800364e:	f200 809f 	bhi.w	8003790 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003652:	a201      	add	r2, pc, #4	@ (adr r2, 8003658 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	0800368d 	.word	0x0800368d
 800365c:	08003791 	.word	0x08003791
 8003660:	08003791 	.word	0x08003791
 8003664:	08003791 	.word	0x08003791
 8003668:	080036cd 	.word	0x080036cd
 800366c:	08003791 	.word	0x08003791
 8003670:	08003791 	.word	0x08003791
 8003674:	08003791 	.word	0x08003791
 8003678:	0800370f 	.word	0x0800370f
 800367c:	08003791 	.word	0x08003791
 8003680:	08003791 	.word	0x08003791
 8003684:	08003791 	.word	0x08003791
 8003688:	0800374f 	.word	0x0800374f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f92e 	bl	80038f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699a      	ldr	r2, [r3, #24]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0208 	orr.w	r2, r2, #8
 80036a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699a      	ldr	r2, [r3, #24]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0204 	bic.w	r2, r2, #4
 80036b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6999      	ldr	r1, [r3, #24]
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	619a      	str	r2, [r3, #24]
      break;
 80036ca:	e064      	b.n	8003796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 f97e 	bl	80039d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699a      	ldr	r2, [r3, #24]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699a      	ldr	r2, [r3, #24]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6999      	ldr	r1, [r3, #24]
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	021a      	lsls	r2, r3, #8
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	619a      	str	r2, [r3, #24]
      break;
 800370c:	e043      	b.n	8003796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68b9      	ldr	r1, [r7, #8]
 8003714:	4618      	mov	r0, r3
 8003716:	f000 f9d3 	bl	8003ac0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	69da      	ldr	r2, [r3, #28]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0208 	orr.w	r2, r2, #8
 8003728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	69da      	ldr	r2, [r3, #28]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0204 	bic.w	r2, r2, #4
 8003738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69d9      	ldr	r1, [r3, #28]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	691a      	ldr	r2, [r3, #16]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	61da      	str	r2, [r3, #28]
      break;
 800374c:	e023      	b.n	8003796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68b9      	ldr	r1, [r7, #8]
 8003754:	4618      	mov	r0, r3
 8003756:	f000 fa27 	bl	8003ba8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69da      	ldr	r2, [r3, #28]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	69da      	ldr	r2, [r3, #28]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69d9      	ldr	r1, [r3, #28]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	021a      	lsls	r2, r3, #8
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	61da      	str	r2, [r3, #28]
      break;
 800378e:	e002      	b.n	8003796 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	75fb      	strb	r3, [r7, #23]
      break;
 8003794:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800379e:	7dfb      	ldrb	r3, [r7, #23]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3718      	adds	r7, #24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a43      	ldr	r2, [pc, #268]	@ (80038c8 <TIM_Base_SetConfig+0x120>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d013      	beq.n	80037e8 <TIM_Base_SetConfig+0x40>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037c6:	d00f      	beq.n	80037e8 <TIM_Base_SetConfig+0x40>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a40      	ldr	r2, [pc, #256]	@ (80038cc <TIM_Base_SetConfig+0x124>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d00b      	beq.n	80037e8 <TIM_Base_SetConfig+0x40>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a3f      	ldr	r2, [pc, #252]	@ (80038d0 <TIM_Base_SetConfig+0x128>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d007      	beq.n	80037e8 <TIM_Base_SetConfig+0x40>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a3e      	ldr	r2, [pc, #248]	@ (80038d4 <TIM_Base_SetConfig+0x12c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d003      	beq.n	80037e8 <TIM_Base_SetConfig+0x40>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a3d      	ldr	r2, [pc, #244]	@ (80038d8 <TIM_Base_SetConfig+0x130>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d108      	bne.n	80037fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a32      	ldr	r2, [pc, #200]	@ (80038c8 <TIM_Base_SetConfig+0x120>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d02b      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003808:	d027      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a2f      	ldr	r2, [pc, #188]	@ (80038cc <TIM_Base_SetConfig+0x124>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d023      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a2e      	ldr	r2, [pc, #184]	@ (80038d0 <TIM_Base_SetConfig+0x128>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d01f      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a2d      	ldr	r2, [pc, #180]	@ (80038d4 <TIM_Base_SetConfig+0x12c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d01b      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a2c      	ldr	r2, [pc, #176]	@ (80038d8 <TIM_Base_SetConfig+0x130>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d017      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a2b      	ldr	r2, [pc, #172]	@ (80038dc <TIM_Base_SetConfig+0x134>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d013      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2a      	ldr	r2, [pc, #168]	@ (80038e0 <TIM_Base_SetConfig+0x138>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00f      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a29      	ldr	r2, [pc, #164]	@ (80038e4 <TIM_Base_SetConfig+0x13c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00b      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a28      	ldr	r2, [pc, #160]	@ (80038e8 <TIM_Base_SetConfig+0x140>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d007      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a27      	ldr	r2, [pc, #156]	@ (80038ec <TIM_Base_SetConfig+0x144>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d003      	beq.n	800385a <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a26      	ldr	r2, [pc, #152]	@ (80038f0 <TIM_Base_SetConfig+0x148>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d108      	bne.n	800386c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	4313      	orrs	r3, r2
 800386a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a0e      	ldr	r2, [pc, #56]	@ (80038c8 <TIM_Base_SetConfig+0x120>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d003      	beq.n	800389a <TIM_Base_SetConfig+0xf2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a10      	ldr	r2, [pc, #64]	@ (80038d8 <TIM_Base_SetConfig+0x130>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d103      	bne.n	80038a2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	691a      	ldr	r2, [r3, #16]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f043 0204 	orr.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	601a      	str	r2, [r3, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40010000 	.word	0x40010000
 80038cc:	40000400 	.word	0x40000400
 80038d0:	40000800 	.word	0x40000800
 80038d4:	40000c00 	.word	0x40000c00
 80038d8:	40010400 	.word	0x40010400
 80038dc:	40014000 	.word	0x40014000
 80038e0:	40014400 	.word	0x40014400
 80038e4:	40014800 	.word	0x40014800
 80038e8:	40001800 	.word	0x40001800
 80038ec:	40001c00 	.word	0x40001c00
 80038f0:	40002000 	.word	0x40002000

080038f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f023 0201 	bic.w	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0303 	bic.w	r3, r3, #3
 800392a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f023 0302 	bic.w	r3, r3, #2
 800393c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	4313      	orrs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a20      	ldr	r2, [pc, #128]	@ (80039cc <TIM_OC1_SetConfig+0xd8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d003      	beq.n	8003958 <TIM_OC1_SetConfig+0x64>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a1f      	ldr	r2, [pc, #124]	@ (80039d0 <TIM_OC1_SetConfig+0xdc>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d10c      	bne.n	8003972 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f023 0308 	bic.w	r3, r3, #8
 800395e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	4313      	orrs	r3, r2
 8003968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f023 0304 	bic.w	r3, r3, #4
 8003970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a15      	ldr	r2, [pc, #84]	@ (80039cc <TIM_OC1_SetConfig+0xd8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d003      	beq.n	8003982 <TIM_OC1_SetConfig+0x8e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a14      	ldr	r2, [pc, #80]	@ (80039d0 <TIM_OC1_SetConfig+0xdc>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d111      	bne.n	80039a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	621a      	str	r2, [r3, #32]
}
 80039c0:	bf00      	nop
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	40010000 	.word	0x40010000
 80039d0:	40010400 	.word	0x40010400

080039d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b087      	sub	sp, #28
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	f023 0210 	bic.w	r2, r3, #16
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	021b      	lsls	r3, r3, #8
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f023 0320 	bic.w	r3, r3, #32
 8003a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a22      	ldr	r2, [pc, #136]	@ (8003ab8 <TIM_OC2_SetConfig+0xe4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d003      	beq.n	8003a3c <TIM_OC2_SetConfig+0x68>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a21      	ldr	r2, [pc, #132]	@ (8003abc <TIM_OC2_SetConfig+0xe8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d10d      	bne.n	8003a58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	011b      	lsls	r3, r3, #4
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	@ (8003ab8 <TIM_OC2_SetConfig+0xe4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d003      	beq.n	8003a68 <TIM_OC2_SetConfig+0x94>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a16      	ldr	r2, [pc, #88]	@ (8003abc <TIM_OC2_SetConfig+0xe8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d113      	bne.n	8003a90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	621a      	str	r2, [r3, #32]
}
 8003aaa:	bf00      	nop
 8003aac:	371c      	adds	r7, #28
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40010000 	.word	0x40010000
 8003abc:	40010400 	.word	0x40010400

08003ac0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b087      	sub	sp, #28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
 8003ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f023 0303 	bic.w	r3, r3, #3
 8003af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a21      	ldr	r2, [pc, #132]	@ (8003ba0 <TIM_OC3_SetConfig+0xe0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d003      	beq.n	8003b26 <TIM_OC3_SetConfig+0x66>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a20      	ldr	r2, [pc, #128]	@ (8003ba4 <TIM_OC3_SetConfig+0xe4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d10d      	bne.n	8003b42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a16      	ldr	r2, [pc, #88]	@ (8003ba0 <TIM_OC3_SetConfig+0xe0>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d003      	beq.n	8003b52 <TIM_OC3_SetConfig+0x92>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a15      	ldr	r2, [pc, #84]	@ (8003ba4 <TIM_OC3_SetConfig+0xe4>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d113      	bne.n	8003b7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	621a      	str	r2, [r3, #32]
}
 8003b94:	bf00      	nop
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40010000 	.word	0x40010000
 8003ba4:	40010400 	.word	0x40010400

08003ba8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b087      	sub	sp, #28
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	031b      	lsls	r3, r3, #12
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a12      	ldr	r2, [pc, #72]	@ (8003c4c <TIM_OC4_SetConfig+0xa4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d003      	beq.n	8003c10 <TIM_OC4_SetConfig+0x68>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a11      	ldr	r2, [pc, #68]	@ (8003c50 <TIM_OC4_SetConfig+0xa8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d109      	bne.n	8003c24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	019b      	lsls	r3, r3, #6
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	621a      	str	r2, [r3, #32]
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40010000 	.word	0x40010000
 8003c50:	40010400 	.word	0x40010400

08003c54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f003 031f 	and.w	r3, r3, #31
 8003c66:	2201      	movs	r2, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6a1a      	ldr	r2, [r3, #32]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	43db      	mvns	r3, r3
 8003c76:	401a      	ands	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6a1a      	ldr	r2, [r3, #32]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	621a      	str	r2, [r3, #32]
}
 8003c92:	bf00      	nop
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
	...

08003ca0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	e05a      	b.n	8003d6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a21      	ldr	r2, [pc, #132]	@ (8003d7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d022      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d04:	d01d      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8003d80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d018      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a1b      	ldr	r2, [pc, #108]	@ (8003d84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d013      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8003d88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d00e      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a18      	ldr	r2, [pc, #96]	@ (8003d8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d009      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a17      	ldr	r2, [pc, #92]	@ (8003d90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d004      	beq.n	8003d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a15      	ldr	r2, [pc, #84]	@ (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d10c      	bne.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40000400 	.word	0x40000400
 8003d84:	40000800 	.word	0x40000800
 8003d88:	40000c00 	.word	0x40000c00
 8003d8c:	40010400 	.word	0x40010400
 8003d90:	40014000 	.word	0x40014000
 8003d94:	40001800 	.word	0x40001800

08003d98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e03d      	b.n	8003e30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e042      	b.n	8003ed4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d106      	bne.n	8003e68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7fd fd94 	bl	8001990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2224      	movs	r2, #36	@ 0x24
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 fdd3 	bl	8004a2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695a      	ldr	r2, [r3, #20]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ea4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003eb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08a      	sub	sp, #40	@ 0x28
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b20      	cmp	r3, #32
 8003efa:	d175      	bne.n	8003fe8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <HAL_UART_Transmit+0x2c>
 8003f02:	88fb      	ldrh	r3, [r7, #6]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e06e      	b.n	8003fea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2221      	movs	r2, #33	@ 0x21
 8003f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f1a:	f7fe f9e5 	bl	80022e8 <HAL_GetTick>
 8003f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	88fa      	ldrh	r2, [r7, #6]
 8003f24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	88fa      	ldrh	r2, [r7, #6]
 8003f2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f34:	d108      	bne.n	8003f48 <HAL_UART_Transmit+0x6c>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d104      	bne.n	8003f48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	e003      	b.n	8003f50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f50:	e02e      	b.n	8003fb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	9300      	str	r3, [sp, #0]
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2180      	movs	r1, #128	@ 0x80
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f000 fb37 	bl	80045d0 <UART_WaitOnFlagUntilTimeout>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d005      	beq.n	8003f74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e03a      	b.n	8003fea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10b      	bne.n	8003f92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	3302      	adds	r3, #2
 8003f8e:	61bb      	str	r3, [r7, #24]
 8003f90:	e007      	b.n	8003fa2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	781a      	ldrb	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1cb      	bne.n	8003f52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	2140      	movs	r1, #64	@ 0x40
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f000 fb03 	bl	80045d0 <UART_WaitOnFlagUntilTimeout>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e006      	b.n	8003fea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	e000      	b.n	8003fea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003fe8:	2302      	movs	r3, #2
  }
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3720      	adds	r7, #32
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	60f8      	str	r0, [r7, #12]
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b20      	cmp	r3, #32
 800400a:	d112      	bne.n	8004032 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_UART_Receive_IT+0x26>
 8004012:	88fb      	ldrh	r3, [r7, #6]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e00b      	b.n	8004034 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	461a      	mov	r2, r3
 8004026:	68b9      	ldr	r1, [r7, #8]
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fb2a 	bl	8004682 <UART_Start_Receive_IT>
 800402e:	4603      	mov	r3, r0
 8004030:	e000      	b.n	8004034 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004032:	2302      	movs	r3, #2
  }
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b0ba      	sub	sp, #232	@ 0xe8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004062:	2300      	movs	r3, #0
 8004064:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004068:	2300      	movs	r3, #0
 800406a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800406e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800407a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10f      	bne.n	80040a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004086:	f003 0320 	and.w	r3, r3, #32
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_UART_IRQHandler+0x66>
 800408e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004092:	f003 0320 	and.w	r3, r3, #32
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fc07 	bl	80048ae <UART_Receive_IT>
      return;
 80040a0:	e273      	b.n	800458a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f000 80de 	beq.w	8004268 <HAL_UART_IRQHandler+0x22c>
 80040ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d106      	bne.n	80040c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f000 80d1 	beq.w	8004268 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <HAL_UART_IRQHandler+0xae>
 80040d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e2:	f043 0201 	orr.w	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00b      	beq.n	800410e <HAL_UART_IRQHandler+0xd2>
 80040f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d005      	beq.n	800410e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	f043 0202 	orr.w	r2, r3, #2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <HAL_UART_IRQHandler+0xf6>
 800411a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	f043 0204 	orr.w	r2, r3, #4
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d011      	beq.n	8004162 <HAL_UART_IRQHandler+0x126>
 800413e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800414a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415a:	f043 0208 	orr.w	r2, r3, #8
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 820a 	beq.w	8004580 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800416c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b00      	cmp	r3, #0
 8004176:	d008      	beq.n	800418a <HAL_UART_IRQHandler+0x14e>
 8004178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800417c:	f003 0320 	and.w	r3, r3, #32
 8004180:	2b00      	cmp	r3, #0
 8004182:	d002      	beq.n	800418a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 fb92 	bl	80048ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004194:	2b40      	cmp	r3, #64	@ 0x40
 8004196:	bf0c      	ite	eq
 8004198:	2301      	moveq	r3, #1
 800419a:	2300      	movne	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d103      	bne.n	80041b6 <HAL_UART_IRQHandler+0x17a>
 80041ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d04f      	beq.n	8004256 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fa9d 	bl	80046f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c6:	2b40      	cmp	r3, #64	@ 0x40
 80041c8:	d141      	bne.n	800424e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3314      	adds	r3, #20
 80041d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041d8:	e853 3f00 	ldrex	r3, [r3]
 80041dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800420e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1d9      	bne.n	80041ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800421a:	2b00      	cmp	r3, #0
 800421c:	d013      	beq.n	8004246 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004222:	4a8a      	ldr	r2, [pc, #552]	@ (800444c <HAL_UART_IRQHandler+0x410>)
 8004224:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800422a:	4618      	mov	r0, r3
 800422c:	f7fe f9e9 	bl	8002602 <HAL_DMA_Abort_IT>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d016      	beq.n	8004264 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004240:	4610      	mov	r0, r2
 8004242:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004244:	e00e      	b.n	8004264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 f9ac 	bl	80045a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800424c:	e00a      	b.n	8004264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f9a8 	bl	80045a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004254:	e006      	b.n	8004264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9a4 	bl	80045a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004262:	e18d      	b.n	8004580 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	bf00      	nop
    return;
 8004266:	e18b      	b.n	8004580 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426c:	2b01      	cmp	r3, #1
 800426e:	f040 8167 	bne.w	8004540 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8160 	beq.w	8004540 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8159 	beq.w	8004540 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ae:	2b40      	cmp	r3, #64	@ 0x40
 80042b0:	f040 80ce 	bne.w	8004450 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80a9 	beq.w	800441c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042d2:	429a      	cmp	r2, r3
 80042d4:	f080 80a2 	bcs.w	800441c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ea:	f000 8088 	beq.w	80043fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042fc:	e853 3f00 	ldrex	r3, [r3]
 8004300:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004304:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800430c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	330c      	adds	r3, #12
 8004316:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800431a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800431e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004326:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800432a:	e841 2300 	strex	r3, r2, [r1]
 800432e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1d9      	bne.n	80042ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3314      	adds	r3, #20
 8004340:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800434a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3314      	adds	r3, #20
 800435a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800435e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004362:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004364:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004366:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e1      	bne.n	800433a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3314      	adds	r3, #20
 800437c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004380:	e853 3f00 	ldrex	r3, [r3]
 8004384:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800438c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3314      	adds	r3, #20
 8004396:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800439a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800439c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043a2:	e841 2300 	strex	r3, r2, [r1]
 80043a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e3      	bne.n	8004376 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	330c      	adds	r3, #12
 80043c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c6:	e853 3f00 	ldrex	r3, [r3]
 80043ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043ce:	f023 0310 	bic.w	r3, r3, #16
 80043d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	330c      	adds	r3, #12
 80043dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80043e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043e8:	e841 2300 	strex	r3, r2, [r1]
 80043ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1e3      	bne.n	80043bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fe f892 	bl	8002522 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2202      	movs	r2, #2
 8004402:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800440c:	b29b      	uxth	r3, r3
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	b29b      	uxth	r3, r3
 8004412:	4619      	mov	r1, r3
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 f8cf 	bl	80045b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800441a:	e0b3      	b.n	8004584 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004420:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004424:	429a      	cmp	r2, r3
 8004426:	f040 80ad 	bne.w	8004584 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004434:	f040 80a6 	bne.w	8004584 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004442:	4619      	mov	r1, r3
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f8b7 	bl	80045b8 <HAL_UARTEx_RxEventCallback>
      return;
 800444a:	e09b      	b.n	8004584 <HAL_UART_IRQHandler+0x548>
 800444c:	080047bd 	.word	0x080047bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004458:	b29b      	uxth	r3, r3
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 808e 	beq.w	8004588 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800446c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 8089 	beq.w	8004588 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	330c      	adds	r3, #12
 800447c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004480:	e853 3f00 	ldrex	r3, [r3]
 8004484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800448c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800449a:	647a      	str	r2, [r7, #68]	@ 0x44
 800449c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044a2:	e841 2300 	strex	r3, r2, [r1]
 80044a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1e3      	bne.n	8004476 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	3314      	adds	r3, #20
 80044b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b8:	e853 3f00 	ldrex	r3, [r3]
 80044bc:	623b      	str	r3, [r7, #32]
   return(result);
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	f023 0301 	bic.w	r3, r3, #1
 80044c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3314      	adds	r3, #20
 80044ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80044d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044da:	e841 2300 	strex	r3, r2, [r1]
 80044de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1e3      	bne.n	80044ae <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2220      	movs	r2, #32
 80044ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	330c      	adds	r3, #12
 80044fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	e853 3f00 	ldrex	r3, [r3]
 8004502:	60fb      	str	r3, [r7, #12]
   return(result);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f023 0310 	bic.w	r3, r3, #16
 800450a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	330c      	adds	r3, #12
 8004514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004518:	61fa      	str	r2, [r7, #28]
 800451a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451c:	69b9      	ldr	r1, [r7, #24]
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	e841 2300 	strex	r3, r2, [r1]
 8004524:	617b      	str	r3, [r7, #20]
   return(result);
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1e3      	bne.n	80044f4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004536:	4619      	mov	r1, r3
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f83d 	bl	80045b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800453e:	e023      	b.n	8004588 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004548:	2b00      	cmp	r3, #0
 800454a:	d009      	beq.n	8004560 <HAL_UART_IRQHandler+0x524>
 800454c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f940 	bl	80047de <UART_Transmit_IT>
    return;
 800455e:	e014      	b.n	800458a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00e      	beq.n	800458a <HAL_UART_IRQHandler+0x54e>
 800456c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004574:	2b00      	cmp	r3, #0
 8004576:	d008      	beq.n	800458a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f980 	bl	800487e <UART_EndTransmit_IT>
    return;
 800457e:	e004      	b.n	800458a <HAL_UART_IRQHandler+0x54e>
    return;
 8004580:	bf00      	nop
 8004582:	e002      	b.n	800458a <HAL_UART_IRQHandler+0x54e>
      return;
 8004584:	bf00      	nop
 8004586:	e000      	b.n	800458a <HAL_UART_IRQHandler+0x54e>
      return;
 8004588:	bf00      	nop
  }
}
 800458a:	37e8      	adds	r7, #232	@ 0xe8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	603b      	str	r3, [r7, #0]
 80045dc:	4613      	mov	r3, r2
 80045de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045e0:	e03b      	b.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d037      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ea:	f7fd fe7d 	bl	80022e8 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d302      	bcc.n	8004600 <UART_WaitOnFlagUntilTimeout+0x30>
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e03a      	b.n	800467a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f003 0304 	and.w	r3, r3, #4
 800460e:	2b00      	cmp	r3, #0
 8004610:	d023      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b80      	cmp	r3, #128	@ 0x80
 8004616:	d020      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b40      	cmp	r3, #64	@ 0x40
 800461c:	d01d      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0308 	and.w	r3, r3, #8
 8004628:	2b08      	cmp	r3, #8
 800462a:	d116      	bne.n	800465a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 f857 	bl	80046f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2208      	movs	r2, #8
 800464c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e00f      	b.n	800467a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4013      	ands	r3, r2
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	429a      	cmp	r2, r3
 8004668:	bf0c      	ite	eq
 800466a:	2301      	moveq	r3, #1
 800466c:	2300      	movne	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	461a      	mov	r2, r3
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	429a      	cmp	r2, r3
 8004676:	d0b4      	beq.n	80045e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3718      	adds	r7, #24
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004682:	b480      	push	{r7}
 8004684:	b085      	sub	sp, #20
 8004686:	af00      	add	r7, sp, #0
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	4613      	mov	r3, r2
 800468e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	88fa      	ldrh	r2, [r7, #6]
 800469a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	88fa      	ldrh	r2, [r7, #6]
 80046a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2222      	movs	r2, #34	@ 0x22
 80046ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046c6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695a      	ldr	r2, [r3, #20]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0220 	orr.w	r2, r2, #32
 80046e6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b095      	sub	sp, #84	@ 0x54
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	330c      	adds	r3, #12
 8004704:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004708:	e853 3f00 	ldrex	r3, [r3]
 800470c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800470e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	330c      	adds	r3, #12
 800471c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800471e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004722:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004724:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004726:	e841 2300 	strex	r3, r2, [r1]
 800472a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800472c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1e5      	bne.n	80046fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	3314      	adds	r3, #20
 8004738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	61fb      	str	r3, [r7, #28]
   return(result);
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	f023 0301 	bic.w	r3, r3, #1
 8004748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	3314      	adds	r3, #20
 8004750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e5      	bne.n	8004732 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	2b01      	cmp	r3, #1
 800476c:	d119      	bne.n	80047a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	330c      	adds	r3, #12
 8004774:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	e853 3f00 	ldrex	r3, [r3]
 800477c:	60bb      	str	r3, [r7, #8]
   return(result);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f023 0310 	bic.w	r3, r3, #16
 8004784:	647b      	str	r3, [r7, #68]	@ 0x44
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	330c      	adds	r3, #12
 800478c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800478e:	61ba      	str	r2, [r7, #24]
 8004790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004792:	6979      	ldr	r1, [r7, #20]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	613b      	str	r3, [r7, #16]
   return(result);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1e5      	bne.n	800476e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2220      	movs	r2, #32
 80047a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047b0:	bf00      	nop
 80047b2:	3754      	adds	r7, #84	@ 0x54
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f7ff fee7 	bl	80045a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047de:	b480      	push	{r7}
 80047e0:	b085      	sub	sp, #20
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b21      	cmp	r3, #33	@ 0x21
 80047f0:	d13e      	bne.n	8004870 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fa:	d114      	bne.n	8004826 <UART_Transmit_IT+0x48>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d110      	bne.n	8004826 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004818:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	1c9a      	adds	r2, r3, #2
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	621a      	str	r2, [r3, #32]
 8004824:	e008      	b.n	8004838 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	1c59      	adds	r1, r3, #1
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6211      	str	r1, [r2, #32]
 8004830:	781a      	ldrb	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29b      	uxth	r3, r3
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4619      	mov	r1, r3
 8004846:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10f      	bne.n	800486c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800485a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800486a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	e000      	b.n	8004872 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004870:	2302      	movs	r3, #2
  }
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b082      	sub	sp, #8
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004894:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2220      	movs	r2, #32
 800489a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff fe76 	bl	8004590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b08c      	sub	sp, #48	@ 0x30
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b22      	cmp	r3, #34	@ 0x22
 80048c8:	f040 80aa 	bne.w	8004a20 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048d4:	d115      	bne.n	8004902 <UART_Receive_IT+0x54>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d111      	bne.n	8004902 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fa:	1c9a      	adds	r2, r3, #2
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004900:	e024      	b.n	800494c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004906:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004910:	d007      	beq.n	8004922 <UART_Receive_IT+0x74>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10a      	bne.n	8004930 <UART_Receive_IT+0x82>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	b2da      	uxtb	r2, r3
 800492a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492c:	701a      	strb	r2, [r3, #0]
 800492e:	e008      	b.n	8004942 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800493c:	b2da      	uxtb	r2, r3
 800493e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004940:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29b      	uxth	r3, r3
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	4619      	mov	r1, r3
 800495a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800495c:	2b00      	cmp	r3, #0
 800495e:	d15d      	bne.n	8004a1c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68da      	ldr	r2, [r3, #12]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0220 	bic.w	r2, r2, #32
 800496e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800497e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695a      	ldr	r2, [r3, #20]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0201 	bic.w	r2, r2, #1
 800498e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d135      	bne.n	8004a12 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	330c      	adds	r3, #12
 80049b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	e853 3f00 	ldrex	r3, [r3]
 80049ba:	613b      	str	r3, [r7, #16]
   return(result);
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f023 0310 	bic.w	r3, r3, #16
 80049c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	330c      	adds	r3, #12
 80049ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049cc:	623a      	str	r2, [r7, #32]
 80049ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d0:	69f9      	ldr	r1, [r7, #28]
 80049d2:	6a3a      	ldr	r2, [r7, #32]
 80049d4:	e841 2300 	strex	r3, r2, [r1]
 80049d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1e5      	bne.n	80049ac <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0310 	and.w	r3, r3, #16
 80049ea:	2b10      	cmp	r3, #16
 80049ec:	d10a      	bne.n	8004a04 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a08:	4619      	mov	r1, r3
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7ff fdd4 	bl	80045b8 <HAL_UARTEx_RxEventCallback>
 8004a10:	e002      	b.n	8004a18 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7fc fde2 	bl	80015dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e002      	b.n	8004a22 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	e000      	b.n	8004a22 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a20:	2302      	movs	r3, #2
  }
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3730      	adds	r7, #48	@ 0x30
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a30:	b0c0      	sub	sp, #256	@ 0x100
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a48:	68d9      	ldr	r1, [r3, #12]
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	ea40 0301 	orr.w	r3, r0, r1
 8004a54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	431a      	orrs	r2, r3
 8004a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004a84:	f021 010c 	bic.w	r1, r1, #12
 8004a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a92:	430b      	orrs	r3, r1
 8004a94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa6:	6999      	ldr	r1, [r3, #24]
 8004aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	ea40 0301 	orr.w	r3, r0, r1
 8004ab2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	4b8f      	ldr	r3, [pc, #572]	@ (8004cf8 <UART_SetConfig+0x2cc>)
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d005      	beq.n	8004acc <UART_SetConfig+0xa0>
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4b8d      	ldr	r3, [pc, #564]	@ (8004cfc <UART_SetConfig+0x2d0>)
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d104      	bne.n	8004ad6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004acc:	f7fe fc0e 	bl	80032ec <HAL_RCC_GetPCLK2Freq>
 8004ad0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ad4:	e003      	b.n	8004ade <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ad6:	f7fe fbf5 	bl	80032c4 <HAL_RCC_GetPCLK1Freq>
 8004ada:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae2:	69db      	ldr	r3, [r3, #28]
 8004ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ae8:	f040 810c 	bne.w	8004d04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004aec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004af0:	2200      	movs	r2, #0
 8004af2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004af6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004afa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004afe:	4622      	mov	r2, r4
 8004b00:	462b      	mov	r3, r5
 8004b02:	1891      	adds	r1, r2, r2
 8004b04:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b06:	415b      	adcs	r3, r3
 8004b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b0e:	4621      	mov	r1, r4
 8004b10:	eb12 0801 	adds.w	r8, r2, r1
 8004b14:	4629      	mov	r1, r5
 8004b16:	eb43 0901 	adc.w	r9, r3, r1
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b2e:	4690      	mov	r8, r2
 8004b30:	4699      	mov	r9, r3
 8004b32:	4623      	mov	r3, r4
 8004b34:	eb18 0303 	adds.w	r3, r8, r3
 8004b38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b3c:	462b      	mov	r3, r5
 8004b3e:	eb49 0303 	adc.w	r3, r9, r3
 8004b42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b52:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	18db      	adds	r3, r3, r3
 8004b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b60:	4613      	mov	r3, r2
 8004b62:	eb42 0303 	adc.w	r3, r2, r3
 8004b66:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004b70:	f7fb fb32 	bl	80001d8 <__aeabi_uldivmod>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4b61      	ldr	r3, [pc, #388]	@ (8004d00 <UART_SetConfig+0x2d4>)
 8004b7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b7e:	095b      	lsrs	r3, r3, #5
 8004b80:	011c      	lsls	r4, r3, #4
 8004b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b86:	2200      	movs	r2, #0
 8004b88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b8c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004b94:	4642      	mov	r2, r8
 8004b96:	464b      	mov	r3, r9
 8004b98:	1891      	adds	r1, r2, r2
 8004b9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004b9c:	415b      	adcs	r3, r3
 8004b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ba0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ba4:	4641      	mov	r1, r8
 8004ba6:	eb12 0a01 	adds.w	sl, r2, r1
 8004baa:	4649      	mov	r1, r9
 8004bac:	eb43 0b01 	adc.w	fp, r3, r1
 8004bb0:	f04f 0200 	mov.w	r2, #0
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004bbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004bc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bc4:	4692      	mov	sl, r2
 8004bc6:	469b      	mov	fp, r3
 8004bc8:	4643      	mov	r3, r8
 8004bca:	eb1a 0303 	adds.w	r3, sl, r3
 8004bce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004bd2:	464b      	mov	r3, r9
 8004bd4:	eb4b 0303 	adc.w	r3, fp, r3
 8004bd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004be8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004bec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	18db      	adds	r3, r3, r3
 8004bf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	eb42 0303 	adc.w	r3, r2, r3
 8004bfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c06:	f7fb fae7 	bl	80001d8 <__aeabi_uldivmod>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	4b3b      	ldr	r3, [pc, #236]	@ (8004d00 <UART_SetConfig+0x2d4>)
 8004c12:	fba3 2301 	umull	r2, r3, r3, r1
 8004c16:	095b      	lsrs	r3, r3, #5
 8004c18:	2264      	movs	r2, #100	@ 0x64
 8004c1a:	fb02 f303 	mul.w	r3, r2, r3
 8004c1e:	1acb      	subs	r3, r1, r3
 8004c20:	00db      	lsls	r3, r3, #3
 8004c22:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c26:	4b36      	ldr	r3, [pc, #216]	@ (8004d00 <UART_SetConfig+0x2d4>)
 8004c28:	fba3 2302 	umull	r2, r3, r3, r2
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c34:	441c      	add	r4, r3
 8004c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c40:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c48:	4642      	mov	r2, r8
 8004c4a:	464b      	mov	r3, r9
 8004c4c:	1891      	adds	r1, r2, r2
 8004c4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c50:	415b      	adcs	r3, r3
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c58:	4641      	mov	r1, r8
 8004c5a:	1851      	adds	r1, r2, r1
 8004c5c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c5e:	4649      	mov	r1, r9
 8004c60:	414b      	adcs	r3, r1
 8004c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004c70:	4659      	mov	r1, fp
 8004c72:	00cb      	lsls	r3, r1, #3
 8004c74:	4651      	mov	r1, sl
 8004c76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c7a:	4651      	mov	r1, sl
 8004c7c:	00ca      	lsls	r2, r1, #3
 8004c7e:	4610      	mov	r0, r2
 8004c80:	4619      	mov	r1, r3
 8004c82:	4603      	mov	r3, r0
 8004c84:	4642      	mov	r2, r8
 8004c86:	189b      	adds	r3, r3, r2
 8004c88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c8c:	464b      	mov	r3, r9
 8004c8e:	460a      	mov	r2, r1
 8004c90:	eb42 0303 	adc.w	r3, r2, r3
 8004c94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ca4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ca8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004cac:	460b      	mov	r3, r1
 8004cae:	18db      	adds	r3, r3, r3
 8004cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	eb42 0303 	adc.w	r3, r2, r3
 8004cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004cc2:	f7fb fa89 	bl	80001d8 <__aeabi_uldivmod>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4b0d      	ldr	r3, [pc, #52]	@ (8004d00 <UART_SetConfig+0x2d4>)
 8004ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	2164      	movs	r1, #100	@ 0x64
 8004cd4:	fb01 f303 	mul.w	r3, r1, r3
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	3332      	adds	r3, #50	@ 0x32
 8004cde:	4a08      	ldr	r2, [pc, #32]	@ (8004d00 <UART_SetConfig+0x2d4>)
 8004ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce4:	095b      	lsrs	r3, r3, #5
 8004ce6:	f003 0207 	and.w	r2, r3, #7
 8004cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4422      	add	r2, r4
 8004cf2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004cf4:	e106      	b.n	8004f04 <UART_SetConfig+0x4d8>
 8004cf6:	bf00      	nop
 8004cf8:	40011000 	.word	0x40011000
 8004cfc:	40011400 	.word	0x40011400
 8004d00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d16:	4642      	mov	r2, r8
 8004d18:	464b      	mov	r3, r9
 8004d1a:	1891      	adds	r1, r2, r2
 8004d1c:	6239      	str	r1, [r7, #32]
 8004d1e:	415b      	adcs	r3, r3
 8004d20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d26:	4641      	mov	r1, r8
 8004d28:	1854      	adds	r4, r2, r1
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	eb43 0501 	adc.w	r5, r3, r1
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	00eb      	lsls	r3, r5, #3
 8004d3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d3e:	00e2      	lsls	r2, r4, #3
 8004d40:	4614      	mov	r4, r2
 8004d42:	461d      	mov	r5, r3
 8004d44:	4643      	mov	r3, r8
 8004d46:	18e3      	adds	r3, r4, r3
 8004d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d4c:	464b      	mov	r3, r9
 8004d4e:	eb45 0303 	adc.w	r3, r5, r3
 8004d52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d72:	4629      	mov	r1, r5
 8004d74:	008b      	lsls	r3, r1, #2
 8004d76:	4621      	mov	r1, r4
 8004d78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d7c:	4621      	mov	r1, r4
 8004d7e:	008a      	lsls	r2, r1, #2
 8004d80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d84:	f7fb fa28 	bl	80001d8 <__aeabi_uldivmod>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	4b60      	ldr	r3, [pc, #384]	@ (8004f10 <UART_SetConfig+0x4e4>)
 8004d8e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d92:	095b      	lsrs	r3, r3, #5
 8004d94:	011c      	lsls	r4, r3, #4
 8004d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004da0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004da4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004da8:	4642      	mov	r2, r8
 8004daa:	464b      	mov	r3, r9
 8004dac:	1891      	adds	r1, r2, r2
 8004dae:	61b9      	str	r1, [r7, #24]
 8004db0:	415b      	adcs	r3, r3
 8004db2:	61fb      	str	r3, [r7, #28]
 8004db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004db8:	4641      	mov	r1, r8
 8004dba:	1851      	adds	r1, r2, r1
 8004dbc:	6139      	str	r1, [r7, #16]
 8004dbe:	4649      	mov	r1, r9
 8004dc0:	414b      	adcs	r3, r1
 8004dc2:	617b      	str	r3, [r7, #20]
 8004dc4:	f04f 0200 	mov.w	r2, #0
 8004dc8:	f04f 0300 	mov.w	r3, #0
 8004dcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004dd0:	4659      	mov	r1, fp
 8004dd2:	00cb      	lsls	r3, r1, #3
 8004dd4:	4651      	mov	r1, sl
 8004dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dda:	4651      	mov	r1, sl
 8004ddc:	00ca      	lsls	r2, r1, #3
 8004dde:	4610      	mov	r0, r2
 8004de0:	4619      	mov	r1, r3
 8004de2:	4603      	mov	r3, r0
 8004de4:	4642      	mov	r2, r8
 8004de6:	189b      	adds	r3, r3, r2
 8004de8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004dec:	464b      	mov	r3, r9
 8004dee:	460a      	mov	r2, r1
 8004df0:	eb42 0303 	adc.w	r3, r2, r3
 8004df4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e04:	f04f 0200 	mov.w	r2, #0
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e10:	4649      	mov	r1, r9
 8004e12:	008b      	lsls	r3, r1, #2
 8004e14:	4641      	mov	r1, r8
 8004e16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e1a:	4641      	mov	r1, r8
 8004e1c:	008a      	lsls	r2, r1, #2
 8004e1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e22:	f7fb f9d9 	bl	80001d8 <__aeabi_uldivmod>
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4611      	mov	r1, r2
 8004e2c:	4b38      	ldr	r3, [pc, #224]	@ (8004f10 <UART_SetConfig+0x4e4>)
 8004e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e32:	095b      	lsrs	r3, r3, #5
 8004e34:	2264      	movs	r2, #100	@ 0x64
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	1acb      	subs	r3, r1, r3
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	3332      	adds	r3, #50	@ 0x32
 8004e40:	4a33      	ldr	r2, [pc, #204]	@ (8004f10 <UART_SetConfig+0x4e4>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e4c:	441c      	add	r4, r3
 8004e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e52:	2200      	movs	r2, #0
 8004e54:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e56:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e5c:	4642      	mov	r2, r8
 8004e5e:	464b      	mov	r3, r9
 8004e60:	1891      	adds	r1, r2, r2
 8004e62:	60b9      	str	r1, [r7, #8]
 8004e64:	415b      	adcs	r3, r3
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e6c:	4641      	mov	r1, r8
 8004e6e:	1851      	adds	r1, r2, r1
 8004e70:	6039      	str	r1, [r7, #0]
 8004e72:	4649      	mov	r1, r9
 8004e74:	414b      	adcs	r3, r1
 8004e76:	607b      	str	r3, [r7, #4]
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e84:	4659      	mov	r1, fp
 8004e86:	00cb      	lsls	r3, r1, #3
 8004e88:	4651      	mov	r1, sl
 8004e8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e8e:	4651      	mov	r1, sl
 8004e90:	00ca      	lsls	r2, r1, #3
 8004e92:	4610      	mov	r0, r2
 8004e94:	4619      	mov	r1, r3
 8004e96:	4603      	mov	r3, r0
 8004e98:	4642      	mov	r2, r8
 8004e9a:	189b      	adds	r3, r3, r2
 8004e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e9e:	464b      	mov	r3, r9
 8004ea0:	460a      	mov	r2, r1
 8004ea2:	eb42 0303 	adc.w	r3, r2, r3
 8004ea6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004eb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	f04f 0300 	mov.w	r3, #0
 8004ebc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004ec0:	4649      	mov	r1, r9
 8004ec2:	008b      	lsls	r3, r1, #2
 8004ec4:	4641      	mov	r1, r8
 8004ec6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004eca:	4641      	mov	r1, r8
 8004ecc:	008a      	lsls	r2, r1, #2
 8004ece:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004ed2:	f7fb f981 	bl	80001d8 <__aeabi_uldivmod>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <UART_SetConfig+0x4e4>)
 8004edc:	fba3 1302 	umull	r1, r3, r3, r2
 8004ee0:	095b      	lsrs	r3, r3, #5
 8004ee2:	2164      	movs	r1, #100	@ 0x64
 8004ee4:	fb01 f303 	mul.w	r3, r1, r3
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	3332      	adds	r3, #50	@ 0x32
 8004eee:	4a08      	ldr	r2, [pc, #32]	@ (8004f10 <UART_SetConfig+0x4e4>)
 8004ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef4:	095b      	lsrs	r3, r3, #5
 8004ef6:	f003 020f 	and.w	r2, r3, #15
 8004efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4422      	add	r2, r4
 8004f02:	609a      	str	r2, [r3, #8]
}
 8004f04:	bf00      	nop
 8004f06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f10:	51eb851f 	.word	0x51eb851f

08004f14 <memset>:
 8004f14:	4402      	add	r2, r0
 8004f16:	4603      	mov	r3, r0
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d100      	bne.n	8004f1e <memset+0xa>
 8004f1c:	4770      	bx	lr
 8004f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f22:	e7f9      	b.n	8004f18 <memset+0x4>

08004f24 <__libc_init_array>:
 8004f24:	b570      	push	{r4, r5, r6, lr}
 8004f26:	4d0d      	ldr	r5, [pc, #52]	@ (8004f5c <__libc_init_array+0x38>)
 8004f28:	4c0d      	ldr	r4, [pc, #52]	@ (8004f60 <__libc_init_array+0x3c>)
 8004f2a:	1b64      	subs	r4, r4, r5
 8004f2c:	10a4      	asrs	r4, r4, #2
 8004f2e:	2600      	movs	r6, #0
 8004f30:	42a6      	cmp	r6, r4
 8004f32:	d109      	bne.n	8004f48 <__libc_init_array+0x24>
 8004f34:	4d0b      	ldr	r5, [pc, #44]	@ (8004f64 <__libc_init_array+0x40>)
 8004f36:	4c0c      	ldr	r4, [pc, #48]	@ (8004f68 <__libc_init_array+0x44>)
 8004f38:	f000 f826 	bl	8004f88 <_init>
 8004f3c:	1b64      	subs	r4, r4, r5
 8004f3e:	10a4      	asrs	r4, r4, #2
 8004f40:	2600      	movs	r6, #0
 8004f42:	42a6      	cmp	r6, r4
 8004f44:	d105      	bne.n	8004f52 <__libc_init_array+0x2e>
 8004f46:	bd70      	pop	{r4, r5, r6, pc}
 8004f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f4c:	4798      	blx	r3
 8004f4e:	3601      	adds	r6, #1
 8004f50:	e7ee      	b.n	8004f30 <__libc_init_array+0xc>
 8004f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f56:	4798      	blx	r3
 8004f58:	3601      	adds	r6, #1
 8004f5a:	e7f2      	b.n	8004f42 <__libc_init_array+0x1e>
 8004f5c:	08004fec 	.word	0x08004fec
 8004f60:	08004fec 	.word	0x08004fec
 8004f64:	08004fec 	.word	0x08004fec
 8004f68:	08004ff0 	.word	0x08004ff0

08004f6c <memcpy>:
 8004f6c:	440a      	add	r2, r1
 8004f6e:	4291      	cmp	r1, r2
 8004f70:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f74:	d100      	bne.n	8004f78 <memcpy+0xc>
 8004f76:	4770      	bx	lr
 8004f78:	b510      	push	{r4, lr}
 8004f7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f82:	4291      	cmp	r1, r2
 8004f84:	d1f9      	bne.n	8004f7a <memcpy+0xe>
 8004f86:	bd10      	pop	{r4, pc}

08004f88 <_init>:
 8004f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f8a:	bf00      	nop
 8004f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f8e:	bc08      	pop	{r3}
 8004f90:	469e      	mov	lr, r3
 8004f92:	4770      	bx	lr

08004f94 <_fini>:
 8004f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f96:	bf00      	nop
 8004f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f9a:	bc08      	pop	{r3}
 8004f9c:	469e      	mov	lr, r3
 8004f9e:	4770      	bx	lr
