Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,126
design__inferred_latch__count,0
design__instance__count,6682
design__instance__area,89588.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0017301177140325308
power__switching__total,0.0004016176681034267
power__leakage__total,0.000002161314114346169
power__total,0.0021338968072086573
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.31202913358525775
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3143562443774141
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10898759980766495
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.526735892034804
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108988
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.929916
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3961678597308664
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4046063321127911
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5979905628819792
timing__setup__ws__corner:nom_slow_1p08V_125C,14.19276647490524
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.597991
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.192766
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.34260958928519286
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.34736900450406394
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28726177805109004
timing__setup__ws__corner:nom_typ_1p20V_25C,15.080502606859246
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287262
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.580536
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.31202913358525775
clock__skew__worst_setup,0.3143562443774141
timing__hold__ws,0.10898759980766495
timing__setup__ws,14.19276647490524
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108988
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.192766
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,52
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,3597
design__instance__area__stdcell,60936.6
design__instance__count__macros,1
design__instance__area__macros,5625
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.713026
design__instance__utilization__stdcell,0.694625
design__rows,76
design__rows:CoreSite,76
design__sites,46276
design__sites:CoreSite,46276
design__instance__count__class:macro,1
design__instance__area__class:macro,5625
design__instance__count__class:buffer,5
design__instance__area__class:buffer,52.6176
design__instance__count__class:inverter,133
design__instance__area__class:inverter,807.408
design__instance__count__class:sequential_cell,424
design__instance__area__class:sequential_cell,20969
design__instance__count__class:multi_input_combinational_cell,1920
design__instance__area__class:multi_input_combinational_cell,19365.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1042
design__instance__area__class:timing_repair_buffer,18102.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,96833.8
design__violations,0
design__instance__count__class:clock_buffer,68
design__instance__area__class:clock_buffer,1603.93
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,36.288
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,735
global_route__vias,25620
global_route__wirelength,159793
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3614
route__net__special,2
route__drc_errors__iter:0,1098
route__wirelength__iter:0,106361
route__drc_errors__iter:1,332
route__wirelength__iter:1,105677
route__drc_errors__iter:2,381
route__wirelength__iter:2,105638
route__drc_errors__iter:3,11
route__wirelength__iter:3,105501
route__drc_errors__iter:4,0
route__wirelength__iter:4,105499
route__drc_errors,0
route__wirelength,105499
route__vias,23049
route__vias__singlecut,23049
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,594.58
design__instance__count__class:fill_cell,3084
design__instance__area__class:fill_cell,23026.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19981
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00060102
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000661812
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000181346
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000661812
design_powergrid__voltage__worst,0.000661812
design_powergrid__voltage__worst__net:VPWR,1.1994
design_powergrid__drop__worst,0.000661812
design_powergrid__drop__worst__net:VPWR,0.00060102
design_powergrid__voltage__worst__net:VGND,0.000661812
design_powergrid__drop__worst__net:VGND,0.000661812
ir__voltage__worst,1.2
ir__drop__avg,0.000192
ir__drop__worst,0.000601
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
