--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2152 paths analyzed, 289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.366ns.
--------------------------------------------------------------------------------
Slack:                  13.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.DQ      Tcko                  0.430   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_5
    SLICE_X21Y14.A3      net (fanout=3)        0.564   beta_game/M_regs_q_5
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X19Y14.C2      net (fanout=3)        1.093   beta_game/M_alu_a[5]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.974ns logic, 4.346ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  13.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X21Y14.A6      net (fanout=7)        0.368   M_beta_game_boardout[5]
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X19Y14.C2      net (fanout=3)        1.093   beta_game/M_alu_a[5]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (2.069ns logic, 4.150ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.DQ      Tcko                  0.430   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_5
    SLICE_X21Y14.A3      net (fanout=3)        0.564   beta_game/M_regs_q_5
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X19Y14.C2      net (fanout=3)        1.093   beta_game/M_alu_a[5]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (2.008ns logic, 4.157ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X21Y14.A6      net (fanout=7)        0.368   M_beta_game_boardout[5]
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X19Y14.C2      net (fanout=3)        1.093   beta_game/M_alu_a[5]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (2.103ns logic, 3.961ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.667 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_10
    SLICE_X17Y15.D5      net (fanout=3)        0.685   beta_game/M_regs_q_10
    SLICE_X17Y15.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X21Y15.B4      net (fanout=4)        0.993   beta_game/M_alu_a[10]
    SLICE_X21Y15.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X14Y15.D4      net (fanout=1)        1.145   beta_game/N75
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.816ns logic, 4.303ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  13.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_7
    SLICE_X17Y14.C1      net (fanout=3)        1.128   beta_game/M_regs_q_7
    SLICE_X17Y14.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X17Y14.A2      net (fanout=3)        0.555   beta_game/M_alu_a[7]
    SLICE_X17Y14.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X14Y15.C4      net (fanout=1)        0.973   beta_game/alu/cmp/N56
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.851ns logic, 4.136ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  14.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.667 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_10
    SLICE_X17Y15.D5      net (fanout=3)        0.685   beta_game/M_regs_q_10
    SLICE_X17Y15.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X21Y15.B4      net (fanout=4)        0.993   beta_game/M_alu_a[10]
    SLICE_X21Y15.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X14Y15.D4      net (fanout=1)        1.145   beta_game/N75
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.850ns logic, 4.114ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  14.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_7
    SLICE_X17Y14.C1      net (fanout=3)        1.128   beta_game/M_regs_q_7
    SLICE_X17Y14.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X17Y14.A2      net (fanout=3)        0.555   beta_game/M_alu_a[7]
    SLICE_X17Y14.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X14Y15.C4      net (fanout=1)        0.973   beta_game/alu/cmp/N56
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.885ns logic, 3.947ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  14.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.CQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_10
    SLICE_X17Y15.D6      net (fanout=7)        0.385   M_beta_game_boardout[10]
    SLICE_X17Y15.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X21Y15.B4      net (fanout=4)        0.993   beta_game/M_alu_a[10]
    SLICE_X21Y15.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X14Y15.D4      net (fanout=1)        1.145   beta_game/N75
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (1.816ns logic, 4.003ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X17Y15.A2      net (fanout=7)        0.966   M_beta_game_boardout[9]
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.C2      net (fanout=2)        0.537   beta_game/N58
    SLICE_X17Y15.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X14Y15.D2      net (fanout=1)        0.956   beta_game/N74
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (1.816ns logic, 3.939ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.CQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_10
    SLICE_X17Y15.D6      net (fanout=7)        0.385   M_beta_game_boardout[10]
    SLICE_X17Y15.D       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X21Y15.B4      net (fanout=4)        0.993   beta_game/M_alu_a[10]
    SLICE_X21Y15.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/M_alu_b<10>1_SW2
    SLICE_X14Y15.D4      net (fanout=1)        1.145   beta_game/N75
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.850ns logic, 3.814ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  14.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X17Y15.A2      net (fanout=7)        0.966   M_beta_game_boardout[9]
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.C2      net (fanout=2)        0.537   beta_game/N58
    SLICE_X17Y15.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X14Y15.D2      net (fanout=1)        0.956   beta_game/N74
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.850ns logic, 3.750ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  14.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.525   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X19Y14.D5      net (fanout=7)        0.689   M_beta_game_boardout[4]
    SLICE_X19Y14.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X19Y14.C6      net (fanout=3)        0.150   beta_game/M_alu_a[4]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (2.069ns logic, 3.528ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  14.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.301 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.BMUX    Tshcko                0.535   beta_game/M_alu_a[15]
                                                       beta_game/board/M_regs_q_2
    SLICE_X19Y12.B3      net (fanout=7)        1.050   M_beta_game_boardout[2]
    SLICE_X19Y12.B       Tilo                  0.259   M_game_state_q_FSM_FFd2_2
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X14Y15.A2      net (fanout=2)        1.173   beta_game/M_alu_a[2]
    SLICE_X14Y15.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (1.844ns logic, 3.703ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.667 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X17Y15.A1      net (fanout=3)        0.791   beta_game/M_regs_q_11
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.C2      net (fanout=2)        0.537   beta_game/N58
    SLICE_X17Y15.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X14Y15.D2      net (fanout=1)        0.956   beta_game/N74
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.816ns logic, 3.764ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  14.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X17Y14.C2      net (fanout=7)        0.556   M_beta_game_boardout[7]
    SLICE_X17Y14.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X17Y14.A2      net (fanout=3)        0.555   beta_game/M_alu_a[7]
    SLICE_X17Y14.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X14Y15.C4      net (fanout=1)        0.973   beta_game/alu/cmp/N56
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (1.946ns logic, 3.564ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X17Y15.A2      net (fanout=7)        0.966   M_beta_game_boardout[9]
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.B6      net (fanout=2)        0.150   beta_game/N58
    SLICE_X17Y15.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW0
    SLICE_X14Y15.D3      net (fanout=1)        1.030   beta_game/N73
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.816ns logic, 3.626ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.525   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X19Y14.D5      net (fanout=7)        0.689   M_beta_game_boardout[4]
    SLICE_X19Y14.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X19Y14.C6      net (fanout=3)        0.150   beta_game/M_alu_a[4]
    SLICE_X19Y14.C       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW1
    SLICE_X14Y15.B2      net (fanout=1)        1.209   beta_game/alu/cmp/N53
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (2.103ns logic, 3.339ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  14.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.CQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_6
    SLICE_X17Y13.A3      net (fanout=6)        1.259   M_beta_game_boardout[6]
    SLICE_X17Y13.A       Tilo                  0.259   M_game_state_q_FSM_FFd1_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X14Y15.C1      net (fanout=3)        0.970   beta_game/M_alu_a[6]
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.687ns logic, 3.709ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.301 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.BMUX    Tshcko                0.535   beta_game/M_alu_a[15]
                                                       beta_game/board/M_regs_q_2
    SLICE_X19Y12.B3      net (fanout=7)        1.050   M_beta_game_boardout[2]
    SLICE_X19Y12.B       Tilo                  0.259   M_game_state_q_FSM_FFd2_2
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X14Y15.A2      net (fanout=2)        1.173   beta_game/M_alu_a[2]
    SLICE_X14Y15.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.878ns logic, 3.514ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  14.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_4
    SLICE_X21Y15.A4      net (fanout=12)       0.932   beta_game/M_levels_mux_out[11]
    SLICE_X21Y15.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X14Y15.B3      net (fanout=1)        1.265   beta_game/alu/cmp/N52
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.715ns logic, 3.677ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.667 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.BQ      Tcko                  0.430   beta_game/M_regs_q_15
                                                       beta_game/level/M_regs_q_11
    SLICE_X17Y15.A1      net (fanout=3)        0.791   beta_game/M_regs_q_11
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.C2      net (fanout=2)        0.537   beta_game/N58
    SLICE_X17Y15.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X14Y15.D2      net (fanout=1)        0.956   beta_game/N74
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (1.850ns logic, 3.575ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  14.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X17Y14.C2      net (fanout=7)        0.556   M_beta_game_boardout[7]
    SLICE_X17Y14.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X17Y14.A2      net (fanout=3)        0.555   beta_game/M_alu_a[7]
    SLICE_X17Y14.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X14Y15.C4      net (fanout=1)        0.973   beta_game/alu/cmp/N56
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (1.980ns logic, 3.375ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  14.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.CQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X17Y14.B2      net (fanout=3)        0.796   beta_game/M_regs_q_8
    SLICE_X17Y14.B       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X17Y14.A5      net (fanout=3)        0.246   beta_game/M_alu_a[8]
    SLICE_X17Y14.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>_SW1
    SLICE_X14Y15.C4      net (fanout=1)        0.973   beta_game/alu/cmp/N56
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.851ns logic, 3.495ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  14.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X21Y15.A1      net (fanout=7)        0.779   M_beta_game_boardout[5]
    SLICE_X21Y15.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X14Y15.B3      net (fanout=1)        1.265   beta_game/alu/cmp/N52
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (1.810ns logic, 3.524ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_9
    SLICE_X17Y15.A4      net (fanout=3)        0.520   beta_game/M_regs_q_9
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.C2      net (fanout=2)        0.537   beta_game/N58
    SLICE_X17Y15.C       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW1
    SLICE_X14Y15.D2      net (fanout=1)        0.956   beta_game/N74
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.816ns logic, 3.493ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  14.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.525   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X21Y15.A2      net (fanout=7)        0.751   M_beta_game_boardout[4]
    SLICE_X21Y15.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X14Y15.B3      net (fanout=1)        1.265   beta_game/alu/cmp/N52
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X20Y13.B3      net (fanout=3)        1.477   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (1.810ns logic, 3.496ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  14.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.301 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.430   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_9
    SLICE_X17Y15.A2      net (fanout=7)        0.966   M_beta_game_boardout[9]
    SLICE_X17Y15.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>_SW0
    SLICE_X17Y15.B6      net (fanout=2)        0.150   beta_game/N58
    SLICE_X17Y15.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/M_alu_b<10>1_SW0
    SLICE_X14Y15.D3      net (fanout=1)        1.030   beta_game/N73
    SLICE_X14Y15.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.850ns logic, 3.437ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  14.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.CQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_6
    SLICE_X17Y13.A3      net (fanout=6)        1.259   M_beta_game_boardout[6]
    SLICE_X17Y13.A       Tilo                  0.259   M_game_state_q_FSM_FFd1_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X14Y15.C1      net (fanout=3)        0.970   beta_game/M_alu_a[6]
    SLICE_X14Y15.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.721ns logic, 3.520ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_4
    SLICE_X21Y15.A4      net (fanout=12)       0.932   beta_game/M_levels_mux_out[11]
    SLICE_X21Y15.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>_SW0
    SLICE_X14Y15.B3      net (fanout=1)        1.265   beta_game/alu/cmp/N52
    SLICE_X14Y15.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X14Y16.BMUX    Tcinb                 0.239   M_game_state_q_FSM_FFd2
                                                       M_game_state_q_FSM_FFd2-In1_cy1
    SLICE_X21Y13.A5      net (fanout=3)        1.288   a[15]_b[15]_equal_1_o
    SLICE_X21Y13.CLK     Tas                   0.373   beta_game/M_regs_q_5
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.749ns logic, 3.488ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[8]/CLK
  Logical resource: beta_game/board/M_regs_q_7/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[8]/CLK
  Logical resource: beta_game/board/M_regs_q_8/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[11]/CLK
  Logical resource: beta_game/board/M_regs_q_11/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[1]/CLK
  Logical resource: beta_game/board/M_regs_q_0/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[1]/CLK
  Logical resource: beta_game/board/M_regs_q_1/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[4]/CLK
  Logical resource: beta_game/board/M_regs_q_3/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[4]/CLK
  Logical resource: beta_game/board/M_regs_q_4/CK
  Location pin: SLICE_X20Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[6]/CLK
  Logical resource: beta_game/board/M_regs_q_5/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[6]/CLK
  Logical resource: beta_game/board/M_regs_q_6/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_board_q[15]/CLK
  Logical resource: display/M_board_q_12/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_board_q[15]/CLK
  Logical resource: display/M_board_q_15/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2152 paths, 0 nets, and 408 connections

Design statistics:
   Minimum period:   6.366ns{1}   (Maximum frequency: 157.085MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  1 17:09:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



