Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/EC551/FIFO/Channel_Test_isim_beh.exe -prj X:/EC551/FIFO/Channel_Test_beh.prj work.Channel_Test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/EC551/FIFO/ipcore_dir/FIFO_synth.v" into library work
Analyzing Verilog file "X:/EC551/FIFO/ipcore_dir/FIFO.v" into library work
WARNING:HDLCompiler:687 - "X:/EC551/FIFO/ipcore_dir/FIFO.v" Line 39: Illegal redeclaration of module <FIFO>.
Analyzing Verilog file "X:/EC551/FIFO/Channel.v" into library work
Analyzing Verilog file "X:/EC551/FIFO/Channel_Test.v" into library work
Analyzing Verilog file "X:/EC551/FIFO/ipcore_dir/FIFO2_synth.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fifo_generator_v9_2_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_2_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_2(C_COMMON_CLO...
Compiling module FIFO
Compiling module Channel
Compiling module Channel_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable X:/EC551/FIFO/Channel_Test_isim_beh.exe
Fuse Memory Usage: 32416 KB
Fuse CPU Usage: 529 ms
