{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528581467819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528581467823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  9 17:57:47 2018 " "Processing started: Sat Jun  9 17:57:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528581467823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528581467823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528581467823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528581468260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528581468260 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux part3.v " "Entity \"mux\" obtained from \"part3.v\" instead of from Quartus Prime megafunction library" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 135 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1528581477743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part3.v 5 5 " "Using design file part3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528581477743 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528581477743 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifterbit " "Found entity 3: shifterbit" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528581477743 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux " "Found entity 4: mux" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528581477743 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipflop " "Found entity 5: flipflop" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528581477743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528581477743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n part3.v(37) " "Verilog HDL Implicit Net warning at part3.v(37): created implicit net for \"reset_n\"" {  } { { "part3.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528581477744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528581477745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:s1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:s1\"" {  } { { "part3.v" "s1" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528581477806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux shifter:s1\|mux:u3 " "Elaborating entity \"mux\" for hierarchy \"shifter:s1\|mux:u3\"" {  } { { "part3.v" "u3" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528581477828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterbit shifter:s1\|shifterbit:sb0 " "Elaborating entity \"shifterbit\" for hierarchy \"shifter:s1\|shifterbit:sb0\"" {  } { { "part3.v" "sb0" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528581477850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop shifter:s1\|shifterbit:sb0\|flipflop:f1 " "Elaborating entity \"flipflop\" for hierarchy \"shifter:s1\|shifterbit:sb0\|flipflop:f1\"" {  } { { "part3.v" "f1" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528581477879 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "shifter:s1\|reset_n " "Net \"shifter:s1\|reset_n\" is missing source, defaulting to GND" {  } { { "part3.v" "reset_n" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528581477961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "shifter:s1\|out1\[6\] " "Net \"shifter:s1\|out1\[6\]\" is missing source, defaulting to GND" {  } { { "part3.v" "out1\[6\]" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528581477961 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1528581477961 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "shifter:s1\|out1\[5\] shifter:s1\|shifterbit:sb4\|in " "Net \"shifter:s1\|out1\[5\]\", which fans out to \"shifter:s1\|shifterbit:sb4\|in\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shifter:s1\|shifterbit:sb5\|out " "Net is fed by \"shifter:s1\|shifterbit:sb5\|out\"" {  } { { "part3.v" "out" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 115 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1528581478058 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shifter:s1\|shifterbit:sb6\|out " "Net is fed by \"shifter:s1\|shifterbit:sb6\|out\"" {  } { { "part3.v" "out" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 115 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1528581478058 ""}  } { { "part3.v" "out1\[5\]" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 22 -1 0 } } { "part3.v" "in" { Text "/h/u15/c5/00/mathur15/Lab4/Part3/part3.v" 107 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1528581478058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528581478201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun  9 17:57:58 2018 " "Processing ended: Sat Jun  9 17:57:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528581478201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528581478201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528581478201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528581478201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528581478366 ""}
