

================================================================
== Vitis HLS Report for 'QRD'
================================================================
* Date:           Wed May 25 23:55:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  18.131 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max |   Type  |
    +---------+---------+-----------+----------+------+------+---------+
    |     3329|     9431|  99.870 us|  0.283 ms|  3329|  9431|       no|
    +---------+---------+-----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1  |      920|     2360|   230 ~ 590|          -|          -|     4|        no|
        |- VITIS_LOOP_145_2  |      802|     2062|  401 ~ 1031|          -|          -|     2|        no|
        |- VITIS_LOOP_180_3  |      519|     1329|   173 ~ 443|          -|          -|     3|        no|
        |- VITIS_LOOP_214_4  |      232|      592|   116 ~ 296|          -|          -|     2|        no|
        |- VITIS_LOOP_267_7  |      248|     1760|    31 ~ 220|          -|          -|     8|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 13 28 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 12 
28 --> 29 
29 --> 30 
30 --> 31 38 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 47 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 41 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 55 
54 --> 53 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 60 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HH_7_1_0 = alloca i32 1"   --->   Operation 61 'alloca' 'HH_7_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HH_3_1_0 = alloca i32 1"   --->   Operation 62 'alloca' 'HH_3_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HH_7_3_0 = alloca i32 1"   --->   Operation 63 'alloca' 'HH_7_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HH_7_2_0 = alloca i32 1"   --->   Operation 64 'alloca' 'HH_7_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HH_6_3_0 = alloca i32 1"   --->   Operation 65 'alloca' 'HH_6_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HH_6_2_0 = alloca i32 1"   --->   Operation 66 'alloca' 'HH_6_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HH_6_1_0 = alloca i32 1"   --->   Operation 67 'alloca' 'HH_6_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HH_5_3_0 = alloca i32 1"   --->   Operation 68 'alloca' 'HH_5_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HH_5_2_0 = alloca i32 1"   --->   Operation 69 'alloca' 'HH_5_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HH_5_1_0 = alloca i32 1"   --->   Operation 70 'alloca' 'HH_5_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HH_4_3_0 = alloca i32 1"   --->   Operation 71 'alloca' 'HH_4_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HH_4_2_0 = alloca i32 1"   --->   Operation 72 'alloca' 'HH_4_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HH_4_1_0 = alloca i32 1"   --->   Operation 73 'alloca' 'HH_4_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HH_3_3_0 = alloca i32 1"   --->   Operation 74 'alloca' 'HH_3_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HH_3_2_0 = alloca i32 1"   --->   Operation 75 'alloca' 'HH_3_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%HH_2_3_0 = alloca i32 1"   --->   Operation 76 'alloca' 'HH_2_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%HH_2_2_0 = alloca i32 1"   --->   Operation 77 'alloca' 'HH_2_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%HH_2_1_0 = alloca i32 1"   --->   Operation 78 'alloca' 'HH_2_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%HH_1_3_0 = alloca i32 1"   --->   Operation 79 'alloca' 'HH_1_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%HH_1_2_0 = alloca i32 1"   --->   Operation 80 'alloca' 'HH_1_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%HH_1_1_0 = alloca i32 1"   --->   Operation 81 'alloca' 'HH_1_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%HH_0_3_0 = alloca i32 1"   --->   Operation 82 'alloca' 'HH_0_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%HH_0_2_0 = alloca i32 1"   --->   Operation 83 'alloca' 'HH_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%HH_0_1_0 = alloca i32 1"   --->   Operation 84 'alloca' 'HH_0_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%HH_7_0_0 = alloca i32 1"   --->   Operation 85 'alloca' 'HH_7_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%HH_5_0_0 = alloca i32 1"   --->   Operation 86 'alloca' 'HH_5_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%HH_3_0_0 = alloca i32 1"   --->   Operation 87 'alloca' 'HH_3_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%HH_1_0_0 = alloca i32 1"   --->   Operation 88 'alloca' 'HH_1_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 89 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 90 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29"   --->   Operation 91 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28"   --->   Operation 92 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 93 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 94 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 95 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 96 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 97 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 98 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 99 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 100 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 101 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 102 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 103 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 104 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 105 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 106 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 107 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 108 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 109 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 110 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 111 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 112 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 113 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 114 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 115 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 116 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 117 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 118 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 119 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 120 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_0_0_03279769_lcssa962_loc = alloca i64 1"   --->   Operation 121 'alloca' 'p_0_0_03279769_lcssa962_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_0_0_03279772_lcssa964_loc = alloca i64 1"   --->   Operation 122 'alloca' 'p_0_0_03279772_lcssa964_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_0_0_03279775_lcssa966_loc = alloca i64 1"   --->   Operation 123 'alloca' 'p_0_0_03279775_lcssa966_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_0_0_03279778_lcssa968_loc = alloca i64 1"   --->   Operation 124 'alloca' 'p_0_0_03279778_lcssa968_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_0_0_03279781_lcssa970_loc = alloca i64 1"   --->   Operation 125 'alloca' 'p_0_0_03279781_lcssa970_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_0_0_03279784_lcssa972_loc = alloca i64 1"   --->   Operation 126 'alloca' 'p_0_0_03279784_lcssa972_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_0_0_03279787_lcssa974_loc = alloca i64 1"   --->   Operation 127 'alloca' 'p_0_0_03279787_lcssa974_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_0_0_03279790_lcssa976_loc = alloca i64 1"   --->   Operation 128 'alloca' 'p_0_0_03279790_lcssa976_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_0_0_03279794_lcssa978_loc = alloca i64 1"   --->   Operation 129 'alloca' 'p_0_0_03279794_lcssa978_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_0_0_03279797_lcssa980_loc = alloca i64 1"   --->   Operation 130 'alloca' 'p_0_0_03279797_lcssa980_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_0_0_03279800_lcssa982_loc = alloca i64 1"   --->   Operation 131 'alloca' 'p_0_0_03279800_lcssa982_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_0_0_03279803_lcssa984_loc = alloca i64 1"   --->   Operation 132 'alloca' 'p_0_0_03279803_lcssa984_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_0_0_03279805_lcssa986_loc = alloca i64 1"   --->   Operation 133 'alloca' 'p_0_0_03279805_lcssa986_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_0_0_03279808_lcssa988_loc = alloca i64 1"   --->   Operation 134 'alloca' 'p_0_0_03279808_lcssa988_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_0_0_03279811_lcssa990_loc = alloca i64 1"   --->   Operation 135 'alloca' 'p_0_0_03279811_lcssa990_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_0_0_03279814_lcssa992_loc = alloca i64 1"   --->   Operation 136 'alloca' 'p_0_0_03279814_lcssa992_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_0_0_03278817_lcssa994_loc = alloca i64 1"   --->   Operation 137 'alloca' 'p_0_0_03278817_lcssa994_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_0_0_03278820_lcssa996_loc = alloca i64 1"   --->   Operation 138 'alloca' 'p_0_0_03278820_lcssa996_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_0_0_03278823_lcssa998_loc = alloca i64 1"   --->   Operation 139 'alloca' 'p_0_0_03278823_lcssa998_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_0_03278826_lcssa1000_loc = alloca i64 1"   --->   Operation 140 'alloca' 'p_0_0_03278826_lcssa1000_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_0_0_03278829_lcssa1002_loc = alloca i64 1"   --->   Operation 141 'alloca' 'p_0_0_03278829_lcssa1002_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_0_0_03278832_lcssa1004_loc = alloca i64 1"   --->   Operation 142 'alloca' 'p_0_0_03278832_lcssa1004_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_03278835_lcssa1006_loc = alloca i64 1"   --->   Operation 143 'alloca' 'p_0_0_03278835_lcssa1006_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_0_0_03278838_lcssa1008_loc = alloca i64 1"   --->   Operation 144 'alloca' 'p_0_0_03278838_lcssa1008_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_0_0_03278842_lcssa1010_loc = alloca i64 1"   --->   Operation 145 'alloca' 'p_0_0_03278842_lcssa1010_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_0_0_03278845_lcssa1012_loc = alloca i64 1"   --->   Operation 146 'alloca' 'p_0_0_03278845_lcssa1012_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_0_03278848_lcssa1014_loc = alloca i64 1"   --->   Operation 147 'alloca' 'p_0_0_03278848_lcssa1014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_0_03278851_lcssa1016_loc = alloca i64 1"   --->   Operation 148 'alloca' 'p_0_0_03278851_lcssa1016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_0_0_03278853_lcssa1018_loc = alloca i64 1"   --->   Operation 149 'alloca' 'p_0_0_03278853_lcssa1018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_0_0_03278856_lcssa1020_loc = alloca i64 1"   --->   Operation 150 'alloca' 'p_0_0_03278856_lcssa1020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_0_0_03278859_lcssa1022_loc = alloca i64 1"   --->   Operation 151 'alloca' 'p_0_0_03278859_lcssa1022_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_0_0_03278862_lcssa1024_loc = alloca i64 1"   --->   Operation 152 'alloca' 'p_0_0_03278862_lcssa1024_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv_i_i_i2390865_lcssa1026_loc = alloca i64 1"   --->   Operation 153 'alloca' 'conv_i_i_i2390865_lcssa1026_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_i_i_i2390868_lcssa1028_loc = alloca i64 1"   --->   Operation 154 'alloca' 'conv_i_i_i2390868_lcssa1028_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_i_i_i2390871_lcssa1030_loc = alloca i64 1"   --->   Operation 155 'alloca' 'conv_i_i_i2390871_lcssa1030_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv_i_i_i2390874_lcssa1032_loc = alloca i64 1"   --->   Operation 156 'alloca' 'conv_i_i_i2390874_lcssa1032_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv_i_i_i2390877_lcssa1034_loc = alloca i64 1"   --->   Operation 157 'alloca' 'conv_i_i_i2390877_lcssa1034_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv_i_i_i2390880_lcssa1036_loc = alloca i64 1"   --->   Operation 158 'alloca' 'conv_i_i_i2390880_lcssa1036_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_i_i_i2390883_lcssa1038_loc = alloca i64 1"   --->   Operation 159 'alloca' 'conv_i_i_i2390883_lcssa1038_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_i2390886_lcssa1040_loc = alloca i64 1"   --->   Operation 160 'alloca' 'conv_i_i_i2390886_lcssa1040_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv_i_i_i2390890_lcssa1042_loc = alloca i64 1"   --->   Operation 161 'alloca' 'conv_i_i_i2390890_lcssa1042_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv_i_i_i2390893_lcssa1044_loc = alloca i64 1"   --->   Operation 162 'alloca' 'conv_i_i_i2390893_lcssa1044_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv_i_i_i2390896_lcssa1046_loc = alloca i64 1"   --->   Operation 163 'alloca' 'conv_i_i_i2390896_lcssa1046_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv_i_i_i2390899_lcssa1048_loc = alloca i64 1"   --->   Operation 164 'alloca' 'conv_i_i_i2390899_lcssa1048_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv_i_i_i2390901_lcssa1050_loc = alloca i64 1"   --->   Operation 165 'alloca' 'conv_i_i_i2390901_lcssa1050_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_i2390904_lcssa1052_loc = alloca i64 1"   --->   Operation 166 'alloca' 'conv_i_i_i2390904_lcssa1052_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv_i_i_i2390907_lcssa1054_loc = alloca i64 1"   --->   Operation 167 'alloca' 'conv_i_i_i2390907_lcssa1054_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv_i_i_i2390910_lcssa1056_loc = alloca i64 1"   --->   Operation 168 'alloca' 'conv_i_i_i2390910_lcssa1056_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_0_0_03279913_lcssa1058_loc = alloca i64 1"   --->   Operation 169 'alloca' 'p_0_0_03279913_lcssa1058_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_0_0_03279916_lcssa1060_loc = alloca i64 1"   --->   Operation 170 'alloca' 'p_0_0_03279916_lcssa1060_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_0_0_03279919_lcssa1062_loc = alloca i64 1"   --->   Operation 171 'alloca' 'p_0_0_03279919_lcssa1062_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_0_0_03279922_lcssa1064_loc = alloca i64 1"   --->   Operation 172 'alloca' 'p_0_0_03279922_lcssa1064_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_0_0_03279925_lcssa1066_loc = alloca i64 1"   --->   Operation 173 'alloca' 'p_0_0_03279925_lcssa1066_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_0_0_03279928_lcssa1068_loc = alloca i64 1"   --->   Operation 174 'alloca' 'p_0_0_03279928_lcssa1068_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_0_0_03279931_lcssa1070_loc = alloca i64 1"   --->   Operation 175 'alloca' 'p_0_0_03279931_lcssa1070_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_0_0_03279934_lcssa1072_loc = alloca i64 1"   --->   Operation 176 'alloca' 'p_0_0_03279934_lcssa1072_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_0_0_03279938_lcssa1074_loc = alloca i64 1"   --->   Operation 177 'alloca' 'p_0_0_03279938_lcssa1074_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_0_0_03279941_lcssa1076_loc = alloca i64 1"   --->   Operation 178 'alloca' 'p_0_0_03279941_lcssa1076_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_0_0_03279944_lcssa1078_loc = alloca i64 1"   --->   Operation 179 'alloca' 'p_0_0_03279944_lcssa1078_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_0_0_03279947_lcssa1080_loc = alloca i64 1"   --->   Operation 180 'alloca' 'p_0_0_03279947_lcssa1080_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_0_0_03279949_lcssa1082_loc = alloca i64 1"   --->   Operation 181 'alloca' 'p_0_0_03279949_lcssa1082_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_0_0_03279952_lcssa1084_loc = alloca i64 1"   --->   Operation 182 'alloca' 'p_0_0_03279952_lcssa1084_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_0_0_03279955_lcssa1086_loc = alloca i64 1"   --->   Operation 183 'alloca' 'p_0_0_03279955_lcssa1086_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_0_0_03279958_lcssa1088_loc = alloca i64 1"   --->   Operation 184 'alloca' 'p_0_0_03279958_lcssa1088_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Y_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %p_read_28, i16 %HH_1_0_0" [src/QRD.cpp:132]   --->   Operation 193 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %p_read_20, i16 %HH_3_0_0" [src/QRD.cpp:132]   --->   Operation 194 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %p_read_12, i16 %HH_5_0_0" [src/QRD.cpp:132]   --->   Operation 195 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %p_read_4, i16 %HH_7_0_0" [src/QRD.cpp:132]   --->   Operation 196 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 197 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_31, i16 %HH_0_1_0" [src/QRD.cpp:132]   --->   Operation 197 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 198 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_30, i16 %HH_0_2_0" [src/QRD.cpp:132]   --->   Operation 198 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 199 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_29, i16 %HH_0_3_0" [src/QRD.cpp:132]   --->   Operation 199 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 200 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_27, i16 %HH_1_1_0" [src/QRD.cpp:132]   --->   Operation 200 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 201 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_26, i16 %HH_1_2_0" [src/QRD.cpp:132]   --->   Operation 201 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 202 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_25, i16 %HH_1_3_0" [src/QRD.cpp:132]   --->   Operation 202 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 203 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_23, i16 %HH_2_1_0" [src/QRD.cpp:132]   --->   Operation 203 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 204 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_22, i16 %HH_2_2_0" [src/QRD.cpp:132]   --->   Operation 204 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 205 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_21, i16 %HH_2_3_0" [src/QRD.cpp:132]   --->   Operation 205 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 206 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_18, i16 %HH_3_2_0" [src/QRD.cpp:132]   --->   Operation 206 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 207 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_17, i16 %HH_3_3_0" [src/QRD.cpp:132]   --->   Operation 207 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 208 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_15, i16 %HH_4_1_0" [src/QRD.cpp:132]   --->   Operation 208 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 209 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_14, i16 %HH_4_2_0" [src/QRD.cpp:132]   --->   Operation 209 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 210 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_13, i16 %HH_4_3_0" [src/QRD.cpp:132]   --->   Operation 210 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 211 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_11, i16 %HH_5_1_0" [src/QRD.cpp:132]   --->   Operation 211 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 212 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_10, i16 %HH_5_2_0" [src/QRD.cpp:132]   --->   Operation 212 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 213 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_9, i16 %HH_5_3_0" [src/QRD.cpp:132]   --->   Operation 213 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 214 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_7, i16 %HH_6_1_0" [src/QRD.cpp:132]   --->   Operation 214 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 215 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_6, i16 %HH_6_2_0" [src/QRD.cpp:132]   --->   Operation 215 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 216 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_5, i16 %HH_6_3_0" [src/QRD.cpp:132]   --->   Operation 216 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 217 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_2, i16 %HH_7_2_0" [src/QRD.cpp:132]   --->   Operation 217 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 218 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_1, i16 %HH_7_3_0" [src/QRD.cpp:132]   --->   Operation 218 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 219 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_19, i16 %HH_3_1_0" [src/QRD.cpp:132]   --->   Operation 219 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 220 [1/1] (0.62ns)   --->   "%store_ln132 = store i16 %p_read_3, i16 %HH_7_1_0" [src/QRD.cpp:132]   --->   Operation 220 'store' 'store_ln132' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 221 [1/1] (0.42ns)   --->   "%store_ln132 = store i4 0, i4 %i" [src/QRD.cpp:132]   --->   Operation 221 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln132 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [src/QRD.cpp:132]   --->   Operation 222 'br' 'br_ln132' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%HH_0_0_0 = phi i16 %p_read32, void, i16 %HH_0_0_1, void %arrayidx46322.0.0.02968.exit"   --->   Operation 223 'phi' 'HH_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%HH_2_0_0 = phi i16 %p_read_24, void, i16 %HH_2_0_1, void %arrayidx46322.0.0.02968.exit"   --->   Operation 224 'phi' 'HH_2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%HH_4_0_0 = phi i16 %p_read_16, void, i16 %HH_4_0_1, void %arrayidx46322.0.0.02968.exit"   --->   Operation 225 'phi' 'HH_4_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%HH_6_0_0 = phi i16 %p_read_8, void, i16 %HH_6_0_1, void %arrayidx46322.0.0.02968.exit"   --->   Operation 226 'phi' 'HH_6_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i" [src/QRD.cpp:138]   --->   Operation 227 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%HH_7_1_0_load = load i16 %HH_7_1_0"   --->   Operation 228 'load' 'HH_7_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%HH_3_1_0_load = load i16 %HH_3_1_0"   --->   Operation 229 'load' 'HH_3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%HH_7_3_0_load = load i16 %HH_7_3_0"   --->   Operation 230 'load' 'HH_7_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%HH_7_2_0_load = load i16 %HH_7_2_0"   --->   Operation 231 'load' 'HH_7_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%HH_6_3_0_load = load i16 %HH_6_3_0"   --->   Operation 232 'load' 'HH_6_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%HH_6_2_0_load = load i16 %HH_6_2_0"   --->   Operation 233 'load' 'HH_6_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%HH_6_1_0_load = load i16 %HH_6_1_0"   --->   Operation 234 'load' 'HH_6_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%HH_5_3_0_load = load i16 %HH_5_3_0"   --->   Operation 235 'load' 'HH_5_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%HH_5_2_0_load = load i16 %HH_5_2_0"   --->   Operation 236 'load' 'HH_5_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%HH_5_1_0_load = load i16 %HH_5_1_0"   --->   Operation 237 'load' 'HH_5_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%HH_4_3_0_load = load i16 %HH_4_3_0"   --->   Operation 238 'load' 'HH_4_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%HH_4_2_0_load = load i16 %HH_4_2_0"   --->   Operation 239 'load' 'HH_4_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%HH_4_1_0_load = load i16 %HH_4_1_0"   --->   Operation 240 'load' 'HH_4_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%HH_3_3_0_load = load i16 %HH_3_3_0"   --->   Operation 241 'load' 'HH_3_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%HH_3_2_0_load = load i16 %HH_3_2_0"   --->   Operation 242 'load' 'HH_3_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%HH_2_3_0_load = load i16 %HH_2_3_0"   --->   Operation 243 'load' 'HH_2_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%HH_2_2_0_load = load i16 %HH_2_2_0"   --->   Operation 244 'load' 'HH_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%HH_2_1_0_load = load i16 %HH_2_1_0"   --->   Operation 245 'load' 'HH_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%HH_1_3_0_load = load i16 %HH_1_3_0"   --->   Operation 246 'load' 'HH_1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%HH_1_2_0_load = load i16 %HH_1_2_0"   --->   Operation 247 'load' 'HH_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%HH_1_1_0_load = load i16 %HH_1_1_0"   --->   Operation 248 'load' 'HH_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%HH_0_3_0_load = load i16 %HH_0_3_0"   --->   Operation 249 'load' 'HH_0_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%HH_0_2_0_load = load i16 %HH_0_2_0"   --->   Operation 250 'load' 'HH_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%HH_0_1_0_load = load i16 %HH_0_1_0"   --->   Operation 251 'load' 'HH_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_6, i32 3" [src/QRD.cpp:132]   --->   Operation 252 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 253 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %tmp, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439.preheader" [src/QRD.cpp:132]   --->   Operation 254 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%HH_7_0_0_load_1 = load i16 %HH_7_0_0" [src/QRD.cpp:134]   --->   Operation 255 'load' 'HH_7_0_0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%HH_5_0_0_load_1 = load i16 %HH_5_0_0" [src/QRD.cpp:134]   --->   Operation 256 'load' 'HH_5_0_0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%HH_3_0_0_load_1 = load i16 %HH_3_0_0" [src/QRD.cpp:134]   --->   Operation 257 'load' 'HH_3_0_0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%HH_1_0_0_load_1 = load i16 %HH_1_0_0" [src/QRD.cpp:134]   --->   Operation 258 'load' 'HH_1_0_0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.67ns)   --->   "%agg_tmp = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_0_0_0, i16 0, i16 %HH_2_0_0, i16 0, i16 %HH_4_0_0, i16 0, i16 %HH_6_0_0, i4 %i_6" [src/QRD.cpp:134]   --->   Operation 259 'mux' 'agg_tmp' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.67ns)   --->   "%agg_tmp8 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_1_0_0_load_1, i16 0, i16 %HH_3_0_0_load_1, i16 0, i16 %HH_5_0_0_load_1, i16 0, i16 %HH_7_0_0_load_1, i4 %i_6" [src/QRD.cpp:134]   --->   Operation 260 'mux' 'agg_tmp8' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [2/2] (3.61ns)   --->   "%call_ret1 = call i128 @CORDIC_V, i16 %agg_tmp, i16 %agg_tmp8, i8 %cordic_phase_V" [src/QRD.cpp:134]   --->   Operation 261 'call' 'call_ret1' <Predicate = (!tmp)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 262 [1/1] (0.67ns)   --->   "%agg_tmp1 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_0_1_0_load, i16 0, i16 %HH_2_1_0_load, i16 0, i16 %HH_4_1_0_load, i16 0, i16 %HH_6_1_0_load, i4 %i_6" [src/QRD.cpp:135]   --->   Operation 262 'mux' 'agg_tmp1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.67ns)   --->   "%agg_tmp2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_1_1_0_load, i16 0, i16 %HH_3_1_0_load, i16 0, i16 %HH_5_1_0_load, i16 0, i16 %HH_7_1_0_load, i4 %i_6" [src/QRD.cpp:135]   --->   Operation 263 'mux' 'agg_tmp2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 264 'alloca' 'i_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%mux_case_239 = alloca i32 1"   --->   Operation 265 'alloca' 'mux_case_239' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%mux_case_640 = alloca i32 1"   --->   Operation 266 'alloca' 'mux_case_640' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%mux_case_243 = alloca i32 1"   --->   Operation 267 'alloca' 'mux_case_243' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%mux_case_644 = alloca i32 1"   --->   Operation 268 'alloca' 'mux_case_644' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%mux_case_247 = alloca i32 1"   --->   Operation 269 'alloca' 'mux_case_247' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%mux_case_648 = alloca i32 1"   --->   Operation 270 'alloca' 'mux_case_648' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%mux_case_351 = alloca i32 1"   --->   Operation 271 'alloca' 'mux_case_351' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%mux_case_752 = alloca i32 1"   --->   Operation 272 'alloca' 'mux_case_752' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%mux_case_355 = alloca i32 1"   --->   Operation 273 'alloca' 'mux_case_355' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%mux_case_756 = alloca i32 1"   --->   Operation 274 'alloca' 'mux_case_756' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%mux_case_359 = alloca i32 1"   --->   Operation 275 'alloca' 'mux_case_359' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%mux_case_760 = alloca i32 1"   --->   Operation 276 'alloca' 'mux_case_760' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%HH_7_1_2 = alloca i32 1"   --->   Operation 277 'alloca' 'HH_7_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%HH_3_1_2 = alloca i32 1"   --->   Operation 278 'alloca' 'HH_3_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%mux_case_235 = alloca i32 1"   --->   Operation 279 'alloca' 'mux_case_235' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%mux_case_636 = alloca i32 1"   --->   Operation 280 'alloca' 'mux_case_636' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%agg_tmp301_0 = alloca i32 1"   --->   Operation 281 'alloca' 'agg_tmp301_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%agg_tmp304_0 = alloca i32 1"   --->   Operation 282 'alloca' 'agg_tmp304_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%agg_tmp311_0 = alloca i32 1"   --->   Operation 283 'alloca' 'agg_tmp311_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%agg_tmp314_0 = alloca i32 1"   --->   Operation 284 'alloca' 'agg_tmp314_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%agg_tmp321_0 = alloca i32 1"   --->   Operation 285 'alloca' 'agg_tmp321_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%agg_tmp324_0 = alloca i32 1"   --->   Operation 286 'alloca' 'agg_tmp324_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%agg_tmp331_0 = alloca i32 1"   --->   Operation 287 'alloca' 'agg_tmp331_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%agg_tmp334_0 = alloca i32 1"   --->   Operation 288 'alloca' 'agg_tmp334_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%agg_tmp341_0 = alloca i32 1"   --->   Operation 289 'alloca' 'agg_tmp341_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%agg_tmp344_0 = alloca i32 1"   --->   Operation 290 'alloca' 'agg_tmp344_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%agg_tmp351_0 = alloca i32 1"   --->   Operation 291 'alloca' 'agg_tmp351_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%agg_tmp354_0 = alloca i32 1"   --->   Operation 292 'alloca' 'agg_tmp354_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%HH_6_0_2 = alloca i32 1"   --->   Operation 293 'alloca' 'HH_6_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%HH_2_0_2 = alloca i32 1"   --->   Operation 294 'alloca' 'HH_2_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln145 = store i16 %HH_2_0_0, i16 %HH_2_0_2" [src/QRD.cpp:145]   --->   Operation 295 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln145 = store i16 %HH_6_0_0, i16 %HH_6_0_2" [src/QRD.cpp:145]   --->   Operation 296 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 297 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_5_3_0_load, i16 %agg_tmp354_0" [src/QRD.cpp:145]   --->   Operation 297 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 298 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_1_3_0_load, i16 %agg_tmp351_0" [src/QRD.cpp:145]   --->   Operation 298 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 299 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_5_2_0_load, i16 %agg_tmp344_0" [src/QRD.cpp:145]   --->   Operation 299 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 300 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_1_2_0_load, i16 %agg_tmp341_0" [src/QRD.cpp:145]   --->   Operation 300 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 301 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_5_1_0_load, i16 %agg_tmp334_0" [src/QRD.cpp:145]   --->   Operation 301 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 302 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_1_1_0_load, i16 %agg_tmp331_0" [src/QRD.cpp:145]   --->   Operation 302 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 303 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_4_3_0_load, i16 %agg_tmp324_0" [src/QRD.cpp:145]   --->   Operation 303 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 304 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_0_3_0_load, i16 %agg_tmp321_0" [src/QRD.cpp:145]   --->   Operation 304 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 305 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_4_2_0_load, i16 %agg_tmp314_0" [src/QRD.cpp:145]   --->   Operation 305 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 306 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_0_2_0_load, i16 %agg_tmp311_0" [src/QRD.cpp:145]   --->   Operation 306 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 307 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_4_1_0_load, i16 %agg_tmp304_0" [src/QRD.cpp:145]   --->   Operation 307 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 308 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_0_1_0_load, i16 %agg_tmp301_0" [src/QRD.cpp:145]   --->   Operation 308 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 309 [1/1] (0.42ns)   --->   "%store_ln145 = store i16 %HH_6_0_0, i16 %mux_case_636" [src/QRD.cpp:145]   --->   Operation 309 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 310 [1/1] (0.42ns)   --->   "%store_ln145 = store i16 %HH_2_0_0, i16 %mux_case_235" [src/QRD.cpp:145]   --->   Operation 310 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 311 [1/1] (0.57ns)   --->   "%store_ln145 = store i16 %HH_3_1_0_load, i16 %HH_3_1_2" [src/QRD.cpp:145]   --->   Operation 311 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.57>
ST_2 : Operation 312 [1/1] (0.57ns)   --->   "%store_ln145 = store i16 %HH_7_1_0_load, i16 %HH_7_1_2" [src/QRD.cpp:145]   --->   Operation 312 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.57>
ST_2 : Operation 313 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_7_3_0_load, i16 %mux_case_760" [src/QRD.cpp:145]   --->   Operation 313 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 314 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_3_3_0_load, i16 %mux_case_359" [src/QRD.cpp:145]   --->   Operation 314 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 315 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_7_2_0_load, i16 %mux_case_756" [src/QRD.cpp:145]   --->   Operation 315 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 316 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_3_2_0_load, i16 %mux_case_355" [src/QRD.cpp:145]   --->   Operation 316 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 317 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_7_1_0_load, i16 %mux_case_752" [src/QRD.cpp:145]   --->   Operation 317 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 318 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_3_1_0_load, i16 %mux_case_351" [src/QRD.cpp:145]   --->   Operation 318 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 319 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_6_3_0_load, i16 %mux_case_648" [src/QRD.cpp:145]   --->   Operation 319 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 320 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_2_3_0_load, i16 %mux_case_247" [src/QRD.cpp:145]   --->   Operation 320 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 321 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_6_2_0_load, i16 %mux_case_644" [src/QRD.cpp:145]   --->   Operation 321 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 322 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_2_2_0_load, i16 %mux_case_243" [src/QRD.cpp:145]   --->   Operation 322 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 323 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_6_1_0_load, i16 %mux_case_640" [src/QRD.cpp:145]   --->   Operation 323 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 324 [1/1] (0.62ns)   --->   "%store_ln145 = store i16 %HH_2_1_0_load, i16 %mux_case_239" [src/QRD.cpp:145]   --->   Operation 324 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.62>
ST_2 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln145 = store i2 0, i2 %i_5" [src/QRD.cpp:145]   --->   Operation 325 'store' 'store_ln145' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 326 [1/1] (0.42ns)   --->   "%br_ln145 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439" [src/QRD.cpp:145]   --->   Operation 326 'br' 'br_ln145' <Predicate = (tmp)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 12.6>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/QRD.cpp:130]   --->   Operation 327 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/2] (8.61ns)   --->   "%call_ret1 = call i128 @CORDIC_V, i16 %agg_tmp, i16 %agg_tmp8, i8 %cordic_phase_V" [src/QRD.cpp:134]   --->   Operation 328 'call' 'call_ret1' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%temp_c1_o1 = extractvalue i128 %call_ret1" [src/QRD.cpp:134]   --->   Operation 329 'extractvalue' 'temp_c1_o1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%temp_c1_o2 = extractvalue i128 %call_ret1" [src/QRD.cpp:134]   --->   Operation 330 'extractvalue' 'temp_c1_o2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i64 %temp_c1_o2" [src/QRD.cpp:135]   --->   Operation 331 'bitcast' 'bitcast_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i64 %bitcast_ln135" [src/QRD.cpp:135]   --->   Operation 332 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.37ns)   --->   "%ireg = xor i64 %bitcast_ln135, i64 9223372036854775808" [src/QRD.cpp:135]   --->   Operation 333 'xor' 'ireg' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln135, i32 63"   --->   Operation 334 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 335 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 336 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 337 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 338 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_s"   --->   Operation 339 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (1.10ns)   --->   "%man_V_12 = sub i54 0, i54 %zext_ln578"   --->   Operation 340 'sub' 'man_V_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.40ns)   --->   "%man_V_13 = select i1 %tmp_44, i54 %zext_ln578, i54 %man_V_12"   --->   Operation 341 'select' 'man_V_13' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln135, i63 0"   --->   Operation 342 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit7490"   --->   Operation 343 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_3 : Operation 344 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 344 'sub' 'F2' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 345 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 346 'add' 'add_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 347 'sub' 'sub_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 348 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 349 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 350 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591, void, void"   --->   Operation 351 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590, void, void"   --->   Operation 352 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln611 = trunc i54 %man_V_13"   --->   Operation 353 'trunc' 'trunc_ln611' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 354 'partselect' 'tmp_89' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.84ns)   --->   "%icmp_ln612_15 = icmp_eq  i8 %tmp_89, i8 0"   --->   Operation 355 'icmp' 'icmp_ln612_15' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_15, void %ap_fixed_base.exit7490, void"   --->   Operation 356 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.57>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln590cast = trunc i31 %sext_ln590"   --->   Operation 357 'trunc' 'sext_ln590cast' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.90ns)   --->   "%shl_ln613 = shl i16 %trunc_ln611, i16 %sext_ln590cast"   --->   Operation 358 'shl' 'shl_ln613' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7490"   --->   Operation 359 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612_15)> <Delay = 0.57>
ST_3 : Operation 360 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 360 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594, void, void"   --->   Operation 361 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 362 'bitselect' 'tmp_151' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.17ns)   --->   "%select_ln597_35 = select i1 %tmp_151, i16 65535, i16 0"   --->   Operation 363 'select' 'select_ln597_35' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7490"   --->   Operation 364 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.57>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln595_36 = trunc i12 %sh_amt"   --->   Operation 365 'trunc' 'trunc_ln595_36' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i6 %trunc_ln595_36"   --->   Operation 366 'zext' 'zext_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (1.50ns)   --->   "%ashr_ln595 = ashr i54 %man_V_13, i54 %zext_ln595"   --->   Operation 367 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln595_37 = trunc i54 %ashr_ln595"   --->   Operation 368 'trunc' 'trunc_ln595_37' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7490"   --->   Operation 369 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.57>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln592_15 = trunc i54 %man_V_13"   --->   Operation 370 'trunc' 'trunc_ln592_15' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7490"   --->   Operation 371 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 0.57>
ST_3 : Operation 372 [1/1] (0.67ns)   --->   "%agg_tmp3 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_0_2_0_load, i16 0, i16 %HH_2_2_0_load, i16 0, i16 %HH_4_2_0_load, i16 0, i16 %HH_6_2_0_load, i4 %i_6" [src/QRD.cpp:136]   --->   Operation 372 'mux' 'agg_tmp3' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.67ns)   --->   "%agg_tmp4 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_1_2_0_load, i16 0, i16 %HH_3_2_0_load, i16 0, i16 %HH_5_2_0_load, i16 0, i16 %HH_7_2_0_load, i4 %i_6" [src/QRD.cpp:136]   --->   Operation 373 'mux' 'agg_tmp4' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%this_V_0 = phi i16 %trunc_ln592_15, void, i16 %select_ln597_35, void, i16 %trunc_ln595_37, void, i16 %shl_ln613, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, i16 0, void"   --->   Operation 374 'phi' 'this_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [2/2] (2.59ns)   --->   "%call_ret4 = call i128 @CORDIC_R, i16 %agg_tmp1, i16 %agg_tmp2, i16 %this_V_0, i8 %cordic_phase_V" [src/QRD.cpp:135]   --->   Operation 375 'call' 'call_ret4' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.61>
ST_5 : Operation 376 [1/2] (8.61ns)   --->   "%call_ret4 = call i128 @CORDIC_R, i16 %agg_tmp1, i16 %agg_tmp2, i16 %this_V_0, i8 %cordic_phase_V" [src/QRD.cpp:135]   --->   Operation 376 'call' 'call_ret4' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%temp_c2_o1 = extractvalue i128 %call_ret4" [src/QRD.cpp:135]   --->   Operation 377 'extractvalue' 'temp_c2_o1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%temp_c2_o2 = extractvalue i128 %call_ret4" [src/QRD.cpp:135]   --->   Operation 378 'extractvalue' 'temp_c2_o2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit7461"   --->   Operation 379 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_5 : Operation 380 [1/1] (0.80ns)   --->   "%F2_38 = sub i12 1075, i12 %zext_ln501"   --->   Operation 380 'sub' 'F2_38' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.97ns)   --->   "%icmp_ln590_7 = icmp_sgt  i12 %F2_38, i12 8"   --->   Operation 381 'icmp' 'icmp_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.80ns)   --->   "%add_ln590_7 = add i12 %F2_38, i12 4088"   --->   Operation 382 'add' 'add_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.80ns)   --->   "%sub_ln590_7 = sub i12 8, i12 %F2_38"   --->   Operation 383 'sub' 'sub_ln590_7' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.37ns)   --->   "%sh_amt_38 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7"   --->   Operation 384 'select' 'sh_amt_38' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln590_38 = sext i12 %sh_amt_38"   --->   Operation 385 'sext' 'sext_ln590_38' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.97ns)   --->   "%icmp_ln591_7 = icmp_eq  i12 %F2_38, i12 8"   --->   Operation 386 'icmp' 'icmp_ln591_7' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_7, void, void"   --->   Operation 387 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_7, void, void"   --->   Operation 388 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln611_3 = trunc i54 %man_V_13"   --->   Operation 389 'trunc' 'trunc_ln611_3' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_38, i32 4, i32 11"   --->   Operation 390 'partselect' 'tmp_178' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.84ns)   --->   "%icmp_ln612_45 = icmp_eq  i8 %tmp_178, i8 0"   --->   Operation 391 'icmp' 'icmp_ln612_45' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_45, void %ap_fixed_base.exit7461, void"   --->   Operation 392 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7)> <Delay = 0.57>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln590_38cast = trunc i31 %sext_ln590_38"   --->   Operation 393 'trunc' 'sext_ln590_38cast' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_45)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.90ns)   --->   "%shl_ln613_7 = shl i16 %trunc_ln611_3, i16 %sext_ln590_38cast"   --->   Operation 394 'shl' 'shl_ln613_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_45)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7461"   --->   Operation 395 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & !icmp_ln590_7 & icmp_ln612_45)> <Delay = 0.57>
ST_5 : Operation 396 [1/1] (0.97ns)   --->   "%icmp_ln594_7 = icmp_ult  i12 %sh_amt_38, i12 54"   --->   Operation 396 'icmp' 'icmp_ln594_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_7, void, void"   --->   Operation 397 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 398 'bitselect' 'tmp_180' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.17ns)   --->   "%select_ln597_45 = select i1 %tmp_180, i16 65535, i16 0"   --->   Operation 399 'select' 'select_ln597_45' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7461"   --->   Operation 400 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & !icmp_ln594_7)> <Delay = 0.57>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln595_49 = trunc i12 %sh_amt_38"   --->   Operation 401 'trunc' 'trunc_ln595_49' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln595_45 = zext i6 %trunc_ln595_49"   --->   Operation 402 'zext' 'zext_ln595_45' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (1.50ns)   --->   "%ashr_ln595_7 = ashr i54 %man_V_13, i54 %zext_ln595_45"   --->   Operation 403 'ashr' 'ashr_ln595_7' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln595_50 = trunc i54 %ashr_ln595_7"   --->   Operation 404 'trunc' 'trunc_ln595_50' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7461"   --->   Operation 405 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_7 & icmp_ln590_7 & icmp_ln594_7)> <Delay = 0.57>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln592_45 = trunc i54 %man_V_13"   --->   Operation 406 'trunc' 'trunc_ln592_45' <Predicate = (!icmp_ln580 & icmp_ln591_7)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7461"   --->   Operation 407 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591_7)> <Delay = 0.57>
ST_5 : Operation 408 [1/1] (0.67ns)   --->   "%agg_tmp5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_0_3_0_load, i16 0, i16 %HH_2_3_0_load, i16 0, i16 %HH_4_3_0_load, i16 0, i16 %HH_6_3_0_load, i4 %i_6" [src/QRD.cpp:137]   --->   Operation 408 'mux' 'agg_tmp5' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.67ns)   --->   "%agg_tmp6 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %HH_1_3_0_load, i16 0, i16 %HH_3_3_0_load, i16 0, i16 %HH_5_3_0_load, i16 0, i16 %HH_7_3_0_load, i4 %i_6" [src/QRD.cpp:137]   --->   Operation 409 'mux' 'agg_tmp6' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%this_V_3_0 = phi i16 %trunc_ln592_45, void, i16 %select_ln597_45, void, i16 %trunc_ln595_50, void, i16 %shl_ln613_7, void, i16 0, void %ap_fixed_base.exit7490, i16 0, void"   --->   Operation 410 'phi' 'this_V_3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [2/2] (2.59ns)   --->   "%call_ret7 = call i128 @CORDIC_R, i16 %agg_tmp3, i16 %agg_tmp4, i16 %this_V_3_0, i8 %cordic_phase_V" [src/QRD.cpp:136]   --->   Operation 411 'call' 'call_ret7' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.61>
ST_7 : Operation 412 [1/2] (8.61ns)   --->   "%call_ret7 = call i128 @CORDIC_R, i16 %agg_tmp3, i16 %agg_tmp4, i16 %this_V_3_0, i8 %cordic_phase_V" [src/QRD.cpp:136]   --->   Operation 412 'call' 'call_ret7' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%temp_c3_o1 = extractvalue i128 %call_ret7" [src/QRD.cpp:136]   --->   Operation 413 'extractvalue' 'temp_c3_o1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%temp_c3_o2 = extractvalue i128 %call_ret7" [src/QRD.cpp:136]   --->   Operation 414 'extractvalue' 'temp_c3_o2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit7432"   --->   Operation 415 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_7 : Operation 416 [1/1] (0.80ns)   --->   "%F2_49 = sub i12 1075, i12 %zext_ln501"   --->   Operation 416 'sub' 'F2_49' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.97ns)   --->   "%icmp_ln590_10 = icmp_sgt  i12 %F2_49, i12 8"   --->   Operation 417 'icmp' 'icmp_ln590_10' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.80ns)   --->   "%add_ln590_10 = add i12 %F2_49, i12 4088"   --->   Operation 418 'add' 'add_ln590_10' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.80ns)   --->   "%sub_ln590_10 = sub i12 8, i12 %F2_49"   --->   Operation 419 'sub' 'sub_ln590_10' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.37ns)   --->   "%sh_amt_49 = select i1 %icmp_ln590_10, i12 %add_ln590_10, i12 %sub_ln590_10"   --->   Operation 420 'select' 'sh_amt_49' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln590_49 = sext i12 %sh_amt_49"   --->   Operation 421 'sext' 'sext_ln590_49' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.97ns)   --->   "%icmp_ln591_10 = icmp_eq  i12 %F2_49, i12 8"   --->   Operation 422 'icmp' 'icmp_ln591_10' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_10, void, void"   --->   Operation 423 'br' 'br_ln191' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_10, void, void"   --->   Operation 424 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_10)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln611_7 = trunc i54 %man_V_13"   --->   Operation 425 'trunc' 'trunc_ln611_7' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_49, i32 4, i32 11"   --->   Operation 426 'partselect' 'tmp_187' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.84ns)   --->   "%icmp_ln612_49 = icmp_eq  i8 %tmp_187, i8 0"   --->   Operation 427 'icmp' 'icmp_ln612_49' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_49, void %ap_fixed_base.exit7432, void"   --->   Operation 428 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10)> <Delay = 0.57>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln590_49cast = trunc i31 %sext_ln590_49"   --->   Operation 429 'trunc' 'sext_ln590_49cast' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_49)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.90ns)   --->   "%shl_ln613_10 = shl i16 %trunc_ln611_7, i16 %sext_ln590_49cast"   --->   Operation 430 'shl' 'shl_ln613_10' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_49)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7432"   --->   Operation 431 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & !icmp_ln590_10 & icmp_ln612_49)> <Delay = 0.57>
ST_7 : Operation 432 [1/1] (0.97ns)   --->   "%icmp_ln594_10 = icmp_ult  i12 %sh_amt_49, i12 54"   --->   Operation 432 'icmp' 'icmp_ln594_10' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_10, void, void"   --->   Operation 433 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 434 'bitselect' 'tmp_190' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.17ns)   --->   "%select_ln597_49 = select i1 %tmp_190, i16 65535, i16 0"   --->   Operation 435 'select' 'select_ln597_49' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7432"   --->   Operation 436 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & !icmp_ln594_10)> <Delay = 0.57>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln595_57 = trunc i12 %sh_amt_49"   --->   Operation 437 'trunc' 'trunc_ln595_57' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln595_49 = zext i6 %trunc_ln595_57"   --->   Operation 438 'zext' 'zext_ln595_49' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (1.50ns)   --->   "%ashr_ln595_10 = ashr i54 %man_V_13, i54 %zext_ln595_49"   --->   Operation 439 'ashr' 'ashr_ln595_10' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln595_58 = trunc i54 %ashr_ln595_10"   --->   Operation 440 'trunc' 'trunc_ln595_58' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7432"   --->   Operation 441 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591_10 & icmp_ln590_10 & icmp_ln594_10)> <Delay = 0.57>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln592_49 = trunc i54 %man_V_13"   --->   Operation 442 'trunc' 'trunc_ln592_49' <Predicate = (!icmp_ln580 & icmp_ln591_10)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7432"   --->   Operation 443 'br' 'br_ln191' <Predicate = (!icmp_ln580 & icmp_ln591_10)> <Delay = 0.57>

State 8 <SV = 7> <Delay = 2.59>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%this_V_6_0 = phi i16 %trunc_ln592_49, void, i16 %select_ln597_49, void, i16 %trunc_ln595_58, void, i16 %shl_ln613_10, void, i16 0, void %ap_fixed_base.exit7461, i16 0, void"   --->   Operation 444 'phi' 'this_V_6_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 445 [2/2] (2.59ns)   --->   "%call_ret10 = call i128 @CORDIC_R, i16 %agg_tmp5, i16 %agg_tmp6, i16 %this_V_6_0, i8 %cordic_phase_V" [src/QRD.cpp:137]   --->   Operation 445 'call' 'call_ret10' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.61>
ST_9 : Operation 446 [1/2] (8.61ns)   --->   "%call_ret10 = call i128 @CORDIC_R, i16 %agg_tmp5, i16 %agg_tmp6, i16 %this_V_6_0, i8 %cordic_phase_V" [src/QRD.cpp:137]   --->   Operation 446 'call' 'call_ret10' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%temp_c4_o1 = extractvalue i128 %call_ret10" [src/QRD.cpp:137]   --->   Operation 447 'extractvalue' 'temp_c4_o1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%temp_c4_o2 = extractvalue i128 %call_ret10" [src/QRD.cpp:137]   --->   Operation 448 'extractvalue' 'temp_c4_o2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %temp_c1_o1"   --->   Operation 449 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln564_40 = trunc i64 %ireg_2"   --->   Operation 450 'trunc' 'trunc_ln564_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 451 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 452 'partselect' 'exp_tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln501_7 = zext i11 %exp_tmp_7"   --->   Operation 453 'zext' 'zext_ln501_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln574_48 = trunc i64 %ireg_2"   --->   Operation 454 'trunc' 'trunc_ln574_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_48"   --->   Operation 455 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln578_48 = zext i53 %p_Result_23"   --->   Operation 456 'zext' 'zext_ln578_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (1.10ns)   --->   "%man_V_172 = sub i54 0, i54 %zext_ln578_48"   --->   Operation 457 'sub' 'man_V_172' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/1] (0.40ns)   --->   "%man_V_175 = select i1 %p_Result_22, i54 %man_V_172, i54 %zext_ln578_48"   --->   Operation 458 'select' 'man_V_175' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 459 [1/1] (1.13ns)   --->   "%icmp_ln580_7 = icmp_eq  i63 %trunc_ln564_40, i63 0"   --->   Operation 459 'icmp' 'icmp_ln580_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_7, void, void %ap_fixed_base.exit7403"   --->   Operation 460 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_9 : Operation 461 [1/1] (0.80ns)   --->   "%F2_53 = sub i12 1075, i12 %zext_ln501_7"   --->   Operation 461 'sub' 'F2_53' <Predicate = (!icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.97ns)   --->   "%icmp_ln590_13 = icmp_sgt  i12 %F2_53, i12 8"   --->   Operation 462 'icmp' 'icmp_ln590_13' <Predicate = (!icmp_ln580_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.80ns)   --->   "%add_ln590_13 = add i12 %F2_53, i12 4088"   --->   Operation 463 'add' 'add_ln590_13' <Predicate = (!icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/1] (0.80ns)   --->   "%sub_ln590_13 = sub i12 8, i12 %F2_53"   --->   Operation 464 'sub' 'sub_ln590_13' <Predicate = (!icmp_ln580_7)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.37ns)   --->   "%sh_amt_53 = select i1 %icmp_ln590_13, i12 %add_ln590_13, i12 %sub_ln590_13"   --->   Operation 465 'select' 'sh_amt_53' <Predicate = (!icmp_ln580_7)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln590_53 = sext i12 %sh_amt_53"   --->   Operation 466 'sext' 'sext_ln590_53' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.97ns)   --->   "%icmp_ln591_13 = icmp_eq  i12 %F2_53, i12 8"   --->   Operation 467 'icmp' 'icmp_ln591_13' <Predicate = (!icmp_ln580_7)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_13, void, void"   --->   Operation 468 'br' 'br_ln191' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_13, void, void"   --->   Operation 469 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln611_11 = trunc i54 %man_V_175"   --->   Operation 470 'trunc' 'trunc_ln611_11' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_53, i32 4, i32 11"   --->   Operation 471 'partselect' 'tmp_198' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (0.84ns)   --->   "%icmp_ln612_53 = icmp_eq  i8 %tmp_198, i8 0"   --->   Operation 472 'icmp' 'icmp_ln612_53' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_53, void %ap_fixed_base.exit7403, void"   --->   Operation 473 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13)> <Delay = 0.57>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln590_53cast = trunc i31 %sext_ln590_53"   --->   Operation 474 'trunc' 'sext_ln590_53cast' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_53)> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.90ns)   --->   "%shl_ln613_13 = shl i16 %trunc_ln611_11, i16 %sext_ln590_53cast"   --->   Operation 475 'shl' 'shl_ln613_13' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_53)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7403"   --->   Operation 476 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & !icmp_ln590_13 & icmp_ln612_53)> <Delay = 0.57>
ST_9 : Operation 477 [1/1] (0.97ns)   --->   "%icmp_ln594_13 = icmp_ult  i12 %sh_amt_53, i12 54"   --->   Operation 477 'icmp' 'icmp_ln594_13' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_13, void, void"   --->   Operation 478 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13)> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 479 'bitselect' 'tmp_200' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.17ns)   --->   "%select_ln597_53 = select i1 %tmp_200, i16 65535, i16 0"   --->   Operation 480 'select' 'select_ln597_53' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7403"   --->   Operation 481 'br' 'br_ln0' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & !icmp_ln594_13)> <Delay = 0.57>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln595_65 = trunc i12 %sh_amt_53"   --->   Operation 482 'trunc' 'trunc_ln595_65' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln595_53 = zext i6 %trunc_ln595_65"   --->   Operation 483 'zext' 'zext_ln595_53' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (1.50ns)   --->   "%ashr_ln595_13 = ashr i54 %man_V_175, i54 %zext_ln595_53"   --->   Operation 484 'ashr' 'ashr_ln595_13' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln595_66 = trunc i54 %ashr_ln595_13"   --->   Operation 485 'trunc' 'trunc_ln595_66' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7403"   --->   Operation 486 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & !icmp_ln591_13 & icmp_ln590_13 & icmp_ln594_13)> <Delay = 0.57>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln592_53 = trunc i54 %man_V_175"   --->   Operation 487 'trunc' 'trunc_ln592_53' <Predicate = (!icmp_ln580_7 & icmp_ln591_13)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7403"   --->   Operation 488 'br' 'br_ln191' <Predicate = (!icmp_ln580_7 & icmp_ln591_13)> <Delay = 0.57>

State 10 <SV = 9> <Delay = 4.28>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%storemerge5_i7402 = phi i16 %trunc_ln592_53, void, i16 %select_ln597_53, void, i16 %trunc_ln595_66, void, i16 %shl_ln613_13, void, i16 0, void %ap_fixed_base.exit7432, i16 0, void"   --->   Operation 489 'phi' 'storemerge5_i7402' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i4 %i_6" [src/QRD.cpp:138]   --->   Operation 490 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (0.72ns)   --->   "%switch_ln138 = switch i3 %trunc_ln138, void %arrayidx46322.0.0.02968.case.7, i3 0, void %arrayidx46322.0.0.02968.case.1, i3 2, void %arrayidx46322.0.0.02968.case.3, i3 4, void %arrayidx46322.0.0.02968.case.5" [src/QRD.cpp:138]   --->   Operation 491 'switch' 'switch_ln138' <Predicate = true> <Delay = 0.72>
ST_10 : Operation 492 [1/1] (0.00ns)   --->   "%ireg_15 = bitcast i64 %temp_c2_o1"   --->   Operation 492 'bitcast' 'ireg_15' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln564_48 = trunc i64 %ireg_15"   --->   Operation 493 'trunc' 'trunc_ln564_48' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63"   --->   Operation 494 'bitselect' 'p_Result_48' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%exp_tmp_115 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_15, i32 52, i32 62"   --->   Operation 495 'partselect' 'exp_tmp_115' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln501_11 = zext i11 %exp_tmp_115"   --->   Operation 496 'zext' 'zext_ln501_11' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln574_56 = trunc i64 %ireg_15"   --->   Operation 497 'trunc' 'trunc_ln574_56' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_49 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_56"   --->   Operation 498 'bitconcatenate' 'p_Result_49' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln578_56 = zext i53 %p_Result_49"   --->   Operation 499 'zext' 'zext_ln578_56' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (1.10ns)   --->   "%man_V_246 = sub i54 0, i54 %zext_ln578_56"   --->   Operation 500 'sub' 'man_V_246' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 501 [1/1] (0.40ns)   --->   "%man_V_249 = select i1 %p_Result_48, i54 %man_V_246, i54 %zext_ln578_56"   --->   Operation 501 'select' 'man_V_249' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 502 [1/1] (1.13ns)   --->   "%icmp_ln580_11 = icmp_eq  i63 %trunc_ln564_48, i63 0"   --->   Operation 502 'icmp' 'icmp_ln580_11' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_11, void, void %arrayidx46322.0.0.02968.case.5.ap_fixed_base.exit7026_crit_edge"   --->   Operation 503 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (0.80ns)   --->   "%F2_63 = sub i12 1075, i12 %zext_ln501_11"   --->   Operation 504 'sub' 'F2_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 505 [1/1] (0.97ns)   --->   "%icmp_ln590_19 = icmp_sgt  i12 %F2_63, i12 8"   --->   Operation 505 'icmp' 'icmp_ln590_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (0.80ns)   --->   "%add_ln590_19 = add i12 %F2_63, i12 4088"   --->   Operation 506 'add' 'add_ln590_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (0.80ns)   --->   "%sub_ln590_19 = sub i12 8, i12 %F2_63"   --->   Operation 507 'sub' 'sub_ln590_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (0.37ns)   --->   "%sh_amt_63 = select i1 %icmp_ln590_19, i12 %add_ln590_19, i12 %sub_ln590_19"   --->   Operation 508 'select' 'sh_amt_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln590_63 = sext i12 %sh_amt_63"   --->   Operation 509 'sext' 'sext_ln590_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.97ns)   --->   "%icmp_ln591_19 = icmp_eq  i12 %F2_63, i12 8"   --->   Operation 510 'icmp' 'icmp_ln591_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_19, void, void"   --->   Operation 511 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11)> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_19, void, void"   --->   Operation 512 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19)> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln611_21 = trunc i54 %man_V_249"   --->   Operation 513 'trunc' 'trunc_ln611_21' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_63, i32 4, i32 11"   --->   Operation 514 'partselect' 'tmp_222' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.84ns)   --->   "%icmp_ln612_63 = icmp_eq  i8 %tmp_222, i8 0"   --->   Operation 515 'icmp' 'icmp_ln612_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_63, void %.ap_fixed_base.exit7026_crit_edge, void"   --->   Operation 516 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_1_0"   --->   Operation 517 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & !icmp_ln612_63)> <Delay = 0.62>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7026"   --->   Operation 518 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & !icmp_ln612_63)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln590_63cast = trunc i31 %sext_ln590_63"   --->   Operation 519 'trunc' 'sext_ln590_63cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_63)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.90ns)   --->   "%shl_ln613_19 = shl i16 %trunc_ln611_21, i16 %sext_ln590_63cast"   --->   Operation 520 'shl' 'shl_ln613_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_63)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_19, i16 %HH_4_1_0"   --->   Operation 521 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_63)> <Delay = 0.62>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7026"   --->   Operation 522 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & !icmp_ln590_19 & icmp_ln612_63)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.97ns)   --->   "%icmp_ln594_19 = icmp_ult  i12 %sh_amt_63, i12 54"   --->   Operation 523 'icmp' 'icmp_ln594_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_19, void, void"   --->   Operation 524 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63"   --->   Operation 525 'bitselect' 'tmp_230' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.17ns)   --->   "%select_ln597_63 = select i1 %tmp_230, i16 65535, i16 0"   --->   Operation 526 'select' 'select_ln597_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 527 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_63, i16 %HH_4_1_0"   --->   Operation 527 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.62>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7026"   --->   Operation 528 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & !icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln595_85 = trunc i12 %sh_amt_63"   --->   Operation 529 'trunc' 'trunc_ln595_85' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln595_63 = zext i6 %trunc_ln595_85"   --->   Operation 530 'zext' 'zext_ln595_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (1.50ns)   --->   "%ashr_ln595_19 = ashr i54 %man_V_249, i54 %zext_ln595_63"   --->   Operation 531 'ashr' 'ashr_ln595_19' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln595_86 = trunc i54 %ashr_ln595_19"   --->   Operation 532 'trunc' 'trunc_ln595_86' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_86, i16 %HH_4_1_0"   --->   Operation 533 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.62>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7026"   --->   Operation 534 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & !icmp_ln591_19 & icmp_ln590_19 & icmp_ln594_19)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln592_63 = trunc i54 %man_V_249"   --->   Operation 535 'trunc' 'trunc_ln592_63' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & icmp_ln591_19)> <Delay = 0.00>
ST_10 : Operation 536 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_63, i16 %HH_4_1_0"   --->   Operation 536 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & icmp_ln591_19)> <Delay = 0.62>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7026"   --->   Operation 537 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_11 & icmp_ln591_19)> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_1_0"   --->   Operation 538 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_11)> <Delay = 0.62>
ST_10 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7026"   --->   Operation 539 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_11)> <Delay = 0.00>
ST_10 : Operation 540 [1/1] (0.00ns)   --->   "%ireg_16 = bitcast i64 %temp_c2_o2"   --->   Operation 540 'bitcast' 'ireg_16' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln564_57 = trunc i64 %ireg_16"   --->   Operation 541 'trunc' 'trunc_ln564_57' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 542 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_16, i32 63"   --->   Operation 542 'bitselect' 'p_Result_50' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%exp_tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_16, i32 52, i32 62"   --->   Operation 543 'partselect' 'exp_tmp_124' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln501_15 = zext i11 %exp_tmp_124"   --->   Operation 544 'zext' 'zext_ln501_15' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln574_65 = trunc i64 %ireg_16"   --->   Operation 545 'trunc' 'trunc_ln574_65' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%p_Result_51 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_65"   --->   Operation 546 'bitconcatenate' 'p_Result_51' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln578_65 = zext i53 %p_Result_51"   --->   Operation 547 'zext' 'zext_ln578_65' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (1.10ns)   --->   "%man_V_331 = sub i54 0, i54 %zext_ln578_65"   --->   Operation 548 'sub' 'man_V_331' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [1/1] (0.40ns)   --->   "%man_V_334 = select i1 %p_Result_50, i54 %man_V_331, i54 %zext_ln578_65"   --->   Operation 549 'select' 'man_V_334' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 550 [1/1] (1.13ns)   --->   "%icmp_ln580_15 = icmp_eq  i63 %trunc_ln564_57, i63 0"   --->   Operation 550 'icmp' 'icmp_ln580_15' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_15, void, void %ap_fixed_base.exit7026.ap_fixed_base.exit6997_crit_edge"   --->   Operation 551 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.80ns)   --->   "%F2_125 = sub i12 1075, i12 %zext_ln501_15"   --->   Operation 552 'sub' 'F2_125' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/1] (0.97ns)   --->   "%icmp_ln590_25 = icmp_sgt  i12 %F2_125, i12 8"   --->   Operation 553 'icmp' 'icmp_ln590_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [1/1] (0.80ns)   --->   "%add_ln590_25 = add i12 %F2_125, i12 4088"   --->   Operation 554 'add' 'add_ln590_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.80ns)   --->   "%sub_ln590_25 = sub i12 8, i12 %F2_125"   --->   Operation 555 'sub' 'sub_ln590_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 556 [1/1] (0.37ns)   --->   "%sh_amt_125 = select i1 %icmp_ln590_25, i12 %add_ln590_25, i12 %sub_ln590_25"   --->   Operation 556 'select' 'sh_amt_125' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln590_73 = sext i12 %sh_amt_125"   --->   Operation 557 'sext' 'sext_ln590_73' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (0.97ns)   --->   "%icmp_ln591_25 = icmp_eq  i12 %F2_125, i12 8"   --->   Operation 558 'icmp' 'icmp_ln591_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_25, void, void"   --->   Operation 559 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15)> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_25, void, void"   --->   Operation 560 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25)> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln611_32 = trunc i54 %man_V_334"   --->   Operation 561 'trunc' 'trunc_ln611_32' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_125, i32 4, i32 11"   --->   Operation 562 'partselect' 'tmp_250' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.84ns)   --->   "%icmp_ln612_74 = icmp_eq  i8 %tmp_250, i8 0"   --->   Operation 563 'icmp' 'icmp_ln612_74' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_74, void %.ap_fixed_base.exit6997_crit_edge, void"   --->   Operation 564 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25)> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_1_0"   --->   Operation 565 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & !icmp_ln612_74)> <Delay = 0.62>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6997"   --->   Operation 566 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & !icmp_ln612_74)> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln590_73cast = trunc i31 %sext_ln590_73"   --->   Operation 567 'trunc' 'sext_ln590_73cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_74)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.90ns)   --->   "%shl_ln613_25 = shl i16 %trunc_ln611_32, i16 %sext_ln590_73cast"   --->   Operation 568 'shl' 'shl_ln613_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_74)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 569 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_25, i16 %HH_5_1_0"   --->   Operation 569 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_74)> <Delay = 0.62>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6997"   --->   Operation 570 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & !icmp_ln590_25 & icmp_ln612_74)> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (0.97ns)   --->   "%icmp_ln594_25 = icmp_ult  i12 %sh_amt_125, i12 54"   --->   Operation 571 'icmp' 'icmp_ln594_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_25, void, void"   --->   Operation 572 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25)> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_16, i32 63"   --->   Operation 573 'bitselect' 'tmp_259' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.17ns)   --->   "%select_ln597_74 = select i1 %tmp_259, i16 65535, i16 0"   --->   Operation 574 'select' 'select_ln597_74' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 575 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_74, i16 %HH_5_1_0"   --->   Operation 575 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.62>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6997"   --->   Operation 576 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & !icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln595_107 = trunc i12 %sh_amt_125"   --->   Operation 577 'trunc' 'trunc_ln595_107' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln595_73 = zext i6 %trunc_ln595_107"   --->   Operation 578 'zext' 'zext_ln595_73' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (1.50ns)   --->   "%ashr_ln595_25 = ashr i54 %man_V_334, i54 %zext_ln595_73"   --->   Operation 579 'ashr' 'ashr_ln595_25' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln595_108 = trunc i54 %ashr_ln595_25"   --->   Operation 580 'trunc' 'trunc_ln595_108' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_108, i16 %HH_5_1_0"   --->   Operation 581 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.62>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6997"   --->   Operation 582 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & !icmp_ln591_25 & icmp_ln590_25 & icmp_ln594_25)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln592_74 = trunc i54 %man_V_334"   --->   Operation 583 'trunc' 'trunc_ln592_74' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & icmp_ln591_25)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_74, i16 %HH_5_1_0"   --->   Operation 584 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & icmp_ln591_25)> <Delay = 0.62>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6997"   --->   Operation 585 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_15 & icmp_ln591_25)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_1_0"   --->   Operation 586 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_15)> <Delay = 0.62>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6997"   --->   Operation 587 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_15)> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%ireg_17 = bitcast i64 %temp_c3_o1"   --->   Operation 588 'bitcast' 'ireg_17' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln564_65 = trunc i64 %ireg_17"   --->   Operation 589 'trunc' 'trunc_ln564_65' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_17, i32 63"   --->   Operation 590 'bitselect' 'p_Result_52' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%exp_tmp_132 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_17, i32 52, i32 62"   --->   Operation 591 'partselect' 'exp_tmp_132' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln501_19 = zext i11 %exp_tmp_132"   --->   Operation 592 'zext' 'zext_ln501_19' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln574_73 = trunc i64 %ireg_17"   --->   Operation 593 'trunc' 'trunc_ln574_73' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%p_Result_53 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_73"   --->   Operation 594 'bitconcatenate' 'p_Result_53' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln578_72 = zext i53 %p_Result_53"   --->   Operation 595 'zext' 'zext_ln578_72' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 596 [1/1] (1.10ns)   --->   "%man_V_371 = sub i54 0, i54 %zext_ln578_72"   --->   Operation 596 'sub' 'man_V_371' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [1/1] (0.40ns)   --->   "%man_V_372 = select i1 %p_Result_52, i54 %man_V_371, i54 %zext_ln578_72"   --->   Operation 597 'select' 'man_V_372' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (1.13ns)   --->   "%icmp_ln580_19 = icmp_eq  i63 %trunc_ln564_65, i63 0"   --->   Operation 598 'icmp' 'icmp_ln580_19' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_19, void, void %ap_fixed_base.exit6997.ap_fixed_base.exit6968_crit_edge"   --->   Operation 599 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.80ns)   --->   "%F2_133 = sub i12 1075, i12 %zext_ln501_19"   --->   Operation 600 'sub' 'F2_133' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/1] (0.97ns)   --->   "%icmp_ln590_31 = icmp_sgt  i12 %F2_133, i12 8"   --->   Operation 601 'icmp' 'icmp_ln590_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.80ns)   --->   "%add_ln590_31 = add i12 %F2_133, i12 4088"   --->   Operation 602 'add' 'add_ln590_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 603 [1/1] (0.80ns)   --->   "%sub_ln590_31 = sub i12 8, i12 %F2_133"   --->   Operation 603 'sub' 'sub_ln590_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.37ns)   --->   "%sh_amt_133 = select i1 %icmp_ln590_31, i12 %add_ln590_31, i12 %sub_ln590_31"   --->   Operation 604 'select' 'sh_amt_133' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln590_81 = sext i12 %sh_amt_133"   --->   Operation 605 'sext' 'sext_ln590_81' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.00>
ST_10 : Operation 606 [1/1] (0.97ns)   --->   "%icmp_ln591_31 = icmp_eq  i12 %F2_133, i12 8"   --->   Operation 606 'icmp' 'icmp_ln591_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_31, void, void"   --->   Operation 607 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19)> <Delay = 0.00>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_31, void, void"   --->   Operation 608 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31)> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln611_40 = trunc i54 %man_V_372"   --->   Operation 609 'trunc' 'trunc_ln611_40' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_133, i32 4, i32 11"   --->   Operation 610 'partselect' 'tmp_276' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_10 : Operation 611 [1/1] (0.84ns)   --->   "%icmp_ln612_82 = icmp_eq  i8 %tmp_276, i8 0"   --->   Operation 611 'icmp' 'icmp_ln612_82' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_82, void %.ap_fixed_base.exit6968_crit_edge, void"   --->   Operation 612 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31)> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_2_0"   --->   Operation 613 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & !icmp_ln612_82)> <Delay = 0.62>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6968"   --->   Operation 614 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & !icmp_ln612_82)> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln590_81cast = trunc i31 %sext_ln590_81"   --->   Operation 615 'trunc' 'sext_ln590_81cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_82)> <Delay = 0.00>
ST_10 : Operation 616 [1/1] (0.90ns)   --->   "%shl_ln613_31 = shl i16 %trunc_ln611_40, i16 %sext_ln590_81cast"   --->   Operation 616 'shl' 'shl_ln613_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_82)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_31, i16 %HH_4_2_0"   --->   Operation 617 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_82)> <Delay = 0.62>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6968"   --->   Operation 618 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & !icmp_ln590_31 & icmp_ln612_82)> <Delay = 0.00>
ST_10 : Operation 619 [1/1] (0.97ns)   --->   "%icmp_ln594_31 = icmp_ult  i12 %sh_amt_133, i12 54"   --->   Operation 619 'icmp' 'icmp_ln594_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_31, void, void"   --->   Operation 620 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31)> <Delay = 0.00>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_17, i32 63"   --->   Operation 621 'bitselect' 'tmp_283' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.17ns)   --->   "%select_ln597_82 = select i1 %tmp_283, i16 65535, i16 0"   --->   Operation 622 'select' 'select_ln597_82' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 623 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_82, i16 %HH_4_2_0"   --->   Operation 623 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.62>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6968"   --->   Operation 624 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & !icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln595_123 = trunc i12 %sh_amt_133"   --->   Operation 625 'trunc' 'trunc_ln595_123' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln595_81 = zext i6 %trunc_ln595_123"   --->   Operation 626 'zext' 'zext_ln595_81' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (1.50ns)   --->   "%ashr_ln595_31 = ashr i54 %man_V_372, i54 %zext_ln595_81"   --->   Operation 627 'ashr' 'ashr_ln595_31' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln595_124 = trunc i54 %ashr_ln595_31"   --->   Operation 628 'trunc' 'trunc_ln595_124' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_124, i16 %HH_4_2_0"   --->   Operation 629 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.62>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6968"   --->   Operation 630 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & !icmp_ln591_31 & icmp_ln590_31 & icmp_ln594_31)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln592_82 = trunc i54 %man_V_372"   --->   Operation 631 'trunc' 'trunc_ln592_82' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_82, i16 %HH_4_2_0"   --->   Operation 632 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.62>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6968"   --->   Operation 633 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_19 & icmp_ln591_31)> <Delay = 0.00>
ST_10 : Operation 634 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_2_0"   --->   Operation 634 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_19)> <Delay = 0.62>
ST_10 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6968"   --->   Operation 635 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_19)> <Delay = 0.00>
ST_10 : Operation 636 [1/1] (0.00ns)   --->   "%ireg_18 = bitcast i64 %temp_c3_o2"   --->   Operation 636 'bitcast' 'ireg_18' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln564_73 = trunc i64 %ireg_18"   --->   Operation 637 'trunc' 'trunc_ln564_73' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_18, i32 63"   --->   Operation 638 'bitselect' 'p_Result_54' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 639 [1/1] (0.00ns)   --->   "%exp_tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_18, i32 52, i32 62"   --->   Operation 639 'partselect' 'exp_tmp_140' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln501_25 = zext i11 %exp_tmp_140"   --->   Operation 640 'zext' 'zext_ln501_25' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln574_81 = trunc i64 %ireg_18"   --->   Operation 641 'trunc' 'trunc_ln574_81' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "%p_Result_55 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_81"   --->   Operation 642 'bitconcatenate' 'p_Result_55' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln578_80 = zext i53 %p_Result_55"   --->   Operation 643 'zext' 'zext_ln578_80' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (1.10ns)   --->   "%man_V_396 = sub i54 0, i54 %zext_ln578_80"   --->   Operation 644 'sub' 'man_V_396' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 645 [1/1] (0.40ns)   --->   "%man_V_397 = select i1 %p_Result_54, i54 %man_V_396, i54 %zext_ln578_80"   --->   Operation 645 'select' 'man_V_397' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 646 [1/1] (1.13ns)   --->   "%icmp_ln580_25 = icmp_eq  i63 %trunc_ln564_73, i63 0"   --->   Operation 646 'icmp' 'icmp_ln580_25' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_25, void, void %ap_fixed_base.exit6968.ap_fixed_base.exit6939_crit_edge"   --->   Operation 647 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 648 [1/1] (0.80ns)   --->   "%F2_142 = sub i12 1075, i12 %zext_ln501_25"   --->   Operation 648 'sub' 'F2_142' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 649 [1/1] (0.97ns)   --->   "%icmp_ln590_37 = icmp_sgt  i12 %F2_142, i12 8"   --->   Operation 649 'icmp' 'icmp_ln590_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [1/1] (0.80ns)   --->   "%add_ln590_37 = add i12 %F2_142, i12 4088"   --->   Operation 650 'add' 'add_ln590_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 651 [1/1] (0.80ns)   --->   "%sub_ln590_37 = sub i12 8, i12 %F2_142"   --->   Operation 651 'sub' 'sub_ln590_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [1/1] (0.37ns)   --->   "%sh_amt_142 = select i1 %icmp_ln590_37, i12 %add_ln590_37, i12 %sub_ln590_37"   --->   Operation 652 'select' 'sh_amt_142' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln590_89 = sext i12 %sh_amt_142"   --->   Operation 653 'sext' 'sext_ln590_89' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.00>
ST_10 : Operation 654 [1/1] (0.97ns)   --->   "%icmp_ln591_37 = icmp_eq  i12 %F2_142, i12 8"   --->   Operation 654 'icmp' 'icmp_ln591_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_37, void, void"   --->   Operation 655 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25)> <Delay = 0.00>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_37, void, void"   --->   Operation 656 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37)> <Delay = 0.00>
ST_10 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln611_49 = trunc i54 %man_V_397"   --->   Operation 657 'trunc' 'trunc_ln611_49' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_10 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_142, i32 4, i32 11"   --->   Operation 658 'partselect' 'tmp_301' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_10 : Operation 659 [1/1] (0.84ns)   --->   "%icmp_ln612_91 = icmp_eq  i8 %tmp_301, i8 0"   --->   Operation 659 'icmp' 'icmp_ln612_91' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_91, void %.ap_fixed_base.exit6939_crit_edge, void"   --->   Operation 660 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37)> <Delay = 0.00>
ST_10 : Operation 661 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_2_0"   --->   Operation 661 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & !icmp_ln612_91)> <Delay = 0.62>
ST_10 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6939"   --->   Operation 662 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & !icmp_ln612_91)> <Delay = 0.00>
ST_10 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln590_89cast = trunc i31 %sext_ln590_89"   --->   Operation 663 'trunc' 'sext_ln590_89cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_91)> <Delay = 0.00>
ST_10 : Operation 664 [1/1] (0.90ns)   --->   "%shl_ln613_37 = shl i16 %trunc_ln611_49, i16 %sext_ln590_89cast"   --->   Operation 664 'shl' 'shl_ln613_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_91)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 665 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_37, i16 %HH_5_2_0"   --->   Operation 665 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_91)> <Delay = 0.62>
ST_10 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6939"   --->   Operation 666 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & !icmp_ln590_37 & icmp_ln612_91)> <Delay = 0.00>
ST_10 : Operation 667 [1/1] (0.97ns)   --->   "%icmp_ln594_37 = icmp_ult  i12 %sh_amt_142, i12 54"   --->   Operation 667 'icmp' 'icmp_ln594_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_37, void, void"   --->   Operation 668 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37)> <Delay = 0.00>
ST_10 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_18, i32 63"   --->   Operation 669 'bitselect' 'tmp_310' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 670 [1/1] (0.17ns)   --->   "%select_ln597_91 = select i1 %tmp_310, i16 65535, i16 0"   --->   Operation 670 'select' 'select_ln597_91' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 671 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_91, i16 %HH_5_2_0"   --->   Operation 671 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.62>
ST_10 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6939"   --->   Operation 672 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & !icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln595_141 = trunc i12 %sh_amt_142"   --->   Operation 673 'trunc' 'trunc_ln595_141' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln595_89 = zext i6 %trunc_ln595_141"   --->   Operation 674 'zext' 'zext_ln595_89' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 675 [1/1] (1.50ns)   --->   "%ashr_ln595_37 = ashr i54 %man_V_397, i54 %zext_ln595_89"   --->   Operation 675 'ashr' 'ashr_ln595_37' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln595_142 = trunc i54 %ashr_ln595_37"   --->   Operation 676 'trunc' 'trunc_ln595_142' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_142, i16 %HH_5_2_0"   --->   Operation 677 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.62>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6939"   --->   Operation 678 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & !icmp_ln591_37 & icmp_ln590_37 & icmp_ln594_37)> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln592_91 = trunc i54 %man_V_397"   --->   Operation 679 'trunc' 'trunc_ln592_91' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & icmp_ln591_37)> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_91, i16 %HH_5_2_0"   --->   Operation 680 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & icmp_ln591_37)> <Delay = 0.62>
ST_10 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6939"   --->   Operation 681 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_25 & icmp_ln591_37)> <Delay = 0.00>
ST_10 : Operation 682 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_2_0"   --->   Operation 682 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_25)> <Delay = 0.62>
ST_10 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6939"   --->   Operation 683 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_25)> <Delay = 0.00>
ST_10 : Operation 684 [1/1] (0.00ns)   --->   "%ireg_19 = bitcast i64 %temp_c4_o1"   --->   Operation 684 'bitcast' 'ireg_19' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln564_79 = trunc i64 %ireg_19"   --->   Operation 685 'trunc' 'trunc_ln564_79' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 686 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_19, i32 63"   --->   Operation 686 'bitselect' 'p_Result_56' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 687 [1/1] (0.00ns)   --->   "%exp_tmp_146 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_19, i32 52, i32 62"   --->   Operation 687 'partselect' 'exp_tmp_146' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln501_32 = zext i11 %exp_tmp_146"   --->   Operation 688 'zext' 'zext_ln501_32' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln574_87 = trunc i64 %ireg_19"   --->   Operation 689 'trunc' 'trunc_ln574_87' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 690 [1/1] (0.00ns)   --->   "%p_Result_57 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_87"   --->   Operation 690 'bitconcatenate' 'p_Result_57' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln578_87 = zext i53 %p_Result_57"   --->   Operation 691 'zext' 'zext_ln578_87' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 692 [1/1] (1.10ns)   --->   "%man_V_414 = sub i54 0, i54 %zext_ln578_87"   --->   Operation 692 'sub' 'man_V_414' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 693 [1/1] (0.40ns)   --->   "%man_V_415 = select i1 %p_Result_56, i54 %man_V_414, i54 %zext_ln578_87"   --->   Operation 693 'select' 'man_V_415' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 694 [1/1] (1.13ns)   --->   "%icmp_ln580_32 = icmp_eq  i63 %trunc_ln564_79, i63 0"   --->   Operation 694 'icmp' 'icmp_ln580_32' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_32, void, void %ap_fixed_base.exit6939.ap_fixed_base.exit6910_crit_edge"   --->   Operation 695 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 696 [1/1] (0.80ns)   --->   "%F2_148 = sub i12 1075, i12 %zext_ln501_32"   --->   Operation 696 'sub' 'F2_148' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 697 [1/1] (0.97ns)   --->   "%icmp_ln590_44 = icmp_sgt  i12 %F2_148, i12 8"   --->   Operation 697 'icmp' 'icmp_ln590_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 698 [1/1] (0.80ns)   --->   "%add_ln590_44 = add i12 %F2_148, i12 4088"   --->   Operation 698 'add' 'add_ln590_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 699 [1/1] (0.80ns)   --->   "%sub_ln590_44 = sub i12 8, i12 %F2_148"   --->   Operation 699 'sub' 'sub_ln590_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 700 [1/1] (0.37ns)   --->   "%sh_amt_148 = select i1 %icmp_ln590_44, i12 %add_ln590_44, i12 %sub_ln590_44"   --->   Operation 700 'select' 'sh_amt_148' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln590_97 = sext i12 %sh_amt_148"   --->   Operation 701 'sext' 'sext_ln590_97' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.00>
ST_10 : Operation 702 [1/1] (0.97ns)   --->   "%icmp_ln591_44 = icmp_eq  i12 %F2_148, i12 8"   --->   Operation 702 'icmp' 'icmp_ln591_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_44, void, void"   --->   Operation 703 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32)> <Delay = 0.00>
ST_10 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_44, void, void"   --->   Operation 704 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44)> <Delay = 0.00>
ST_10 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln611_55 = trunc i54 %man_V_415"   --->   Operation 705 'trunc' 'trunc_ln611_55' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_10 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_148, i32 4, i32 11"   --->   Operation 706 'partselect' 'tmp_322' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_10 : Operation 707 [1/1] (0.84ns)   --->   "%icmp_ln612_97 = icmp_eq  i8 %tmp_322, i8 0"   --->   Operation 707 'icmp' 'icmp_ln612_97' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_97, void %.ap_fixed_base.exit6910_crit_edge, void"   --->   Operation 708 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44)> <Delay = 0.00>
ST_10 : Operation 709 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_3_0"   --->   Operation 709 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & !icmp_ln612_97)> <Delay = 0.62>
ST_10 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6910"   --->   Operation 710 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & !icmp_ln612_97)> <Delay = 0.00>
ST_10 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln590_97cast = trunc i31 %sext_ln590_97"   --->   Operation 711 'trunc' 'sext_ln590_97cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_97)> <Delay = 0.00>
ST_10 : Operation 712 [1/1] (0.90ns)   --->   "%shl_ln613_44 = shl i16 %trunc_ln611_55, i16 %sext_ln590_97cast"   --->   Operation 712 'shl' 'shl_ln613_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_97)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 713 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_44, i16 %HH_4_3_0"   --->   Operation 713 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_97)> <Delay = 0.62>
ST_10 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6910"   --->   Operation 714 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & !icmp_ln590_44 & icmp_ln612_97)> <Delay = 0.00>
ST_10 : Operation 715 [1/1] (0.97ns)   --->   "%icmp_ln594_44 = icmp_ult  i12 %sh_amt_148, i12 54"   --->   Operation 715 'icmp' 'icmp_ln594_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 716 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_44, void, void"   --->   Operation 716 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44)> <Delay = 0.00>
ST_10 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_19, i32 63"   --->   Operation 717 'bitselect' 'tmp_328' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 718 [1/1] (0.17ns)   --->   "%select_ln597_97 = select i1 %tmp_328, i16 65535, i16 0"   --->   Operation 718 'select' 'select_ln597_97' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 719 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_97, i16 %HH_4_3_0"   --->   Operation 719 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.62>
ST_10 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6910"   --->   Operation 720 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & !icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln595_153 = trunc i12 %sh_amt_148"   --->   Operation 721 'trunc' 'trunc_ln595_153' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln595_97 = zext i6 %trunc_ln595_153"   --->   Operation 722 'zext' 'zext_ln595_97' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 723 [1/1] (1.50ns)   --->   "%ashr_ln595_44 = ashr i54 %man_V_415, i54 %zext_ln595_97"   --->   Operation 723 'ashr' 'ashr_ln595_44' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln595_154 = trunc i54 %ashr_ln595_44"   --->   Operation 724 'trunc' 'trunc_ln595_154' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 725 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_154, i16 %HH_4_3_0"   --->   Operation 725 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.62>
ST_10 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6910"   --->   Operation 726 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & !icmp_ln591_44 & icmp_ln590_44 & icmp_ln594_44)> <Delay = 0.00>
ST_10 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln592_97 = trunc i54 %man_V_415"   --->   Operation 727 'trunc' 'trunc_ln592_97' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.00>
ST_10 : Operation 728 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_97, i16 %HH_4_3_0"   --->   Operation 728 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.62>
ST_10 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6910"   --->   Operation 729 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_32 & icmp_ln591_44)> <Delay = 0.00>
ST_10 : Operation 730 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_4_3_0"   --->   Operation 730 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_32)> <Delay = 0.62>
ST_10 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6910"   --->   Operation 731 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_32)> <Delay = 0.00>
ST_10 : Operation 732 [1/1] (0.00ns)   --->   "%ireg_20 = bitcast i64 %temp_c4_o2"   --->   Operation 732 'bitcast' 'ireg_20' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln564_85 = trunc i64 %ireg_20"   --->   Operation 733 'trunc' 'trunc_ln564_85' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_20, i32 63"   --->   Operation 734 'bitselect' 'p_Result_58' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 735 [1/1] (0.00ns)   --->   "%exp_tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_20, i32 52, i32 62"   --->   Operation 735 'partselect' 'exp_tmp_152' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln501_39 = zext i11 %exp_tmp_152"   --->   Operation 736 'zext' 'zext_ln501_39' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln574_93 = trunc i64 %ireg_20"   --->   Operation 737 'trunc' 'trunc_ln574_93' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 738 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_93"   --->   Operation 738 'bitconcatenate' 'p_Result_59' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln578_93 = zext i53 %p_Result_59"   --->   Operation 739 'zext' 'zext_ln578_93' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 740 [1/1] (1.10ns)   --->   "%man_V_432 = sub i54 0, i54 %zext_ln578_93"   --->   Operation 740 'sub' 'man_V_432' <Predicate = (trunc_ln138 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 741 [1/1] (0.40ns)   --->   "%man_V_433 = select i1 %p_Result_58, i54 %man_V_432, i54 %zext_ln578_93"   --->   Operation 741 'select' 'man_V_433' <Predicate = (trunc_ln138 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 742 [1/1] (1.13ns)   --->   "%icmp_ln580_39 = icmp_eq  i63 %trunc_ln564_85, i63 0"   --->   Operation 742 'icmp' 'icmp_ln580_39' <Predicate = (trunc_ln138 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_39, void, void %ap_fixed_base.exit6910.arrayidx46322.0.0.02968.exit_crit_edge"   --->   Operation 743 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4)> <Delay = 0.00>
ST_10 : Operation 744 [1/1] (0.80ns)   --->   "%F2_154 = sub i12 1075, i12 %zext_ln501_39"   --->   Operation 744 'sub' 'F2_154' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 745 [1/1] (0.97ns)   --->   "%icmp_ln590_51 = icmp_sgt  i12 %F2_154, i12 8"   --->   Operation 745 'icmp' 'icmp_ln590_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 746 [1/1] (0.80ns)   --->   "%add_ln590_51 = add i12 %F2_154, i12 4088"   --->   Operation 746 'add' 'add_ln590_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 747 [1/1] (0.80ns)   --->   "%sub_ln590_51 = sub i12 8, i12 %F2_154"   --->   Operation 747 'sub' 'sub_ln590_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 748 [1/1] (0.37ns)   --->   "%sh_amt_154 = select i1 %icmp_ln590_51, i12 %add_ln590_51, i12 %sub_ln590_51"   --->   Operation 748 'select' 'sh_amt_154' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln590_103 = sext i12 %sh_amt_154"   --->   Operation 749 'sext' 'sext_ln590_103' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.00>
ST_10 : Operation 750 [1/1] (0.97ns)   --->   "%icmp_ln591_51 = icmp_eq  i12 %F2_154, i12 8"   --->   Operation 750 'icmp' 'icmp_ln591_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_51, void, void"   --->   Operation 751 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39)> <Delay = 0.00>
ST_10 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_51, void, void"   --->   Operation 752 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51)> <Delay = 0.00>
ST_10 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln611_61 = trunc i54 %man_V_433"   --->   Operation 753 'trunc' 'trunc_ln611_61' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_10 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_154, i32 4, i32 11"   --->   Operation 754 'partselect' 'tmp_340' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_10 : Operation 755 [1/1] (0.84ns)   --->   "%icmp_ln612_103 = icmp_eq  i8 %tmp_340, i8 0"   --->   Operation 755 'icmp' 'icmp_ln612_103' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_103, void %.arrayidx46322.0.0.02968.exit_crit_edge664, void"   --->   Operation 756 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51)> <Delay = 0.00>
ST_10 : Operation 757 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_0_0"   --->   Operation 757 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & !icmp_ln612_103)> <Delay = 0.42>
ST_10 : Operation 758 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_3_0"   --->   Operation 758 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & !icmp_ln612_103)> <Delay = 0.62>
ST_10 : Operation 759 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 759 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & !icmp_ln612_103)> <Delay = 0.42>
ST_10 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln590_103cast = trunc i31 %sext_ln590_103"   --->   Operation 760 'trunc' 'sext_ln590_103cast' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_103)> <Delay = 0.00>
ST_10 : Operation 761 [1/1] (0.90ns)   --->   "%shl_ln613_51 = shl i16 %trunc_ln611_61, i16 %sext_ln590_103cast"   --->   Operation 761 'shl' 'shl_ln613_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_103)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 762 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_0_0"   --->   Operation 762 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_103)> <Delay = 0.42>
ST_10 : Operation 763 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_51, i16 %HH_5_3_0"   --->   Operation 763 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_103)> <Delay = 0.62>
ST_10 : Operation 764 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 764 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & !icmp_ln590_51 & icmp_ln612_103)> <Delay = 0.42>
ST_10 : Operation 765 [1/1] (0.97ns)   --->   "%icmp_ln594_51 = icmp_ult  i12 %sh_amt_154, i12 54"   --->   Operation 765 'icmp' 'icmp_ln594_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_51, void, void"   --->   Operation 766 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51)> <Delay = 0.00>
ST_10 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_20, i32 63"   --->   Operation 767 'bitselect' 'tmp_346' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.00>
ST_10 : Operation 768 [1/1] (0.17ns)   --->   "%select_ln597_103 = select i1 %tmp_346, i16 65535, i16 0"   --->   Operation 768 'select' 'select_ln597_103' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 769 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_5_0_0"   --->   Operation 769 'store' 'store_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.42>
ST_10 : Operation 770 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_103, i16 %HH_5_3_0"   --->   Operation 770 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.62>
ST_10 : Operation 771 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 771 'br' 'br_ln0' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & !icmp_ln594_51)> <Delay = 0.42>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln595_165 = trunc i12 %sh_amt_154"   --->   Operation 772 'trunc' 'trunc_ln595_165' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln595_103 = zext i6 %trunc_ln595_165"   --->   Operation 773 'zext' 'zext_ln595_103' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_10 : Operation 774 [1/1] (1.50ns)   --->   "%ashr_ln595_51 = ashr i54 %man_V_433, i54 %zext_ln595_103"   --->   Operation 774 'ashr' 'ashr_ln595_51' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln595_166 = trunc i54 %ashr_ln595_51"   --->   Operation 775 'trunc' 'trunc_ln595_166' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.00>
ST_10 : Operation 776 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_0_0"   --->   Operation 776 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.42>
ST_10 : Operation 777 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_166, i16 %HH_5_3_0"   --->   Operation 777 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.62>
ST_10 : Operation 778 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 778 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & !icmp_ln591_51 & icmp_ln590_51 & icmp_ln594_51)> <Delay = 0.42>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln592_103 = trunc i54 %man_V_433"   --->   Operation 779 'trunc' 'trunc_ln592_103' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.00>
ST_10 : Operation 780 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_0_0"   --->   Operation 780 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.42>
ST_10 : Operation 781 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_103, i16 %HH_5_3_0"   --->   Operation 781 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.62>
ST_10 : Operation 782 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 782 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & !icmp_ln580_39 & icmp_ln591_51)> <Delay = 0.42>
ST_10 : Operation 783 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_0_0"   --->   Operation 783 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_39)> <Delay = 0.42>
ST_10 : Operation 784 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_5_3_0"   --->   Operation 784 'store' 'store_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_39)> <Delay = 0.62>
ST_10 : Operation 785 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 785 'br' 'br_ln191' <Predicate = (trunc_ln138 == 4 & icmp_ln580_39)> <Delay = 0.42>
ST_10 : Operation 786 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %temp_c2_o1"   --->   Operation 786 'bitcast' 'ireg_9' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln564_47 = trunc i64 %ireg_9"   --->   Operation 787 'trunc' 'trunc_ln564_47' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 788 [1/1] (0.00ns)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 788 'bitselect' 'p_Result_36' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%exp_tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 789 'partselect' 'exp_tmp_59' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln501_10 = zext i11 %exp_tmp_59"   --->   Operation 790 'zext' 'zext_ln501_10' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln574_55 = trunc i64 %ireg_9"   --->   Operation 791 'trunc' 'trunc_ln574_55' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_37 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_55"   --->   Operation 792 'bitconcatenate' 'p_Result_37' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln578_55 = zext i53 %p_Result_37"   --->   Operation 793 'zext' 'zext_ln578_55' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 794 [1/1] (1.10ns)   --->   "%man_V_237 = sub i54 0, i54 %zext_ln578_55"   --->   Operation 794 'sub' 'man_V_237' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (0.40ns)   --->   "%man_V_240 = select i1 %p_Result_36, i54 %man_V_237, i54 %zext_ln578_55"   --->   Operation 795 'select' 'man_V_240' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 796 [1/1] (1.13ns)   --->   "%icmp_ln580_10 = icmp_eq  i63 %trunc_ln564_47, i63 0"   --->   Operation 796 'icmp' 'icmp_ln580_10' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_10, void, void %arrayidx46322.0.0.02968.case.3.ap_fixed_base.exit7200_crit_edge"   --->   Operation 797 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 798 [1/1] (0.80ns)   --->   "%F2_62 = sub i12 1075, i12 %zext_ln501_10"   --->   Operation 798 'sub' 'F2_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 799 [1/1] (0.97ns)   --->   "%icmp_ln590_18 = icmp_sgt  i12 %F2_62, i12 8"   --->   Operation 799 'icmp' 'icmp_ln590_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 800 [1/1] (0.80ns)   --->   "%add_ln590_18 = add i12 %F2_62, i12 4088"   --->   Operation 800 'add' 'add_ln590_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 801 [1/1] (0.80ns)   --->   "%sub_ln590_18 = sub i12 8, i12 %F2_62"   --->   Operation 801 'sub' 'sub_ln590_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 802 [1/1] (0.37ns)   --->   "%sh_amt_62 = select i1 %icmp_ln590_18, i12 %add_ln590_18, i12 %sub_ln590_18"   --->   Operation 802 'select' 'sh_amt_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln590_62 = sext i12 %sh_amt_62"   --->   Operation 803 'sext' 'sext_ln590_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.00>
ST_10 : Operation 804 [1/1] (0.97ns)   --->   "%icmp_ln591_18 = icmp_eq  i12 %F2_62, i12 8"   --->   Operation 804 'icmp' 'icmp_ln591_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_18, void, void"   --->   Operation 805 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10)> <Delay = 0.00>
ST_10 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_18, void, void"   --->   Operation 806 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18)> <Delay = 0.00>
ST_10 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln611_20 = trunc i54 %man_V_240"   --->   Operation 807 'trunc' 'trunc_ln611_20' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_62, i32 4, i32 11"   --->   Operation 808 'partselect' 'tmp_221' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.00>
ST_10 : Operation 809 [1/1] (0.84ns)   --->   "%icmp_ln612_62 = icmp_eq  i8 %tmp_221, i8 0"   --->   Operation 809 'icmp' 'icmp_ln612_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_62, void %.ap_fixed_base.exit7200_crit_edge, void"   --->   Operation 810 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18)> <Delay = 0.00>
ST_10 : Operation 811 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_1_0"   --->   Operation 811 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & !icmp_ln612_62)> <Delay = 0.62>
ST_10 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7200"   --->   Operation 812 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & !icmp_ln612_62)> <Delay = 0.00>
ST_10 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln590_62cast = trunc i31 %sext_ln590_62"   --->   Operation 813 'trunc' 'sext_ln590_62cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_62)> <Delay = 0.00>
ST_10 : Operation 814 [1/1] (0.90ns)   --->   "%shl_ln613_18 = shl i16 %trunc_ln611_20, i16 %sext_ln590_62cast"   --->   Operation 814 'shl' 'shl_ln613_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_62)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_18, i16 %HH_2_1_0"   --->   Operation 815 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_62)> <Delay = 0.62>
ST_10 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7200"   --->   Operation 816 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & !icmp_ln590_18 & icmp_ln612_62)> <Delay = 0.00>
ST_10 : Operation 817 [1/1] (0.97ns)   --->   "%icmp_ln594_18 = icmp_ult  i12 %sh_amt_62, i12 54"   --->   Operation 817 'icmp' 'icmp_ln594_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_18, void, void"   --->   Operation 818 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18)> <Delay = 0.00>
ST_10 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 819 'bitselect' 'tmp_229' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 820 [1/1] (0.17ns)   --->   "%select_ln597_62 = select i1 %tmp_229, i16 65535, i16 0"   --->   Operation 820 'select' 'select_ln597_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_62, i16 %HH_2_1_0"   --->   Operation 821 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.62>
ST_10 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7200"   --->   Operation 822 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & !icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln595_83 = trunc i12 %sh_amt_62"   --->   Operation 823 'trunc' 'trunc_ln595_83' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln595_62 = zext i6 %trunc_ln595_83"   --->   Operation 824 'zext' 'zext_ln595_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 825 [1/1] (1.50ns)   --->   "%ashr_ln595_18 = ashr i54 %man_V_240, i54 %zext_ln595_62"   --->   Operation 825 'ashr' 'ashr_ln595_18' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln595_84 = trunc i54 %ashr_ln595_18"   --->   Operation 826 'trunc' 'trunc_ln595_84' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 827 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_84, i16 %HH_2_1_0"   --->   Operation 827 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.62>
ST_10 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7200"   --->   Operation 828 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & !icmp_ln591_18 & icmp_ln590_18 & icmp_ln594_18)> <Delay = 0.00>
ST_10 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln592_62 = trunc i54 %man_V_240"   --->   Operation 829 'trunc' 'trunc_ln592_62' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & icmp_ln591_18)> <Delay = 0.00>
ST_10 : Operation 830 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_62, i16 %HH_2_1_0"   --->   Operation 830 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & icmp_ln591_18)> <Delay = 0.62>
ST_10 : Operation 831 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7200"   --->   Operation 831 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_10 & icmp_ln591_18)> <Delay = 0.00>
ST_10 : Operation 832 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_1_0"   --->   Operation 832 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_10)> <Delay = 0.62>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7200"   --->   Operation 833 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_10)> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (0.00ns)   --->   "%ireg_10 = bitcast i64 %temp_c2_o2"   --->   Operation 834 'bitcast' 'ireg_10' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln564_56 = trunc i64 %ireg_10"   --->   Operation 835 'trunc' 'trunc_ln564_56' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 836 'bitselect' 'p_Result_38' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 837 [1/1] (0.00ns)   --->   "%exp_tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62"   --->   Operation 837 'partselect' 'exp_tmp_123' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln501_14 = zext i11 %exp_tmp_123"   --->   Operation 838 'zext' 'zext_ln501_14' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln574_64 = trunc i64 %ireg_10"   --->   Operation 839 'trunc' 'trunc_ln574_64' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 840 [1/1] (0.00ns)   --->   "%p_Result_39 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_64"   --->   Operation 840 'bitconcatenate' 'p_Result_39' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln578_64 = zext i53 %p_Result_39"   --->   Operation 841 'zext' 'zext_ln578_64' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 842 [1/1] (1.10ns)   --->   "%man_V_322 = sub i54 0, i54 %zext_ln578_64"   --->   Operation 842 'sub' 'man_V_322' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [1/1] (0.40ns)   --->   "%man_V_325 = select i1 %p_Result_38, i54 %man_V_322, i54 %zext_ln578_64"   --->   Operation 843 'select' 'man_V_325' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 844 [1/1] (1.13ns)   --->   "%icmp_ln580_14 = icmp_eq  i63 %trunc_ln564_56, i63 0"   --->   Operation 844 'icmp' 'icmp_ln580_14' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_14, void, void %ap_fixed_base.exit7200.ap_fixed_base.exit7171_crit_edge"   --->   Operation 845 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 846 [1/1] (0.80ns)   --->   "%F2_77 = sub i12 1075, i12 %zext_ln501_14"   --->   Operation 846 'sub' 'F2_77' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (0.97ns)   --->   "%icmp_ln590_24 = icmp_sgt  i12 %F2_77, i12 8"   --->   Operation 847 'icmp' 'icmp_ln590_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [1/1] (0.80ns)   --->   "%add_ln590_24 = add i12 %F2_77, i12 4088"   --->   Operation 848 'add' 'add_ln590_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/1] (0.80ns)   --->   "%sub_ln590_24 = sub i12 8, i12 %F2_77"   --->   Operation 849 'sub' 'sub_ln590_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [1/1] (0.37ns)   --->   "%sh_amt_77 = select i1 %icmp_ln590_24, i12 %add_ln590_24, i12 %sub_ln590_24"   --->   Operation 850 'select' 'sh_amt_77' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln590_72 = sext i12 %sh_amt_77"   --->   Operation 851 'sext' 'sext_ln590_72' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.00>
ST_10 : Operation 852 [1/1] (0.97ns)   --->   "%icmp_ln591_24 = icmp_eq  i12 %F2_77, i12 8"   --->   Operation 852 'icmp' 'icmp_ln591_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_24, void, void"   --->   Operation 853 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14)> <Delay = 0.00>
ST_10 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_24, void, void"   --->   Operation 854 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24)> <Delay = 0.00>
ST_10 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln611_31 = trunc i54 %man_V_325"   --->   Operation 855 'trunc' 'trunc_ln611_31' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.00>
ST_10 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_77, i32 4, i32 11"   --->   Operation 856 'partselect' 'tmp_249' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.00>
ST_10 : Operation 857 [1/1] (0.84ns)   --->   "%icmp_ln612_73 = icmp_eq  i8 %tmp_249, i8 0"   --->   Operation 857 'icmp' 'icmp_ln612_73' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_73, void %.ap_fixed_base.exit7171_crit_edge, void"   --->   Operation 858 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24)> <Delay = 0.00>
ST_10 : Operation 859 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_0"   --->   Operation 859 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & !icmp_ln612_73)> <Delay = 0.62>
ST_10 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7171"   --->   Operation 860 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & !icmp_ln612_73)> <Delay = 0.00>
ST_10 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln590_72cast = trunc i31 %sext_ln590_72"   --->   Operation 861 'trunc' 'sext_ln590_72cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_73)> <Delay = 0.00>
ST_10 : Operation 862 [1/1] (0.90ns)   --->   "%shl_ln613_24 = shl i16 %trunc_ln611_31, i16 %sext_ln590_72cast"   --->   Operation 862 'shl' 'shl_ln613_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_73)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 863 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_24, i16 %HH_3_1_0"   --->   Operation 863 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_73)> <Delay = 0.62>
ST_10 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7171"   --->   Operation 864 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & !icmp_ln590_24 & icmp_ln612_73)> <Delay = 0.00>
ST_10 : Operation 865 [1/1] (0.97ns)   --->   "%icmp_ln594_24 = icmp_ult  i12 %sh_amt_77, i12 54"   --->   Operation 865 'icmp' 'icmp_ln594_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_24, void, void"   --->   Operation 866 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24)> <Delay = 0.00>
ST_10 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 867 'bitselect' 'tmp_258' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 868 [1/1] (0.17ns)   --->   "%select_ln597_73 = select i1 %tmp_258, i16 65535, i16 0"   --->   Operation 868 'select' 'select_ln597_73' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 869 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_73, i16 %HH_3_1_0"   --->   Operation 869 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.62>
ST_10 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7171"   --->   Operation 870 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & !icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln595_105 = trunc i12 %sh_amt_77"   --->   Operation 871 'trunc' 'trunc_ln595_105' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln595_72 = zext i6 %trunc_ln595_105"   --->   Operation 872 'zext' 'zext_ln595_72' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 873 [1/1] (1.50ns)   --->   "%ashr_ln595_24 = ashr i54 %man_V_325, i54 %zext_ln595_72"   --->   Operation 873 'ashr' 'ashr_ln595_24' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln595_106 = trunc i54 %ashr_ln595_24"   --->   Operation 874 'trunc' 'trunc_ln595_106' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 875 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_106, i16 %HH_3_1_0"   --->   Operation 875 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.62>
ST_10 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7171"   --->   Operation 876 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & !icmp_ln591_24 & icmp_ln590_24 & icmp_ln594_24)> <Delay = 0.00>
ST_10 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln592_73 = trunc i54 %man_V_325"   --->   Operation 877 'trunc' 'trunc_ln592_73' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & icmp_ln591_24)> <Delay = 0.00>
ST_10 : Operation 878 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_73, i16 %HH_3_1_0"   --->   Operation 878 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & icmp_ln591_24)> <Delay = 0.62>
ST_10 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7171"   --->   Operation 879 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_14 & icmp_ln591_24)> <Delay = 0.00>
ST_10 : Operation 880 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_0"   --->   Operation 880 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_14)> <Delay = 0.62>
ST_10 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7171"   --->   Operation 881 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_14)> <Delay = 0.00>
ST_10 : Operation 882 [1/1] (0.00ns)   --->   "%ireg_11 = bitcast i64 %temp_c3_o1"   --->   Operation 882 'bitcast' 'ireg_11' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln564_64 = trunc i64 %ireg_11"   --->   Operation 883 'trunc' 'trunc_ln564_64' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 884 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 884 'bitselect' 'p_Result_40' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 885 [1/1] (0.00ns)   --->   "%exp_tmp_131 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62"   --->   Operation 885 'partselect' 'exp_tmp_131' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln501_18 = zext i11 %exp_tmp_131"   --->   Operation 886 'zext' 'zext_ln501_18' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln574_72 = trunc i64 %ireg_11"   --->   Operation 887 'trunc' 'trunc_ln574_72' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 888 [1/1] (0.00ns)   --->   "%p_Result_41 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_72"   --->   Operation 888 'bitconcatenate' 'p_Result_41' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln578_71 = zext i53 %p_Result_41"   --->   Operation 889 'zext' 'zext_ln578_71' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 890 [1/1] (1.10ns)   --->   "%man_V_368 = sub i54 0, i54 %zext_ln578_71"   --->   Operation 890 'sub' 'man_V_368' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 891 [1/1] (0.40ns)   --->   "%man_V_369 = select i1 %p_Result_40, i54 %man_V_368, i54 %zext_ln578_71"   --->   Operation 891 'select' 'man_V_369' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 892 [1/1] (1.13ns)   --->   "%icmp_ln580_18 = icmp_eq  i63 %trunc_ln564_64, i63 0"   --->   Operation 892 'icmp' 'icmp_ln580_18' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_18, void, void %ap_fixed_base.exit7171.ap_fixed_base.exit7142_crit_edge"   --->   Operation 893 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 894 [1/1] (0.80ns)   --->   "%F2_132 = sub i12 1075, i12 %zext_ln501_18"   --->   Operation 894 'sub' 'F2_132' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 895 [1/1] (0.97ns)   --->   "%icmp_ln590_30 = icmp_sgt  i12 %F2_132, i12 8"   --->   Operation 895 'icmp' 'icmp_ln590_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 896 [1/1] (0.80ns)   --->   "%add_ln590_30 = add i12 %F2_132, i12 4088"   --->   Operation 896 'add' 'add_ln590_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 897 [1/1] (0.80ns)   --->   "%sub_ln590_30 = sub i12 8, i12 %F2_132"   --->   Operation 897 'sub' 'sub_ln590_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 898 [1/1] (0.37ns)   --->   "%sh_amt_132 = select i1 %icmp_ln590_30, i12 %add_ln590_30, i12 %sub_ln590_30"   --->   Operation 898 'select' 'sh_amt_132' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln590_80 = sext i12 %sh_amt_132"   --->   Operation 899 'sext' 'sext_ln590_80' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.00>
ST_10 : Operation 900 [1/1] (0.97ns)   --->   "%icmp_ln591_30 = icmp_eq  i12 %F2_132, i12 8"   --->   Operation 900 'icmp' 'icmp_ln591_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_30, void, void"   --->   Operation 901 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18)> <Delay = 0.00>
ST_10 : Operation 902 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_30, void, void"   --->   Operation 902 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30)> <Delay = 0.00>
ST_10 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln611_39 = trunc i54 %man_V_369"   --->   Operation 903 'trunc' 'trunc_ln611_39' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.00>
ST_10 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_132, i32 4, i32 11"   --->   Operation 904 'partselect' 'tmp_275' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.00>
ST_10 : Operation 905 [1/1] (0.84ns)   --->   "%icmp_ln612_81 = icmp_eq  i8 %tmp_275, i8 0"   --->   Operation 905 'icmp' 'icmp_ln612_81' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_81, void %.ap_fixed_base.exit7142_crit_edge, void"   --->   Operation 906 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30)> <Delay = 0.00>
ST_10 : Operation 907 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_2_0"   --->   Operation 907 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & !icmp_ln612_81)> <Delay = 0.62>
ST_10 : Operation 908 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7142"   --->   Operation 908 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & !icmp_ln612_81)> <Delay = 0.00>
ST_10 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln590_80cast = trunc i31 %sext_ln590_80"   --->   Operation 909 'trunc' 'sext_ln590_80cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_81)> <Delay = 0.00>
ST_10 : Operation 910 [1/1] (0.90ns)   --->   "%shl_ln613_30 = shl i16 %trunc_ln611_39, i16 %sext_ln590_80cast"   --->   Operation 910 'shl' 'shl_ln613_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_81)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 911 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_30, i16 %HH_2_2_0"   --->   Operation 911 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_81)> <Delay = 0.62>
ST_10 : Operation 912 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7142"   --->   Operation 912 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & !icmp_ln590_30 & icmp_ln612_81)> <Delay = 0.00>
ST_10 : Operation 913 [1/1] (0.97ns)   --->   "%icmp_ln594_30 = icmp_ult  i12 %sh_amt_132, i12 54"   --->   Operation 913 'icmp' 'icmp_ln594_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_30, void, void"   --->   Operation 914 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30)> <Delay = 0.00>
ST_10 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 915 'bitselect' 'tmp_282' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 916 [1/1] (0.17ns)   --->   "%select_ln597_81 = select i1 %tmp_282, i16 65535, i16 0"   --->   Operation 916 'select' 'select_ln597_81' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 917 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_81, i16 %HH_2_2_0"   --->   Operation 917 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.62>
ST_10 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7142"   --->   Operation 918 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & !icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln595_121 = trunc i12 %sh_amt_132"   --->   Operation 919 'trunc' 'trunc_ln595_121' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln595_80 = zext i6 %trunc_ln595_121"   --->   Operation 920 'zext' 'zext_ln595_80' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 921 [1/1] (1.50ns)   --->   "%ashr_ln595_30 = ashr i54 %man_V_369, i54 %zext_ln595_80"   --->   Operation 921 'ashr' 'ashr_ln595_30' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln595_122 = trunc i54 %ashr_ln595_30"   --->   Operation 922 'trunc' 'trunc_ln595_122' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 923 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_122, i16 %HH_2_2_0"   --->   Operation 923 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.62>
ST_10 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7142"   --->   Operation 924 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & !icmp_ln591_30 & icmp_ln590_30 & icmp_ln594_30)> <Delay = 0.00>
ST_10 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln592_81 = trunc i54 %man_V_369"   --->   Operation 925 'trunc' 'trunc_ln592_81' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & icmp_ln591_30)> <Delay = 0.00>
ST_10 : Operation 926 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_81, i16 %HH_2_2_0"   --->   Operation 926 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & icmp_ln591_30)> <Delay = 0.62>
ST_10 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7142"   --->   Operation 927 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_18 & icmp_ln591_30)> <Delay = 0.00>
ST_10 : Operation 928 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_2_0"   --->   Operation 928 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_18)> <Delay = 0.62>
ST_10 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7142"   --->   Operation 929 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_18)> <Delay = 0.00>
ST_10 : Operation 930 [1/1] (0.00ns)   --->   "%ireg_12 = bitcast i64 %temp_c3_o2"   --->   Operation 930 'bitcast' 'ireg_12' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln564_72 = trunc i64 %ireg_12"   --->   Operation 931 'trunc' 'trunc_ln564_72' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 932 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63"   --->   Operation 932 'bitselect' 'p_Result_42' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 933 [1/1] (0.00ns)   --->   "%exp_tmp_139 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_12, i32 52, i32 62"   --->   Operation 933 'partselect' 'exp_tmp_139' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln501_24 = zext i11 %exp_tmp_139"   --->   Operation 934 'zext' 'zext_ln501_24' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln574_80 = trunc i64 %ireg_12"   --->   Operation 935 'trunc' 'trunc_ln574_80' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 936 [1/1] (0.00ns)   --->   "%p_Result_43 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_80"   --->   Operation 936 'bitconcatenate' 'p_Result_43' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln578_79 = zext i53 %p_Result_43"   --->   Operation 937 'zext' 'zext_ln578_79' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 938 [1/1] (1.10ns)   --->   "%man_V_393 = sub i54 0, i54 %zext_ln578_79"   --->   Operation 938 'sub' 'man_V_393' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 939 [1/1] (0.40ns)   --->   "%man_V_394 = select i1 %p_Result_42, i54 %man_V_393, i54 %zext_ln578_79"   --->   Operation 939 'select' 'man_V_394' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 940 [1/1] (1.13ns)   --->   "%icmp_ln580_24 = icmp_eq  i63 %trunc_ln564_72, i63 0"   --->   Operation 940 'icmp' 'icmp_ln580_24' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_24, void, void %ap_fixed_base.exit7142.ap_fixed_base.exit7113_crit_edge"   --->   Operation 941 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 942 [1/1] (0.80ns)   --->   "%F2_141 = sub i12 1075, i12 %zext_ln501_24"   --->   Operation 942 'sub' 'F2_141' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 943 [1/1] (0.97ns)   --->   "%icmp_ln590_36 = icmp_sgt  i12 %F2_141, i12 8"   --->   Operation 943 'icmp' 'icmp_ln590_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 944 [1/1] (0.80ns)   --->   "%add_ln590_36 = add i12 %F2_141, i12 4088"   --->   Operation 944 'add' 'add_ln590_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 945 [1/1] (0.80ns)   --->   "%sub_ln590_36 = sub i12 8, i12 %F2_141"   --->   Operation 945 'sub' 'sub_ln590_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 946 [1/1] (0.37ns)   --->   "%sh_amt_141 = select i1 %icmp_ln590_36, i12 %add_ln590_36, i12 %sub_ln590_36"   --->   Operation 946 'select' 'sh_amt_141' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln590_88 = sext i12 %sh_amt_141"   --->   Operation 947 'sext' 'sext_ln590_88' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.00>
ST_10 : Operation 948 [1/1] (0.97ns)   --->   "%icmp_ln591_36 = icmp_eq  i12 %F2_141, i12 8"   --->   Operation 948 'icmp' 'icmp_ln591_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_36, void, void"   --->   Operation 949 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24)> <Delay = 0.00>
ST_10 : Operation 950 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_36, void, void"   --->   Operation 950 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36)> <Delay = 0.00>
ST_10 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln611_48 = trunc i54 %man_V_394"   --->   Operation 951 'trunc' 'trunc_ln611_48' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_10 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_141, i32 4, i32 11"   --->   Operation 952 'partselect' 'tmp_300' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_10 : Operation 953 [1/1] (0.84ns)   --->   "%icmp_ln612_90 = icmp_eq  i8 %tmp_300, i8 0"   --->   Operation 953 'icmp' 'icmp_ln612_90' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 954 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_90, void %.ap_fixed_base.exit7113_crit_edge, void"   --->   Operation 954 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36)> <Delay = 0.00>
ST_10 : Operation 955 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_2_0"   --->   Operation 955 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & !icmp_ln612_90)> <Delay = 0.62>
ST_10 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7113"   --->   Operation 956 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & !icmp_ln612_90)> <Delay = 0.00>
ST_10 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln590_88cast = trunc i31 %sext_ln590_88"   --->   Operation 957 'trunc' 'sext_ln590_88cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_90)> <Delay = 0.00>
ST_10 : Operation 958 [1/1] (0.90ns)   --->   "%shl_ln613_36 = shl i16 %trunc_ln611_48, i16 %sext_ln590_88cast"   --->   Operation 958 'shl' 'shl_ln613_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_90)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 959 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_36, i16 %HH_3_2_0"   --->   Operation 959 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_90)> <Delay = 0.62>
ST_10 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7113"   --->   Operation 960 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & !icmp_ln590_36 & icmp_ln612_90)> <Delay = 0.00>
ST_10 : Operation 961 [1/1] (0.97ns)   --->   "%icmp_ln594_36 = icmp_ult  i12 %sh_amt_141, i12 54"   --->   Operation 961 'icmp' 'icmp_ln594_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_36, void, void"   --->   Operation 962 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36)> <Delay = 0.00>
ST_10 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63"   --->   Operation 963 'bitselect' 'tmp_309' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 964 [1/1] (0.17ns)   --->   "%select_ln597_90 = select i1 %tmp_309, i16 65535, i16 0"   --->   Operation 964 'select' 'select_ln597_90' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 965 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_90, i16 %HH_3_2_0"   --->   Operation 965 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.62>
ST_10 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7113"   --->   Operation 966 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & !icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln595_139 = trunc i12 %sh_amt_141"   --->   Operation 967 'trunc' 'trunc_ln595_139' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln595_88 = zext i6 %trunc_ln595_139"   --->   Operation 968 'zext' 'zext_ln595_88' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 969 [1/1] (1.50ns)   --->   "%ashr_ln595_36 = ashr i54 %man_V_394, i54 %zext_ln595_88"   --->   Operation 969 'ashr' 'ashr_ln595_36' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln595_140 = trunc i54 %ashr_ln595_36"   --->   Operation 970 'trunc' 'trunc_ln595_140' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 971 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_140, i16 %HH_3_2_0"   --->   Operation 971 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.62>
ST_10 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7113"   --->   Operation 972 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & !icmp_ln591_36 & icmp_ln590_36 & icmp_ln594_36)> <Delay = 0.00>
ST_10 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln592_90 = trunc i54 %man_V_394"   --->   Operation 973 'trunc' 'trunc_ln592_90' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.00>
ST_10 : Operation 974 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_90, i16 %HH_3_2_0"   --->   Operation 974 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.62>
ST_10 : Operation 975 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7113"   --->   Operation 975 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_24 & icmp_ln591_36)> <Delay = 0.00>
ST_10 : Operation 976 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_2_0"   --->   Operation 976 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_24)> <Delay = 0.62>
ST_10 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7113"   --->   Operation 977 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_24)> <Delay = 0.00>
ST_10 : Operation 978 [1/1] (0.00ns)   --->   "%ireg_13 = bitcast i64 %temp_c4_o1"   --->   Operation 978 'bitcast' 'ireg_13' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln564_78 = trunc i64 %ireg_13"   --->   Operation 979 'trunc' 'trunc_ln564_78' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 980 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63"   --->   Operation 980 'bitselect' 'p_Result_44' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 981 [1/1] (0.00ns)   --->   "%exp_tmp_145 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_13, i32 52, i32 62"   --->   Operation 981 'partselect' 'exp_tmp_145' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln501_31 = zext i11 %exp_tmp_145"   --->   Operation 982 'zext' 'zext_ln501_31' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln574_86 = trunc i64 %ireg_13"   --->   Operation 983 'trunc' 'trunc_ln574_86' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 984 [1/1] (0.00ns)   --->   "%p_Result_45 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_86"   --->   Operation 984 'bitconcatenate' 'p_Result_45' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln578_86 = zext i53 %p_Result_45"   --->   Operation 985 'zext' 'zext_ln578_86' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 986 [1/1] (1.10ns)   --->   "%man_V_411 = sub i54 0, i54 %zext_ln578_86"   --->   Operation 986 'sub' 'man_V_411' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 987 [1/1] (0.40ns)   --->   "%man_V_412 = select i1 %p_Result_44, i54 %man_V_411, i54 %zext_ln578_86"   --->   Operation 987 'select' 'man_V_412' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 988 [1/1] (1.13ns)   --->   "%icmp_ln580_31 = icmp_eq  i63 %trunc_ln564_78, i63 0"   --->   Operation 988 'icmp' 'icmp_ln580_31' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_31, void, void %ap_fixed_base.exit7113.ap_fixed_base.exit7084_crit_edge"   --->   Operation 989 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 990 [1/1] (0.80ns)   --->   "%F2_147 = sub i12 1075, i12 %zext_ln501_31"   --->   Operation 990 'sub' 'F2_147' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 991 [1/1] (0.97ns)   --->   "%icmp_ln590_43 = icmp_sgt  i12 %F2_147, i12 8"   --->   Operation 991 'icmp' 'icmp_ln590_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 992 [1/1] (0.80ns)   --->   "%add_ln590_43 = add i12 %F2_147, i12 4088"   --->   Operation 992 'add' 'add_ln590_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 993 [1/1] (0.80ns)   --->   "%sub_ln590_43 = sub i12 8, i12 %F2_147"   --->   Operation 993 'sub' 'sub_ln590_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 994 [1/1] (0.37ns)   --->   "%sh_amt_147 = select i1 %icmp_ln590_43, i12 %add_ln590_43, i12 %sub_ln590_43"   --->   Operation 994 'select' 'sh_amt_147' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln590_96 = sext i12 %sh_amt_147"   --->   Operation 995 'sext' 'sext_ln590_96' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.00>
ST_10 : Operation 996 [1/1] (0.97ns)   --->   "%icmp_ln591_43 = icmp_eq  i12 %F2_147, i12 8"   --->   Operation 996 'icmp' 'icmp_ln591_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_43, void, void"   --->   Operation 997 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31)> <Delay = 0.00>
ST_10 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_43, void, void"   --->   Operation 998 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43)> <Delay = 0.00>
ST_10 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln611_54 = trunc i54 %man_V_412"   --->   Operation 999 'trunc' 'trunc_ln611_54' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_10 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_147, i32 4, i32 11"   --->   Operation 1000 'partselect' 'tmp_321' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_10 : Operation 1001 [1/1] (0.84ns)   --->   "%icmp_ln612_96 = icmp_eq  i8 %tmp_321, i8 0"   --->   Operation 1001 'icmp' 'icmp_ln612_96' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1002 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_96, void %.ap_fixed_base.exit7084_crit_edge, void"   --->   Operation 1002 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43)> <Delay = 0.00>
ST_10 : Operation 1003 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_3_0"   --->   Operation 1003 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & !icmp_ln612_96)> <Delay = 0.62>
ST_10 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7084"   --->   Operation 1004 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & !icmp_ln612_96)> <Delay = 0.00>
ST_10 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln590_96cast = trunc i31 %sext_ln590_96"   --->   Operation 1005 'trunc' 'sext_ln590_96cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_96)> <Delay = 0.00>
ST_10 : Operation 1006 [1/1] (0.90ns)   --->   "%shl_ln613_43 = shl i16 %trunc_ln611_54, i16 %sext_ln590_96cast"   --->   Operation 1006 'shl' 'shl_ln613_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_96)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1007 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_43, i16 %HH_2_3_0"   --->   Operation 1007 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_96)> <Delay = 0.62>
ST_10 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7084"   --->   Operation 1008 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & !icmp_ln590_43 & icmp_ln612_96)> <Delay = 0.00>
ST_10 : Operation 1009 [1/1] (0.97ns)   --->   "%icmp_ln594_43 = icmp_ult  i12 %sh_amt_147, i12 54"   --->   Operation 1009 'icmp' 'icmp_ln594_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_43, void, void"   --->   Operation 1010 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43)> <Delay = 0.00>
ST_10 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63"   --->   Operation 1011 'bitselect' 'tmp_327' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1012 [1/1] (0.17ns)   --->   "%select_ln597_96 = select i1 %tmp_327, i16 65535, i16 0"   --->   Operation 1012 'select' 'select_ln597_96' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1013 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_96, i16 %HH_2_3_0"   --->   Operation 1013 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.62>
ST_10 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7084"   --->   Operation 1014 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & !icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln595_151 = trunc i12 %sh_amt_147"   --->   Operation 1015 'trunc' 'trunc_ln595_151' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln595_96 = zext i6 %trunc_ln595_151"   --->   Operation 1016 'zext' 'zext_ln595_96' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1017 [1/1] (1.50ns)   --->   "%ashr_ln595_43 = ashr i54 %man_V_412, i54 %zext_ln595_96"   --->   Operation 1017 'ashr' 'ashr_ln595_43' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln595_152 = trunc i54 %ashr_ln595_43"   --->   Operation 1018 'trunc' 'trunc_ln595_152' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1019 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_152, i16 %HH_2_3_0"   --->   Operation 1019 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.62>
ST_10 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7084"   --->   Operation 1020 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & !icmp_ln591_43 & icmp_ln590_43 & icmp_ln594_43)> <Delay = 0.00>
ST_10 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln592_96 = trunc i54 %man_V_412"   --->   Operation 1021 'trunc' 'trunc_ln592_96' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.00>
ST_10 : Operation 1022 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_96, i16 %HH_2_3_0"   --->   Operation 1022 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.62>
ST_10 : Operation 1023 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7084"   --->   Operation 1023 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_31 & icmp_ln591_43)> <Delay = 0.00>
ST_10 : Operation 1024 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_3_0"   --->   Operation 1024 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_31)> <Delay = 0.62>
ST_10 : Operation 1025 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7084"   --->   Operation 1025 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_31)> <Delay = 0.00>
ST_10 : Operation 1026 [1/1] (0.00ns)   --->   "%ireg_14 = bitcast i64 %temp_c4_o2"   --->   Operation 1026 'bitcast' 'ireg_14' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln564_84 = trunc i64 %ireg_14"   --->   Operation 1027 'trunc' 'trunc_ln564_84' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1028 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63"   --->   Operation 1028 'bitselect' 'p_Result_46' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1029 [1/1] (0.00ns)   --->   "%exp_tmp_151 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_14, i32 52, i32 62"   --->   Operation 1029 'partselect' 'exp_tmp_151' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln501_38 = zext i11 %exp_tmp_151"   --->   Operation 1030 'zext' 'zext_ln501_38' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln574_92 = trunc i64 %ireg_14"   --->   Operation 1031 'trunc' 'trunc_ln574_92' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1032 [1/1] (0.00ns)   --->   "%p_Result_47 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_92"   --->   Operation 1032 'bitconcatenate' 'p_Result_47' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln578_92 = zext i53 %p_Result_47"   --->   Operation 1033 'zext' 'zext_ln578_92' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1034 [1/1] (1.10ns)   --->   "%man_V_429 = sub i54 0, i54 %zext_ln578_92"   --->   Operation 1034 'sub' 'man_V_429' <Predicate = (trunc_ln138 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1035 [1/1] (0.40ns)   --->   "%man_V_430 = select i1 %p_Result_46, i54 %man_V_429, i54 %zext_ln578_92"   --->   Operation 1035 'select' 'man_V_430' <Predicate = (trunc_ln138 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1036 [1/1] (1.13ns)   --->   "%icmp_ln580_38 = icmp_eq  i63 %trunc_ln564_84, i63 0"   --->   Operation 1036 'icmp' 'icmp_ln580_38' <Predicate = (trunc_ln138 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_38, void, void %ap_fixed_base.exit7084.arrayidx46322.0.0.02968.exit_crit_edge"   --->   Operation 1037 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2)> <Delay = 0.00>
ST_10 : Operation 1038 [1/1] (0.80ns)   --->   "%F2_153 = sub i12 1075, i12 %zext_ln501_38"   --->   Operation 1038 'sub' 'F2_153' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1039 [1/1] (0.97ns)   --->   "%icmp_ln590_50 = icmp_sgt  i12 %F2_153, i12 8"   --->   Operation 1039 'icmp' 'icmp_ln590_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1040 [1/1] (0.80ns)   --->   "%add_ln590_50 = add i12 %F2_153, i12 4088"   --->   Operation 1040 'add' 'add_ln590_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1041 [1/1] (0.80ns)   --->   "%sub_ln590_50 = sub i12 8, i12 %F2_153"   --->   Operation 1041 'sub' 'sub_ln590_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1042 [1/1] (0.37ns)   --->   "%sh_amt_153 = select i1 %icmp_ln590_50, i12 %add_ln590_50, i12 %sub_ln590_50"   --->   Operation 1042 'select' 'sh_amt_153' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln590_102 = sext i12 %sh_amt_153"   --->   Operation 1043 'sext' 'sext_ln590_102' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.00>
ST_10 : Operation 1044 [1/1] (0.97ns)   --->   "%icmp_ln591_50 = icmp_eq  i12 %F2_153, i12 8"   --->   Operation 1044 'icmp' 'icmp_ln591_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_50, void, void"   --->   Operation 1045 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38)> <Delay = 0.00>
ST_10 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_50, void, void"   --->   Operation 1046 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50)> <Delay = 0.00>
ST_10 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln611_60 = trunc i54 %man_V_430"   --->   Operation 1047 'trunc' 'trunc_ln611_60' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_10 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_153, i32 4, i32 11"   --->   Operation 1048 'partselect' 'tmp_339' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_10 : Operation 1049 [1/1] (0.84ns)   --->   "%icmp_ln612_102 = icmp_eq  i8 %tmp_339, i8 0"   --->   Operation 1049 'icmp' 'icmp_ln612_102' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_102, void %.arrayidx46322.0.0.02968.exit_crit_edge662, void"   --->   Operation 1050 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50)> <Delay = 0.00>
ST_10 : Operation 1051 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1051 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & !icmp_ln612_102)> <Delay = 0.42>
ST_10 : Operation 1052 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_3_0"   --->   Operation 1052 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & !icmp_ln612_102)> <Delay = 0.62>
ST_10 : Operation 1053 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1053 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & !icmp_ln612_102)> <Delay = 0.42>
ST_10 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln590_102cast = trunc i31 %sext_ln590_102"   --->   Operation 1054 'trunc' 'sext_ln590_102cast' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_102)> <Delay = 0.00>
ST_10 : Operation 1055 [1/1] (0.90ns)   --->   "%shl_ln613_50 = shl i16 %trunc_ln611_60, i16 %sext_ln590_102cast"   --->   Operation 1055 'shl' 'shl_ln613_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_102)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1056 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1056 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_102)> <Delay = 0.42>
ST_10 : Operation 1057 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_50, i16 %HH_3_3_0"   --->   Operation 1057 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_102)> <Delay = 0.62>
ST_10 : Operation 1058 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1058 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & !icmp_ln590_50 & icmp_ln612_102)> <Delay = 0.42>
ST_10 : Operation 1059 [1/1] (0.97ns)   --->   "%icmp_ln594_50 = icmp_ult  i12 %sh_amt_153, i12 54"   --->   Operation 1059 'icmp' 'icmp_ln594_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_50, void, void"   --->   Operation 1060 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50)> <Delay = 0.00>
ST_10 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63"   --->   Operation 1061 'bitselect' 'tmp_345' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.00>
ST_10 : Operation 1062 [1/1] (0.17ns)   --->   "%select_ln597_102 = select i1 %tmp_345, i16 65535, i16 0"   --->   Operation 1062 'select' 'select_ln597_102' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1063 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1063 'store' 'store_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.42>
ST_10 : Operation 1064 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_102, i16 %HH_3_3_0"   --->   Operation 1064 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.62>
ST_10 : Operation 1065 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1065 'br' 'br_ln0' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & !icmp_ln594_50)> <Delay = 0.42>
ST_10 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln595_163 = trunc i12 %sh_amt_153"   --->   Operation 1066 'trunc' 'trunc_ln595_163' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_10 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln595_102 = zext i6 %trunc_ln595_163"   --->   Operation 1067 'zext' 'zext_ln595_102' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_10 : Operation 1068 [1/1] (1.50ns)   --->   "%ashr_ln595_50 = ashr i54 %man_V_430, i54 %zext_ln595_102"   --->   Operation 1068 'ashr' 'ashr_ln595_50' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln595_164 = trunc i54 %ashr_ln595_50"   --->   Operation 1069 'trunc' 'trunc_ln595_164' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.00>
ST_10 : Operation 1070 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1070 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.42>
ST_10 : Operation 1071 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_164, i16 %HH_3_3_0"   --->   Operation 1071 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.62>
ST_10 : Operation 1072 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1072 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & !icmp_ln591_50 & icmp_ln590_50 & icmp_ln594_50)> <Delay = 0.42>
ST_10 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln592_102 = trunc i54 %man_V_430"   --->   Operation 1073 'trunc' 'trunc_ln592_102' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.00>
ST_10 : Operation 1074 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1074 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.42>
ST_10 : Operation 1075 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_102, i16 %HH_3_3_0"   --->   Operation 1075 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.62>
ST_10 : Operation 1076 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1076 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & !icmp_ln580_38 & icmp_ln591_50)> <Delay = 0.42>
ST_10 : Operation 1077 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_0_0"   --->   Operation 1077 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_38)> <Delay = 0.42>
ST_10 : Operation 1078 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_3_0"   --->   Operation 1078 'store' 'store_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_38)> <Delay = 0.62>
ST_10 : Operation 1079 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1079 'br' 'br_ln191' <Predicate = (trunc_ln138 == 2 & icmp_ln580_38)> <Delay = 0.42>
ST_10 : Operation 1080 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %temp_c2_o1"   --->   Operation 1080 'bitcast' 'ireg_3' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln564_46 = trunc i64 %ireg_3"   --->   Operation 1081 'trunc' 'trunc_ln564_46' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1082 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 1082 'bitselect' 'p_Result_24' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1083 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 1083 'partselect' 'exp_tmp_9' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln501_9 = zext i11 %exp_tmp_9"   --->   Operation 1084 'zext' 'zext_ln501_9' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln574_54 = trunc i64 %ireg_3"   --->   Operation 1085 'trunc' 'trunc_ln574_54' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1086 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_54"   --->   Operation 1086 'bitconcatenate' 'p_Result_25' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln578_54 = zext i53 %p_Result_25"   --->   Operation 1087 'zext' 'zext_ln578_54' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1088 [1/1] (1.10ns)   --->   "%man_V_228 = sub i54 0, i54 %zext_ln578_54"   --->   Operation 1088 'sub' 'man_V_228' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1089 [1/1] (0.40ns)   --->   "%man_V_231 = select i1 %p_Result_24, i54 %man_V_228, i54 %zext_ln578_54"   --->   Operation 1089 'select' 'man_V_231' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1090 [1/1] (1.13ns)   --->   "%icmp_ln580_9 = icmp_eq  i63 %trunc_ln564_46, i63 0"   --->   Operation 1090 'icmp' 'icmp_ln580_9' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1091 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_9, void, void %arrayidx46322.0.0.02968.case.1.ap_fixed_base.exit7374_crit_edge"   --->   Operation 1091 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1092 [1/1] (0.80ns)   --->   "%F2_61 = sub i12 1075, i12 %zext_ln501_9"   --->   Operation 1092 'sub' 'F2_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1093 [1/1] (0.97ns)   --->   "%icmp_ln590_17 = icmp_sgt  i12 %F2_61, i12 8"   --->   Operation 1093 'icmp' 'icmp_ln590_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1094 [1/1] (0.80ns)   --->   "%add_ln590_17 = add i12 %F2_61, i12 4088"   --->   Operation 1094 'add' 'add_ln590_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1095 [1/1] (0.80ns)   --->   "%sub_ln590_17 = sub i12 8, i12 %F2_61"   --->   Operation 1095 'sub' 'sub_ln590_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1096 [1/1] (0.37ns)   --->   "%sh_amt_61 = select i1 %icmp_ln590_17, i12 %add_ln590_17, i12 %sub_ln590_17"   --->   Operation 1096 'select' 'sh_amt_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln590_61 = sext i12 %sh_amt_61"   --->   Operation 1097 'sext' 'sext_ln590_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.00>
ST_10 : Operation 1098 [1/1] (0.97ns)   --->   "%icmp_ln591_17 = icmp_eq  i12 %F2_61, i12 8"   --->   Operation 1098 'icmp' 'icmp_ln591_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1099 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_17, void, void"   --->   Operation 1099 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9)> <Delay = 0.00>
ST_10 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_17, void, void"   --->   Operation 1100 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17)> <Delay = 0.00>
ST_10 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln611_19 = trunc i54 %man_V_231"   --->   Operation 1101 'trunc' 'trunc_ln611_19' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17)> <Delay = 0.00>
ST_10 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_61, i32 4, i32 11"   --->   Operation 1102 'partselect' 'tmp_220' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17)> <Delay = 0.00>
ST_10 : Operation 1103 [1/1] (0.84ns)   --->   "%icmp_ln612_61 = icmp_eq  i8 %tmp_220, i8 0"   --->   Operation 1103 'icmp' 'icmp_ln612_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_61, void %.ap_fixed_base.exit7374_crit_edge, void"   --->   Operation 1104 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17)> <Delay = 0.00>
ST_10 : Operation 1105 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_1_0"   --->   Operation 1105 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & !icmp_ln612_61)> <Delay = 0.62>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7374"   --->   Operation 1106 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & !icmp_ln612_61)> <Delay = 0.00>
ST_10 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln590_61cast = trunc i31 %sext_ln590_61"   --->   Operation 1107 'trunc' 'sext_ln590_61cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & icmp_ln612_61)> <Delay = 0.00>
ST_10 : Operation 1108 [1/1] (0.90ns)   --->   "%shl_ln613_17 = shl i16 %trunc_ln611_19, i16 %sext_ln590_61cast"   --->   Operation 1108 'shl' 'shl_ln613_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & icmp_ln612_61)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1109 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_17, i16 %HH_0_1_0"   --->   Operation 1109 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & icmp_ln612_61)> <Delay = 0.62>
ST_10 : Operation 1110 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7374"   --->   Operation 1110 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & !icmp_ln590_17 & icmp_ln612_61)> <Delay = 0.00>
ST_10 : Operation 1111 [1/1] (0.97ns)   --->   "%icmp_ln594_17 = icmp_ult  i12 %sh_amt_61, i12 54"   --->   Operation 1111 'icmp' 'icmp_ln594_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_17, void, void"   --->   Operation 1112 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17)> <Delay = 0.00>
ST_10 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 1113 'bitselect' 'tmp_228' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & !icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1114 [1/1] (0.17ns)   --->   "%select_ln597_61 = select i1 %tmp_228, i16 65535, i16 0"   --->   Operation 1114 'select' 'select_ln597_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & !icmp_ln594_17)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1115 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_61, i16 %HH_0_1_0"   --->   Operation 1115 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & !icmp_ln594_17)> <Delay = 0.62>
ST_10 : Operation 1116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7374"   --->   Operation 1116 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & !icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln595_81 = trunc i12 %sh_amt_61"   --->   Operation 1117 'trunc' 'trunc_ln595_81' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln595_61 = zext i6 %trunc_ln595_81"   --->   Operation 1118 'zext' 'zext_ln595_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1119 [1/1] (1.50ns)   --->   "%ashr_ln595_17 = ashr i54 %man_V_231, i54 %zext_ln595_61"   --->   Operation 1119 'ashr' 'ashr_ln595_17' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln595_82 = trunc i54 %ashr_ln595_17"   --->   Operation 1120 'trunc' 'trunc_ln595_82' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1121 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_82, i16 %HH_0_1_0"   --->   Operation 1121 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 0.62>
ST_10 : Operation 1122 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7374"   --->   Operation 1122 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & !icmp_ln591_17 & icmp_ln590_17 & icmp_ln594_17)> <Delay = 0.00>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln592_61 = trunc i54 %man_V_231"   --->   Operation 1123 'trunc' 'trunc_ln592_61' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & icmp_ln591_17)> <Delay = 0.00>
ST_10 : Operation 1124 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_61, i16 %HH_0_1_0"   --->   Operation 1124 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & icmp_ln591_17)> <Delay = 0.62>
ST_10 : Operation 1125 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7374"   --->   Operation 1125 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_9 & icmp_ln591_17)> <Delay = 0.00>
ST_10 : Operation 1126 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_1_0"   --->   Operation 1126 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_9)> <Delay = 0.62>
ST_10 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7374"   --->   Operation 1127 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_9)> <Delay = 0.00>
ST_10 : Operation 1128 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %temp_c2_o2"   --->   Operation 1128 'bitcast' 'ireg_4' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln564_55 = trunc i64 %ireg_4"   --->   Operation 1129 'trunc' 'trunc_ln564_55' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1130 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 1130 'bitselect' 'p_Result_26' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1131 [1/1] (0.00ns)   --->   "%exp_tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 1131 'partselect' 'exp_tmp_122' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln501_13 = zext i11 %exp_tmp_122"   --->   Operation 1132 'zext' 'zext_ln501_13' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln574_63 = trunc i64 %ireg_4"   --->   Operation 1133 'trunc' 'trunc_ln574_63' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1134 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_63"   --->   Operation 1134 'bitconcatenate' 'p_Result_27' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln578_63 = zext i53 %p_Result_27"   --->   Operation 1135 'zext' 'zext_ln578_63' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1136 [1/1] (1.10ns)   --->   "%man_V_313 = sub i54 0, i54 %zext_ln578_63"   --->   Operation 1136 'sub' 'man_V_313' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1137 [1/1] (0.40ns)   --->   "%man_V_316 = select i1 %p_Result_26, i54 %man_V_313, i54 %zext_ln578_63"   --->   Operation 1137 'select' 'man_V_316' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1138 [1/1] (1.13ns)   --->   "%icmp_ln580_13 = icmp_eq  i63 %trunc_ln564_55, i63 0"   --->   Operation 1138 'icmp' 'icmp_ln580_13' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_13, void, void %ap_fixed_base.exit7374.ap_fixed_base.exit7345_crit_edge"   --->   Operation 1139 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1140 [1/1] (0.80ns)   --->   "%F2_76 = sub i12 1075, i12 %zext_ln501_13"   --->   Operation 1140 'sub' 'F2_76' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/1] (0.97ns)   --->   "%icmp_ln590_23 = icmp_sgt  i12 %F2_76, i12 8"   --->   Operation 1141 'icmp' 'icmp_ln590_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1142 [1/1] (0.80ns)   --->   "%add_ln590_23 = add i12 %F2_76, i12 4088"   --->   Operation 1142 'add' 'add_ln590_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1143 [1/1] (0.80ns)   --->   "%sub_ln590_23 = sub i12 8, i12 %F2_76"   --->   Operation 1143 'sub' 'sub_ln590_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1144 [1/1] (0.37ns)   --->   "%sh_amt_76 = select i1 %icmp_ln590_23, i12 %add_ln590_23, i12 %sub_ln590_23"   --->   Operation 1144 'select' 'sh_amt_76' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln590_71 = sext i12 %sh_amt_76"   --->   Operation 1145 'sext' 'sext_ln590_71' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.00>
ST_10 : Operation 1146 [1/1] (0.97ns)   --->   "%icmp_ln591_23 = icmp_eq  i12 %F2_76, i12 8"   --->   Operation 1146 'icmp' 'icmp_ln591_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1147 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_23, void, void"   --->   Operation 1147 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13)> <Delay = 0.00>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_23, void, void"   --->   Operation 1148 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23)> <Delay = 0.00>
ST_10 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln611_30 = trunc i54 %man_V_316"   --->   Operation 1149 'trunc' 'trunc_ln611_30' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23)> <Delay = 0.00>
ST_10 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_76, i32 4, i32 11"   --->   Operation 1150 'partselect' 'tmp_248' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23)> <Delay = 0.00>
ST_10 : Operation 1151 [1/1] (0.84ns)   --->   "%icmp_ln612_72 = icmp_eq  i8 %tmp_248, i8 0"   --->   Operation 1151 'icmp' 'icmp_ln612_72' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1152 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_72, void %.ap_fixed_base.exit7345_crit_edge, void"   --->   Operation 1152 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23)> <Delay = 0.00>
ST_10 : Operation 1153 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_1_0"   --->   Operation 1153 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & !icmp_ln612_72)> <Delay = 0.62>
ST_10 : Operation 1154 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7345"   --->   Operation 1154 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & !icmp_ln612_72)> <Delay = 0.00>
ST_10 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln590_71cast = trunc i31 %sext_ln590_71"   --->   Operation 1155 'trunc' 'sext_ln590_71cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & icmp_ln612_72)> <Delay = 0.00>
ST_10 : Operation 1156 [1/1] (0.90ns)   --->   "%shl_ln613_23 = shl i16 %trunc_ln611_30, i16 %sext_ln590_71cast"   --->   Operation 1156 'shl' 'shl_ln613_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & icmp_ln612_72)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1157 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_23, i16 %HH_1_1_0"   --->   Operation 1157 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & icmp_ln612_72)> <Delay = 0.62>
ST_10 : Operation 1158 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7345"   --->   Operation 1158 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & !icmp_ln590_23 & icmp_ln612_72)> <Delay = 0.00>
ST_10 : Operation 1159 [1/1] (0.97ns)   --->   "%icmp_ln594_23 = icmp_ult  i12 %sh_amt_76, i12 54"   --->   Operation 1159 'icmp' 'icmp_ln594_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_23, void, void"   --->   Operation 1160 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23)> <Delay = 0.00>
ST_10 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 1161 'bitselect' 'tmp_257' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & !icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1162 [1/1] (0.17ns)   --->   "%select_ln597_72 = select i1 %tmp_257, i16 65535, i16 0"   --->   Operation 1162 'select' 'select_ln597_72' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & !icmp_ln594_23)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1163 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_72, i16 %HH_1_1_0"   --->   Operation 1163 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & !icmp_ln594_23)> <Delay = 0.62>
ST_10 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7345"   --->   Operation 1164 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & !icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln595_103 = trunc i12 %sh_amt_76"   --->   Operation 1165 'trunc' 'trunc_ln595_103' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln595_71 = zext i6 %trunc_ln595_103"   --->   Operation 1166 'zext' 'zext_ln595_71' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1167 [1/1] (1.50ns)   --->   "%ashr_ln595_23 = ashr i54 %man_V_316, i54 %zext_ln595_71"   --->   Operation 1167 'ashr' 'ashr_ln595_23' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln595_104 = trunc i54 %ashr_ln595_23"   --->   Operation 1168 'trunc' 'trunc_ln595_104' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1169 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_104, i16 %HH_1_1_0"   --->   Operation 1169 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 0.62>
ST_10 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7345"   --->   Operation 1170 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & !icmp_ln591_23 & icmp_ln590_23 & icmp_ln594_23)> <Delay = 0.00>
ST_10 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln592_72 = trunc i54 %man_V_316"   --->   Operation 1171 'trunc' 'trunc_ln592_72' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & icmp_ln591_23)> <Delay = 0.00>
ST_10 : Operation 1172 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_72, i16 %HH_1_1_0"   --->   Operation 1172 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & icmp_ln591_23)> <Delay = 0.62>
ST_10 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7345"   --->   Operation 1173 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_13 & icmp_ln591_23)> <Delay = 0.00>
ST_10 : Operation 1174 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_1_0"   --->   Operation 1174 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_13)> <Delay = 0.62>
ST_10 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7345"   --->   Operation 1175 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_13)> <Delay = 0.00>
ST_10 : Operation 1176 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %temp_c3_o1"   --->   Operation 1176 'bitcast' 'ireg_5' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln564_63 = trunc i64 %ireg_5"   --->   Operation 1177 'trunc' 'trunc_ln564_63' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1178 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 1178 'bitselect' 'p_Result_28' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1179 [1/1] (0.00ns)   --->   "%exp_tmp_130 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 1179 'partselect' 'exp_tmp_130' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln501_17 = zext i11 %exp_tmp_130"   --->   Operation 1180 'zext' 'zext_ln501_17' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln574_71 = trunc i64 %ireg_5"   --->   Operation 1181 'trunc' 'trunc_ln574_71' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1182 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_71"   --->   Operation 1182 'bitconcatenate' 'p_Result_29' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln578_70 = zext i53 %p_Result_29"   --->   Operation 1183 'zext' 'zext_ln578_70' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1184 [1/1] (1.10ns)   --->   "%man_V_365 = sub i54 0, i54 %zext_ln578_70"   --->   Operation 1184 'sub' 'man_V_365' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1185 [1/1] (0.40ns)   --->   "%man_V_366 = select i1 %p_Result_28, i54 %man_V_365, i54 %zext_ln578_70"   --->   Operation 1185 'select' 'man_V_366' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1186 [1/1] (1.13ns)   --->   "%icmp_ln580_17 = icmp_eq  i63 %trunc_ln564_63, i63 0"   --->   Operation 1186 'icmp' 'icmp_ln580_17' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_17, void, void %ap_fixed_base.exit7345.ap_fixed_base.exit7316_crit_edge"   --->   Operation 1187 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1188 [1/1] (0.80ns)   --->   "%F2_131 = sub i12 1075, i12 %zext_ln501_17"   --->   Operation 1188 'sub' 'F2_131' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1189 [1/1] (0.97ns)   --->   "%icmp_ln590_29 = icmp_sgt  i12 %F2_131, i12 8"   --->   Operation 1189 'icmp' 'icmp_ln590_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1190 [1/1] (0.80ns)   --->   "%add_ln590_29 = add i12 %F2_131, i12 4088"   --->   Operation 1190 'add' 'add_ln590_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1191 [1/1] (0.80ns)   --->   "%sub_ln590_29 = sub i12 8, i12 %F2_131"   --->   Operation 1191 'sub' 'sub_ln590_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1192 [1/1] (0.37ns)   --->   "%sh_amt_131 = select i1 %icmp_ln590_29, i12 %add_ln590_29, i12 %sub_ln590_29"   --->   Operation 1192 'select' 'sh_amt_131' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln590_79 = sext i12 %sh_amt_131"   --->   Operation 1193 'sext' 'sext_ln590_79' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.00>
ST_10 : Operation 1194 [1/1] (0.97ns)   --->   "%icmp_ln591_29 = icmp_eq  i12 %F2_131, i12 8"   --->   Operation 1194 'icmp' 'icmp_ln591_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_29, void, void"   --->   Operation 1195 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17)> <Delay = 0.00>
ST_10 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_29, void, void"   --->   Operation 1196 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29)> <Delay = 0.00>
ST_10 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln611_38 = trunc i54 %man_V_366"   --->   Operation 1197 'trunc' 'trunc_ln611_38' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29)> <Delay = 0.00>
ST_10 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_131, i32 4, i32 11"   --->   Operation 1198 'partselect' 'tmp_274' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29)> <Delay = 0.00>
ST_10 : Operation 1199 [1/1] (0.84ns)   --->   "%icmp_ln612_80 = icmp_eq  i8 %tmp_274, i8 0"   --->   Operation 1199 'icmp' 'icmp_ln612_80' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1200 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_80, void %.ap_fixed_base.exit7316_crit_edge, void"   --->   Operation 1200 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29)> <Delay = 0.00>
ST_10 : Operation 1201 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_2_0"   --->   Operation 1201 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & !icmp_ln612_80)> <Delay = 0.62>
ST_10 : Operation 1202 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7316"   --->   Operation 1202 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & !icmp_ln612_80)> <Delay = 0.00>
ST_10 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln590_79cast = trunc i31 %sext_ln590_79"   --->   Operation 1203 'trunc' 'sext_ln590_79cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & icmp_ln612_80)> <Delay = 0.00>
ST_10 : Operation 1204 [1/1] (0.90ns)   --->   "%shl_ln613_29 = shl i16 %trunc_ln611_38, i16 %sext_ln590_79cast"   --->   Operation 1204 'shl' 'shl_ln613_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & icmp_ln612_80)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1205 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_29, i16 %HH_0_2_0"   --->   Operation 1205 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & icmp_ln612_80)> <Delay = 0.62>
ST_10 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7316"   --->   Operation 1206 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & !icmp_ln590_29 & icmp_ln612_80)> <Delay = 0.00>
ST_10 : Operation 1207 [1/1] (0.97ns)   --->   "%icmp_ln594_29 = icmp_ult  i12 %sh_amt_131, i12 54"   --->   Operation 1207 'icmp' 'icmp_ln594_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_29, void, void"   --->   Operation 1208 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29)> <Delay = 0.00>
ST_10 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 1209 'bitselect' 'tmp_281' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & !icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1210 [1/1] (0.17ns)   --->   "%select_ln597_80 = select i1 %tmp_281, i16 65535, i16 0"   --->   Operation 1210 'select' 'select_ln597_80' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & !icmp_ln594_29)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1211 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_80, i16 %HH_0_2_0"   --->   Operation 1211 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & !icmp_ln594_29)> <Delay = 0.62>
ST_10 : Operation 1212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7316"   --->   Operation 1212 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & !icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln595_119 = trunc i12 %sh_amt_131"   --->   Operation 1213 'trunc' 'trunc_ln595_119' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln595_79 = zext i6 %trunc_ln595_119"   --->   Operation 1214 'zext' 'zext_ln595_79' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1215 [1/1] (1.50ns)   --->   "%ashr_ln595_29 = ashr i54 %man_V_366, i54 %zext_ln595_79"   --->   Operation 1215 'ashr' 'ashr_ln595_29' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln595_120 = trunc i54 %ashr_ln595_29"   --->   Operation 1216 'trunc' 'trunc_ln595_120' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1217 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_120, i16 %HH_0_2_0"   --->   Operation 1217 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 0.62>
ST_10 : Operation 1218 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7316"   --->   Operation 1218 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & !icmp_ln591_29 & icmp_ln590_29 & icmp_ln594_29)> <Delay = 0.00>
ST_10 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln592_80 = trunc i54 %man_V_366"   --->   Operation 1219 'trunc' 'trunc_ln592_80' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & icmp_ln591_29)> <Delay = 0.00>
ST_10 : Operation 1220 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_80, i16 %HH_0_2_0"   --->   Operation 1220 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & icmp_ln591_29)> <Delay = 0.62>
ST_10 : Operation 1221 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7316"   --->   Operation 1221 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_17 & icmp_ln591_29)> <Delay = 0.00>
ST_10 : Operation 1222 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_2_0"   --->   Operation 1222 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_17)> <Delay = 0.62>
ST_10 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7316"   --->   Operation 1223 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_17)> <Delay = 0.00>
ST_10 : Operation 1224 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %temp_c3_o2"   --->   Operation 1224 'bitcast' 'ireg_6' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln564_71 = trunc i64 %ireg_6"   --->   Operation 1225 'trunc' 'trunc_ln564_71' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1226 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 1226 'bitselect' 'p_Result_30' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1227 [1/1] (0.00ns)   --->   "%exp_tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 1227 'partselect' 'exp_tmp_138' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln501_23 = zext i11 %exp_tmp_138"   --->   Operation 1228 'zext' 'zext_ln501_23' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1229 [1/1] (0.00ns)   --->   "%trunc_ln574_79 = trunc i64 %ireg_6"   --->   Operation 1229 'trunc' 'trunc_ln574_79' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1230 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_79"   --->   Operation 1230 'bitconcatenate' 'p_Result_31' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln578_78 = zext i53 %p_Result_31"   --->   Operation 1231 'zext' 'zext_ln578_78' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1232 [1/1] (1.10ns)   --->   "%man_V_390 = sub i54 0, i54 %zext_ln578_78"   --->   Operation 1232 'sub' 'man_V_390' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1233 [1/1] (0.40ns)   --->   "%man_V_391 = select i1 %p_Result_30, i54 %man_V_390, i54 %zext_ln578_78"   --->   Operation 1233 'select' 'man_V_391' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1234 [1/1] (1.13ns)   --->   "%icmp_ln580_23 = icmp_eq  i63 %trunc_ln564_71, i63 0"   --->   Operation 1234 'icmp' 'icmp_ln580_23' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1235 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_23, void, void %ap_fixed_base.exit7316.ap_fixed_base.exit7287_crit_edge"   --->   Operation 1235 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1236 [1/1] (0.80ns)   --->   "%F2_140 = sub i12 1075, i12 %zext_ln501_23"   --->   Operation 1236 'sub' 'F2_140' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1237 [1/1] (0.97ns)   --->   "%icmp_ln590_35 = icmp_sgt  i12 %F2_140, i12 8"   --->   Operation 1237 'icmp' 'icmp_ln590_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1238 [1/1] (0.80ns)   --->   "%add_ln590_35 = add i12 %F2_140, i12 4088"   --->   Operation 1238 'add' 'add_ln590_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1239 [1/1] (0.80ns)   --->   "%sub_ln590_35 = sub i12 8, i12 %F2_140"   --->   Operation 1239 'sub' 'sub_ln590_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1240 [1/1] (0.37ns)   --->   "%sh_amt_140 = select i1 %icmp_ln590_35, i12 %add_ln590_35, i12 %sub_ln590_35"   --->   Operation 1240 'select' 'sh_amt_140' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln590_87 = sext i12 %sh_amt_140"   --->   Operation 1241 'sext' 'sext_ln590_87' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.00>
ST_10 : Operation 1242 [1/1] (0.97ns)   --->   "%icmp_ln591_35 = icmp_eq  i12 %F2_140, i12 8"   --->   Operation 1242 'icmp' 'icmp_ln591_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1243 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_35, void, void"   --->   Operation 1243 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23)> <Delay = 0.00>
ST_10 : Operation 1244 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_35, void, void"   --->   Operation 1244 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35)> <Delay = 0.00>
ST_10 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln611_47 = trunc i54 %man_V_391"   --->   Operation 1245 'trunc' 'trunc_ln611_47' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35)> <Delay = 0.00>
ST_10 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_140, i32 4, i32 11"   --->   Operation 1246 'partselect' 'tmp_299' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35)> <Delay = 0.00>
ST_10 : Operation 1247 [1/1] (0.84ns)   --->   "%icmp_ln612_89 = icmp_eq  i8 %tmp_299, i8 0"   --->   Operation 1247 'icmp' 'icmp_ln612_89' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_89, void %.ap_fixed_base.exit7287_crit_edge, void"   --->   Operation 1248 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35)> <Delay = 0.00>
ST_10 : Operation 1249 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_2_0"   --->   Operation 1249 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & !icmp_ln612_89)> <Delay = 0.62>
ST_10 : Operation 1250 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7287"   --->   Operation 1250 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & !icmp_ln612_89)> <Delay = 0.00>
ST_10 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln590_87cast = trunc i31 %sext_ln590_87"   --->   Operation 1251 'trunc' 'sext_ln590_87cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & icmp_ln612_89)> <Delay = 0.00>
ST_10 : Operation 1252 [1/1] (0.90ns)   --->   "%shl_ln613_35 = shl i16 %trunc_ln611_47, i16 %sext_ln590_87cast"   --->   Operation 1252 'shl' 'shl_ln613_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & icmp_ln612_89)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1253 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_35, i16 %HH_1_2_0"   --->   Operation 1253 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & icmp_ln612_89)> <Delay = 0.62>
ST_10 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7287"   --->   Operation 1254 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & !icmp_ln590_35 & icmp_ln612_89)> <Delay = 0.00>
ST_10 : Operation 1255 [1/1] (0.97ns)   --->   "%icmp_ln594_35 = icmp_ult  i12 %sh_amt_140, i12 54"   --->   Operation 1255 'icmp' 'icmp_ln594_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_35, void, void"   --->   Operation 1256 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35)> <Delay = 0.00>
ST_10 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 1257 'bitselect' 'tmp_308' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & !icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1258 [1/1] (0.17ns)   --->   "%select_ln597_89 = select i1 %tmp_308, i16 65535, i16 0"   --->   Operation 1258 'select' 'select_ln597_89' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & !icmp_ln594_35)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1259 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_89, i16 %HH_1_2_0"   --->   Operation 1259 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & !icmp_ln594_35)> <Delay = 0.62>
ST_10 : Operation 1260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7287"   --->   Operation 1260 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & !icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln595_137 = trunc i12 %sh_amt_140"   --->   Operation 1261 'trunc' 'trunc_ln595_137' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln595_87 = zext i6 %trunc_ln595_137"   --->   Operation 1262 'zext' 'zext_ln595_87' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1263 [1/1] (1.50ns)   --->   "%ashr_ln595_35 = ashr i54 %man_V_391, i54 %zext_ln595_87"   --->   Operation 1263 'ashr' 'ashr_ln595_35' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln595_138 = trunc i54 %ashr_ln595_35"   --->   Operation 1264 'trunc' 'trunc_ln595_138' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1265 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_138, i16 %HH_1_2_0"   --->   Operation 1265 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 0.62>
ST_10 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7287"   --->   Operation 1266 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & !icmp_ln591_35 & icmp_ln590_35 & icmp_ln594_35)> <Delay = 0.00>
ST_10 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln592_89 = trunc i54 %man_V_391"   --->   Operation 1267 'trunc' 'trunc_ln592_89' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & icmp_ln591_35)> <Delay = 0.00>
ST_10 : Operation 1268 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_89, i16 %HH_1_2_0"   --->   Operation 1268 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & icmp_ln591_35)> <Delay = 0.62>
ST_10 : Operation 1269 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7287"   --->   Operation 1269 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_23 & icmp_ln591_35)> <Delay = 0.00>
ST_10 : Operation 1270 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_2_0"   --->   Operation 1270 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_23)> <Delay = 0.62>
ST_10 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7287"   --->   Operation 1271 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_23)> <Delay = 0.00>
ST_10 : Operation 1272 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %temp_c4_o1"   --->   Operation 1272 'bitcast' 'ireg_7' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln564_77 = trunc i64 %ireg_7"   --->   Operation 1273 'trunc' 'trunc_ln564_77' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1274 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 1274 'bitselect' 'p_Result_32' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1275 [1/1] (0.00ns)   --->   "%exp_tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 1275 'partselect' 'exp_tmp_144' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln501_30 = zext i11 %exp_tmp_144"   --->   Operation 1276 'zext' 'zext_ln501_30' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln574_85 = trunc i64 %ireg_7"   --->   Operation 1277 'trunc' 'trunc_ln574_85' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1278 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_85"   --->   Operation 1278 'bitconcatenate' 'p_Result_33' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln578_85 = zext i53 %p_Result_33"   --->   Operation 1279 'zext' 'zext_ln578_85' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1280 [1/1] (1.10ns)   --->   "%man_V_408 = sub i54 0, i54 %zext_ln578_85"   --->   Operation 1280 'sub' 'man_V_408' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1281 [1/1] (0.40ns)   --->   "%man_V_409 = select i1 %p_Result_32, i54 %man_V_408, i54 %zext_ln578_85"   --->   Operation 1281 'select' 'man_V_409' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1282 [1/1] (1.13ns)   --->   "%icmp_ln580_30 = icmp_eq  i63 %trunc_ln564_77, i63 0"   --->   Operation 1282 'icmp' 'icmp_ln580_30' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1283 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_30, void, void %ap_fixed_base.exit7287.ap_fixed_base.exit7258_crit_edge"   --->   Operation 1283 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1284 [1/1] (0.80ns)   --->   "%F2_146 = sub i12 1075, i12 %zext_ln501_30"   --->   Operation 1284 'sub' 'F2_146' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1285 [1/1] (0.97ns)   --->   "%icmp_ln590_42 = icmp_sgt  i12 %F2_146, i12 8"   --->   Operation 1285 'icmp' 'icmp_ln590_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1286 [1/1] (0.80ns)   --->   "%add_ln590_42 = add i12 %F2_146, i12 4088"   --->   Operation 1286 'add' 'add_ln590_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1287 [1/1] (0.80ns)   --->   "%sub_ln590_42 = sub i12 8, i12 %F2_146"   --->   Operation 1287 'sub' 'sub_ln590_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1288 [1/1] (0.37ns)   --->   "%sh_amt_146 = select i1 %icmp_ln590_42, i12 %add_ln590_42, i12 %sub_ln590_42"   --->   Operation 1288 'select' 'sh_amt_146' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln590_95 = sext i12 %sh_amt_146"   --->   Operation 1289 'sext' 'sext_ln590_95' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.00>
ST_10 : Operation 1290 [1/1] (0.97ns)   --->   "%icmp_ln591_42 = icmp_eq  i12 %F2_146, i12 8"   --->   Operation 1290 'icmp' 'icmp_ln591_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_42, void, void"   --->   Operation 1291 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30)> <Delay = 0.00>
ST_10 : Operation 1292 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_42, void, void"   --->   Operation 1292 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42)> <Delay = 0.00>
ST_10 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln611_53 = trunc i54 %man_V_409"   --->   Operation 1293 'trunc' 'trunc_ln611_53' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42)> <Delay = 0.00>
ST_10 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_146, i32 4, i32 11"   --->   Operation 1294 'partselect' 'tmp_320' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42)> <Delay = 0.00>
ST_10 : Operation 1295 [1/1] (0.84ns)   --->   "%icmp_ln612_95 = icmp_eq  i8 %tmp_320, i8 0"   --->   Operation 1295 'icmp' 'icmp_ln612_95' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1296 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_95, void %.ap_fixed_base.exit7258_crit_edge, void"   --->   Operation 1296 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42)> <Delay = 0.00>
ST_10 : Operation 1297 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_3_0"   --->   Operation 1297 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & !icmp_ln612_95)> <Delay = 0.62>
ST_10 : Operation 1298 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7258"   --->   Operation 1298 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & !icmp_ln612_95)> <Delay = 0.00>
ST_10 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln590_95cast = trunc i31 %sext_ln590_95"   --->   Operation 1299 'trunc' 'sext_ln590_95cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & icmp_ln612_95)> <Delay = 0.00>
ST_10 : Operation 1300 [1/1] (0.90ns)   --->   "%shl_ln613_42 = shl i16 %trunc_ln611_53, i16 %sext_ln590_95cast"   --->   Operation 1300 'shl' 'shl_ln613_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & icmp_ln612_95)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1301 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_42, i16 %HH_0_3_0"   --->   Operation 1301 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & icmp_ln612_95)> <Delay = 0.62>
ST_10 : Operation 1302 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7258"   --->   Operation 1302 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & !icmp_ln590_42 & icmp_ln612_95)> <Delay = 0.00>
ST_10 : Operation 1303 [1/1] (0.97ns)   --->   "%icmp_ln594_42 = icmp_ult  i12 %sh_amt_146, i12 54"   --->   Operation 1303 'icmp' 'icmp_ln594_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1304 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_42, void, void"   --->   Operation 1304 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42)> <Delay = 0.00>
ST_10 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 1305 'bitselect' 'tmp_326' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & !icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1306 [1/1] (0.17ns)   --->   "%select_ln597_95 = select i1 %tmp_326, i16 65535, i16 0"   --->   Operation 1306 'select' 'select_ln597_95' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & !icmp_ln594_42)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1307 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_95, i16 %HH_0_3_0"   --->   Operation 1307 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & !icmp_ln594_42)> <Delay = 0.62>
ST_10 : Operation 1308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit7258"   --->   Operation 1308 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & !icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln595_149 = trunc i12 %sh_amt_146"   --->   Operation 1309 'trunc' 'trunc_ln595_149' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln595_95 = zext i6 %trunc_ln595_149"   --->   Operation 1310 'zext' 'zext_ln595_95' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1311 [1/1] (1.50ns)   --->   "%ashr_ln595_42 = ashr i54 %man_V_409, i54 %zext_ln595_95"   --->   Operation 1311 'ashr' 'ashr_ln595_42' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln595_150 = trunc i54 %ashr_ln595_42"   --->   Operation 1312 'trunc' 'trunc_ln595_150' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1313 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_150, i16 %HH_0_3_0"   --->   Operation 1313 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 0.62>
ST_10 : Operation 1314 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7258"   --->   Operation 1314 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & !icmp_ln591_42 & icmp_ln590_42 & icmp_ln594_42)> <Delay = 0.00>
ST_10 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln592_95 = trunc i54 %man_V_409"   --->   Operation 1315 'trunc' 'trunc_ln592_95' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & icmp_ln591_42)> <Delay = 0.00>
ST_10 : Operation 1316 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_95, i16 %HH_0_3_0"   --->   Operation 1316 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & icmp_ln591_42)> <Delay = 0.62>
ST_10 : Operation 1317 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7258"   --->   Operation 1317 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_30 & icmp_ln591_42)> <Delay = 0.00>
ST_10 : Operation 1318 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_0_3_0"   --->   Operation 1318 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_30)> <Delay = 0.62>
ST_10 : Operation 1319 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit7258"   --->   Operation 1319 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_30)> <Delay = 0.00>
ST_10 : Operation 1320 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %temp_c4_o2"   --->   Operation 1320 'bitcast' 'ireg_8' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln564_83 = trunc i64 %ireg_8"   --->   Operation 1321 'trunc' 'trunc_ln564_83' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1322 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 1322 'bitselect' 'p_Result_34' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1323 [1/1] (0.00ns)   --->   "%exp_tmp_150 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 1323 'partselect' 'exp_tmp_150' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln501_37 = zext i11 %exp_tmp_150"   --->   Operation 1324 'zext' 'zext_ln501_37' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln574_91 = trunc i64 %ireg_8"   --->   Operation 1325 'trunc' 'trunc_ln574_91' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1326 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_91"   --->   Operation 1326 'bitconcatenate' 'p_Result_35' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln578_91 = zext i53 %p_Result_35"   --->   Operation 1327 'zext' 'zext_ln578_91' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1328 [1/1] (1.10ns)   --->   "%man_V_426 = sub i54 0, i54 %zext_ln578_91"   --->   Operation 1328 'sub' 'man_V_426' <Predicate = (trunc_ln138 == 0)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1329 [1/1] (0.40ns)   --->   "%man_V_427 = select i1 %p_Result_34, i54 %man_V_426, i54 %zext_ln578_91"   --->   Operation 1329 'select' 'man_V_427' <Predicate = (trunc_ln138 == 0)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1330 [1/1] (1.13ns)   --->   "%icmp_ln580_37 = icmp_eq  i63 %trunc_ln564_83, i63 0"   --->   Operation 1330 'icmp' 'icmp_ln580_37' <Predicate = (trunc_ln138 == 0)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_37, void, void %ap_fixed_base.exit7258.arrayidx46322.0.0.02968.exit_crit_edge"   --->   Operation 1331 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0)> <Delay = 0.00>
ST_10 : Operation 1332 [1/1] (0.80ns)   --->   "%F2_152 = sub i12 1075, i12 %zext_ln501_37"   --->   Operation 1332 'sub' 'F2_152' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1333 [1/1] (0.97ns)   --->   "%icmp_ln590_49 = icmp_sgt  i12 %F2_152, i12 8"   --->   Operation 1333 'icmp' 'icmp_ln590_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1334 [1/1] (0.80ns)   --->   "%add_ln590_49 = add i12 %F2_152, i12 4088"   --->   Operation 1334 'add' 'add_ln590_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1335 [1/1] (0.80ns)   --->   "%sub_ln590_49 = sub i12 8, i12 %F2_152"   --->   Operation 1335 'sub' 'sub_ln590_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1336 [1/1] (0.37ns)   --->   "%sh_amt_152 = select i1 %icmp_ln590_49, i12 %add_ln590_49, i12 %sub_ln590_49"   --->   Operation 1336 'select' 'sh_amt_152' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln590_101 = sext i12 %sh_amt_152"   --->   Operation 1337 'sext' 'sext_ln590_101' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.00>
ST_10 : Operation 1338 [1/1] (0.97ns)   --->   "%icmp_ln591_49 = icmp_eq  i12 %F2_152, i12 8"   --->   Operation 1338 'icmp' 'icmp_ln591_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_49, void, void"   --->   Operation 1339 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37)> <Delay = 0.00>
ST_10 : Operation 1340 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_49, void, void"   --->   Operation 1340 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49)> <Delay = 0.00>
ST_10 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln611_59 = trunc i54 %man_V_427"   --->   Operation 1341 'trunc' 'trunc_ln611_59' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49)> <Delay = 0.00>
ST_10 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_152, i32 4, i32 11"   --->   Operation 1342 'partselect' 'tmp_338' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49)> <Delay = 0.00>
ST_10 : Operation 1343 [1/1] (0.84ns)   --->   "%icmp_ln612_101 = icmp_eq  i8 %tmp_338, i8 0"   --->   Operation 1343 'icmp' 'icmp_ln612_101' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1344 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_101, void %.arrayidx46322.0.0.02968.exit_crit_edge, void"   --->   Operation 1344 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49)> <Delay = 0.00>
ST_10 : Operation 1345 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1345 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & !icmp_ln612_101)> <Delay = 0.42>
ST_10 : Operation 1346 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_3_0"   --->   Operation 1346 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & !icmp_ln612_101)> <Delay = 0.62>
ST_10 : Operation 1347 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1347 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & !icmp_ln612_101)> <Delay = 0.42>
ST_10 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln590_101cast = trunc i31 %sext_ln590_101"   --->   Operation 1348 'trunc' 'sext_ln590_101cast' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & icmp_ln612_101)> <Delay = 0.00>
ST_10 : Operation 1349 [1/1] (0.90ns)   --->   "%shl_ln613_49 = shl i16 %trunc_ln611_59, i16 %sext_ln590_101cast"   --->   Operation 1349 'shl' 'shl_ln613_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & icmp_ln612_101)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1350 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1350 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & icmp_ln612_101)> <Delay = 0.42>
ST_10 : Operation 1351 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_49, i16 %HH_1_3_0"   --->   Operation 1351 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & icmp_ln612_101)> <Delay = 0.62>
ST_10 : Operation 1352 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1352 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & !icmp_ln590_49 & icmp_ln612_101)> <Delay = 0.42>
ST_10 : Operation 1353 [1/1] (0.97ns)   --->   "%icmp_ln594_49 = icmp_ult  i12 %sh_amt_152, i12 54"   --->   Operation 1353 'icmp' 'icmp_ln594_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1354 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_49, void, void"   --->   Operation 1354 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49)> <Delay = 0.00>
ST_10 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 1355 'bitselect' 'tmp_344' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & !icmp_ln594_49)> <Delay = 0.00>
ST_10 : Operation 1356 [1/1] (0.17ns)   --->   "%select_ln597_101 = select i1 %tmp_344, i16 65535, i16 0"   --->   Operation 1356 'select' 'select_ln597_101' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & !icmp_ln594_49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1357 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1357 'store' 'store_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & !icmp_ln594_49)> <Delay = 0.42>
ST_10 : Operation 1358 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_101, i16 %HH_1_3_0"   --->   Operation 1358 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & !icmp_ln594_49)> <Delay = 0.62>
ST_10 : Operation 1359 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1359 'br' 'br_ln0' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & !icmp_ln594_49)> <Delay = 0.42>
ST_10 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln595_161 = trunc i12 %sh_amt_152"   --->   Operation 1360 'trunc' 'trunc_ln595_161' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.00>
ST_10 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln595_101 = zext i6 %trunc_ln595_161"   --->   Operation 1361 'zext' 'zext_ln595_101' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.00>
ST_10 : Operation 1362 [1/1] (1.50ns)   --->   "%ashr_ln595_49 = ashr i54 %man_V_427, i54 %zext_ln595_101"   --->   Operation 1362 'ashr' 'ashr_ln595_49' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln595_162 = trunc i54 %ashr_ln595_49"   --->   Operation 1363 'trunc' 'trunc_ln595_162' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.00>
ST_10 : Operation 1364 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1364 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.42>
ST_10 : Operation 1365 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_162, i16 %HH_1_3_0"   --->   Operation 1365 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.62>
ST_10 : Operation 1366 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1366 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & !icmp_ln591_49 & icmp_ln590_49 & icmp_ln594_49)> <Delay = 0.42>
ST_10 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln592_101 = trunc i54 %man_V_427"   --->   Operation 1367 'trunc' 'trunc_ln592_101' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & icmp_ln591_49)> <Delay = 0.00>
ST_10 : Operation 1368 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1368 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & icmp_ln591_49)> <Delay = 0.42>
ST_10 : Operation 1369 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_101, i16 %HH_1_3_0"   --->   Operation 1369 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & icmp_ln591_49)> <Delay = 0.62>
ST_10 : Operation 1370 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1370 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & !icmp_ln580_37 & icmp_ln591_49)> <Delay = 0.42>
ST_10 : Operation 1371 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_0_0"   --->   Operation 1371 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_37)> <Delay = 0.42>
ST_10 : Operation 1372 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_1_3_0"   --->   Operation 1372 'store' 'store_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_37)> <Delay = 0.62>
ST_10 : Operation 1373 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1373 'br' 'br_ln191' <Predicate = (trunc_ln138 == 0 & icmp_ln580_37)> <Delay = 0.42>
ST_10 : Operation 1374 [1/1] (0.00ns)   --->   "%ireg_21 = bitcast i64 %temp_c2_o1"   --->   Operation 1374 'bitcast' 'ireg_21' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln564_45 = trunc i64 %ireg_21"   --->   Operation 1375 'trunc' 'trunc_ln564_45' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1376 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_21, i32 63"   --->   Operation 1376 'bitselect' 'p_Result_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1377 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_21, i32 52, i32 62"   --->   Operation 1377 'partselect' 'exp_tmp_8' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln501_8 = zext i11 %exp_tmp_8"   --->   Operation 1378 'zext' 'zext_ln501_8' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln574_53 = trunc i64 %ireg_21"   --->   Operation 1379 'trunc' 'trunc_ln574_53' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1380 [1/1] (0.00ns)   --->   "%p_Result_61 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_53"   --->   Operation 1380 'bitconcatenate' 'p_Result_61' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln578_53 = zext i53 %p_Result_61"   --->   Operation 1381 'zext' 'zext_ln578_53' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1382 [1/1] (1.10ns)   --->   "%man_V_219 = sub i54 0, i54 %zext_ln578_53"   --->   Operation 1382 'sub' 'man_V_219' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1383 [1/1] (0.40ns)   --->   "%man_V_222 = select i1 %p_Result_60, i54 %man_V_219, i54 %zext_ln578_53"   --->   Operation 1383 'select' 'man_V_222' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1384 [1/1] (1.13ns)   --->   "%icmp_ln580_8 = icmp_eq  i63 %trunc_ln564_45, i63 0"   --->   Operation 1384 'icmp' 'icmp_ln580_8' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1385 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_8, void, void %arrayidx46322.0.0.02968.case.7.ap_fixed_base.exit6852_crit_edge"   --->   Operation 1385 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1386 [1/1] (0.80ns)   --->   "%F2_60 = sub i12 1075, i12 %zext_ln501_8"   --->   Operation 1386 'sub' 'F2_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1387 [1/1] (0.97ns)   --->   "%icmp_ln590_16 = icmp_sgt  i12 %F2_60, i12 8"   --->   Operation 1387 'icmp' 'icmp_ln590_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1388 [1/1] (0.80ns)   --->   "%add_ln590_16 = add i12 %F2_60, i12 4088"   --->   Operation 1388 'add' 'add_ln590_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1389 [1/1] (0.80ns)   --->   "%sub_ln590_16 = sub i12 8, i12 %F2_60"   --->   Operation 1389 'sub' 'sub_ln590_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1390 [1/1] (0.37ns)   --->   "%sh_amt_60 = select i1 %icmp_ln590_16, i12 %add_ln590_16, i12 %sub_ln590_16"   --->   Operation 1390 'select' 'sh_amt_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln590_60 = sext i12 %sh_amt_60"   --->   Operation 1391 'sext' 'sext_ln590_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.00>
ST_10 : Operation 1392 [1/1] (0.97ns)   --->   "%icmp_ln591_16 = icmp_eq  i12 %F2_60, i12 8"   --->   Operation 1392 'icmp' 'icmp_ln591_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1393 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_16, void, void"   --->   Operation 1393 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8)> <Delay = 0.00>
ST_10 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_16, void, void"   --->   Operation 1394 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16)> <Delay = 0.00>
ST_10 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln611_18 = trunc i54 %man_V_222"   --->   Operation 1395 'trunc' 'trunc_ln611_18' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_10 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_60, i32 4, i32 11"   --->   Operation 1396 'partselect' 'tmp_219' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_10 : Operation 1397 [1/1] (0.84ns)   --->   "%icmp_ln612_60 = icmp_eq  i8 %tmp_219, i8 0"   --->   Operation 1397 'icmp' 'icmp_ln612_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1398 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_60, void %.ap_fixed_base.exit6852_crit_edge, void"   --->   Operation 1398 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16)> <Delay = 0.00>
ST_10 : Operation 1399 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_1_0"   --->   Operation 1399 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & !icmp_ln612_60)> <Delay = 0.62>
ST_10 : Operation 1400 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6852"   --->   Operation 1400 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & !icmp_ln612_60)> <Delay = 0.00>
ST_10 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln590_60cast = trunc i31 %sext_ln590_60"   --->   Operation 1401 'trunc' 'sext_ln590_60cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_60)> <Delay = 0.00>
ST_10 : Operation 1402 [1/1] (0.90ns)   --->   "%shl_ln613_16 = shl i16 %trunc_ln611_18, i16 %sext_ln590_60cast"   --->   Operation 1402 'shl' 'shl_ln613_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_60)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1403 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_16, i16 %HH_6_1_0"   --->   Operation 1403 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_60)> <Delay = 0.62>
ST_10 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6852"   --->   Operation 1404 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & !icmp_ln590_16 & icmp_ln612_60)> <Delay = 0.00>
ST_10 : Operation 1405 [1/1] (0.97ns)   --->   "%icmp_ln594_16 = icmp_ult  i12 %sh_amt_60, i12 54"   --->   Operation 1405 'icmp' 'icmp_ln594_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1406 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_16, void, void"   --->   Operation 1406 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16)> <Delay = 0.00>
ST_10 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_21, i32 63"   --->   Operation 1407 'bitselect' 'tmp_227' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1408 [1/1] (0.17ns)   --->   "%select_ln597_60 = select i1 %tmp_227, i16 65535, i16 0"   --->   Operation 1408 'select' 'select_ln597_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1409 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_60, i16 %HH_6_1_0"   --->   Operation 1409 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.62>
ST_10 : Operation 1410 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6852"   --->   Operation 1410 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & !icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln595_79 = trunc i12 %sh_amt_60"   --->   Operation 1411 'trunc' 'trunc_ln595_79' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln595_60 = zext i6 %trunc_ln595_79"   --->   Operation 1412 'zext' 'zext_ln595_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1413 [1/1] (1.50ns)   --->   "%ashr_ln595_16 = ashr i54 %man_V_222, i54 %zext_ln595_60"   --->   Operation 1413 'ashr' 'ashr_ln595_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln595_80 = trunc i54 %ashr_ln595_16"   --->   Operation 1414 'trunc' 'trunc_ln595_80' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1415 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_80, i16 %HH_6_1_0"   --->   Operation 1415 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.62>
ST_10 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6852"   --->   Operation 1416 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & !icmp_ln591_16 & icmp_ln590_16 & icmp_ln594_16)> <Delay = 0.00>
ST_10 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln592_60 = trunc i54 %man_V_222"   --->   Operation 1417 'trunc' 'trunc_ln592_60' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.00>
ST_10 : Operation 1418 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_60, i16 %HH_6_1_0"   --->   Operation 1418 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.62>
ST_10 : Operation 1419 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6852"   --->   Operation 1419 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_8 & icmp_ln591_16)> <Delay = 0.00>
ST_10 : Operation 1420 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_1_0"   --->   Operation 1420 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_8)> <Delay = 0.62>
ST_10 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6852"   --->   Operation 1421 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_8)> <Delay = 0.00>
ST_10 : Operation 1422 [1/1] (0.00ns)   --->   "%ireg_22 = bitcast i64 %temp_c2_o2"   --->   Operation 1422 'bitcast' 'ireg_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln564_54 = trunc i64 %ireg_22"   --->   Operation 1423 'trunc' 'trunc_ln564_54' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1424 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_22, i32 63"   --->   Operation 1424 'bitselect' 'p_Result_62' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1425 [1/1] (0.00ns)   --->   "%exp_tmp_121 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_22, i32 52, i32 62"   --->   Operation 1425 'partselect' 'exp_tmp_121' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln501_12 = zext i11 %exp_tmp_121"   --->   Operation 1426 'zext' 'zext_ln501_12' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln574_62 = trunc i64 %ireg_22"   --->   Operation 1427 'trunc' 'trunc_ln574_62' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1428 [1/1] (0.00ns)   --->   "%p_Result_63 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_62"   --->   Operation 1428 'bitconcatenate' 'p_Result_63' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln578_62 = zext i53 %p_Result_63"   --->   Operation 1429 'zext' 'zext_ln578_62' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1430 [1/1] (1.10ns)   --->   "%man_V_304 = sub i54 0, i54 %zext_ln578_62"   --->   Operation 1430 'sub' 'man_V_304' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1431 [1/1] (0.40ns)   --->   "%man_V_307 = select i1 %p_Result_62, i54 %man_V_304, i54 %zext_ln578_62"   --->   Operation 1431 'select' 'man_V_307' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1432 [1/1] (1.13ns)   --->   "%icmp_ln580_12 = icmp_eq  i63 %trunc_ln564_54, i63 0"   --->   Operation 1432 'icmp' 'icmp_ln580_12' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1433 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_12, void, void %ap_fixed_base.exit6852.ap_fixed_base.exit6823_crit_edge"   --->   Operation 1433 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1434 [1/1] (0.80ns)   --->   "%F2_75 = sub i12 1075, i12 %zext_ln501_12"   --->   Operation 1434 'sub' 'F2_75' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1435 [1/1] (0.97ns)   --->   "%icmp_ln590_22 = icmp_sgt  i12 %F2_75, i12 8"   --->   Operation 1435 'icmp' 'icmp_ln590_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1436 [1/1] (0.80ns)   --->   "%add_ln590_22 = add i12 %F2_75, i12 4088"   --->   Operation 1436 'add' 'add_ln590_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1437 [1/1] (0.80ns)   --->   "%sub_ln590_22 = sub i12 8, i12 %F2_75"   --->   Operation 1437 'sub' 'sub_ln590_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1438 [1/1] (0.37ns)   --->   "%sh_amt_75 = select i1 %icmp_ln590_22, i12 %add_ln590_22, i12 %sub_ln590_22"   --->   Operation 1438 'select' 'sh_amt_75' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln590_70 = sext i12 %sh_amt_75"   --->   Operation 1439 'sext' 'sext_ln590_70' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.00>
ST_10 : Operation 1440 [1/1] (0.97ns)   --->   "%icmp_ln591_22 = icmp_eq  i12 %F2_75, i12 8"   --->   Operation 1440 'icmp' 'icmp_ln591_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1441 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_22, void, void"   --->   Operation 1441 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12)> <Delay = 0.00>
ST_10 : Operation 1442 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_22, void, void"   --->   Operation 1442 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22)> <Delay = 0.00>
ST_10 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln611_29 = trunc i54 %man_V_307"   --->   Operation 1443 'trunc' 'trunc_ln611_29' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_10 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_75, i32 4, i32 11"   --->   Operation 1444 'partselect' 'tmp_247' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_10 : Operation 1445 [1/1] (0.84ns)   --->   "%icmp_ln612_71 = icmp_eq  i8 %tmp_247, i8 0"   --->   Operation 1445 'icmp' 'icmp_ln612_71' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_71, void %.ap_fixed_base.exit6823_crit_edge, void"   --->   Operation 1446 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22)> <Delay = 0.00>
ST_10 : Operation 1447 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_0"   --->   Operation 1447 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & !icmp_ln612_71)> <Delay = 0.62>
ST_10 : Operation 1448 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6823"   --->   Operation 1448 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & !icmp_ln612_71)> <Delay = 0.00>
ST_10 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln590_70cast = trunc i31 %sext_ln590_70"   --->   Operation 1449 'trunc' 'sext_ln590_70cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_71)> <Delay = 0.00>
ST_10 : Operation 1450 [1/1] (0.90ns)   --->   "%shl_ln613_22 = shl i16 %trunc_ln611_29, i16 %sext_ln590_70cast"   --->   Operation 1450 'shl' 'shl_ln613_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_71)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1451 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_22, i16 %HH_7_1_0"   --->   Operation 1451 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_71)> <Delay = 0.62>
ST_10 : Operation 1452 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6823"   --->   Operation 1452 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & !icmp_ln590_22 & icmp_ln612_71)> <Delay = 0.00>
ST_10 : Operation 1453 [1/1] (0.97ns)   --->   "%icmp_ln594_22 = icmp_ult  i12 %sh_amt_75, i12 54"   --->   Operation 1453 'icmp' 'icmp_ln594_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1454 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_22, void, void"   --->   Operation 1454 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22)> <Delay = 0.00>
ST_10 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_22, i32 63"   --->   Operation 1455 'bitselect' 'tmp_256' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1456 [1/1] (0.17ns)   --->   "%select_ln597_71 = select i1 %tmp_256, i16 65535, i16 0"   --->   Operation 1456 'select' 'select_ln597_71' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1457 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_71, i16 %HH_7_1_0"   --->   Operation 1457 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.62>
ST_10 : Operation 1458 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6823"   --->   Operation 1458 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & !icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln595_101 = trunc i12 %sh_amt_75"   --->   Operation 1459 'trunc' 'trunc_ln595_101' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln595_70 = zext i6 %trunc_ln595_101"   --->   Operation 1460 'zext' 'zext_ln595_70' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1461 [1/1] (1.50ns)   --->   "%ashr_ln595_22 = ashr i54 %man_V_307, i54 %zext_ln595_70"   --->   Operation 1461 'ashr' 'ashr_ln595_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln595_102 = trunc i54 %ashr_ln595_22"   --->   Operation 1462 'trunc' 'trunc_ln595_102' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1463 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_102, i16 %HH_7_1_0"   --->   Operation 1463 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.62>
ST_10 : Operation 1464 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6823"   --->   Operation 1464 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & !icmp_ln591_22 & icmp_ln590_22 & icmp_ln594_22)> <Delay = 0.00>
ST_10 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln592_71 = trunc i54 %man_V_307"   --->   Operation 1465 'trunc' 'trunc_ln592_71' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.00>
ST_10 : Operation 1466 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_71, i16 %HH_7_1_0"   --->   Operation 1466 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.62>
ST_10 : Operation 1467 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6823"   --->   Operation 1467 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_12 & icmp_ln591_22)> <Delay = 0.00>
ST_10 : Operation 1468 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_0"   --->   Operation 1468 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_12)> <Delay = 0.62>
ST_10 : Operation 1469 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6823"   --->   Operation 1469 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_12)> <Delay = 0.00>
ST_10 : Operation 1470 [1/1] (0.00ns)   --->   "%ireg_23 = bitcast i64 %temp_c3_o1"   --->   Operation 1470 'bitcast' 'ireg_23' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln564_62 = trunc i64 %ireg_23"   --->   Operation 1471 'trunc' 'trunc_ln564_62' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1472 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_23, i32 63"   --->   Operation 1472 'bitselect' 'p_Result_64' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1473 [1/1] (0.00ns)   --->   "%exp_tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_23, i32 52, i32 62"   --->   Operation 1473 'partselect' 'exp_tmp_129' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln501_16 = zext i11 %exp_tmp_129"   --->   Operation 1474 'zext' 'zext_ln501_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln574_70 = trunc i64 %ireg_23"   --->   Operation 1475 'trunc' 'trunc_ln574_70' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1476 [1/1] (0.00ns)   --->   "%p_Result_65 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_70"   --->   Operation 1476 'bitconcatenate' 'p_Result_65' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln578_69 = zext i53 %p_Result_65"   --->   Operation 1477 'zext' 'zext_ln578_69' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1478 [1/1] (1.10ns)   --->   "%man_V_362 = sub i54 0, i54 %zext_ln578_69"   --->   Operation 1478 'sub' 'man_V_362' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1479 [1/1] (0.40ns)   --->   "%man_V_363 = select i1 %p_Result_64, i54 %man_V_362, i54 %zext_ln578_69"   --->   Operation 1479 'select' 'man_V_363' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1480 [1/1] (1.13ns)   --->   "%icmp_ln580_16 = icmp_eq  i63 %trunc_ln564_62, i63 0"   --->   Operation 1480 'icmp' 'icmp_ln580_16' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1481 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_16, void, void %ap_fixed_base.exit6823.ap_fixed_base.exit6794_crit_edge"   --->   Operation 1481 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1482 [1/1] (0.80ns)   --->   "%F2_130 = sub i12 1075, i12 %zext_ln501_16"   --->   Operation 1482 'sub' 'F2_130' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1483 [1/1] (0.97ns)   --->   "%icmp_ln590_28 = icmp_sgt  i12 %F2_130, i12 8"   --->   Operation 1483 'icmp' 'icmp_ln590_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1484 [1/1] (0.80ns)   --->   "%add_ln590_28 = add i12 %F2_130, i12 4088"   --->   Operation 1484 'add' 'add_ln590_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1485 [1/1] (0.80ns)   --->   "%sub_ln590_28 = sub i12 8, i12 %F2_130"   --->   Operation 1485 'sub' 'sub_ln590_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1486 [1/1] (0.37ns)   --->   "%sh_amt_130 = select i1 %icmp_ln590_28, i12 %add_ln590_28, i12 %sub_ln590_28"   --->   Operation 1486 'select' 'sh_amt_130' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln590_78 = sext i12 %sh_amt_130"   --->   Operation 1487 'sext' 'sext_ln590_78' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.00>
ST_10 : Operation 1488 [1/1] (0.97ns)   --->   "%icmp_ln591_28 = icmp_eq  i12 %F2_130, i12 8"   --->   Operation 1488 'icmp' 'icmp_ln591_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1489 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_28, void, void"   --->   Operation 1489 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16)> <Delay = 0.00>
ST_10 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_28, void, void"   --->   Operation 1490 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28)> <Delay = 0.00>
ST_10 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln611_37 = trunc i54 %man_V_363"   --->   Operation 1491 'trunc' 'trunc_ln611_37' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_10 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_130, i32 4, i32 11"   --->   Operation 1492 'partselect' 'tmp_273' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_10 : Operation 1493 [1/1] (0.84ns)   --->   "%icmp_ln612_79 = icmp_eq  i8 %tmp_273, i8 0"   --->   Operation 1493 'icmp' 'icmp_ln612_79' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1494 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_79, void %.ap_fixed_base.exit6794_crit_edge, void"   --->   Operation 1494 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28)> <Delay = 0.00>
ST_10 : Operation 1495 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_2_0"   --->   Operation 1495 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & !icmp_ln612_79)> <Delay = 0.62>
ST_10 : Operation 1496 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6794"   --->   Operation 1496 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & !icmp_ln612_79)> <Delay = 0.00>
ST_10 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln590_78cast = trunc i31 %sext_ln590_78"   --->   Operation 1497 'trunc' 'sext_ln590_78cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_79)> <Delay = 0.00>
ST_10 : Operation 1498 [1/1] (0.90ns)   --->   "%shl_ln613_28 = shl i16 %trunc_ln611_37, i16 %sext_ln590_78cast"   --->   Operation 1498 'shl' 'shl_ln613_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_79)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1499 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_28, i16 %HH_6_2_0"   --->   Operation 1499 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_79)> <Delay = 0.62>
ST_10 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6794"   --->   Operation 1500 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & !icmp_ln590_28 & icmp_ln612_79)> <Delay = 0.00>
ST_10 : Operation 1501 [1/1] (0.97ns)   --->   "%icmp_ln594_28 = icmp_ult  i12 %sh_amt_130, i12 54"   --->   Operation 1501 'icmp' 'icmp_ln594_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1502 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_28, void, void"   --->   Operation 1502 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28)> <Delay = 0.00>
ST_10 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_23, i32 63"   --->   Operation 1503 'bitselect' 'tmp_280' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1504 [1/1] (0.17ns)   --->   "%select_ln597_79 = select i1 %tmp_280, i16 65535, i16 0"   --->   Operation 1504 'select' 'select_ln597_79' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1505 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_79, i16 %HH_6_2_0"   --->   Operation 1505 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.62>
ST_10 : Operation 1506 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6794"   --->   Operation 1506 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & !icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln595_117 = trunc i12 %sh_amt_130"   --->   Operation 1507 'trunc' 'trunc_ln595_117' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln595_78 = zext i6 %trunc_ln595_117"   --->   Operation 1508 'zext' 'zext_ln595_78' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1509 [1/1] (1.50ns)   --->   "%ashr_ln595_28 = ashr i54 %man_V_363, i54 %zext_ln595_78"   --->   Operation 1509 'ashr' 'ashr_ln595_28' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln595_118 = trunc i54 %ashr_ln595_28"   --->   Operation 1510 'trunc' 'trunc_ln595_118' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1511 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_118, i16 %HH_6_2_0"   --->   Operation 1511 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.62>
ST_10 : Operation 1512 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6794"   --->   Operation 1512 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & !icmp_ln591_28 & icmp_ln590_28 & icmp_ln594_28)> <Delay = 0.00>
ST_10 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln592_79 = trunc i54 %man_V_363"   --->   Operation 1513 'trunc' 'trunc_ln592_79' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.00>
ST_10 : Operation 1514 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_79, i16 %HH_6_2_0"   --->   Operation 1514 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.62>
ST_10 : Operation 1515 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6794"   --->   Operation 1515 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_16 & icmp_ln591_28)> <Delay = 0.00>
ST_10 : Operation 1516 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_2_0"   --->   Operation 1516 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_16)> <Delay = 0.62>
ST_10 : Operation 1517 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6794"   --->   Operation 1517 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_16)> <Delay = 0.00>
ST_10 : Operation 1518 [1/1] (0.00ns)   --->   "%ireg_24 = bitcast i64 %temp_c3_o2"   --->   Operation 1518 'bitcast' 'ireg_24' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln564_70 = trunc i64 %ireg_24"   --->   Operation 1519 'trunc' 'trunc_ln564_70' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1520 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_24, i32 63"   --->   Operation 1520 'bitselect' 'p_Result_66' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1521 [1/1] (0.00ns)   --->   "%exp_tmp_137 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_24, i32 52, i32 62"   --->   Operation 1521 'partselect' 'exp_tmp_137' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln501_22 = zext i11 %exp_tmp_137"   --->   Operation 1522 'zext' 'zext_ln501_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln574_78 = trunc i64 %ireg_24"   --->   Operation 1523 'trunc' 'trunc_ln574_78' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1524 [1/1] (0.00ns)   --->   "%p_Result_67 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_78"   --->   Operation 1524 'bitconcatenate' 'p_Result_67' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln578_77 = zext i53 %p_Result_67"   --->   Operation 1525 'zext' 'zext_ln578_77' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1526 [1/1] (1.10ns)   --->   "%man_V_387 = sub i54 0, i54 %zext_ln578_77"   --->   Operation 1526 'sub' 'man_V_387' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1527 [1/1] (0.40ns)   --->   "%man_V_388 = select i1 %p_Result_66, i54 %man_V_387, i54 %zext_ln578_77"   --->   Operation 1527 'select' 'man_V_388' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1528 [1/1] (1.13ns)   --->   "%icmp_ln580_22 = icmp_eq  i63 %trunc_ln564_70, i63 0"   --->   Operation 1528 'icmp' 'icmp_ln580_22' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1529 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_22, void, void %ap_fixed_base.exit6794.ap_fixed_base.exit6765_crit_edge"   --->   Operation 1529 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1530 [1/1] (0.80ns)   --->   "%F2_139 = sub i12 1075, i12 %zext_ln501_22"   --->   Operation 1530 'sub' 'F2_139' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1531 [1/1] (0.97ns)   --->   "%icmp_ln590_34 = icmp_sgt  i12 %F2_139, i12 8"   --->   Operation 1531 'icmp' 'icmp_ln590_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1532 [1/1] (0.80ns)   --->   "%add_ln590_34 = add i12 %F2_139, i12 4088"   --->   Operation 1532 'add' 'add_ln590_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1533 [1/1] (0.80ns)   --->   "%sub_ln590_34 = sub i12 8, i12 %F2_139"   --->   Operation 1533 'sub' 'sub_ln590_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1534 [1/1] (0.37ns)   --->   "%sh_amt_139 = select i1 %icmp_ln590_34, i12 %add_ln590_34, i12 %sub_ln590_34"   --->   Operation 1534 'select' 'sh_amt_139' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln590_86 = sext i12 %sh_amt_139"   --->   Operation 1535 'sext' 'sext_ln590_86' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.00>
ST_10 : Operation 1536 [1/1] (0.97ns)   --->   "%icmp_ln591_34 = icmp_eq  i12 %F2_139, i12 8"   --->   Operation 1536 'icmp' 'icmp_ln591_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1537 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_34, void, void"   --->   Operation 1537 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22)> <Delay = 0.00>
ST_10 : Operation 1538 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_34, void, void"   --->   Operation 1538 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34)> <Delay = 0.00>
ST_10 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln611_46 = trunc i54 %man_V_388"   --->   Operation 1539 'trunc' 'trunc_ln611_46' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_10 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_139, i32 4, i32 11"   --->   Operation 1540 'partselect' 'tmp_298' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_10 : Operation 1541 [1/1] (0.84ns)   --->   "%icmp_ln612_88 = icmp_eq  i8 %tmp_298, i8 0"   --->   Operation 1541 'icmp' 'icmp_ln612_88' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1542 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_88, void %.ap_fixed_base.exit6765_crit_edge, void"   --->   Operation 1542 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34)> <Delay = 0.00>
ST_10 : Operation 1543 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_2_0"   --->   Operation 1543 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & !icmp_ln612_88)> <Delay = 0.62>
ST_10 : Operation 1544 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6765"   --->   Operation 1544 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & !icmp_ln612_88)> <Delay = 0.00>
ST_10 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln590_86cast = trunc i31 %sext_ln590_86"   --->   Operation 1545 'trunc' 'sext_ln590_86cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_88)> <Delay = 0.00>
ST_10 : Operation 1546 [1/1] (0.90ns)   --->   "%shl_ln613_34 = shl i16 %trunc_ln611_46, i16 %sext_ln590_86cast"   --->   Operation 1546 'shl' 'shl_ln613_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_88)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1547 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_34, i16 %HH_7_2_0"   --->   Operation 1547 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_88)> <Delay = 0.62>
ST_10 : Operation 1548 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6765"   --->   Operation 1548 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & !icmp_ln590_34 & icmp_ln612_88)> <Delay = 0.00>
ST_10 : Operation 1549 [1/1] (0.97ns)   --->   "%icmp_ln594_34 = icmp_ult  i12 %sh_amt_139, i12 54"   --->   Operation 1549 'icmp' 'icmp_ln594_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1550 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_34, void, void"   --->   Operation 1550 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34)> <Delay = 0.00>
ST_10 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_24, i32 63"   --->   Operation 1551 'bitselect' 'tmp_307' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1552 [1/1] (0.17ns)   --->   "%select_ln597_88 = select i1 %tmp_307, i16 65535, i16 0"   --->   Operation 1552 'select' 'select_ln597_88' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1553 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_88, i16 %HH_7_2_0"   --->   Operation 1553 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.62>
ST_10 : Operation 1554 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6765"   --->   Operation 1554 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & !icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln595_135 = trunc i12 %sh_amt_139"   --->   Operation 1555 'trunc' 'trunc_ln595_135' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln595_86 = zext i6 %trunc_ln595_135"   --->   Operation 1556 'zext' 'zext_ln595_86' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1557 [1/1] (1.50ns)   --->   "%ashr_ln595_34 = ashr i54 %man_V_388, i54 %zext_ln595_86"   --->   Operation 1557 'ashr' 'ashr_ln595_34' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln595_136 = trunc i54 %ashr_ln595_34"   --->   Operation 1558 'trunc' 'trunc_ln595_136' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1559 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_136, i16 %HH_7_2_0"   --->   Operation 1559 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.62>
ST_10 : Operation 1560 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6765"   --->   Operation 1560 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & !icmp_ln591_34 & icmp_ln590_34 & icmp_ln594_34)> <Delay = 0.00>
ST_10 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln592_88 = trunc i54 %man_V_388"   --->   Operation 1561 'trunc' 'trunc_ln592_88' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.00>
ST_10 : Operation 1562 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_88, i16 %HH_7_2_0"   --->   Operation 1562 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.62>
ST_10 : Operation 1563 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6765"   --->   Operation 1563 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_22 & icmp_ln591_34)> <Delay = 0.00>
ST_10 : Operation 1564 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_2_0"   --->   Operation 1564 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_22)> <Delay = 0.62>
ST_10 : Operation 1565 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6765"   --->   Operation 1565 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_22)> <Delay = 0.00>
ST_10 : Operation 1566 [1/1] (0.00ns)   --->   "%ireg_25 = bitcast i64 %temp_c4_o1"   --->   Operation 1566 'bitcast' 'ireg_25' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln564_76 = trunc i64 %ireg_25"   --->   Operation 1567 'trunc' 'trunc_ln564_76' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1568 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_25, i32 63"   --->   Operation 1568 'bitselect' 'p_Result_68' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1569 [1/1] (0.00ns)   --->   "%exp_tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_25, i32 52, i32 62"   --->   Operation 1569 'partselect' 'exp_tmp_143' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln501_29 = zext i11 %exp_tmp_143"   --->   Operation 1570 'zext' 'zext_ln501_29' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln574_84 = trunc i64 %ireg_25"   --->   Operation 1571 'trunc' 'trunc_ln574_84' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1572 [1/1] (0.00ns)   --->   "%p_Result_69 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_84"   --->   Operation 1572 'bitconcatenate' 'p_Result_69' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln578_84 = zext i53 %p_Result_69"   --->   Operation 1573 'zext' 'zext_ln578_84' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1574 [1/1] (1.10ns)   --->   "%man_V_405 = sub i54 0, i54 %zext_ln578_84"   --->   Operation 1574 'sub' 'man_V_405' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1575 [1/1] (0.40ns)   --->   "%man_V_406 = select i1 %p_Result_68, i54 %man_V_405, i54 %zext_ln578_84"   --->   Operation 1575 'select' 'man_V_406' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1576 [1/1] (1.13ns)   --->   "%icmp_ln580_29 = icmp_eq  i63 %trunc_ln564_76, i63 0"   --->   Operation 1576 'icmp' 'icmp_ln580_29' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1577 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_29, void, void %ap_fixed_base.exit6765.ap_fixed_base.exit6736_crit_edge"   --->   Operation 1577 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1578 [1/1] (0.80ns)   --->   "%F2_145 = sub i12 1075, i12 %zext_ln501_29"   --->   Operation 1578 'sub' 'F2_145' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1579 [1/1] (0.97ns)   --->   "%icmp_ln590_41 = icmp_sgt  i12 %F2_145, i12 8"   --->   Operation 1579 'icmp' 'icmp_ln590_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1580 [1/1] (0.80ns)   --->   "%add_ln590_41 = add i12 %F2_145, i12 4088"   --->   Operation 1580 'add' 'add_ln590_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1581 [1/1] (0.80ns)   --->   "%sub_ln590_41 = sub i12 8, i12 %F2_145"   --->   Operation 1581 'sub' 'sub_ln590_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1582 [1/1] (0.37ns)   --->   "%sh_amt_145 = select i1 %icmp_ln590_41, i12 %add_ln590_41, i12 %sub_ln590_41"   --->   Operation 1582 'select' 'sh_amt_145' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln590_94 = sext i12 %sh_amt_145"   --->   Operation 1583 'sext' 'sext_ln590_94' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.00>
ST_10 : Operation 1584 [1/1] (0.97ns)   --->   "%icmp_ln591_41 = icmp_eq  i12 %F2_145, i12 8"   --->   Operation 1584 'icmp' 'icmp_ln591_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1585 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_41, void, void"   --->   Operation 1585 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29)> <Delay = 0.00>
ST_10 : Operation 1586 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_41, void, void"   --->   Operation 1586 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41)> <Delay = 0.00>
ST_10 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln611_52 = trunc i54 %man_V_406"   --->   Operation 1587 'trunc' 'trunc_ln611_52' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_10 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_145, i32 4, i32 11"   --->   Operation 1588 'partselect' 'tmp_319' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_10 : Operation 1589 [1/1] (0.84ns)   --->   "%icmp_ln612_94 = icmp_eq  i8 %tmp_319, i8 0"   --->   Operation 1589 'icmp' 'icmp_ln612_94' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1590 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_94, void %.ap_fixed_base.exit6736_crit_edge, void"   --->   Operation 1590 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41)> <Delay = 0.00>
ST_10 : Operation 1591 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_3_0"   --->   Operation 1591 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & !icmp_ln612_94)> <Delay = 0.62>
ST_10 : Operation 1592 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6736"   --->   Operation 1592 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & !icmp_ln612_94)> <Delay = 0.00>
ST_10 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln590_94cast = trunc i31 %sext_ln590_94"   --->   Operation 1593 'trunc' 'sext_ln590_94cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_94)> <Delay = 0.00>
ST_10 : Operation 1594 [1/1] (0.90ns)   --->   "%shl_ln613_41 = shl i16 %trunc_ln611_52, i16 %sext_ln590_94cast"   --->   Operation 1594 'shl' 'shl_ln613_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_94)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1595 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_41, i16 %HH_6_3_0"   --->   Operation 1595 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_94)> <Delay = 0.62>
ST_10 : Operation 1596 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6736"   --->   Operation 1596 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & !icmp_ln590_41 & icmp_ln612_94)> <Delay = 0.00>
ST_10 : Operation 1597 [1/1] (0.97ns)   --->   "%icmp_ln594_41 = icmp_ult  i12 %sh_amt_145, i12 54"   --->   Operation 1597 'icmp' 'icmp_ln594_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1598 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_41, void, void"   --->   Operation 1598 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41)> <Delay = 0.00>
ST_10 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_25, i32 63"   --->   Operation 1599 'bitselect' 'tmp_325' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1600 [1/1] (0.17ns)   --->   "%select_ln597_94 = select i1 %tmp_325, i16 65535, i16 0"   --->   Operation 1600 'select' 'select_ln597_94' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1601 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_94, i16 %HH_6_3_0"   --->   Operation 1601 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.62>
ST_10 : Operation 1602 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6736"   --->   Operation 1602 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & !icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln595_147 = trunc i12 %sh_amt_145"   --->   Operation 1603 'trunc' 'trunc_ln595_147' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln595_94 = zext i6 %trunc_ln595_147"   --->   Operation 1604 'zext' 'zext_ln595_94' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1605 [1/1] (1.50ns)   --->   "%ashr_ln595_41 = ashr i54 %man_V_406, i54 %zext_ln595_94"   --->   Operation 1605 'ashr' 'ashr_ln595_41' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln595_148 = trunc i54 %ashr_ln595_41"   --->   Operation 1606 'trunc' 'trunc_ln595_148' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1607 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_148, i16 %HH_6_3_0"   --->   Operation 1607 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.62>
ST_10 : Operation 1608 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6736"   --->   Operation 1608 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & !icmp_ln591_41 & icmp_ln590_41 & icmp_ln594_41)> <Delay = 0.00>
ST_10 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln592_94 = trunc i54 %man_V_406"   --->   Operation 1609 'trunc' 'trunc_ln592_94' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.00>
ST_10 : Operation 1610 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_94, i16 %HH_6_3_0"   --->   Operation 1610 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.62>
ST_10 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6736"   --->   Operation 1611 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_29 & icmp_ln591_41)> <Delay = 0.00>
ST_10 : Operation 1612 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_3_0"   --->   Operation 1612 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_29)> <Delay = 0.62>
ST_10 : Operation 1613 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6736"   --->   Operation 1613 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_29)> <Delay = 0.00>
ST_10 : Operation 1614 [1/1] (0.00ns)   --->   "%ireg_26 = bitcast i64 %temp_c4_o2"   --->   Operation 1614 'bitcast' 'ireg_26' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln564_82 = trunc i64 %ireg_26"   --->   Operation 1615 'trunc' 'trunc_ln564_82' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1616 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_26, i32 63"   --->   Operation 1616 'bitselect' 'p_Result_70' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1617 [1/1] (0.00ns)   --->   "%exp_tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_26, i32 52, i32 62"   --->   Operation 1617 'partselect' 'exp_tmp_149' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln501_36 = zext i11 %exp_tmp_149"   --->   Operation 1618 'zext' 'zext_ln501_36' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln574_90 = trunc i64 %ireg_26"   --->   Operation 1619 'trunc' 'trunc_ln574_90' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1620 [1/1] (0.00ns)   --->   "%p_Result_71 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_90"   --->   Operation 1620 'bitconcatenate' 'p_Result_71' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln578_90 = zext i53 %p_Result_71"   --->   Operation 1621 'zext' 'zext_ln578_90' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1622 [1/1] (1.10ns)   --->   "%man_V_423 = sub i54 0, i54 %zext_ln578_90"   --->   Operation 1622 'sub' 'man_V_423' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1623 [1/1] (0.40ns)   --->   "%man_V_424 = select i1 %p_Result_70, i54 %man_V_423, i54 %zext_ln578_90"   --->   Operation 1623 'select' 'man_V_424' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1624 [1/1] (1.13ns)   --->   "%icmp_ln580_36 = icmp_eq  i63 %trunc_ln564_82, i63 0"   --->   Operation 1624 'icmp' 'icmp_ln580_36' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1625 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_36, void, void %ap_fixed_base.exit6736.arrayidx46322.0.0.02968.exit_crit_edge"   --->   Operation 1625 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4)> <Delay = 0.00>
ST_10 : Operation 1626 [1/1] (0.80ns)   --->   "%F2_151 = sub i12 1075, i12 %zext_ln501_36"   --->   Operation 1626 'sub' 'F2_151' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1627 [1/1] (0.97ns)   --->   "%icmp_ln590_48 = icmp_sgt  i12 %F2_151, i12 8"   --->   Operation 1627 'icmp' 'icmp_ln590_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1628 [1/1] (0.80ns)   --->   "%add_ln590_48 = add i12 %F2_151, i12 4088"   --->   Operation 1628 'add' 'add_ln590_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1629 [1/1] (0.80ns)   --->   "%sub_ln590_48 = sub i12 8, i12 %F2_151"   --->   Operation 1629 'sub' 'sub_ln590_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1630 [1/1] (0.37ns)   --->   "%sh_amt_151 = select i1 %icmp_ln590_48, i12 %add_ln590_48, i12 %sub_ln590_48"   --->   Operation 1630 'select' 'sh_amt_151' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln590_100 = sext i12 %sh_amt_151"   --->   Operation 1631 'sext' 'sext_ln590_100' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.00>
ST_10 : Operation 1632 [1/1] (0.97ns)   --->   "%icmp_ln591_48 = icmp_eq  i12 %F2_151, i12 8"   --->   Operation 1632 'icmp' 'icmp_ln591_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1633 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_48, void, void"   --->   Operation 1633 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36)> <Delay = 0.00>
ST_10 : Operation 1634 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_48, void, void"   --->   Operation 1634 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48)> <Delay = 0.00>
ST_10 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln611_58 = trunc i54 %man_V_424"   --->   Operation 1635 'trunc' 'trunc_ln611_58' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_10 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_151, i32 4, i32 11"   --->   Operation 1636 'partselect' 'tmp_337' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_10 : Operation 1637 [1/1] (0.84ns)   --->   "%icmp_ln612_100 = icmp_eq  i8 %tmp_337, i8 0"   --->   Operation 1637 'icmp' 'icmp_ln612_100' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1638 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_100, void %.arrayidx46322.0.0.02968.exit_crit_edge666, void"   --->   Operation 1638 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48)> <Delay = 0.00>
ST_10 : Operation 1639 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1639 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_100)> <Delay = 0.42>
ST_10 : Operation 1640 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_3_0"   --->   Operation 1640 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_100)> <Delay = 0.62>
ST_10 : Operation 1641 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1641 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & !icmp_ln612_100)> <Delay = 0.42>
ST_10 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln590_100cast = trunc i31 %sext_ln590_100"   --->   Operation 1642 'trunc' 'sext_ln590_100cast' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_100)> <Delay = 0.00>
ST_10 : Operation 1643 [1/1] (0.90ns)   --->   "%shl_ln613_48 = shl i16 %trunc_ln611_58, i16 %sext_ln590_100cast"   --->   Operation 1643 'shl' 'shl_ln613_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_100)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1644 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1644 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_100)> <Delay = 0.42>
ST_10 : Operation 1645 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_48, i16 %HH_7_3_0"   --->   Operation 1645 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_100)> <Delay = 0.62>
ST_10 : Operation 1646 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1646 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & !icmp_ln590_48 & icmp_ln612_100)> <Delay = 0.42>
ST_10 : Operation 1647 [1/1] (0.97ns)   --->   "%icmp_ln594_48 = icmp_ult  i12 %sh_amt_151, i12 54"   --->   Operation 1647 'icmp' 'icmp_ln594_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1648 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_48, void, void"   --->   Operation 1648 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48)> <Delay = 0.00>
ST_10 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_26, i32 63"   --->   Operation 1649 'bitselect' 'tmp_343' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.00>
ST_10 : Operation 1650 [1/1] (0.17ns)   --->   "%select_ln597_100 = select i1 %tmp_343, i16 65535, i16 0"   --->   Operation 1650 'select' 'select_ln597_100' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1651 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1651 'store' 'store_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.42>
ST_10 : Operation 1652 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_100, i16 %HH_7_3_0"   --->   Operation 1652 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.62>
ST_10 : Operation 1653 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1653 'br' 'br_ln0' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & !icmp_ln594_48)> <Delay = 0.42>
ST_10 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln595_159 = trunc i12 %sh_amt_151"   --->   Operation 1654 'trunc' 'trunc_ln595_159' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_10 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln595_100 = zext i6 %trunc_ln595_159"   --->   Operation 1655 'zext' 'zext_ln595_100' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_10 : Operation 1656 [1/1] (1.50ns)   --->   "%ashr_ln595_48 = ashr i54 %man_V_424, i54 %zext_ln595_100"   --->   Operation 1656 'ashr' 'ashr_ln595_48' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln595_160 = trunc i54 %ashr_ln595_48"   --->   Operation 1657 'trunc' 'trunc_ln595_160' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.00>
ST_10 : Operation 1658 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1658 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.42>
ST_10 : Operation 1659 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_160, i16 %HH_7_3_0"   --->   Operation 1659 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.62>
ST_10 : Operation 1660 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1660 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & !icmp_ln591_48 & icmp_ln590_48 & icmp_ln594_48)> <Delay = 0.42>
ST_10 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln592_100 = trunc i54 %man_V_424"   --->   Operation 1661 'trunc' 'trunc_ln592_100' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.00>
ST_10 : Operation 1662 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1662 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.42>
ST_10 : Operation 1663 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_100, i16 %HH_7_3_0"   --->   Operation 1663 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.62>
ST_10 : Operation 1664 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1664 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & !icmp_ln580_36 & icmp_ln591_48)> <Delay = 0.42>
ST_10 : Operation 1665 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_0_0"   --->   Operation 1665 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_36)> <Delay = 0.42>
ST_10 : Operation 1666 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_3_0"   --->   Operation 1666 'store' 'store_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_36)> <Delay = 0.62>
ST_10 : Operation 1667 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx46322.0.0.02968.exit"   --->   Operation 1667 'br' 'br_ln191' <Predicate = (trunc_ln138 != 0 & trunc_ln138 != 2 & trunc_ln138 != 4 & icmp_ln580_36)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 1668 [1/1] (0.00ns)   --->   "%HH_0_0_1 = phi i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %HH_0_0_0, void, i16 %storemerge5_i7402, void %ap_fixed_base.exit7258.arrayidx46322.0.0.02968.exit_crit_edge, i16 %storemerge5_i7402, void %.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_0_0_0, void %ap_fixed_base.exit7084.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_0_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge662, i16 %HH_0_0_0, void %ap_fixed_base.exit6910.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_0_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge664, i16 %HH_0_0_0, void %ap_fixed_base.exit6736.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_0_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge666"   --->   Operation 1668 'phi' 'HH_0_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1669 [1/1] (0.00ns)   --->   "%HH_2_0_1 = phi i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void, i16 %HH_2_0_0, void %ap_fixed_base.exit7258.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_2_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge, i16 %storemerge5_i7402, void %ap_fixed_base.exit7084.arrayidx46322.0.0.02968.exit_crit_edge, i16 %storemerge5_i7402, void %.arrayidx46322.0.0.02968.exit_crit_edge662, i16 %HH_2_0_0, void %ap_fixed_base.exit6910.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_2_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge664, i16 %HH_2_0_0, void %ap_fixed_base.exit6736.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_2_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge666"   --->   Operation 1669 'phi' 'HH_2_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1670 [1/1] (0.00ns)   --->   "%HH_4_0_1 = phi i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void, i16 %HH_4_0_0, void %ap_fixed_base.exit7258.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_4_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_4_0_0, void %ap_fixed_base.exit7084.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_4_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge662, i16 %storemerge5_i7402, void %ap_fixed_base.exit6910.arrayidx46322.0.0.02968.exit_crit_edge, i16 %storemerge5_i7402, void %.arrayidx46322.0.0.02968.exit_crit_edge664, i16 %HH_4_0_0, void %ap_fixed_base.exit6736.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_4_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge666"   --->   Operation 1670 'phi' 'HH_4_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1671 [1/1] (0.00ns)   --->   "%HH_6_0_1 = phi i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %HH_6_0_0, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %storemerge5_i7402, void, i16 %HH_6_0_0, void %ap_fixed_base.exit7258.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_6_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_6_0_0, void %ap_fixed_base.exit7084.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_6_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge662, i16 %HH_6_0_0, void %ap_fixed_base.exit6910.arrayidx46322.0.0.02968.exit_crit_edge, i16 %HH_6_0_0, void %.arrayidx46322.0.0.02968.exit_crit_edge664, i16 %storemerge5_i7402, void %ap_fixed_base.exit6736.arrayidx46322.0.0.02968.exit_crit_edge, i16 %storemerge5_i7402, void %.arrayidx46322.0.0.02968.exit_crit_edge666"   --->   Operation 1671 'phi' 'HH_6_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1672 [1/1] (0.79ns)   --->   "%add_ln132 = add i4 %i_6, i4 2" [src/QRD.cpp:132]   --->   Operation 1672 'add' 'add_ln132' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1673 [1/1] (0.42ns)   --->   "%store_ln132 = store i4 %add_ln132, i4 %i" [src/QRD.cpp:132]   --->   Operation 1673 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 1674 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 1674 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 4.42>
ST_12 : Operation 1675 [1/1] (0.00ns)   --->   "%agg_tmp296_0 = phi i16 %p_0_0_034701519152615381554157415981626165816941734177818261878, void %arrayidx195300.0.0.027422.exit, i16 %HH_4_0_0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439.preheader"   --->   Operation 1675 'phi' 'agg_tmp296_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1676 [1/1] (0.00ns)   --->   "%agg_tmp293_0 = phi i16 %p_0_0_034711521152415401552157615961628165616961732178018241880, void %arrayidx195300.0.0.027422.exit, i16 %HH_0_0_0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439.preheader"   --->   Operation 1676 'phi' 'agg_tmp293_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1677 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i_5" [src/QRD.cpp:146]   --->   Operation 1677 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1678 [1/1] (0.00ns)   --->   "%mux_case_239_load = load i16 %mux_case_239"   --->   Operation 1678 'load' 'mux_case_239_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1679 [1/1] (0.00ns)   --->   "%mux_case_640_load = load i16 %mux_case_640"   --->   Operation 1679 'load' 'mux_case_640_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1680 [1/1] (0.00ns)   --->   "%mux_case_243_load = load i16 %mux_case_243"   --->   Operation 1680 'load' 'mux_case_243_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1681 [1/1] (0.00ns)   --->   "%mux_case_644_load = load i16 %mux_case_644"   --->   Operation 1681 'load' 'mux_case_644_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1682 [1/1] (0.00ns)   --->   "%mux_case_247_load = load i16 %mux_case_247"   --->   Operation 1682 'load' 'mux_case_247_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1683 [1/1] (0.00ns)   --->   "%mux_case_648_load = load i16 %mux_case_648"   --->   Operation 1683 'load' 'mux_case_648_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1684 [1/1] (0.00ns)   --->   "%mux_case_351_load = load i16 %mux_case_351"   --->   Operation 1684 'load' 'mux_case_351_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1685 [1/1] (0.00ns)   --->   "%mux_case_752_load = load i16 %mux_case_752"   --->   Operation 1685 'load' 'mux_case_752_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1686 [1/1] (0.00ns)   --->   "%mux_case_355_load = load i16 %mux_case_355"   --->   Operation 1686 'load' 'mux_case_355_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1687 [1/1] (0.00ns)   --->   "%mux_case_756_load = load i16 %mux_case_756"   --->   Operation 1687 'load' 'mux_case_756_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1688 [1/1] (0.00ns)   --->   "%mux_case_359_load = load i16 %mux_case_359"   --->   Operation 1688 'load' 'mux_case_359_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1689 [1/1] (0.00ns)   --->   "%mux_case_760_load = load i16 %mux_case_760"   --->   Operation 1689 'load' 'mux_case_760_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1690 [1/1] (0.00ns)   --->   "%HH_7_1_2_load = load i16 %HH_7_1_2"   --->   Operation 1690 'load' 'HH_7_1_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1691 [1/1] (0.00ns)   --->   "%HH_3_1_2_load = load i16 %HH_3_1_2"   --->   Operation 1691 'load' 'HH_3_1_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1692 [1/1] (0.44ns)   --->   "%icmp_ln145 = icmp_eq  i2 %i_9, i2 2" [src/QRD.cpp:145]   --->   Operation 1692 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1693 [1/1] (0.00ns)   --->   "%empty_289 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 1693 'speclooptripcount' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1694 [1/1] (0.54ns)   --->   "%add_ln145 = add i2 %i_9, i2 1" [src/QRD.cpp:145]   --->   Operation 1694 'add' 'add_ln145' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1695 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439.split, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2475_ifconv" [src/QRD.cpp:145]   --->   Operation 1695 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1696 [1/1] (0.00ns)   --->   "%mux_case_235_load = load i16 %mux_case_235" [src/QRD.cpp:146]   --->   Operation 1696 'load' 'mux_case_235_load' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1697 [1/1] (0.00ns)   --->   "%mux_case_636_load = load i16 %mux_case_636" [src/QRD.cpp:146]   --->   Operation 1697 'load' 'mux_case_636_load' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i2 %i_9" [src/QRD.cpp:146]   --->   Operation 1698 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1699 [1/1] (0.44ns)   --->   "%icmp_ln146 = icmp_eq  i2 %i_9, i2 1" [src/QRD.cpp:146]   --->   Operation 1699 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1700 [1/1] (0.35ns)   --->   "%select_ln146 = select i1 %icmp_ln146, i16 %agg_tmp296_0, i16 %agg_tmp293_0" [src/QRD.cpp:146]   --->   Operation 1700 'select' 'select_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1701 [1/1] (0.35ns)   --->   "%select_ln146_1 = select i1 %icmp_ln146, i16 %mux_case_636_load, i16 %mux_case_235_load" [src/QRD.cpp:146]   --->   Operation 1701 'select' 'select_ln146_1' <Predicate = (!icmp_ln145)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1702 [2/2] (3.61ns)   --->   "%call_ret3 = call i128 @CORDIC_V, i16 %select_ln146, i16 %select_ln146_1, i8 %cordic_phase_V" [src/QRD.cpp:146]   --->   Operation 1702 'call' 'call_ret3' <Predicate = (!icmp_ln145)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1703 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 1703 'alloca' 'i_7' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1704 [1/1] (0.00ns)   --->   "%mux_case_364 = alloca i32 1"   --->   Operation 1704 'alloca' 'mux_case_364' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1705 [1/1] (0.00ns)   --->   "%mux_case_565 = alloca i32 1"   --->   Operation 1705 'alloca' 'mux_case_565' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1706 [1/1] (0.00ns)   --->   "%mux_case_766 = alloca i32 1"   --->   Operation 1706 'alloca' 'mux_case_766' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1707 [1/1] (0.00ns)   --->   "%agg_tmp495_0 = alloca i32 1"   --->   Operation 1707 'alloca' 'agg_tmp495_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1708 [1/1] (0.00ns)   --->   "%agg_tmp498_0 = alloca i32 1"   --->   Operation 1708 'alloca' 'agg_tmp498_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1709 [1/1] (0.00ns)   --->   "%agg_tmp585_0 = alloca i32 1"   --->   Operation 1709 'alloca' 'agg_tmp585_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1710 [1/1] (0.00ns)   --->   "%agg_tmp515_0 = alloca i32 1"   --->   Operation 1710 'alloca' 'agg_tmp515_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1711 [1/1] (0.00ns)   --->   "%agg_tmp518_0 = alloca i32 1"   --->   Operation 1711 'alloca' 'agg_tmp518_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1712 [1/1] (0.00ns)   --->   "%agg_tmp605_0 = alloca i32 1"   --->   Operation 1712 'alloca' 'agg_tmp605_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1713 [1/1] (0.00ns)   --->   "%agg_tmp505_0 = alloca i32 1"   --->   Operation 1713 'alloca' 'agg_tmp505_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1714 [1/1] (0.00ns)   --->   "%agg_tmp508_0 = alloca i32 1"   --->   Operation 1714 'alloca' 'agg_tmp508_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1715 [1/1] (0.00ns)   --->   "%agg_tmp595_0 = alloca i32 1"   --->   Operation 1715 'alloca' 'agg_tmp595_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1716 [1/1] (0.00ns)   --->   "%agg_tmp525_0 = alloca i32 1"   --->   Operation 1716 'alloca' 'agg_tmp525_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1717 [1/1] (0.00ns)   --->   "%agg_tmp528_0 = alloca i32 1"   --->   Operation 1717 'alloca' 'agg_tmp528_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1718 [1/1] (0.00ns)   --->   "%agg_tmp615_0 = alloca i32 1"   --->   Operation 1718 'alloca' 'agg_tmp615_0' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1719 [1/1] (0.00ns)   --->   "%mux_case_1118 = alloca i32 1"   --->   Operation 1719 'alloca' 'mux_case_1118' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1720 [1/1] (0.00ns)   --->   "%HH_7_1_4 = alloca i32 1"   --->   Operation 1720 'alloca' 'HH_7_1_4' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1721 [1/1] (0.00ns)   --->   "%HH_3_1_4 = alloca i32 1"   --->   Operation 1721 'alloca' 'HH_3_1_4' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_12 : Operation 1722 [2/2] (3.61ns)   --->   "%call_ret2 = call i128 @CORDIC_V, i16 %agg_tmp293_0, i16 %agg_tmp296_0, i8 %cordic_phase_V" [src/QRD.cpp:162]   --->   Operation 1722 'call' 'call_ret2' <Predicate = (icmp_ln145)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 1723 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %HH_3_1_2_load, i16 %HH_3_1_4" [src/QRD.cpp:180]   --->   Operation 1723 'store' 'store_ln180' <Predicate = (icmp_ln145)> <Delay = 0.42>
ST_12 : Operation 1724 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %HH_7_1_2_load, i16 %HH_7_1_4" [src/QRD.cpp:180]   --->   Operation 1724 'store' 'store_ln180' <Predicate = (icmp_ln145)> <Delay = 0.42>
ST_12 : Operation 1725 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_359_load, i16 %agg_tmp525_0" [src/QRD.cpp:180]   --->   Operation 1725 'store' 'store_ln180' <Predicate = (icmp_ln145)> <Delay = 0.62>
ST_12 : Operation 1726 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_247_load, i16 %agg_tmp505_0" [src/QRD.cpp:180]   --->   Operation 1726 'store' 'store_ln180' <Predicate = (icmp_ln145)> <Delay = 0.62>
ST_12 : Operation 1727 [1/1] (0.42ns)   --->   "%store_ln180 = store i4 2, i4 %i_7" [src/QRD.cpp:180]   --->   Operation 1727 'store' 'store_ln180' <Predicate = (icmp_ln145)> <Delay = 0.42>

State 13 <SV = 3> <Delay = 12.6>
ST_13 : Operation 1728 [1/1] (0.00ns)   --->   "%agg_tmp301_0_load_1 = load i16 %agg_tmp301_0" [src/QRD.cpp:147]   --->   Operation 1728 'load' 'agg_tmp301_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 1729 [1/1] (0.00ns)   --->   "%agg_tmp304_0_load_1 = load i16 %agg_tmp304_0" [src/QRD.cpp:147]   --->   Operation 1729 'load' 'agg_tmp304_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 1730 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/QRD.cpp:130]   --->   Operation 1730 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1731 [1/2] (8.61ns)   --->   "%call_ret3 = call i128 @CORDIC_V, i16 %select_ln146, i16 %select_ln146_1, i8 %cordic_phase_V" [src/QRD.cpp:146]   --->   Operation 1731 'call' 'call_ret3' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 1732 [1/1] (0.00ns)   --->   "%temp_c1_o1_9 = extractvalue i128 %call_ret3" [src/QRD.cpp:146]   --->   Operation 1732 'extractvalue' 'temp_c1_o1_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1733 [1/1] (0.00ns)   --->   "%temp_c1_o2_2 = extractvalue i128 %call_ret3" [src/QRD.cpp:146]   --->   Operation 1733 'extractvalue' 'temp_c1_o2_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1734 [1/1] (0.35ns)   --->   "%select_ln147 = select i1 %icmp_ln146, i16 %agg_tmp304_0_load_1, i16 %agg_tmp301_0_load_1" [src/QRD.cpp:147]   --->   Operation 1734 'select' 'select_ln147' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1735 [1/1] (0.35ns)   --->   "%select_ln147_1 = select i1 %icmp_ln146, i16 %mux_case_640_load, i16 %mux_case_239_load" [src/QRD.cpp:147]   --->   Operation 1735 'select' 'select_ln147_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1736 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %temp_c1_o2_2" [src/QRD.cpp:147]   --->   Operation 1736 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i64 %bitcast_ln147" [src/QRD.cpp:147]   --->   Operation 1737 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1738 [1/1] (0.37ns)   --->   "%ireg_27 = xor i64 %bitcast_ln147, i64 9223372036854775808" [src/QRD.cpp:147]   --->   Operation 1738 'xor' 'ireg_27' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln147, i32 63"   --->   Operation 1739 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1740 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_27, i32 52, i32 62"   --->   Operation 1740 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln501_6 = zext i11 %exp_tmp_6"   --->   Operation 1741 'zext' 'zext_ln501_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln574_16 = trunc i64 %ireg_27"   --->   Operation 1742 'trunc' 'trunc_ln574_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1743 [1/1] (0.00ns)   --->   "%p_Result_72 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_16"   --->   Operation 1743 'bitconcatenate' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln578_16 = zext i53 %p_Result_72"   --->   Operation 1744 'zext' 'zext_ln578_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1745 [1/1] (1.10ns)   --->   "%man_V_57 = sub i54 0, i54 %zext_ln578_16"   --->   Operation 1745 'sub' 'man_V_57' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1746 [1/1] (0.40ns)   --->   "%man_V_58 = select i1 %tmp_87, i54 %zext_ln578_16, i54 %man_V_57"   --->   Operation 1746 'select' 'man_V_58' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1747 [1/1] (1.13ns)   --->   "%icmp_ln580_6 = icmp_eq  i63 %trunc_ln147, i63 0"   --->   Operation 1747 'icmp' 'icmp_ln580_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1748 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6678"   --->   Operation 1748 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_13 : Operation 1749 [1/1] (0.80ns)   --->   "%F2_16 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1749 'sub' 'F2_16' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1750 [1/1] (0.97ns)   --->   "%icmp_ln590_6 = icmp_sgt  i12 %F2_16, i12 8"   --->   Operation 1750 'icmp' 'icmp_ln590_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1751 [1/1] (0.80ns)   --->   "%add_ln590_6 = add i12 %F2_16, i12 4088"   --->   Operation 1751 'add' 'add_ln590_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1752 [1/1] (0.80ns)   --->   "%sub_ln590_6 = sub i12 8, i12 %F2_16"   --->   Operation 1752 'sub' 'sub_ln590_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1753 [1/1] (0.37ns)   --->   "%sh_amt_16 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6"   --->   Operation 1753 'select' 'sh_amt_16' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln590_16 = sext i12 %sh_amt_16"   --->   Operation 1754 'sext' 'sext_ln590_16' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_13 : Operation 1755 [1/1] (0.97ns)   --->   "%icmp_ln591_6 = icmp_eq  i12 %F2_16, i12 8"   --->   Operation 1755 'icmp' 'icmp_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1756 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_6, void, void"   --->   Operation 1756 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_13 : Operation 1757 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_6, void, void"   --->   Operation 1757 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6)> <Delay = 0.00>
ST_13 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln611_1 = trunc i54 %man_V_58"   --->   Operation 1758 'trunc' 'trunc_ln611_1' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.00>
ST_13 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_16, i32 4, i32 11"   --->   Operation 1759 'partselect' 'tmp_153' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.00>
ST_13 : Operation 1760 [1/1] (0.84ns)   --->   "%icmp_ln612_36 = icmp_eq  i8 %tmp_153, i8 0"   --->   Operation 1760 'icmp' 'icmp_ln612_36' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1761 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_36, void %ap_fixed_base.exit6678, void"   --->   Operation 1761 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6)> <Delay = 0.57>
ST_13 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln590_16cast = trunc i31 %sext_ln590_16"   --->   Operation 1762 'trunc' 'sext_ln590_16cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_36)> <Delay = 0.00>
ST_13 : Operation 1763 [1/1] (0.90ns)   --->   "%shl_ln613_6 = shl i16 %trunc_ln611_1, i16 %sext_ln590_16cast"   --->   Operation 1763 'shl' 'shl_ln613_6' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_36)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1764 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6678"   --->   Operation 1764 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & !icmp_ln590_6 & icmp_ln612_36)> <Delay = 0.57>
ST_13 : Operation 1765 [1/1] (0.97ns)   --->   "%icmp_ln594_6 = icmp_ult  i12 %sh_amt_16, i12 54"   --->   Operation 1765 'icmp' 'icmp_ln594_6' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1766 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_6, void, void"   --->   Operation 1766 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6)> <Delay = 0.00>
ST_13 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1767 'bitselect' 'tmp_176' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.00>
ST_13 : Operation 1768 [1/1] (0.17ns)   --->   "%select_ln597_43 = select i1 %tmp_176, i16 65535, i16 0"   --->   Operation 1768 'select' 'select_ln597_43' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1769 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6678"   --->   Operation 1769 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & !icmp_ln594_6)> <Delay = 0.57>
ST_13 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln595_45 = trunc i12 %sh_amt_16"   --->   Operation 1770 'trunc' 'trunc_ln595_45' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_13 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln595_43 = zext i6 %trunc_ln595_45"   --->   Operation 1771 'zext' 'zext_ln595_43' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_13 : Operation 1772 [1/1] (1.50ns)   --->   "%ashr_ln595_6 = ashr i54 %man_V_58, i54 %zext_ln595_43"   --->   Operation 1772 'ashr' 'ashr_ln595_6' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1773 [1/1] (0.00ns)   --->   "%trunc_ln595_46 = trunc i54 %ashr_ln595_6"   --->   Operation 1773 'trunc' 'trunc_ln595_46' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.00>
ST_13 : Operation 1774 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6678"   --->   Operation 1774 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_6 & icmp_ln590_6 & icmp_ln594_6)> <Delay = 0.57>
ST_13 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln592_36 = trunc i54 %man_V_58"   --->   Operation 1775 'trunc' 'trunc_ln592_36' <Predicate = (!icmp_ln580_6 & icmp_ln591_6)> <Delay = 0.00>
ST_13 : Operation 1776 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6678"   --->   Operation 1776 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_6)> <Delay = 0.57>
ST_13 : Operation 1777 [1/1] (0.35ns)   --->   "%select_ln148_1 = select i1 %icmp_ln146, i16 %mux_case_644_load, i16 %mux_case_243_load" [src/QRD.cpp:148]   --->   Operation 1777 'select' 'select_ln148_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 4> <Delay = 2.59>
ST_14 : Operation 1778 [1/1] (0.00ns)   --->   "%this_V_2_0 = phi i16 %trunc_ln592_36, void, i16 %select_ln597_43, void, i16 %trunc_ln595_46, void, i16 %shl_ln613_6, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439.split, i16 0, void"   --->   Operation 1778 'phi' 'this_V_2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1779 [2/2] (2.59ns)   --->   "%call_ret6 = call i128 @CORDIC_R, i16 %select_ln147, i16 %select_ln147_1, i16 %this_V_2_0, i8 %cordic_phase_V" [src/QRD.cpp:147]   --->   Operation 1779 'call' 'call_ret6' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 5> <Delay = 8.61>
ST_15 : Operation 1780 [1/1] (0.00ns)   --->   "%agg_tmp311_0_load_1 = load i16 %agg_tmp311_0" [src/QRD.cpp:148]   --->   Operation 1780 'load' 'agg_tmp311_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 1781 [1/1] (0.00ns)   --->   "%agg_tmp314_0_load_1 = load i16 %agg_tmp314_0" [src/QRD.cpp:148]   --->   Operation 1781 'load' 'agg_tmp314_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 1782 [1/2] (8.61ns)   --->   "%call_ret6 = call i128 @CORDIC_R, i16 %select_ln147, i16 %select_ln147_1, i16 %this_V_2_0, i8 %cordic_phase_V" [src/QRD.cpp:147]   --->   Operation 1782 'call' 'call_ret6' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1783 [1/1] (0.00ns)   --->   "%temp_c2_o1_8 = extractvalue i128 %call_ret6" [src/QRD.cpp:147]   --->   Operation 1783 'extractvalue' 'temp_c2_o1_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1784 [1/1] (0.00ns)   --->   "%temp_c2_o2_8 = extractvalue i128 %call_ret6" [src/QRD.cpp:147]   --->   Operation 1784 'extractvalue' 'temp_c2_o2_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1785 [1/1] (0.35ns)   --->   "%select_ln148 = select i1 %icmp_ln146, i16 %agg_tmp314_0_load_1, i16 %agg_tmp311_0_load_1" [src/QRD.cpp:148]   --->   Operation 1785 'select' 'select_ln148' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1786 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6649"   --->   Operation 1786 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_15 : Operation 1787 [1/1] (0.80ns)   --->   "%F2_47 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1787 'sub' 'F2_47' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1788 [1/1] (0.97ns)   --->   "%icmp_ln590_9 = icmp_sgt  i12 %F2_47, i12 8"   --->   Operation 1788 'icmp' 'icmp_ln590_9' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1789 [1/1] (0.80ns)   --->   "%add_ln590_9 = add i12 %F2_47, i12 4088"   --->   Operation 1789 'add' 'add_ln590_9' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1790 [1/1] (0.80ns)   --->   "%sub_ln590_9 = sub i12 8, i12 %F2_47"   --->   Operation 1790 'sub' 'sub_ln590_9' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1791 [1/1] (0.37ns)   --->   "%sh_amt_47 = select i1 %icmp_ln590_9, i12 %add_ln590_9, i12 %sub_ln590_9"   --->   Operation 1791 'select' 'sh_amt_47' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln590_47 = sext i12 %sh_amt_47"   --->   Operation 1792 'sext' 'sext_ln590_47' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_15 : Operation 1793 [1/1] (0.97ns)   --->   "%icmp_ln591_9 = icmp_eq  i12 %F2_47, i12 8"   --->   Operation 1793 'icmp' 'icmp_ln591_9' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1794 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_9, void, void"   --->   Operation 1794 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_15 : Operation 1795 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_9, void, void"   --->   Operation 1795 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9)> <Delay = 0.00>
ST_15 : Operation 1796 [1/1] (0.00ns)   --->   "%trunc_ln611_5 = trunc i54 %man_V_58"   --->   Operation 1796 'trunc' 'trunc_ln611_5' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.00>
ST_15 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_47, i32 4, i32 11"   --->   Operation 1797 'partselect' 'tmp_182' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.00>
ST_15 : Operation 1798 [1/1] (0.84ns)   --->   "%icmp_ln612_47 = icmp_eq  i8 %tmp_182, i8 0"   --->   Operation 1798 'icmp' 'icmp_ln612_47' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1799 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_47, void %ap_fixed_base.exit6649, void"   --->   Operation 1799 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9)> <Delay = 0.57>
ST_15 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln590_47cast = trunc i31 %sext_ln590_47"   --->   Operation 1800 'trunc' 'sext_ln590_47cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_47)> <Delay = 0.00>
ST_15 : Operation 1801 [1/1] (0.90ns)   --->   "%shl_ln613_9 = shl i16 %trunc_ln611_5, i16 %sext_ln590_47cast"   --->   Operation 1801 'shl' 'shl_ln613_9' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_47)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1802 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6649"   --->   Operation 1802 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & !icmp_ln590_9 & icmp_ln612_47)> <Delay = 0.57>
ST_15 : Operation 1803 [1/1] (0.97ns)   --->   "%icmp_ln594_9 = icmp_ult  i12 %sh_amt_47, i12 54"   --->   Operation 1803 'icmp' 'icmp_ln594_9' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1804 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_9, void, void"   --->   Operation 1804 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9)> <Delay = 0.00>
ST_15 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1805 'bitselect' 'tmp_185' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.00>
ST_15 : Operation 1806 [1/1] (0.17ns)   --->   "%select_ln597_47 = select i1 %tmp_185, i16 65535, i16 0"   --->   Operation 1806 'select' 'select_ln597_47' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1807 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6649"   --->   Operation 1807 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & !icmp_ln594_9)> <Delay = 0.57>
ST_15 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln595_53 = trunc i12 %sh_amt_47"   --->   Operation 1808 'trunc' 'trunc_ln595_53' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_15 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln595_47 = zext i6 %trunc_ln595_53"   --->   Operation 1809 'zext' 'zext_ln595_47' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_15 : Operation 1810 [1/1] (1.50ns)   --->   "%ashr_ln595_9 = ashr i54 %man_V_58, i54 %zext_ln595_47"   --->   Operation 1810 'ashr' 'ashr_ln595_9' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln595_54 = trunc i54 %ashr_ln595_9"   --->   Operation 1811 'trunc' 'trunc_ln595_54' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.00>
ST_15 : Operation 1812 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6649"   --->   Operation 1812 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_9 & icmp_ln590_9 & icmp_ln594_9)> <Delay = 0.57>
ST_15 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln592_47 = trunc i54 %man_V_58"   --->   Operation 1813 'trunc' 'trunc_ln592_47' <Predicate = (!icmp_ln580_6 & icmp_ln591_9)> <Delay = 0.00>
ST_15 : Operation 1814 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6649"   --->   Operation 1814 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_9)> <Delay = 0.57>
ST_15 : Operation 1815 [1/1] (0.35ns)   --->   "%select_ln149_1 = select i1 %icmp_ln146, i16 %mux_case_648_load, i16 %mux_case_247_load" [src/QRD.cpp:149]   --->   Operation 1815 'select' 'select_ln149_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 6> <Delay = 2.59>
ST_16 : Operation 1816 [1/1] (0.00ns)   --->   "%this_V_5_0 = phi i16 %trunc_ln592_47, void, i16 %select_ln597_47, void, i16 %trunc_ln595_54, void, i16 %shl_ln613_9, void, i16 0, void %ap_fixed_base.exit6678, i16 0, void"   --->   Operation 1816 'phi' 'this_V_5_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1817 [2/2] (2.59ns)   --->   "%call_ret9 = call i128 @CORDIC_R, i16 %select_ln148, i16 %select_ln148_1, i16 %this_V_5_0, i8 %cordic_phase_V" [src/QRD.cpp:148]   --->   Operation 1817 'call' 'call_ret9' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 8.61>
ST_17 : Operation 1818 [1/1] (0.00ns)   --->   "%agg_tmp321_0_load_1 = load i16 %agg_tmp321_0" [src/QRD.cpp:149]   --->   Operation 1818 'load' 'agg_tmp321_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_17 : Operation 1819 [1/1] (0.00ns)   --->   "%agg_tmp324_0_load_1 = load i16 %agg_tmp324_0" [src/QRD.cpp:149]   --->   Operation 1819 'load' 'agg_tmp324_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_17 : Operation 1820 [1/2] (8.61ns)   --->   "%call_ret9 = call i128 @CORDIC_R, i16 %select_ln148, i16 %select_ln148_1, i16 %this_V_5_0, i8 %cordic_phase_V" [src/QRD.cpp:148]   --->   Operation 1820 'call' 'call_ret9' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1821 [1/1] (0.00ns)   --->   "%temp_c3_o1_7 = extractvalue i128 %call_ret9" [src/QRD.cpp:148]   --->   Operation 1821 'extractvalue' 'temp_c3_o1_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1822 [1/1] (0.00ns)   --->   "%temp_c3_o2_7 = extractvalue i128 %call_ret9" [src/QRD.cpp:148]   --->   Operation 1822 'extractvalue' 'temp_c3_o2_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1823 [1/1] (0.35ns)   --->   "%select_ln149 = select i1 %icmp_ln146, i16 %agg_tmp324_0_load_1, i16 %agg_tmp321_0_load_1" [src/QRD.cpp:149]   --->   Operation 1823 'select' 'select_ln149' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1824 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6620"   --->   Operation 1824 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_17 : Operation 1825 [1/1] (0.80ns)   --->   "%F2_51 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1825 'sub' 'F2_51' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1826 [1/1] (0.97ns)   --->   "%icmp_ln590_12 = icmp_sgt  i12 %F2_51, i12 8"   --->   Operation 1826 'icmp' 'icmp_ln590_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1827 [1/1] (0.80ns)   --->   "%add_ln590_12 = add i12 %F2_51, i12 4088"   --->   Operation 1827 'add' 'add_ln590_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1828 [1/1] (0.80ns)   --->   "%sub_ln590_12 = sub i12 8, i12 %F2_51"   --->   Operation 1828 'sub' 'sub_ln590_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1829 [1/1] (0.37ns)   --->   "%sh_amt_51 = select i1 %icmp_ln590_12, i12 %add_ln590_12, i12 %sub_ln590_12"   --->   Operation 1829 'select' 'sh_amt_51' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln590_51 = sext i12 %sh_amt_51"   --->   Operation 1830 'sext' 'sext_ln590_51' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_17 : Operation 1831 [1/1] (0.97ns)   --->   "%icmp_ln591_12 = icmp_eq  i12 %F2_51, i12 8"   --->   Operation 1831 'icmp' 'icmp_ln591_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1832 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_12, void, void"   --->   Operation 1832 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_17 : Operation 1833 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_12, void, void"   --->   Operation 1833 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12)> <Delay = 0.00>
ST_17 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln611_9 = trunc i54 %man_V_58"   --->   Operation 1834 'trunc' 'trunc_ln611_9' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.00>
ST_17 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_51, i32 4, i32 11"   --->   Operation 1835 'partselect' 'tmp_193' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.00>
ST_17 : Operation 1836 [1/1] (0.84ns)   --->   "%icmp_ln612_51 = icmp_eq  i8 %tmp_193, i8 0"   --->   Operation 1836 'icmp' 'icmp_ln612_51' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1837 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_51, void %ap_fixed_base.exit6620, void"   --->   Operation 1837 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12)> <Delay = 0.57>
ST_17 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln590_51cast = trunc i31 %sext_ln590_51"   --->   Operation 1838 'trunc' 'sext_ln590_51cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_51)> <Delay = 0.00>
ST_17 : Operation 1839 [1/1] (0.90ns)   --->   "%shl_ln613_12 = shl i16 %trunc_ln611_9, i16 %sext_ln590_51cast"   --->   Operation 1839 'shl' 'shl_ln613_12' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_51)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1840 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6620"   --->   Operation 1840 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & !icmp_ln590_12 & icmp_ln612_51)> <Delay = 0.57>
ST_17 : Operation 1841 [1/1] (0.97ns)   --->   "%icmp_ln594_12 = icmp_ult  i12 %sh_amt_51, i12 54"   --->   Operation 1841 'icmp' 'icmp_ln594_12' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1842 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_12, void, void"   --->   Operation 1842 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12)> <Delay = 0.00>
ST_17 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1843 'bitselect' 'tmp_196' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.00>
ST_17 : Operation 1844 [1/1] (0.17ns)   --->   "%select_ln597_51 = select i1 %tmp_196, i16 65535, i16 0"   --->   Operation 1844 'select' 'select_ln597_51' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1845 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6620"   --->   Operation 1845 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & !icmp_ln594_12)> <Delay = 0.57>
ST_17 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln595_61 = trunc i12 %sh_amt_51"   --->   Operation 1846 'trunc' 'trunc_ln595_61' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_17 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln595_51 = zext i6 %trunc_ln595_61"   --->   Operation 1847 'zext' 'zext_ln595_51' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_17 : Operation 1848 [1/1] (1.50ns)   --->   "%ashr_ln595_12 = ashr i54 %man_V_58, i54 %zext_ln595_51"   --->   Operation 1848 'ashr' 'ashr_ln595_12' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln595_62 = trunc i54 %ashr_ln595_12"   --->   Operation 1849 'trunc' 'trunc_ln595_62' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.00>
ST_17 : Operation 1850 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6620"   --->   Operation 1850 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_12 & icmp_ln590_12 & icmp_ln594_12)> <Delay = 0.57>
ST_17 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln592_51 = trunc i54 %man_V_58"   --->   Operation 1851 'trunc' 'trunc_ln592_51' <Predicate = (!icmp_ln580_6 & icmp_ln591_12)> <Delay = 0.00>
ST_17 : Operation 1852 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6620"   --->   Operation 1852 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_12)> <Delay = 0.57>
ST_17 : Operation 1853 [1/1] (0.35ns)   --->   "%select_ln150_1 = select i1 %icmp_ln146, i16 %mux_case_752_load, i16 %mux_case_351_load" [src/QRD.cpp:150]   --->   Operation 1853 'select' 'select_ln150_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 8> <Delay = 2.59>
ST_18 : Operation 1854 [1/1] (0.00ns)   --->   "%this_V_8_0 = phi i16 %trunc_ln592_51, void, i16 %select_ln597_51, void, i16 %trunc_ln595_62, void, i16 %shl_ln613_12, void, i16 0, void %ap_fixed_base.exit6649, i16 0, void"   --->   Operation 1854 'phi' 'this_V_8_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1855 [2/2] (2.59ns)   --->   "%call_ret12 = call i128 @CORDIC_R, i16 %select_ln149, i16 %select_ln149_1, i16 %this_V_8_0, i8 %cordic_phase_V" [src/QRD.cpp:149]   --->   Operation 1855 'call' 'call_ret12' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 9> <Delay = 8.61>
ST_19 : Operation 1856 [1/1] (0.00ns)   --->   "%agg_tmp331_0_load_1 = load i16 %agg_tmp331_0" [src/QRD.cpp:150]   --->   Operation 1856 'load' 'agg_tmp331_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_19 : Operation 1857 [1/1] (0.00ns)   --->   "%agg_tmp334_0_load_1 = load i16 %agg_tmp334_0" [src/QRD.cpp:150]   --->   Operation 1857 'load' 'agg_tmp334_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_19 : Operation 1858 [1/2] (8.61ns)   --->   "%call_ret12 = call i128 @CORDIC_R, i16 %select_ln149, i16 %select_ln149_1, i16 %this_V_8_0, i8 %cordic_phase_V" [src/QRD.cpp:149]   --->   Operation 1858 'call' 'call_ret12' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 1859 [1/1] (0.00ns)   --->   "%temp_c4_o1_5 = extractvalue i128 %call_ret12" [src/QRD.cpp:149]   --->   Operation 1859 'extractvalue' 'temp_c4_o1_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1860 [1/1] (0.00ns)   --->   "%temp_c4_o2_5 = extractvalue i128 %call_ret12" [src/QRD.cpp:149]   --->   Operation 1860 'extractvalue' 'temp_c4_o2_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1861 [1/1] (0.35ns)   --->   "%select_ln150 = select i1 %icmp_ln146, i16 %agg_tmp334_0_load_1, i16 %agg_tmp331_0_load_1" [src/QRD.cpp:150]   --->   Operation 1861 'select' 'select_ln150' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1862 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6591"   --->   Operation 1862 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_19 : Operation 1863 [1/1] (0.80ns)   --->   "%F2_54 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1863 'sub' 'F2_54' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1864 [1/1] (0.97ns)   --->   "%icmp_ln590_15 = icmp_sgt  i12 %F2_54, i12 8"   --->   Operation 1864 'icmp' 'icmp_ln590_15' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1865 [1/1] (0.80ns)   --->   "%add_ln590_15 = add i12 %F2_54, i12 4088"   --->   Operation 1865 'add' 'add_ln590_15' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1866 [1/1] (0.80ns)   --->   "%sub_ln590_15 = sub i12 8, i12 %F2_54"   --->   Operation 1866 'sub' 'sub_ln590_15' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1867 [1/1] (0.37ns)   --->   "%sh_amt_54 = select i1 %icmp_ln590_15, i12 %add_ln590_15, i12 %sub_ln590_15"   --->   Operation 1867 'select' 'sh_amt_54' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln590_54 = sext i12 %sh_amt_54"   --->   Operation 1868 'sext' 'sext_ln590_54' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_19 : Operation 1869 [1/1] (0.97ns)   --->   "%icmp_ln591_15 = icmp_eq  i12 %F2_54, i12 8"   --->   Operation 1869 'icmp' 'icmp_ln591_15' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1870 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_15, void, void"   --->   Operation 1870 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_19 : Operation 1871 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_15, void, void"   --->   Operation 1871 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15)> <Delay = 0.00>
ST_19 : Operation 1872 [1/1] (0.00ns)   --->   "%trunc_ln611_12 = trunc i54 %man_V_58"   --->   Operation 1872 'trunc' 'trunc_ln611_12' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.00>
ST_19 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_54, i32 4, i32 11"   --->   Operation 1873 'partselect' 'tmp_204' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.00>
ST_19 : Operation 1874 [1/1] (0.84ns)   --->   "%icmp_ln612_54 = icmp_eq  i8 %tmp_204, i8 0"   --->   Operation 1874 'icmp' 'icmp_ln612_54' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1875 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_54, void %ap_fixed_base.exit6591, void"   --->   Operation 1875 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15)> <Delay = 0.57>
ST_19 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln590_54cast = trunc i31 %sext_ln590_54"   --->   Operation 1876 'trunc' 'sext_ln590_54cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_54)> <Delay = 0.00>
ST_19 : Operation 1877 [1/1] (0.90ns)   --->   "%shl_ln613_15 = shl i16 %trunc_ln611_12, i16 %sext_ln590_54cast"   --->   Operation 1877 'shl' 'shl_ln613_15' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_54)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1878 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6591"   --->   Operation 1878 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & !icmp_ln590_15 & icmp_ln612_54)> <Delay = 0.57>
ST_19 : Operation 1879 [1/1] (0.97ns)   --->   "%icmp_ln594_15 = icmp_ult  i12 %sh_amt_54, i12 54"   --->   Operation 1879 'icmp' 'icmp_ln594_15' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1880 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_15, void, void"   --->   Operation 1880 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15)> <Delay = 0.00>
ST_19 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1881 'bitselect' 'tmp_211' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.00>
ST_19 : Operation 1882 [1/1] (0.17ns)   --->   "%select_ln597_54 = select i1 %tmp_211, i16 65535, i16 0"   --->   Operation 1882 'select' 'select_ln597_54' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1883 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6591"   --->   Operation 1883 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & !icmp_ln594_15)> <Delay = 0.57>
ST_19 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln595_67 = trunc i12 %sh_amt_54"   --->   Operation 1884 'trunc' 'trunc_ln595_67' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_19 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln595_54 = zext i6 %trunc_ln595_67"   --->   Operation 1885 'zext' 'zext_ln595_54' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_19 : Operation 1886 [1/1] (1.50ns)   --->   "%ashr_ln595_15 = ashr i54 %man_V_58, i54 %zext_ln595_54"   --->   Operation 1886 'ashr' 'ashr_ln595_15' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln595_68 = trunc i54 %ashr_ln595_15"   --->   Operation 1887 'trunc' 'trunc_ln595_68' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.00>
ST_19 : Operation 1888 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6591"   --->   Operation 1888 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_15 & icmp_ln590_15 & icmp_ln594_15)> <Delay = 0.57>
ST_19 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln592_54 = trunc i54 %man_V_58"   --->   Operation 1889 'trunc' 'trunc_ln592_54' <Predicate = (!icmp_ln580_6 & icmp_ln591_15)> <Delay = 0.00>
ST_19 : Operation 1890 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6591"   --->   Operation 1890 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_15)> <Delay = 0.57>
ST_19 : Operation 1891 [1/1] (0.35ns)   --->   "%select_ln151_1 = select i1 %icmp_ln146, i16 %mux_case_756_load, i16 %mux_case_355_load" [src/QRD.cpp:151]   --->   Operation 1891 'select' 'select_ln151_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 10> <Delay = 2.59>
ST_20 : Operation 1892 [1/1] (0.00ns)   --->   "%this_V_10_0 = phi i16 %trunc_ln592_54, void, i16 %select_ln597_54, void, i16 %trunc_ln595_68, void, i16 %shl_ln613_15, void, i16 0, void %ap_fixed_base.exit6620, i16 0, void"   --->   Operation 1892 'phi' 'this_V_10_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1893 [2/2] (2.59ns)   --->   "%call_ret14 = call i128 @CORDIC_R, i16 %select_ln150, i16 %select_ln150_1, i16 %this_V_10_0, i8 %cordic_phase_V" [src/QRD.cpp:150]   --->   Operation 1893 'call' 'call_ret14' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 11> <Delay = 8.61>
ST_21 : Operation 1894 [1/1] (0.00ns)   --->   "%agg_tmp341_0_load_1 = load i16 %agg_tmp341_0" [src/QRD.cpp:151]   --->   Operation 1894 'load' 'agg_tmp341_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_21 : Operation 1895 [1/1] (0.00ns)   --->   "%agg_tmp344_0_load_1 = load i16 %agg_tmp344_0" [src/QRD.cpp:151]   --->   Operation 1895 'load' 'agg_tmp344_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_21 : Operation 1896 [1/2] (8.61ns)   --->   "%call_ret14 = call i128 @CORDIC_R, i16 %select_ln150, i16 %select_ln150_1, i16 %this_V_10_0, i8 %cordic_phase_V" [src/QRD.cpp:150]   --->   Operation 1896 'call' 'call_ret14' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 1897 [1/1] (0.00ns)   --->   "%temp_c5_o1 = extractvalue i128 %call_ret14" [src/QRD.cpp:150]   --->   Operation 1897 'extractvalue' 'temp_c5_o1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1898 [1/1] (0.00ns)   --->   "%temp_c5_o2 = extractvalue i128 %call_ret14" [src/QRD.cpp:150]   --->   Operation 1898 'extractvalue' 'temp_c5_o2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1899 [1/1] (0.35ns)   --->   "%select_ln151 = select i1 %icmp_ln146, i16 %agg_tmp344_0_load_1, i16 %agg_tmp341_0_load_1" [src/QRD.cpp:151]   --->   Operation 1899 'select' 'select_ln151' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1900 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6562"   --->   Operation 1900 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_21 : Operation 1901 [1/1] (0.80ns)   --->   "%F2_64 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1901 'sub' 'F2_64' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1902 [1/1] (0.97ns)   --->   "%icmp_ln590_21 = icmp_sgt  i12 %F2_64, i12 8"   --->   Operation 1902 'icmp' 'icmp_ln590_21' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1903 [1/1] (0.80ns)   --->   "%add_ln590_21 = add i12 %F2_64, i12 4088"   --->   Operation 1903 'add' 'add_ln590_21' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1904 [1/1] (0.80ns)   --->   "%sub_ln590_21 = sub i12 8, i12 %F2_64"   --->   Operation 1904 'sub' 'sub_ln590_21' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1905 [1/1] (0.37ns)   --->   "%sh_amt_64 = select i1 %icmp_ln590_21, i12 %add_ln590_21, i12 %sub_ln590_21"   --->   Operation 1905 'select' 'sh_amt_64' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln590_64 = sext i12 %sh_amt_64"   --->   Operation 1906 'sext' 'sext_ln590_64' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_21 : Operation 1907 [1/1] (0.97ns)   --->   "%icmp_ln591_21 = icmp_eq  i12 %F2_64, i12 8"   --->   Operation 1907 'icmp' 'icmp_ln591_21' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1908 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_21, void, void"   --->   Operation 1908 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_21 : Operation 1909 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_21, void, void"   --->   Operation 1909 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21)> <Delay = 0.00>
ST_21 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln611_22 = trunc i54 %man_V_58"   --->   Operation 1910 'trunc' 'trunc_ln611_22' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.00>
ST_21 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_64, i32 4, i32 11"   --->   Operation 1911 'partselect' 'tmp_226' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.00>
ST_21 : Operation 1912 [1/1] (0.84ns)   --->   "%icmp_ln612_64 = icmp_eq  i8 %tmp_226, i8 0"   --->   Operation 1912 'icmp' 'icmp_ln612_64' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1913 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_64, void %ap_fixed_base.exit6562, void"   --->   Operation 1913 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21)> <Delay = 0.57>
ST_21 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln590_64cast = trunc i31 %sext_ln590_64"   --->   Operation 1914 'trunc' 'sext_ln590_64cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_64)> <Delay = 0.00>
ST_21 : Operation 1915 [1/1] (0.90ns)   --->   "%shl_ln613_21 = shl i16 %trunc_ln611_22, i16 %sext_ln590_64cast"   --->   Operation 1915 'shl' 'shl_ln613_21' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_64)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1916 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6562"   --->   Operation 1916 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & !icmp_ln590_21 & icmp_ln612_64)> <Delay = 0.57>
ST_21 : Operation 1917 [1/1] (0.97ns)   --->   "%icmp_ln594_21 = icmp_ult  i12 %sh_amt_64, i12 54"   --->   Operation 1917 'icmp' 'icmp_ln594_21' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1918 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_21, void, void"   --->   Operation 1918 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21)> <Delay = 0.00>
ST_21 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1919 'bitselect' 'tmp_234' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.00>
ST_21 : Operation 1920 [1/1] (0.17ns)   --->   "%select_ln597_64 = select i1 %tmp_234, i16 65535, i16 0"   --->   Operation 1920 'select' 'select_ln597_64' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1921 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6562"   --->   Operation 1921 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & !icmp_ln594_21)> <Delay = 0.57>
ST_21 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln595_87 = trunc i12 %sh_amt_64"   --->   Operation 1922 'trunc' 'trunc_ln595_87' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_21 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln595_64 = zext i6 %trunc_ln595_87"   --->   Operation 1923 'zext' 'zext_ln595_64' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_21 : Operation 1924 [1/1] (1.50ns)   --->   "%ashr_ln595_21 = ashr i54 %man_V_58, i54 %zext_ln595_64"   --->   Operation 1924 'ashr' 'ashr_ln595_21' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln595_88 = trunc i54 %ashr_ln595_21"   --->   Operation 1925 'trunc' 'trunc_ln595_88' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.00>
ST_21 : Operation 1926 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6562"   --->   Operation 1926 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_21 & icmp_ln590_21 & icmp_ln594_21)> <Delay = 0.57>
ST_21 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln592_64 = trunc i54 %man_V_58"   --->   Operation 1927 'trunc' 'trunc_ln592_64' <Predicate = (!icmp_ln580_6 & icmp_ln591_21)> <Delay = 0.00>
ST_21 : Operation 1928 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6562"   --->   Operation 1928 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_21)> <Delay = 0.57>
ST_21 : Operation 1929 [1/1] (0.35ns)   --->   "%select_ln152_1 = select i1 %icmp_ln146, i16 %mux_case_760_load, i16 %mux_case_359_load" [src/QRD.cpp:152]   --->   Operation 1929 'select' 'select_ln152_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 12> <Delay = 2.59>
ST_22 : Operation 1930 [1/1] (0.00ns)   --->   "%this_V_12_0 = phi i16 %trunc_ln592_64, void, i16 %select_ln597_64, void, i16 %trunc_ln595_88, void, i16 %shl_ln613_21, void, i16 0, void %ap_fixed_base.exit6591, i16 0, void"   --->   Operation 1930 'phi' 'this_V_12_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1931 [2/2] (2.59ns)   --->   "%call_ret16 = call i128 @CORDIC_R, i16 %select_ln151, i16 %select_ln151_1, i16 %this_V_12_0, i8 %cordic_phase_V" [src/QRD.cpp:151]   --->   Operation 1931 'call' 'call_ret16' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 8.61>
ST_23 : Operation 1932 [1/1] (0.00ns)   --->   "%agg_tmp351_0_load_1 = load i16 %agg_tmp351_0" [src/QRD.cpp:152]   --->   Operation 1932 'load' 'agg_tmp351_0_load_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_23 : Operation 1933 [1/1] (0.00ns)   --->   "%agg_tmp354_0_load_1 = load i16 %agg_tmp354_0" [src/QRD.cpp:152]   --->   Operation 1933 'load' 'agg_tmp354_0_load_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_23 : Operation 1934 [1/2] (8.61ns)   --->   "%call_ret16 = call i128 @CORDIC_R, i16 %select_ln151, i16 %select_ln151_1, i16 %this_V_12_0, i8 %cordic_phase_V" [src/QRD.cpp:151]   --->   Operation 1934 'call' 'call_ret16' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 1935 [1/1] (0.00ns)   --->   "%temp_c6_o1 = extractvalue i128 %call_ret16" [src/QRD.cpp:151]   --->   Operation 1935 'extractvalue' 'temp_c6_o1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1936 [1/1] (0.00ns)   --->   "%temp_c6_o2 = extractvalue i128 %call_ret16" [src/QRD.cpp:151]   --->   Operation 1936 'extractvalue' 'temp_c6_o2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1937 [1/1] (0.35ns)   --->   "%select_ln152 = select i1 %icmp_ln146, i16 %agg_tmp354_0_load_1, i16 %agg_tmp351_0_load_1" [src/QRD.cpp:152]   --->   Operation 1937 'select' 'select_ln152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1938 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_6, void, void %ap_fixed_base.exit6533"   --->   Operation 1938 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_23 : Operation 1939 [1/1] (0.80ns)   --->   "%F2_74 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 1939 'sub' 'F2_74' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1940 [1/1] (0.97ns)   --->   "%icmp_ln590_27 = icmp_sgt  i12 %F2_74, i12 8"   --->   Operation 1940 'icmp' 'icmp_ln590_27' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1941 [1/1] (0.80ns)   --->   "%add_ln590_27 = add i12 %F2_74, i12 4088"   --->   Operation 1941 'add' 'add_ln590_27' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1942 [1/1] (0.80ns)   --->   "%sub_ln590_27 = sub i12 8, i12 %F2_74"   --->   Operation 1942 'sub' 'sub_ln590_27' <Predicate = (!icmp_ln580_6)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1943 [1/1] (0.37ns)   --->   "%sh_amt_74 = select i1 %icmp_ln590_27, i12 %add_ln590_27, i12 %sub_ln590_27"   --->   Operation 1943 'select' 'sh_amt_74' <Predicate = (!icmp_ln580_6)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln590_74 = sext i12 %sh_amt_74"   --->   Operation 1944 'sext' 'sext_ln590_74' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_23 : Operation 1945 [1/1] (0.97ns)   --->   "%icmp_ln591_27 = icmp_eq  i12 %F2_74, i12 8"   --->   Operation 1945 'icmp' 'icmp_ln591_27' <Predicate = (!icmp_ln580_6)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1946 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_27, void, void"   --->   Operation 1946 'br' 'br_ln191' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_23 : Operation 1947 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_27, void, void"   --->   Operation 1947 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27)> <Delay = 0.00>
ST_23 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln611_28 = trunc i54 %man_V_58"   --->   Operation 1948 'trunc' 'trunc_ln611_28' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.00>
ST_23 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_74, i32 4, i32 11"   --->   Operation 1949 'partselect' 'tmp_246' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.00>
ST_23 : Operation 1950 [1/1] (0.84ns)   --->   "%icmp_ln612_70 = icmp_eq  i8 %tmp_246, i8 0"   --->   Operation 1950 'icmp' 'icmp_ln612_70' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1951 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_70, void %ap_fixed_base.exit6533, void"   --->   Operation 1951 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27)> <Delay = 0.57>
ST_23 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln590_74cast = trunc i31 %sext_ln590_74"   --->   Operation 1952 'trunc' 'sext_ln590_74cast' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_70)> <Delay = 0.00>
ST_23 : Operation 1953 [1/1] (0.90ns)   --->   "%shl_ln613_27 = shl i16 %trunc_ln611_28, i16 %sext_ln590_74cast"   --->   Operation 1953 'shl' 'shl_ln613_27' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_70)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1954 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6533"   --->   Operation 1954 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & !icmp_ln590_27 & icmp_ln612_70)> <Delay = 0.57>
ST_23 : Operation 1955 [1/1] (0.97ns)   --->   "%icmp_ln594_27 = icmp_ult  i12 %sh_amt_74, i12 54"   --->   Operation 1955 'icmp' 'icmp_ln594_27' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1956 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_27, void, void"   --->   Operation 1956 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27)> <Delay = 0.00>
ST_23 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_27, i32 63"   --->   Operation 1957 'bitselect' 'tmp_254' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.00>
ST_23 : Operation 1958 [1/1] (0.17ns)   --->   "%select_ln597_70 = select i1 %tmp_254, i16 65535, i16 0"   --->   Operation 1958 'select' 'select_ln597_70' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1959 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6533"   --->   Operation 1959 'br' 'br_ln0' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & !icmp_ln594_27)> <Delay = 0.57>
ST_23 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln595_99 = trunc i12 %sh_amt_74"   --->   Operation 1960 'trunc' 'trunc_ln595_99' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_23 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln595_74 = zext i6 %trunc_ln595_99"   --->   Operation 1961 'zext' 'zext_ln595_74' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_23 : Operation 1962 [1/1] (1.50ns)   --->   "%ashr_ln595_27 = ashr i54 %man_V_58, i54 %zext_ln595_74"   --->   Operation 1962 'ashr' 'ashr_ln595_27' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln595_100 = trunc i54 %ashr_ln595_27"   --->   Operation 1963 'trunc' 'trunc_ln595_100' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.00>
ST_23 : Operation 1964 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6533"   --->   Operation 1964 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & !icmp_ln591_27 & icmp_ln590_27 & icmp_ln594_27)> <Delay = 0.57>
ST_23 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln592_70 = trunc i54 %man_V_58"   --->   Operation 1965 'trunc' 'trunc_ln592_70' <Predicate = (!icmp_ln580_6 & icmp_ln591_27)> <Delay = 0.00>
ST_23 : Operation 1966 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6533"   --->   Operation 1966 'br' 'br_ln191' <Predicate = (!icmp_ln580_6 & icmp_ln591_27)> <Delay = 0.57>

State 24 <SV = 14> <Delay = 2.59>
ST_24 : Operation 1967 [1/1] (0.00ns)   --->   "%this_V_14_0 = phi i16 %trunc_ln592_70, void, i16 %select_ln597_70, void, i16 %trunc_ln595_100, void, i16 %shl_ln613_27, void, i16 0, void %ap_fixed_base.exit6562, i16 0, void"   --->   Operation 1967 'phi' 'this_V_14_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1968 [2/2] (2.59ns)   --->   "%call_ret18 = call i128 @CORDIC_R, i16 %select_ln152, i16 %select_ln152_1, i16 %this_V_14_0, i8 %cordic_phase_V" [src/QRD.cpp:152]   --->   Operation 1968 'call' 'call_ret18' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 15> <Delay = 8.61>
ST_25 : Operation 1969 [1/2] (8.61ns)   --->   "%call_ret18 = call i128 @CORDIC_R, i16 %select_ln152, i16 %select_ln152_1, i16 %this_V_14_0, i8 %cordic_phase_V" [src/QRD.cpp:152]   --->   Operation 1969 'call' 'call_ret18' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 1970 [1/1] (0.00ns)   --->   "%temp_c7_o1 = extractvalue i128 %call_ret18" [src/QRD.cpp:152]   --->   Operation 1970 'extractvalue' 'temp_c7_o1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1971 [1/1] (0.00ns)   --->   "%temp_c7_o2 = extractvalue i128 %call_ret18" [src/QRD.cpp:152]   --->   Operation 1971 'extractvalue' 'temp_c7_o2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1972 [1/1] (0.00ns)   --->   "%ireg_28 = bitcast i64 %temp_c1_o1_9"   --->   Operation 1972 'bitcast' 'ireg_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln564_58 = trunc i64 %ireg_28"   --->   Operation 1973 'trunc' 'trunc_ln564_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1974 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_28, i32 63"   --->   Operation 1974 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1975 [1/1] (0.00ns)   --->   "%exp_tmp_125 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_28, i32 52, i32 62"   --->   Operation 1975 'partselect' 'exp_tmp_125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln501_21 = zext i11 %exp_tmp_125"   --->   Operation 1976 'zext' 'zext_ln501_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln574_66 = trunc i64 %ireg_28"   --->   Operation 1977 'trunc' 'trunc_ln574_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1978 [1/1] (0.00ns)   --->   "%p_Result_74 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_66"   --->   Operation 1978 'bitconcatenate' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln578_66 = zext i53 %p_Result_74"   --->   Operation 1979 'zext' 'zext_ln578_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1980 [1/1] (1.10ns)   --->   "%man_V_340 = sub i54 0, i54 %zext_ln578_66"   --->   Operation 1980 'sub' 'man_V_340' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1981 [1/1] (0.40ns)   --->   "%man_V_343 = select i1 %p_Result_73, i54 %man_V_340, i54 %zext_ln578_66"   --->   Operation 1981 'select' 'man_V_343' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1982 [1/1] (1.13ns)   --->   "%icmp_ln580_21 = icmp_eq  i63 %trunc_ln564_58, i63 0"   --->   Operation 1982 'icmp' 'icmp_ln580_21' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1983 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_21, void, void %ap_fixed_base.exit6504"   --->   Operation 1983 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_25 : Operation 1984 [1/1] (0.80ns)   --->   "%F2_126 = sub i12 1075, i12 %zext_ln501_21"   --->   Operation 1984 'sub' 'F2_126' <Predicate = (!icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1985 [1/1] (0.97ns)   --->   "%icmp_ln590_33 = icmp_sgt  i12 %F2_126, i12 8"   --->   Operation 1985 'icmp' 'icmp_ln590_33' <Predicate = (!icmp_ln580_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1986 [1/1] (0.80ns)   --->   "%add_ln590_33 = add i12 %F2_126, i12 4088"   --->   Operation 1986 'add' 'add_ln590_33' <Predicate = (!icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1987 [1/1] (0.80ns)   --->   "%sub_ln590_33 = sub i12 8, i12 %F2_126"   --->   Operation 1987 'sub' 'sub_ln590_33' <Predicate = (!icmp_ln580_21)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1988 [1/1] (0.37ns)   --->   "%sh_amt_126 = select i1 %icmp_ln590_33, i12 %add_ln590_33, i12 %sub_ln590_33"   --->   Operation 1988 'select' 'sh_amt_126' <Predicate = (!icmp_ln580_21)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln590_75 = sext i12 %sh_amt_126"   --->   Operation 1989 'sext' 'sext_ln590_75' <Predicate = (!icmp_ln580_21)> <Delay = 0.00>
ST_25 : Operation 1990 [1/1] (0.97ns)   --->   "%icmp_ln591_33 = icmp_eq  i12 %F2_126, i12 8"   --->   Operation 1990 'icmp' 'icmp_ln591_33' <Predicate = (!icmp_ln580_21)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1991 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_33, void, void"   --->   Operation 1991 'br' 'br_ln191' <Predicate = (!icmp_ln580_21)> <Delay = 0.00>
ST_25 : Operation 1992 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_33, void, void"   --->   Operation 1992 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33)> <Delay = 0.00>
ST_25 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln611_33 = trunc i54 %man_V_343"   --->   Operation 1993 'trunc' 'trunc_ln611_33' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.00>
ST_25 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_126, i32 4, i32 11"   --->   Operation 1994 'partselect' 'tmp_267' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.00>
ST_25 : Operation 1995 [1/1] (0.84ns)   --->   "%icmp_ln612_75 = icmp_eq  i8 %tmp_267, i8 0"   --->   Operation 1995 'icmp' 'icmp_ln612_75' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1996 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_75, void %ap_fixed_base.exit6504, void"   --->   Operation 1996 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33)> <Delay = 0.57>
ST_25 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln590_75cast = trunc i31 %sext_ln590_75"   --->   Operation 1997 'trunc' 'sext_ln590_75cast' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_75)> <Delay = 0.00>
ST_25 : Operation 1998 [1/1] (0.90ns)   --->   "%shl_ln613_33 = shl i16 %trunc_ln611_33, i16 %sext_ln590_75cast"   --->   Operation 1998 'shl' 'shl_ln613_33' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_75)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1999 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6504"   --->   Operation 1999 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & !icmp_ln590_33 & icmp_ln612_75)> <Delay = 0.57>
ST_25 : Operation 2000 [1/1] (0.97ns)   --->   "%icmp_ln594_33 = icmp_ult  i12 %sh_amt_126, i12 54"   --->   Operation 2000 'icmp' 'icmp_ln594_33' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2001 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_33, void, void"   --->   Operation 2001 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33)> <Delay = 0.00>
ST_25 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_28, i32 63"   --->   Operation 2002 'bitselect' 'tmp_271' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.00>
ST_25 : Operation 2003 [1/1] (0.17ns)   --->   "%select_ln597_75 = select i1 %tmp_271, i16 65535, i16 0"   --->   Operation 2003 'select' 'select_ln597_75' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2004 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6504"   --->   Operation 2004 'br' 'br_ln0' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & !icmp_ln594_33)> <Delay = 0.57>
ST_25 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln595_109 = trunc i12 %sh_amt_126"   --->   Operation 2005 'trunc' 'trunc_ln595_109' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_25 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln595_75 = zext i6 %trunc_ln595_109"   --->   Operation 2006 'zext' 'zext_ln595_75' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_25 : Operation 2007 [1/1] (1.50ns)   --->   "%ashr_ln595_33 = ashr i54 %man_V_343, i54 %zext_ln595_75"   --->   Operation 2007 'ashr' 'ashr_ln595_33' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln595_110 = trunc i54 %ashr_ln595_33"   --->   Operation 2008 'trunc' 'trunc_ln595_110' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.00>
ST_25 : Operation 2009 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6504"   --->   Operation 2009 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & !icmp_ln591_33 & icmp_ln590_33 & icmp_ln594_33)> <Delay = 0.57>
ST_25 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln592_75 = trunc i54 %man_V_343"   --->   Operation 2010 'trunc' 'trunc_ln592_75' <Predicate = (!icmp_ln580_21 & icmp_ln591_33)> <Delay = 0.00>
ST_25 : Operation 2011 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6504"   --->   Operation 2011 'br' 'br_ln191' <Predicate = (!icmp_ln580_21 & icmp_ln591_33)> <Delay = 0.57>

State 26 <SV = 16> <Delay = 4.28>
ST_26 : Operation 2012 [1/1] (0.00ns)   --->   "%storemerge5_i6503 = phi i16 %trunc_ln592_75, void, i16 %select_ln597_75, void, i16 %trunc_ln595_110, void, i16 %shl_ln613_33, void, i16 0, void %ap_fixed_base.exit6533, i16 0, void"   --->   Operation 2012 'phi' 'storemerge5_i6503' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2013 [1/1] (0.00ns)   --->   "%ireg_29 = bitcast i64 %temp_c2_o1_8"   --->   Operation 2013 'bitcast' 'ireg_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln564_66 = trunc i64 %ireg_29"   --->   Operation 2014 'trunc' 'trunc_ln564_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2015 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 2015 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2016 [1/1] (0.00ns)   --->   "%exp_tmp_133 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_29, i32 52, i32 62"   --->   Operation 2016 'partselect' 'exp_tmp_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln501_28 = zext i11 %exp_tmp_133"   --->   Operation 2017 'zext' 'zext_ln501_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln574_74 = trunc i64 %ireg_29"   --->   Operation 2018 'trunc' 'trunc_ln574_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2019 [1/1] (0.00ns)   --->   "%p_Result_76 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_74"   --->   Operation 2019 'bitconcatenate' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln578_74 = zext i53 %p_Result_76"   --->   Operation 2020 'zext' 'zext_ln578_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2021 [1/1] (1.10ns)   --->   "%man_V_374 = sub i54 0, i54 %zext_ln578_74"   --->   Operation 2021 'sub' 'man_V_374' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2022 [1/1] (0.40ns)   --->   "%man_V_375 = select i1 %p_Result_75, i54 %man_V_374, i54 %zext_ln578_74"   --->   Operation 2022 'select' 'man_V_375' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2023 [1/1] (1.13ns)   --->   "%icmp_ln580_28 = icmp_eq  i63 %trunc_ln564_66, i63 0"   --->   Operation 2023 'icmp' 'icmp_ln580_28' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2024 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %trunc_ln146, void %arrayidx195300.0.0.027422.case.3, void %arrayidx195300.0.0.027422.case.7" [src/QRD.cpp:153]   --->   Operation 2024 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2025 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_28, void, void %arrayidx195300.0.0.027422.case.3.ap_fixed_base.exit6475_crit_edge"   --->   Operation 2025 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2026 [1/1] (0.80ns)   --->   "%F2_135 = sub i12 1075, i12 %zext_ln501_28"   --->   Operation 2026 'sub' 'F2_135' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2027 [1/1] (0.97ns)   --->   "%icmp_ln590_39 = icmp_sgt  i12 %F2_135, i12 8"   --->   Operation 2027 'icmp' 'icmp_ln590_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2028 [1/1] (0.80ns)   --->   "%add_ln590_39 = add i12 %F2_135, i12 4088"   --->   Operation 2028 'add' 'add_ln590_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2029 [1/1] (0.80ns)   --->   "%sub_ln590_39 = sub i12 8, i12 %F2_135"   --->   Operation 2029 'sub' 'sub_ln590_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2030 [1/1] (0.37ns)   --->   "%sh_amt_135 = select i1 %icmp_ln590_39, i12 %add_ln590_39, i12 %sub_ln590_39"   --->   Operation 2030 'select' 'sh_amt_135' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln590_84 = sext i12 %sh_amt_135"   --->   Operation 2031 'sext' 'sext_ln590_84' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2032 [1/1] (0.97ns)   --->   "%icmp_ln591_39 = icmp_eq  i12 %F2_135, i12 8"   --->   Operation 2032 'icmp' 'icmp_ln591_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2033 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_39, void, void"   --->   Operation 2033 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2034 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_39, void, void"   --->   Operation 2034 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39)> <Delay = 0.00>
ST_26 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln611_42 = trunc i54 %man_V_375"   --->   Operation 2035 'trunc' 'trunc_ln611_42' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_26 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_135, i32 4, i32 11"   --->   Operation 2036 'partselect' 'tmp_292' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_26 : Operation 2037 [1/1] (0.84ns)   --->   "%icmp_ln612_84 = icmp_eq  i8 %tmp_292, i8 0"   --->   Operation 2037 'icmp' 'icmp_ln612_84' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2038 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_84, void %.ap_fixed_base.exit6475_crit_edge, void"   --->   Operation 2038 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39)> <Delay = 0.00>
ST_26 : Operation 2039 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp301_0"   --->   Operation 2039 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & !icmp_ln612_84)> <Delay = 0.62>
ST_26 : Operation 2040 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6475"   --->   Operation 2040 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & !icmp_ln612_84)> <Delay = 0.00>
ST_26 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln590_84cast = trunc i31 %sext_ln590_84"   --->   Operation 2041 'trunc' 'sext_ln590_84cast' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_84)> <Delay = 0.00>
ST_26 : Operation 2042 [1/1] (0.90ns)   --->   "%shl_ln613_39 = shl i16 %trunc_ln611_42, i16 %sext_ln590_84cast"   --->   Operation 2042 'shl' 'shl_ln613_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_84)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2043 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_39, i16 %agg_tmp301_0"   --->   Operation 2043 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_84)> <Delay = 0.62>
ST_26 : Operation 2044 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6475"   --->   Operation 2044 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & !icmp_ln590_39 & icmp_ln612_84)> <Delay = 0.00>
ST_26 : Operation 2045 [1/1] (0.97ns)   --->   "%icmp_ln594_39 = icmp_ult  i12 %sh_amt_135, i12 54"   --->   Operation 2045 'icmp' 'icmp_ln594_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2046 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_39, void, void"   --->   Operation 2046 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39)> <Delay = 0.00>
ST_26 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 2047 'bitselect' 'tmp_297' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2048 [1/1] (0.17ns)   --->   "%select_ln597_84 = select i1 %tmp_297, i16 65535, i16 0"   --->   Operation 2048 'select' 'select_ln597_84' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2049 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_84, i16 %agg_tmp301_0"   --->   Operation 2049 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.62>
ST_26 : Operation 2050 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6475"   --->   Operation 2050 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & !icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln595_127 = trunc i12 %sh_amt_135"   --->   Operation 2051 'trunc' 'trunc_ln595_127' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln595_84 = zext i6 %trunc_ln595_127"   --->   Operation 2052 'zext' 'zext_ln595_84' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2053 [1/1] (1.50ns)   --->   "%ashr_ln595_39 = ashr i54 %man_V_375, i54 %zext_ln595_84"   --->   Operation 2053 'ashr' 'ashr_ln595_39' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2054 [1/1] (0.00ns)   --->   "%trunc_ln595_128 = trunc i54 %ashr_ln595_39"   --->   Operation 2054 'trunc' 'trunc_ln595_128' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2055 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_128, i16 %agg_tmp301_0"   --->   Operation 2055 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.62>
ST_26 : Operation 2056 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6475"   --->   Operation 2056 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_39 & icmp_ln590_39 & icmp_ln594_39)> <Delay = 0.00>
ST_26 : Operation 2057 [1/1] (0.00ns)   --->   "%trunc_ln592_84 = trunc i54 %man_V_375"   --->   Operation 2057 'trunc' 'trunc_ln592_84' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & icmp_ln591_39)> <Delay = 0.00>
ST_26 : Operation 2058 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_84, i16 %agg_tmp301_0"   --->   Operation 2058 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & icmp_ln591_39)> <Delay = 0.62>
ST_26 : Operation 2059 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6475"   --->   Operation 2059 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_28 & icmp_ln591_39)> <Delay = 0.00>
ST_26 : Operation 2060 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp301_0"   --->   Operation 2060 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_28)> <Delay = 0.62>
ST_26 : Operation 2061 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6475"   --->   Operation 2061 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2062 [1/1] (0.00ns)   --->   "%ireg_30 = bitcast i64 %temp_c2_o2_8"   --->   Operation 2062 'bitcast' 'ireg_30' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln564_75 = trunc i64 %ireg_30"   --->   Operation 2063 'trunc' 'trunc_ln564_75' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2064 [1/1] (0.00ns)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_30, i32 63"   --->   Operation 2064 'bitselect' 'p_Result_77' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2065 [1/1] (0.00ns)   --->   "%exp_tmp_142 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_30, i32 52, i32 62"   --->   Operation 2065 'partselect' 'exp_tmp_142' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln501_34 = zext i11 %exp_tmp_142"   --->   Operation 2066 'zext' 'zext_ln501_34' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2067 [1/1] (0.00ns)   --->   "%trunc_ln574_83 = trunc i64 %ireg_30"   --->   Operation 2067 'trunc' 'trunc_ln574_83' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2068 [1/1] (0.00ns)   --->   "%p_Result_78 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_83"   --->   Operation 2068 'bitconcatenate' 'p_Result_78' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln578_83 = zext i53 %p_Result_78"   --->   Operation 2069 'zext' 'zext_ln578_83' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2070 [1/1] (1.10ns)   --->   "%man_V_402 = sub i54 0, i54 %zext_ln578_83"   --->   Operation 2070 'sub' 'man_V_402' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2071 [1/1] (0.40ns)   --->   "%man_V_403 = select i1 %p_Result_77, i54 %man_V_402, i54 %zext_ln578_83"   --->   Operation 2071 'select' 'man_V_403' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2072 [1/1] (1.13ns)   --->   "%icmp_ln580_34 = icmp_eq  i63 %trunc_ln564_75, i63 0"   --->   Operation 2072 'icmp' 'icmp_ln580_34' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2073 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_34, void, void %ap_fixed_base.exit6475.ap_fixed_base.exit6446_crit_edge"   --->   Operation 2073 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2074 [1/1] (0.80ns)   --->   "%F2_144 = sub i12 1075, i12 %zext_ln501_34"   --->   Operation 2074 'sub' 'F2_144' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2075 [1/1] (0.97ns)   --->   "%icmp_ln590_46 = icmp_sgt  i12 %F2_144, i12 8"   --->   Operation 2075 'icmp' 'icmp_ln590_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2076 [1/1] (0.80ns)   --->   "%add_ln590_46 = add i12 %F2_144, i12 4088"   --->   Operation 2076 'add' 'add_ln590_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2077 [1/1] (0.80ns)   --->   "%sub_ln590_46 = sub i12 8, i12 %F2_144"   --->   Operation 2077 'sub' 'sub_ln590_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2078 [1/1] (0.37ns)   --->   "%sh_amt_144 = select i1 %icmp_ln590_46, i12 %add_ln590_46, i12 %sub_ln590_46"   --->   Operation 2078 'select' 'sh_amt_144' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln590_93 = sext i12 %sh_amt_144"   --->   Operation 2079 'sext' 'sext_ln590_93' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.00>
ST_26 : Operation 2080 [1/1] (0.97ns)   --->   "%icmp_ln591_46 = icmp_eq  i12 %F2_144, i12 8"   --->   Operation 2080 'icmp' 'icmp_ln591_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2081 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_46, void, void"   --->   Operation 2081 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34)> <Delay = 0.00>
ST_26 : Operation 2082 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_46, void, void"   --->   Operation 2082 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46)> <Delay = 0.00>
ST_26 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln611_51 = trunc i54 %man_V_403"   --->   Operation 2083 'trunc' 'trunc_ln611_51' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_26 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_144, i32 4, i32 11"   --->   Operation 2084 'partselect' 'tmp_316' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_26 : Operation 2085 [1/1] (0.84ns)   --->   "%icmp_ln612_93 = icmp_eq  i8 %tmp_316, i8 0"   --->   Operation 2085 'icmp' 'icmp_ln612_93' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2086 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_93, void %.ap_fixed_base.exit6446_crit_edge, void"   --->   Operation 2086 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46)> <Delay = 0.00>
ST_26 : Operation 2087 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_239"   --->   Operation 2087 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & !icmp_ln612_93)> <Delay = 0.62>
ST_26 : Operation 2088 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6446"   --->   Operation 2088 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & !icmp_ln612_93)> <Delay = 0.00>
ST_26 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln590_93cast = trunc i31 %sext_ln590_93"   --->   Operation 2089 'trunc' 'sext_ln590_93cast' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_93)> <Delay = 0.00>
ST_26 : Operation 2090 [1/1] (0.90ns)   --->   "%shl_ln613_46 = shl i16 %trunc_ln611_51, i16 %sext_ln590_93cast"   --->   Operation 2090 'shl' 'shl_ln613_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_93)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2091 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_46, i16 %mux_case_239"   --->   Operation 2091 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_93)> <Delay = 0.62>
ST_26 : Operation 2092 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6446"   --->   Operation 2092 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & !icmp_ln590_46 & icmp_ln612_93)> <Delay = 0.00>
ST_26 : Operation 2093 [1/1] (0.97ns)   --->   "%icmp_ln594_46 = icmp_ult  i12 %sh_amt_144, i12 54"   --->   Operation 2093 'icmp' 'icmp_ln594_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2094 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_46, void, void"   --->   Operation 2094 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46)> <Delay = 0.00>
ST_26 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_30, i32 63"   --->   Operation 2095 'bitselect' 'tmp_318' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2096 [1/1] (0.17ns)   --->   "%select_ln597_93 = select i1 %tmp_318, i16 65535, i16 0"   --->   Operation 2096 'select' 'select_ln597_93' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2097 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_93, i16 %mux_case_239"   --->   Operation 2097 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.62>
ST_26 : Operation 2098 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6446"   --->   Operation 2098 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & !icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2099 [1/1] (0.00ns)   --->   "%trunc_ln595_145 = trunc i12 %sh_amt_144"   --->   Operation 2099 'trunc' 'trunc_ln595_145' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln595_93 = zext i6 %trunc_ln595_145"   --->   Operation 2100 'zext' 'zext_ln595_93' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2101 [1/1] (1.50ns)   --->   "%ashr_ln595_46 = ashr i54 %man_V_403, i54 %zext_ln595_93"   --->   Operation 2101 'ashr' 'ashr_ln595_46' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2102 [1/1] (0.00ns)   --->   "%trunc_ln595_146 = trunc i54 %ashr_ln595_46"   --->   Operation 2102 'trunc' 'trunc_ln595_146' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2103 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_146, i16 %mux_case_239"   --->   Operation 2103 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.62>
ST_26 : Operation 2104 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6446"   --->   Operation 2104 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & !icmp_ln591_46 & icmp_ln590_46 & icmp_ln594_46)> <Delay = 0.00>
ST_26 : Operation 2105 [1/1] (0.00ns)   --->   "%trunc_ln592_93 = trunc i54 %man_V_403"   --->   Operation 2105 'trunc' 'trunc_ln592_93' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.00>
ST_26 : Operation 2106 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_93, i16 %mux_case_239"   --->   Operation 2106 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.62>
ST_26 : Operation 2107 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6446"   --->   Operation 2107 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_34 & icmp_ln591_46)> <Delay = 0.00>
ST_26 : Operation 2108 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_239"   --->   Operation 2108 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_34)> <Delay = 0.62>
ST_26 : Operation 2109 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6446"   --->   Operation 2109 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_34)> <Delay = 0.00>
ST_26 : Operation 2110 [1/1] (0.00ns)   --->   "%ireg_31 = bitcast i64 %temp_c3_o1_7"   --->   Operation 2110 'bitcast' 'ireg_31' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln564_81 = trunc i64 %ireg_31"   --->   Operation 2111 'trunc' 'trunc_ln564_81' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2112 [1/1] (0.00ns)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_31, i32 63"   --->   Operation 2112 'bitselect' 'p_Result_79' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2113 [1/1] (0.00ns)   --->   "%exp_tmp_148 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_31, i32 52, i32 62"   --->   Operation 2113 'partselect' 'exp_tmp_148' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln501_41 = zext i11 %exp_tmp_148"   --->   Operation 2114 'zext' 'zext_ln501_41' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2115 [1/1] (0.00ns)   --->   "%trunc_ln574_89 = trunc i64 %ireg_31"   --->   Operation 2115 'trunc' 'trunc_ln574_89' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2116 [1/1] (0.00ns)   --->   "%p_Result_80 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_89"   --->   Operation 2116 'bitconcatenate' 'p_Result_80' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln578_89 = zext i53 %p_Result_80"   --->   Operation 2117 'zext' 'zext_ln578_89' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2118 [1/1] (1.10ns)   --->   "%man_V_420 = sub i54 0, i54 %zext_ln578_89"   --->   Operation 2118 'sub' 'man_V_420' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2119 [1/1] (0.40ns)   --->   "%man_V_421 = select i1 %p_Result_79, i54 %man_V_420, i54 %zext_ln578_89"   --->   Operation 2119 'select' 'man_V_421' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2120 [1/1] (1.13ns)   --->   "%icmp_ln580_41 = icmp_eq  i63 %trunc_ln564_81, i63 0"   --->   Operation 2120 'icmp' 'icmp_ln580_41' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2121 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_41, void, void %ap_fixed_base.exit6446.ap_fixed_base.exit6417_crit_edge"   --->   Operation 2121 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2122 [1/1] (0.80ns)   --->   "%F2_150 = sub i12 1075, i12 %zext_ln501_41"   --->   Operation 2122 'sub' 'F2_150' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2123 [1/1] (0.97ns)   --->   "%icmp_ln590_53 = icmp_sgt  i12 %F2_150, i12 8"   --->   Operation 2123 'icmp' 'icmp_ln590_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2124 [1/1] (0.80ns)   --->   "%add_ln590_53 = add i12 %F2_150, i12 4088"   --->   Operation 2124 'add' 'add_ln590_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2125 [1/1] (0.80ns)   --->   "%sub_ln590_53 = sub i12 8, i12 %F2_150"   --->   Operation 2125 'sub' 'sub_ln590_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2126 [1/1] (0.37ns)   --->   "%sh_amt_150 = select i1 %icmp_ln590_53, i12 %add_ln590_53, i12 %sub_ln590_53"   --->   Operation 2126 'select' 'sh_amt_150' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln590_99 = sext i12 %sh_amt_150"   --->   Operation 2127 'sext' 'sext_ln590_99' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.00>
ST_26 : Operation 2128 [1/1] (0.97ns)   --->   "%icmp_ln591_53 = icmp_eq  i12 %F2_150, i12 8"   --->   Operation 2128 'icmp' 'icmp_ln591_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2129 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_53, void, void"   --->   Operation 2129 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41)> <Delay = 0.00>
ST_26 : Operation 2130 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_53, void, void"   --->   Operation 2130 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53)> <Delay = 0.00>
ST_26 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln611_57 = trunc i54 %man_V_421"   --->   Operation 2131 'trunc' 'trunc_ln611_57' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_26 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_150, i32 4, i32 11"   --->   Operation 2132 'partselect' 'tmp_334' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_26 : Operation 2133 [1/1] (0.84ns)   --->   "%icmp_ln612_99 = icmp_eq  i8 %tmp_334, i8 0"   --->   Operation 2133 'icmp' 'icmp_ln612_99' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2134 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_99, void %.ap_fixed_base.exit6417_crit_edge, void"   --->   Operation 2134 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53)> <Delay = 0.00>
ST_26 : Operation 2135 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp311_0"   --->   Operation 2135 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & !icmp_ln612_99)> <Delay = 0.62>
ST_26 : Operation 2136 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6417"   --->   Operation 2136 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & !icmp_ln612_99)> <Delay = 0.00>
ST_26 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln590_99cast = trunc i31 %sext_ln590_99"   --->   Operation 2137 'trunc' 'sext_ln590_99cast' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_99)> <Delay = 0.00>
ST_26 : Operation 2138 [1/1] (0.90ns)   --->   "%shl_ln613_53 = shl i16 %trunc_ln611_57, i16 %sext_ln590_99cast"   --->   Operation 2138 'shl' 'shl_ln613_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_99)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2139 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_53, i16 %agg_tmp311_0"   --->   Operation 2139 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_99)> <Delay = 0.62>
ST_26 : Operation 2140 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6417"   --->   Operation 2140 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & !icmp_ln590_53 & icmp_ln612_99)> <Delay = 0.00>
ST_26 : Operation 2141 [1/1] (0.97ns)   --->   "%icmp_ln594_53 = icmp_ult  i12 %sh_amt_150, i12 54"   --->   Operation 2141 'icmp' 'icmp_ln594_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2142 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_53, void, void"   --->   Operation 2142 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53)> <Delay = 0.00>
ST_26 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_31, i32 63"   --->   Operation 2143 'bitselect' 'tmp_336' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2144 [1/1] (0.17ns)   --->   "%select_ln597_99 = select i1 %tmp_336, i16 65535, i16 0"   --->   Operation 2144 'select' 'select_ln597_99' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2145 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_99, i16 %agg_tmp311_0"   --->   Operation 2145 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.62>
ST_26 : Operation 2146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6417"   --->   Operation 2146 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & !icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln595_157 = trunc i12 %sh_amt_150"   --->   Operation 2147 'trunc' 'trunc_ln595_157' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln595_99 = zext i6 %trunc_ln595_157"   --->   Operation 2148 'zext' 'zext_ln595_99' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2149 [1/1] (1.50ns)   --->   "%ashr_ln595_53 = ashr i54 %man_V_421, i54 %zext_ln595_99"   --->   Operation 2149 'ashr' 'ashr_ln595_53' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln595_158 = trunc i54 %ashr_ln595_53"   --->   Operation 2150 'trunc' 'trunc_ln595_158' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2151 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_158, i16 %agg_tmp311_0"   --->   Operation 2151 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.62>
ST_26 : Operation 2152 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6417"   --->   Operation 2152 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & !icmp_ln591_53 & icmp_ln590_53 & icmp_ln594_53)> <Delay = 0.00>
ST_26 : Operation 2153 [1/1] (0.00ns)   --->   "%trunc_ln592_99 = trunc i54 %man_V_421"   --->   Operation 2153 'trunc' 'trunc_ln592_99' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.00>
ST_26 : Operation 2154 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_99, i16 %agg_tmp311_0"   --->   Operation 2154 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.62>
ST_26 : Operation 2155 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6417"   --->   Operation 2155 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_41 & icmp_ln591_53)> <Delay = 0.00>
ST_26 : Operation 2156 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp311_0"   --->   Operation 2156 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_41)> <Delay = 0.62>
ST_26 : Operation 2157 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6417"   --->   Operation 2157 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_41)> <Delay = 0.00>
ST_26 : Operation 2158 [1/1] (0.00ns)   --->   "%ireg_32 = bitcast i64 %temp_c3_o2_7"   --->   Operation 2158 'bitcast' 'ireg_32' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln564_87 = trunc i64 %ireg_32"   --->   Operation 2159 'trunc' 'trunc_ln564_87' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2160 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_32, i32 63"   --->   Operation 2160 'bitselect' 'p_Result_81' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2161 [1/1] (0.00ns)   --->   "%exp_tmp_154 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_32, i32 52, i32 62"   --->   Operation 2161 'partselect' 'exp_tmp_154' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln501_44 = zext i11 %exp_tmp_154"   --->   Operation 2162 'zext' 'zext_ln501_44' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln574_95 = trunc i64 %ireg_32"   --->   Operation 2163 'trunc' 'trunc_ln574_95' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2164 [1/1] (0.00ns)   --->   "%p_Result_82 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_95"   --->   Operation 2164 'bitconcatenate' 'p_Result_82' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln578_95 = zext i53 %p_Result_82"   --->   Operation 2165 'zext' 'zext_ln578_95' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2166 [1/1] (1.10ns)   --->   "%man_V_438 = sub i54 0, i54 %zext_ln578_95"   --->   Operation 2166 'sub' 'man_V_438' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2167 [1/1] (0.40ns)   --->   "%man_V_439 = select i1 %p_Result_81, i54 %man_V_438, i54 %zext_ln578_95"   --->   Operation 2167 'select' 'man_V_439' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2168 [1/1] (1.13ns)   --->   "%icmp_ln580_44 = icmp_eq  i63 %trunc_ln564_87, i63 0"   --->   Operation 2168 'icmp' 'icmp_ln580_44' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2169 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_44, void, void %ap_fixed_base.exit6417.ap_fixed_base.exit6388_crit_edge"   --->   Operation 2169 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2170 [1/1] (0.80ns)   --->   "%F2_156 = sub i12 1075, i12 %zext_ln501_44"   --->   Operation 2170 'sub' 'F2_156' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2171 [1/1] (0.97ns)   --->   "%icmp_ln590_56 = icmp_sgt  i12 %F2_156, i12 8"   --->   Operation 2171 'icmp' 'icmp_ln590_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2172 [1/1] (0.80ns)   --->   "%add_ln590_56 = add i12 %F2_156, i12 4088"   --->   Operation 2172 'add' 'add_ln590_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2173 [1/1] (0.80ns)   --->   "%sub_ln590_56 = sub i12 8, i12 %F2_156"   --->   Operation 2173 'sub' 'sub_ln590_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2174 [1/1] (0.37ns)   --->   "%sh_amt_156 = select i1 %icmp_ln590_56, i12 %add_ln590_56, i12 %sub_ln590_56"   --->   Operation 2174 'select' 'sh_amt_156' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln590_105 = sext i12 %sh_amt_156"   --->   Operation 2175 'sext' 'sext_ln590_105' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.00>
ST_26 : Operation 2176 [1/1] (0.97ns)   --->   "%icmp_ln591_56 = icmp_eq  i12 %F2_156, i12 8"   --->   Operation 2176 'icmp' 'icmp_ln591_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2177 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_56, void, void"   --->   Operation 2177 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44)> <Delay = 0.00>
ST_26 : Operation 2178 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_56, void, void"   --->   Operation 2178 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56)> <Delay = 0.00>
ST_26 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln611_63 = trunc i54 %man_V_439"   --->   Operation 2179 'trunc' 'trunc_ln611_63' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_26 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_156, i32 4, i32 11"   --->   Operation 2180 'partselect' 'tmp_348' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_26 : Operation 2181 [1/1] (0.84ns)   --->   "%icmp_ln612_105 = icmp_eq  i8 %tmp_348, i8 0"   --->   Operation 2181 'icmp' 'icmp_ln612_105' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2182 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_105, void %.ap_fixed_base.exit6388_crit_edge, void"   --->   Operation 2182 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56)> <Delay = 0.00>
ST_26 : Operation 2183 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_243"   --->   Operation 2183 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & !icmp_ln612_105)> <Delay = 0.62>
ST_26 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6388"   --->   Operation 2184 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & !icmp_ln612_105)> <Delay = 0.00>
ST_26 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln590_105cast = trunc i31 %sext_ln590_105"   --->   Operation 2185 'trunc' 'sext_ln590_105cast' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_105)> <Delay = 0.00>
ST_26 : Operation 2186 [1/1] (0.90ns)   --->   "%shl_ln613_56 = shl i16 %trunc_ln611_63, i16 %sext_ln590_105cast"   --->   Operation 2186 'shl' 'shl_ln613_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_105)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2187 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_56, i16 %mux_case_243"   --->   Operation 2187 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_105)> <Delay = 0.62>
ST_26 : Operation 2188 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6388"   --->   Operation 2188 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & !icmp_ln590_56 & icmp_ln612_105)> <Delay = 0.00>
ST_26 : Operation 2189 [1/1] (0.97ns)   --->   "%icmp_ln594_56 = icmp_ult  i12 %sh_amt_156, i12 54"   --->   Operation 2189 'icmp' 'icmp_ln594_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2190 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_56, void, void"   --->   Operation 2190 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56)> <Delay = 0.00>
ST_26 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_32, i32 63"   --->   Operation 2191 'bitselect' 'tmp_350' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2192 [1/1] (0.17ns)   --->   "%select_ln597_105 = select i1 %tmp_350, i16 65535, i16 0"   --->   Operation 2192 'select' 'select_ln597_105' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2193 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_105, i16 %mux_case_243"   --->   Operation 2193 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.62>
ST_26 : Operation 2194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6388"   --->   Operation 2194 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & !icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2195 [1/1] (0.00ns)   --->   "%trunc_ln595_169 = trunc i12 %sh_amt_156"   --->   Operation 2195 'trunc' 'trunc_ln595_169' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln595_105 = zext i6 %trunc_ln595_169"   --->   Operation 2196 'zext' 'zext_ln595_105' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2197 [1/1] (1.50ns)   --->   "%ashr_ln595_56 = ashr i54 %man_V_439, i54 %zext_ln595_105"   --->   Operation 2197 'ashr' 'ashr_ln595_56' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln595_170 = trunc i54 %ashr_ln595_56"   --->   Operation 2198 'trunc' 'trunc_ln595_170' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2199 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_170, i16 %mux_case_243"   --->   Operation 2199 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.62>
ST_26 : Operation 2200 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6388"   --->   Operation 2200 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & !icmp_ln591_56 & icmp_ln590_56 & icmp_ln594_56)> <Delay = 0.00>
ST_26 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln592_105 = trunc i54 %man_V_439"   --->   Operation 2201 'trunc' 'trunc_ln592_105' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.00>
ST_26 : Operation 2202 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_105, i16 %mux_case_243"   --->   Operation 2202 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.62>
ST_26 : Operation 2203 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6388"   --->   Operation 2203 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_44 & icmp_ln591_56)> <Delay = 0.00>
ST_26 : Operation 2204 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_243"   --->   Operation 2204 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_44)> <Delay = 0.62>
ST_26 : Operation 2205 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6388"   --->   Operation 2205 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_44)> <Delay = 0.00>
ST_26 : Operation 2206 [1/1] (0.00ns)   --->   "%ireg_33 = bitcast i64 %temp_c4_o1_5"   --->   Operation 2206 'bitcast' 'ireg_33' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln564_89 = trunc i64 %ireg_33"   --->   Operation 2207 'trunc' 'trunc_ln564_89' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2208 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_33, i32 63"   --->   Operation 2208 'bitselect' 'p_Result_83' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2209 [1/1] (0.00ns)   --->   "%exp_tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_33, i32 52, i32 62"   --->   Operation 2209 'partselect' 'exp_tmp_156' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln501_47 = zext i11 %exp_tmp_156"   --->   Operation 2210 'zext' 'zext_ln501_47' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln574_97 = trunc i64 %ireg_33"   --->   Operation 2211 'trunc' 'trunc_ln574_97' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2212 [1/1] (0.00ns)   --->   "%p_Result_84 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_97"   --->   Operation 2212 'bitconcatenate' 'p_Result_84' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln578_97 = zext i53 %p_Result_84"   --->   Operation 2213 'zext' 'zext_ln578_97' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2214 [1/1] (1.10ns)   --->   "%man_V_444 = sub i54 0, i54 %zext_ln578_97"   --->   Operation 2214 'sub' 'man_V_444' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2215 [1/1] (0.40ns)   --->   "%man_V_445 = select i1 %p_Result_83, i54 %man_V_444, i54 %zext_ln578_97"   --->   Operation 2215 'select' 'man_V_445' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2216 [1/1] (1.13ns)   --->   "%icmp_ln580_47 = icmp_eq  i63 %trunc_ln564_89, i63 0"   --->   Operation 2216 'icmp' 'icmp_ln580_47' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2217 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_47, void, void %ap_fixed_base.exit6388.ap_fixed_base.exit6359_crit_edge"   --->   Operation 2217 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2218 [1/1] (0.80ns)   --->   "%F2_158 = sub i12 1075, i12 %zext_ln501_47"   --->   Operation 2218 'sub' 'F2_158' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2219 [1/1] (0.97ns)   --->   "%icmp_ln590_59 = icmp_sgt  i12 %F2_158, i12 8"   --->   Operation 2219 'icmp' 'icmp_ln590_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2220 [1/1] (0.80ns)   --->   "%add_ln590_59 = add i12 %F2_158, i12 4088"   --->   Operation 2220 'add' 'add_ln590_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2221 [1/1] (0.80ns)   --->   "%sub_ln590_59 = sub i12 8, i12 %F2_158"   --->   Operation 2221 'sub' 'sub_ln590_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2222 [1/1] (0.37ns)   --->   "%sh_amt_158 = select i1 %icmp_ln590_59, i12 %add_ln590_59, i12 %sub_ln590_59"   --->   Operation 2222 'select' 'sh_amt_158' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln590_107 = sext i12 %sh_amt_158"   --->   Operation 2223 'sext' 'sext_ln590_107' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.00>
ST_26 : Operation 2224 [1/1] (0.97ns)   --->   "%icmp_ln591_59 = icmp_eq  i12 %F2_158, i12 8"   --->   Operation 2224 'icmp' 'icmp_ln591_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2225 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_59, void, void"   --->   Operation 2225 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47)> <Delay = 0.00>
ST_26 : Operation 2226 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_59, void, void"   --->   Operation 2226 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59)> <Delay = 0.00>
ST_26 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln611_65 = trunc i54 %man_V_445"   --->   Operation 2227 'trunc' 'trunc_ln611_65' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_26 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_158, i32 4, i32 11"   --->   Operation 2228 'partselect' 'tmp_354' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_26 : Operation 2229 [1/1] (0.84ns)   --->   "%icmp_ln612_107 = icmp_eq  i8 %tmp_354, i8 0"   --->   Operation 2229 'icmp' 'icmp_ln612_107' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2230 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_107, void %.ap_fixed_base.exit6359_crit_edge, void"   --->   Operation 2230 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59)> <Delay = 0.00>
ST_26 : Operation 2231 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp321_0"   --->   Operation 2231 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & !icmp_ln612_107)> <Delay = 0.62>
ST_26 : Operation 2232 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6359"   --->   Operation 2232 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & !icmp_ln612_107)> <Delay = 0.00>
ST_26 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln590_107cast = trunc i31 %sext_ln590_107"   --->   Operation 2233 'trunc' 'sext_ln590_107cast' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_107)> <Delay = 0.00>
ST_26 : Operation 2234 [1/1] (0.90ns)   --->   "%shl_ln613_59 = shl i16 %trunc_ln611_65, i16 %sext_ln590_107cast"   --->   Operation 2234 'shl' 'shl_ln613_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_107)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2235 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_59, i16 %agg_tmp321_0"   --->   Operation 2235 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_107)> <Delay = 0.62>
ST_26 : Operation 2236 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6359"   --->   Operation 2236 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & !icmp_ln590_59 & icmp_ln612_107)> <Delay = 0.00>
ST_26 : Operation 2237 [1/1] (0.97ns)   --->   "%icmp_ln594_59 = icmp_ult  i12 %sh_amt_158, i12 54"   --->   Operation 2237 'icmp' 'icmp_ln594_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2238 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_59, void, void"   --->   Operation 2238 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59)> <Delay = 0.00>
ST_26 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_33, i32 63"   --->   Operation 2239 'bitselect' 'tmp_356' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2240 [1/1] (0.17ns)   --->   "%select_ln597_107 = select i1 %tmp_356, i16 65535, i16 0"   --->   Operation 2240 'select' 'select_ln597_107' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2241 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_107, i16 %agg_tmp321_0"   --->   Operation 2241 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.62>
ST_26 : Operation 2242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6359"   --->   Operation 2242 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & !icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln595_173 = trunc i12 %sh_amt_158"   --->   Operation 2243 'trunc' 'trunc_ln595_173' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln595_107 = zext i6 %trunc_ln595_173"   --->   Operation 2244 'zext' 'zext_ln595_107' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2245 [1/1] (1.50ns)   --->   "%ashr_ln595_59 = ashr i54 %man_V_445, i54 %zext_ln595_107"   --->   Operation 2245 'ashr' 'ashr_ln595_59' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2246 [1/1] (0.00ns)   --->   "%trunc_ln595_174 = trunc i54 %ashr_ln595_59"   --->   Operation 2246 'trunc' 'trunc_ln595_174' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2247 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_174, i16 %agg_tmp321_0"   --->   Operation 2247 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.62>
ST_26 : Operation 2248 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6359"   --->   Operation 2248 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & !icmp_ln591_59 & icmp_ln590_59 & icmp_ln594_59)> <Delay = 0.00>
ST_26 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln592_107 = trunc i54 %man_V_445"   --->   Operation 2249 'trunc' 'trunc_ln592_107' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.00>
ST_26 : Operation 2250 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_107, i16 %agg_tmp321_0"   --->   Operation 2250 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.62>
ST_26 : Operation 2251 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6359"   --->   Operation 2251 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_47 & icmp_ln591_59)> <Delay = 0.00>
ST_26 : Operation 2252 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp321_0"   --->   Operation 2252 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_47)> <Delay = 0.62>
ST_26 : Operation 2253 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6359"   --->   Operation 2253 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_47)> <Delay = 0.00>
ST_26 : Operation 2254 [1/1] (0.00ns)   --->   "%ireg_34 = bitcast i64 %temp_c4_o2_5"   --->   Operation 2254 'bitcast' 'ireg_34' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln564_91 = trunc i64 %ireg_34"   --->   Operation 2255 'trunc' 'trunc_ln564_91' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2256 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_34, i32 63"   --->   Operation 2256 'bitselect' 'p_Result_85' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2257 [1/1] (0.00ns)   --->   "%exp_tmp_158 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_34, i32 52, i32 62"   --->   Operation 2257 'partselect' 'exp_tmp_158' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln501_50 = zext i11 %exp_tmp_158"   --->   Operation 2258 'zext' 'zext_ln501_50' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln574_99 = trunc i64 %ireg_34"   --->   Operation 2259 'trunc' 'trunc_ln574_99' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2260 [1/1] (0.00ns)   --->   "%p_Result_86 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_99"   --->   Operation 2260 'bitconcatenate' 'p_Result_86' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln578_99 = zext i53 %p_Result_86"   --->   Operation 2261 'zext' 'zext_ln578_99' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2262 [1/1] (1.10ns)   --->   "%man_V_450 = sub i54 0, i54 %zext_ln578_99"   --->   Operation 2262 'sub' 'man_V_450' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2263 [1/1] (0.40ns)   --->   "%man_V_451 = select i1 %p_Result_85, i54 %man_V_450, i54 %zext_ln578_99"   --->   Operation 2263 'select' 'man_V_451' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2264 [1/1] (1.13ns)   --->   "%icmp_ln580_50 = icmp_eq  i63 %trunc_ln564_91, i63 0"   --->   Operation 2264 'icmp' 'icmp_ln580_50' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2265 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_50, void, void %ap_fixed_base.exit6359.ap_fixed_base.exit6330_crit_edge"   --->   Operation 2265 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2266 [1/1] (0.80ns)   --->   "%F2_160 = sub i12 1075, i12 %zext_ln501_50"   --->   Operation 2266 'sub' 'F2_160' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2267 [1/1] (0.97ns)   --->   "%icmp_ln590_62 = icmp_sgt  i12 %F2_160, i12 8"   --->   Operation 2267 'icmp' 'icmp_ln590_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2268 [1/1] (0.80ns)   --->   "%add_ln590_62 = add i12 %F2_160, i12 4088"   --->   Operation 2268 'add' 'add_ln590_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2269 [1/1] (0.80ns)   --->   "%sub_ln590_62 = sub i12 8, i12 %F2_160"   --->   Operation 2269 'sub' 'sub_ln590_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2270 [1/1] (0.37ns)   --->   "%sh_amt_160 = select i1 %icmp_ln590_62, i12 %add_ln590_62, i12 %sub_ln590_62"   --->   Operation 2270 'select' 'sh_amt_160' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln590_109 = sext i12 %sh_amt_160"   --->   Operation 2271 'sext' 'sext_ln590_109' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.00>
ST_26 : Operation 2272 [1/1] (0.97ns)   --->   "%icmp_ln591_62 = icmp_eq  i12 %F2_160, i12 8"   --->   Operation 2272 'icmp' 'icmp_ln591_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2273 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_62, void, void"   --->   Operation 2273 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50)> <Delay = 0.00>
ST_26 : Operation 2274 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_62, void, void"   --->   Operation 2274 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62)> <Delay = 0.00>
ST_26 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln611_67 = trunc i54 %man_V_451"   --->   Operation 2275 'trunc' 'trunc_ln611_67' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_26 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_160, i32 4, i32 11"   --->   Operation 2276 'partselect' 'tmp_360' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_26 : Operation 2277 [1/1] (0.84ns)   --->   "%icmp_ln612_109 = icmp_eq  i8 %tmp_360, i8 0"   --->   Operation 2277 'icmp' 'icmp_ln612_109' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2278 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_109, void %.ap_fixed_base.exit6330_crit_edge, void"   --->   Operation 2278 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62)> <Delay = 0.00>
ST_26 : Operation 2279 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_247"   --->   Operation 2279 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & !icmp_ln612_109)> <Delay = 0.62>
ST_26 : Operation 2280 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6330"   --->   Operation 2280 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & !icmp_ln612_109)> <Delay = 0.00>
ST_26 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln590_109cast = trunc i31 %sext_ln590_109"   --->   Operation 2281 'trunc' 'sext_ln590_109cast' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_109)> <Delay = 0.00>
ST_26 : Operation 2282 [1/1] (0.90ns)   --->   "%shl_ln613_62 = shl i16 %trunc_ln611_67, i16 %sext_ln590_109cast"   --->   Operation 2282 'shl' 'shl_ln613_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_109)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2283 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_62, i16 %mux_case_247"   --->   Operation 2283 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_109)> <Delay = 0.62>
ST_26 : Operation 2284 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6330"   --->   Operation 2284 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & !icmp_ln590_62 & icmp_ln612_109)> <Delay = 0.00>
ST_26 : Operation 2285 [1/1] (0.97ns)   --->   "%icmp_ln594_62 = icmp_ult  i12 %sh_amt_160, i12 54"   --->   Operation 2285 'icmp' 'icmp_ln594_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2286 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_62, void, void"   --->   Operation 2286 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62)> <Delay = 0.00>
ST_26 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_34, i32 63"   --->   Operation 2287 'bitselect' 'tmp_362' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2288 [1/1] (0.17ns)   --->   "%select_ln597_109 = select i1 %tmp_362, i16 65535, i16 0"   --->   Operation 2288 'select' 'select_ln597_109' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2289 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_109, i16 %mux_case_247"   --->   Operation 2289 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.62>
ST_26 : Operation 2290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6330"   --->   Operation 2290 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & !icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln595_177 = trunc i12 %sh_amt_160"   --->   Operation 2291 'trunc' 'trunc_ln595_177' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln595_109 = zext i6 %trunc_ln595_177"   --->   Operation 2292 'zext' 'zext_ln595_109' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2293 [1/1] (1.50ns)   --->   "%ashr_ln595_62 = ashr i54 %man_V_451, i54 %zext_ln595_109"   --->   Operation 2293 'ashr' 'ashr_ln595_62' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2294 [1/1] (0.00ns)   --->   "%trunc_ln595_178 = trunc i54 %ashr_ln595_62"   --->   Operation 2294 'trunc' 'trunc_ln595_178' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2295 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_178, i16 %mux_case_247"   --->   Operation 2295 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.62>
ST_26 : Operation 2296 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6330"   --->   Operation 2296 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & !icmp_ln591_62 & icmp_ln590_62 & icmp_ln594_62)> <Delay = 0.00>
ST_26 : Operation 2297 [1/1] (0.00ns)   --->   "%trunc_ln592_109 = trunc i54 %man_V_451"   --->   Operation 2297 'trunc' 'trunc_ln592_109' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.00>
ST_26 : Operation 2298 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_109, i16 %mux_case_247"   --->   Operation 2298 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.62>
ST_26 : Operation 2299 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6330"   --->   Operation 2299 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_50 & icmp_ln591_62)> <Delay = 0.00>
ST_26 : Operation 2300 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_247"   --->   Operation 2300 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_50)> <Delay = 0.62>
ST_26 : Operation 2301 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6330"   --->   Operation 2301 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_50)> <Delay = 0.00>
ST_26 : Operation 2302 [1/1] (0.00ns)   --->   "%ireg_35 = bitcast i64 %temp_c5_o1"   --->   Operation 2302 'bitcast' 'ireg_35' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2303 [1/1] (0.00ns)   --->   "%trunc_ln564_93 = trunc i64 %ireg_35"   --->   Operation 2303 'trunc' 'trunc_ln564_93' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2304 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_35, i32 63"   --->   Operation 2304 'bitselect' 'p_Result_87' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2305 [1/1] (0.00ns)   --->   "%exp_tmp_160 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_35, i32 52, i32 62"   --->   Operation 2305 'partselect' 'exp_tmp_160' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln501_53 = zext i11 %exp_tmp_160"   --->   Operation 2306 'zext' 'zext_ln501_53' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln574_101 = trunc i64 %ireg_35"   --->   Operation 2307 'trunc' 'trunc_ln574_101' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2308 [1/1] (0.00ns)   --->   "%p_Result_88 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_101"   --->   Operation 2308 'bitconcatenate' 'p_Result_88' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln578_101 = zext i53 %p_Result_88"   --->   Operation 2309 'zext' 'zext_ln578_101' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2310 [1/1] (1.10ns)   --->   "%man_V_456 = sub i54 0, i54 %zext_ln578_101"   --->   Operation 2310 'sub' 'man_V_456' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2311 [1/1] (0.40ns)   --->   "%man_V_457 = select i1 %p_Result_87, i54 %man_V_456, i54 %zext_ln578_101"   --->   Operation 2311 'select' 'man_V_457' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2312 [1/1] (1.13ns)   --->   "%icmp_ln580_53 = icmp_eq  i63 %trunc_ln564_93, i63 0"   --->   Operation 2312 'icmp' 'icmp_ln580_53' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2313 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_53, void, void %ap_fixed_base.exit6330.ap_fixed_base.exit6301_crit_edge"   --->   Operation 2313 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2314 [1/1] (0.80ns)   --->   "%F2_162 = sub i12 1075, i12 %zext_ln501_53"   --->   Operation 2314 'sub' 'F2_162' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2315 [1/1] (0.97ns)   --->   "%icmp_ln590_65 = icmp_sgt  i12 %F2_162, i12 8"   --->   Operation 2315 'icmp' 'icmp_ln590_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2316 [1/1] (0.80ns)   --->   "%add_ln590_65 = add i12 %F2_162, i12 4088"   --->   Operation 2316 'add' 'add_ln590_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2317 [1/1] (0.80ns)   --->   "%sub_ln590_65 = sub i12 8, i12 %F2_162"   --->   Operation 2317 'sub' 'sub_ln590_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2318 [1/1] (0.37ns)   --->   "%sh_amt_162 = select i1 %icmp_ln590_65, i12 %add_ln590_65, i12 %sub_ln590_65"   --->   Operation 2318 'select' 'sh_amt_162' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln590_111 = sext i12 %sh_amt_162"   --->   Operation 2319 'sext' 'sext_ln590_111' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.00>
ST_26 : Operation 2320 [1/1] (0.97ns)   --->   "%icmp_ln591_65 = icmp_eq  i12 %F2_162, i12 8"   --->   Operation 2320 'icmp' 'icmp_ln591_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2321 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_65, void, void"   --->   Operation 2321 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53)> <Delay = 0.00>
ST_26 : Operation 2322 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_65, void, void"   --->   Operation 2322 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65)> <Delay = 0.00>
ST_26 : Operation 2323 [1/1] (0.00ns)   --->   "%trunc_ln611_69 = trunc i54 %man_V_457"   --->   Operation 2323 'trunc' 'trunc_ln611_69' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_26 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_162, i32 4, i32 11"   --->   Operation 2324 'partselect' 'tmp_366' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_26 : Operation 2325 [1/1] (0.84ns)   --->   "%icmp_ln612_111 = icmp_eq  i8 %tmp_366, i8 0"   --->   Operation 2325 'icmp' 'icmp_ln612_111' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2326 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_111, void %.ap_fixed_base.exit6301_crit_edge, void"   --->   Operation 2326 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65)> <Delay = 0.00>
ST_26 : Operation 2327 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp331_0"   --->   Operation 2327 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & !icmp_ln612_111)> <Delay = 0.62>
ST_26 : Operation 2328 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6301"   --->   Operation 2328 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & !icmp_ln612_111)> <Delay = 0.00>
ST_26 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln590_111cast = trunc i31 %sext_ln590_111"   --->   Operation 2329 'trunc' 'sext_ln590_111cast' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_111)> <Delay = 0.00>
ST_26 : Operation 2330 [1/1] (0.90ns)   --->   "%shl_ln613_65 = shl i16 %trunc_ln611_69, i16 %sext_ln590_111cast"   --->   Operation 2330 'shl' 'shl_ln613_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_111)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2331 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_65, i16 %agg_tmp331_0"   --->   Operation 2331 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_111)> <Delay = 0.62>
ST_26 : Operation 2332 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6301"   --->   Operation 2332 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & !icmp_ln590_65 & icmp_ln612_111)> <Delay = 0.00>
ST_26 : Operation 2333 [1/1] (0.97ns)   --->   "%icmp_ln594_65 = icmp_ult  i12 %sh_amt_162, i12 54"   --->   Operation 2333 'icmp' 'icmp_ln594_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2334 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_65, void, void"   --->   Operation 2334 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65)> <Delay = 0.00>
ST_26 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_35, i32 63"   --->   Operation 2335 'bitselect' 'tmp_368' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2336 [1/1] (0.17ns)   --->   "%select_ln597_111 = select i1 %tmp_368, i16 65535, i16 0"   --->   Operation 2336 'select' 'select_ln597_111' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2337 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_111, i16 %agg_tmp331_0"   --->   Operation 2337 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.62>
ST_26 : Operation 2338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6301"   --->   Operation 2338 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & !icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln595_181 = trunc i12 %sh_amt_162"   --->   Operation 2339 'trunc' 'trunc_ln595_181' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln595_111 = zext i6 %trunc_ln595_181"   --->   Operation 2340 'zext' 'zext_ln595_111' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2341 [1/1] (1.50ns)   --->   "%ashr_ln595_65 = ashr i54 %man_V_457, i54 %zext_ln595_111"   --->   Operation 2341 'ashr' 'ashr_ln595_65' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2342 [1/1] (0.00ns)   --->   "%trunc_ln595_182 = trunc i54 %ashr_ln595_65"   --->   Operation 2342 'trunc' 'trunc_ln595_182' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2343 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_182, i16 %agg_tmp331_0"   --->   Operation 2343 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.62>
ST_26 : Operation 2344 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6301"   --->   Operation 2344 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & !icmp_ln591_65 & icmp_ln590_65 & icmp_ln594_65)> <Delay = 0.00>
ST_26 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln592_111 = trunc i54 %man_V_457"   --->   Operation 2345 'trunc' 'trunc_ln592_111' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.00>
ST_26 : Operation 2346 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_111, i16 %agg_tmp331_0"   --->   Operation 2346 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.62>
ST_26 : Operation 2347 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6301"   --->   Operation 2347 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_53 & icmp_ln591_65)> <Delay = 0.00>
ST_26 : Operation 2348 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp331_0"   --->   Operation 2348 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_53)> <Delay = 0.62>
ST_26 : Operation 2349 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6301"   --->   Operation 2349 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_53)> <Delay = 0.00>
ST_26 : Operation 2350 [1/1] (0.00ns)   --->   "%ireg_36 = bitcast i64 %temp_c5_o2"   --->   Operation 2350 'bitcast' 'ireg_36' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln564_95 = trunc i64 %ireg_36"   --->   Operation 2351 'trunc' 'trunc_ln564_95' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2352 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_36, i32 63"   --->   Operation 2352 'bitselect' 'p_Result_89' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2353 [1/1] (0.00ns)   --->   "%exp_tmp_162 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_36, i32 52, i32 62"   --->   Operation 2353 'partselect' 'exp_tmp_162' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln501_56 = zext i11 %exp_tmp_162"   --->   Operation 2354 'zext' 'zext_ln501_56' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln574_103 = trunc i64 %ireg_36"   --->   Operation 2355 'trunc' 'trunc_ln574_103' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2356 [1/1] (0.00ns)   --->   "%p_Result_90 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_103"   --->   Operation 2356 'bitconcatenate' 'p_Result_90' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2357 [1/1] (0.00ns)   --->   "%zext_ln578_103 = zext i53 %p_Result_90"   --->   Operation 2357 'zext' 'zext_ln578_103' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2358 [1/1] (1.10ns)   --->   "%man_V_462 = sub i54 0, i54 %zext_ln578_103"   --->   Operation 2358 'sub' 'man_V_462' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2359 [1/1] (0.40ns)   --->   "%man_V_463 = select i1 %p_Result_89, i54 %man_V_462, i54 %zext_ln578_103"   --->   Operation 2359 'select' 'man_V_463' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2360 [1/1] (1.13ns)   --->   "%icmp_ln580_56 = icmp_eq  i63 %trunc_ln564_95, i63 0"   --->   Operation 2360 'icmp' 'icmp_ln580_56' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2361 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_56, void, void %ap_fixed_base.exit6301.ap_fixed_base.exit6272_crit_edge"   --->   Operation 2361 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2362 [1/1] (0.80ns)   --->   "%F2_164 = sub i12 1075, i12 %zext_ln501_56"   --->   Operation 2362 'sub' 'F2_164' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2363 [1/1] (0.97ns)   --->   "%icmp_ln590_68 = icmp_sgt  i12 %F2_164, i12 8"   --->   Operation 2363 'icmp' 'icmp_ln590_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2364 [1/1] (0.80ns)   --->   "%add_ln590_68 = add i12 %F2_164, i12 4088"   --->   Operation 2364 'add' 'add_ln590_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2365 [1/1] (0.80ns)   --->   "%sub_ln590_68 = sub i12 8, i12 %F2_164"   --->   Operation 2365 'sub' 'sub_ln590_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2366 [1/1] (0.37ns)   --->   "%sh_amt_164 = select i1 %icmp_ln590_68, i12 %add_ln590_68, i12 %sub_ln590_68"   --->   Operation 2366 'select' 'sh_amt_164' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln590_113 = sext i12 %sh_amt_164"   --->   Operation 2367 'sext' 'sext_ln590_113' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.00>
ST_26 : Operation 2368 [1/1] (0.97ns)   --->   "%icmp_ln591_68 = icmp_eq  i12 %F2_164, i12 8"   --->   Operation 2368 'icmp' 'icmp_ln591_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2369 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_68, void, void"   --->   Operation 2369 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56)> <Delay = 0.00>
ST_26 : Operation 2370 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_68, void, void"   --->   Operation 2370 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68)> <Delay = 0.00>
ST_26 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln611_71 = trunc i54 %man_V_463"   --->   Operation 2371 'trunc' 'trunc_ln611_71' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_26 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_164, i32 4, i32 11"   --->   Operation 2372 'partselect' 'tmp_372' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_26 : Operation 2373 [1/1] (0.84ns)   --->   "%icmp_ln612_113 = icmp_eq  i8 %tmp_372, i8 0"   --->   Operation 2373 'icmp' 'icmp_ln612_113' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2374 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_113, void %.ap_fixed_base.exit6272_crit_edge, void"   --->   Operation 2374 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68)> <Delay = 0.00>
ST_26 : Operation 2375 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_351"   --->   Operation 2375 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & !icmp_ln612_113)> <Delay = 0.62>
ST_26 : Operation 2376 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6272"   --->   Operation 2376 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & !icmp_ln612_113)> <Delay = 0.00>
ST_26 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln590_113cast = trunc i31 %sext_ln590_113"   --->   Operation 2377 'trunc' 'sext_ln590_113cast' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_113)> <Delay = 0.00>
ST_26 : Operation 2378 [1/1] (0.90ns)   --->   "%shl_ln613_68 = shl i16 %trunc_ln611_71, i16 %sext_ln590_113cast"   --->   Operation 2378 'shl' 'shl_ln613_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_113)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2379 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_68, i16 %mux_case_351"   --->   Operation 2379 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_113)> <Delay = 0.62>
ST_26 : Operation 2380 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6272"   --->   Operation 2380 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & !icmp_ln590_68 & icmp_ln612_113)> <Delay = 0.00>
ST_26 : Operation 2381 [1/1] (0.97ns)   --->   "%icmp_ln594_68 = icmp_ult  i12 %sh_amt_164, i12 54"   --->   Operation 2381 'icmp' 'icmp_ln594_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2382 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_68, void, void"   --->   Operation 2382 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68)> <Delay = 0.00>
ST_26 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_36, i32 63"   --->   Operation 2383 'bitselect' 'tmp_374' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2384 [1/1] (0.17ns)   --->   "%select_ln597_113 = select i1 %tmp_374, i16 65535, i16 0"   --->   Operation 2384 'select' 'select_ln597_113' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2385 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_113, i16 %mux_case_351"   --->   Operation 2385 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.62>
ST_26 : Operation 2386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6272"   --->   Operation 2386 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & !icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln595_185 = trunc i12 %sh_amt_164"   --->   Operation 2387 'trunc' 'trunc_ln595_185' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln595_113 = zext i6 %trunc_ln595_185"   --->   Operation 2388 'zext' 'zext_ln595_113' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2389 [1/1] (1.50ns)   --->   "%ashr_ln595_68 = ashr i54 %man_V_463, i54 %zext_ln595_113"   --->   Operation 2389 'ashr' 'ashr_ln595_68' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln595_186 = trunc i54 %ashr_ln595_68"   --->   Operation 2390 'trunc' 'trunc_ln595_186' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2391 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_186, i16 %mux_case_351"   --->   Operation 2391 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.62>
ST_26 : Operation 2392 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6272"   --->   Operation 2392 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & !icmp_ln591_68 & icmp_ln590_68 & icmp_ln594_68)> <Delay = 0.00>
ST_26 : Operation 2393 [1/1] (0.00ns)   --->   "%trunc_ln592_113 = trunc i54 %man_V_463"   --->   Operation 2393 'trunc' 'trunc_ln592_113' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.00>
ST_26 : Operation 2394 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_113, i16 %mux_case_351"   --->   Operation 2394 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.62>
ST_26 : Operation 2395 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6272"   --->   Operation 2395 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_56 & icmp_ln591_68)> <Delay = 0.00>
ST_26 : Operation 2396 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_351"   --->   Operation 2396 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_56)> <Delay = 0.62>
ST_26 : Operation 2397 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6272"   --->   Operation 2397 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_56)> <Delay = 0.00>
ST_26 : Operation 2398 [1/1] (0.00ns)   --->   "%ireg_37 = bitcast i64 %temp_c6_o1"   --->   Operation 2398 'bitcast' 'ireg_37' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln564_97 = trunc i64 %ireg_37"   --->   Operation 2399 'trunc' 'trunc_ln564_97' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2400 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_37, i32 63"   --->   Operation 2400 'bitselect' 'p_Result_91' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2401 [1/1] (0.00ns)   --->   "%exp_tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_37, i32 52, i32 62"   --->   Operation 2401 'partselect' 'exp_tmp_164' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln501_59 = zext i11 %exp_tmp_164"   --->   Operation 2402 'zext' 'zext_ln501_59' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln574_105 = trunc i64 %ireg_37"   --->   Operation 2403 'trunc' 'trunc_ln574_105' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2404 [1/1] (0.00ns)   --->   "%p_Result_92 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_105"   --->   Operation 2404 'bitconcatenate' 'p_Result_92' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln578_105 = zext i53 %p_Result_92"   --->   Operation 2405 'zext' 'zext_ln578_105' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2406 [1/1] (1.10ns)   --->   "%man_V_468 = sub i54 0, i54 %zext_ln578_105"   --->   Operation 2406 'sub' 'man_V_468' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2407 [1/1] (0.40ns)   --->   "%man_V_469 = select i1 %p_Result_91, i54 %man_V_468, i54 %zext_ln578_105"   --->   Operation 2407 'select' 'man_V_469' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2408 [1/1] (1.13ns)   --->   "%icmp_ln580_59 = icmp_eq  i63 %trunc_ln564_97, i63 0"   --->   Operation 2408 'icmp' 'icmp_ln580_59' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2409 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_59, void, void %ap_fixed_base.exit6272.ap_fixed_base.exit6243_crit_edge"   --->   Operation 2409 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2410 [1/1] (0.80ns)   --->   "%F2_166 = sub i12 1075, i12 %zext_ln501_59"   --->   Operation 2410 'sub' 'F2_166' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2411 [1/1] (0.97ns)   --->   "%icmp_ln590_71 = icmp_sgt  i12 %F2_166, i12 8"   --->   Operation 2411 'icmp' 'icmp_ln590_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2412 [1/1] (0.80ns)   --->   "%add_ln590_71 = add i12 %F2_166, i12 4088"   --->   Operation 2412 'add' 'add_ln590_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2413 [1/1] (0.80ns)   --->   "%sub_ln590_71 = sub i12 8, i12 %F2_166"   --->   Operation 2413 'sub' 'sub_ln590_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2414 [1/1] (0.37ns)   --->   "%sh_amt_166 = select i1 %icmp_ln590_71, i12 %add_ln590_71, i12 %sub_ln590_71"   --->   Operation 2414 'select' 'sh_amt_166' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln590_115 = sext i12 %sh_amt_166"   --->   Operation 2415 'sext' 'sext_ln590_115' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.00>
ST_26 : Operation 2416 [1/1] (0.97ns)   --->   "%icmp_ln591_71 = icmp_eq  i12 %F2_166, i12 8"   --->   Operation 2416 'icmp' 'icmp_ln591_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2417 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_71, void, void"   --->   Operation 2417 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59)> <Delay = 0.00>
ST_26 : Operation 2418 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_71, void, void"   --->   Operation 2418 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71)> <Delay = 0.00>
ST_26 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln611_73 = trunc i54 %man_V_469"   --->   Operation 2419 'trunc' 'trunc_ln611_73' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_26 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_166, i32 4, i32 11"   --->   Operation 2420 'partselect' 'tmp_378' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_26 : Operation 2421 [1/1] (0.84ns)   --->   "%icmp_ln612_115 = icmp_eq  i8 %tmp_378, i8 0"   --->   Operation 2421 'icmp' 'icmp_ln612_115' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2422 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_115, void %.ap_fixed_base.exit6243_crit_edge, void"   --->   Operation 2422 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71)> <Delay = 0.00>
ST_26 : Operation 2423 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp341_0"   --->   Operation 2423 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & !icmp_ln612_115)> <Delay = 0.62>
ST_26 : Operation 2424 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6243"   --->   Operation 2424 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & !icmp_ln612_115)> <Delay = 0.00>
ST_26 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln590_115cast = trunc i31 %sext_ln590_115"   --->   Operation 2425 'trunc' 'sext_ln590_115cast' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_115)> <Delay = 0.00>
ST_26 : Operation 2426 [1/1] (0.90ns)   --->   "%shl_ln613_71 = shl i16 %trunc_ln611_73, i16 %sext_ln590_115cast"   --->   Operation 2426 'shl' 'shl_ln613_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_115)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2427 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_71, i16 %agg_tmp341_0"   --->   Operation 2427 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_115)> <Delay = 0.62>
ST_26 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6243"   --->   Operation 2428 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & !icmp_ln590_71 & icmp_ln612_115)> <Delay = 0.00>
ST_26 : Operation 2429 [1/1] (0.97ns)   --->   "%icmp_ln594_71 = icmp_ult  i12 %sh_amt_166, i12 54"   --->   Operation 2429 'icmp' 'icmp_ln594_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2430 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_71, void, void"   --->   Operation 2430 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71)> <Delay = 0.00>
ST_26 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_37, i32 63"   --->   Operation 2431 'bitselect' 'tmp_380' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2432 [1/1] (0.17ns)   --->   "%select_ln597_115 = select i1 %tmp_380, i16 65535, i16 0"   --->   Operation 2432 'select' 'select_ln597_115' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2433 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_115, i16 %agg_tmp341_0"   --->   Operation 2433 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.62>
ST_26 : Operation 2434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6243"   --->   Operation 2434 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & !icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2435 [1/1] (0.00ns)   --->   "%trunc_ln595_189 = trunc i12 %sh_amt_166"   --->   Operation 2435 'trunc' 'trunc_ln595_189' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln595_115 = zext i6 %trunc_ln595_189"   --->   Operation 2436 'zext' 'zext_ln595_115' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2437 [1/1] (1.50ns)   --->   "%ashr_ln595_71 = ashr i54 %man_V_469, i54 %zext_ln595_115"   --->   Operation 2437 'ashr' 'ashr_ln595_71' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln595_190 = trunc i54 %ashr_ln595_71"   --->   Operation 2438 'trunc' 'trunc_ln595_190' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2439 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_190, i16 %agg_tmp341_0"   --->   Operation 2439 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.62>
ST_26 : Operation 2440 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6243"   --->   Operation 2440 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & !icmp_ln591_71 & icmp_ln590_71 & icmp_ln594_71)> <Delay = 0.00>
ST_26 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln592_115 = trunc i54 %man_V_469"   --->   Operation 2441 'trunc' 'trunc_ln592_115' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.00>
ST_26 : Operation 2442 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_115, i16 %agg_tmp341_0"   --->   Operation 2442 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.62>
ST_26 : Operation 2443 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6243"   --->   Operation 2443 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_59 & icmp_ln591_71)> <Delay = 0.00>
ST_26 : Operation 2444 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp341_0"   --->   Operation 2444 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_59)> <Delay = 0.62>
ST_26 : Operation 2445 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6243"   --->   Operation 2445 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_59)> <Delay = 0.00>
ST_26 : Operation 2446 [1/1] (0.00ns)   --->   "%ireg_38 = bitcast i64 %temp_c6_o2"   --->   Operation 2446 'bitcast' 'ireg_38' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2447 [1/1] (0.00ns)   --->   "%trunc_ln564_99 = trunc i64 %ireg_38"   --->   Operation 2447 'trunc' 'trunc_ln564_99' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2448 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_38, i32 63"   --->   Operation 2448 'bitselect' 'p_Result_93' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2449 [1/1] (0.00ns)   --->   "%exp_tmp_166 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_38, i32 52, i32 62"   --->   Operation 2449 'partselect' 'exp_tmp_166' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln501_62 = zext i11 %exp_tmp_166"   --->   Operation 2450 'zext' 'zext_ln501_62' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln574_107 = trunc i64 %ireg_38"   --->   Operation 2451 'trunc' 'trunc_ln574_107' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2452 [1/1] (0.00ns)   --->   "%p_Result_94 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_107"   --->   Operation 2452 'bitconcatenate' 'p_Result_94' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln578_107 = zext i53 %p_Result_94"   --->   Operation 2453 'zext' 'zext_ln578_107' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2454 [1/1] (1.10ns)   --->   "%man_V_474 = sub i54 0, i54 %zext_ln578_107"   --->   Operation 2454 'sub' 'man_V_474' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2455 [1/1] (0.40ns)   --->   "%man_V_475 = select i1 %p_Result_93, i54 %man_V_474, i54 %zext_ln578_107"   --->   Operation 2455 'select' 'man_V_475' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2456 [1/1] (1.13ns)   --->   "%icmp_ln580_62 = icmp_eq  i63 %trunc_ln564_99, i63 0"   --->   Operation 2456 'icmp' 'icmp_ln580_62' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2457 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_62, void, void %ap_fixed_base.exit6243.ap_fixed_base.exit6214_crit_edge"   --->   Operation 2457 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2458 [1/1] (0.80ns)   --->   "%F2_168 = sub i12 1075, i12 %zext_ln501_62"   --->   Operation 2458 'sub' 'F2_168' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2459 [1/1] (0.97ns)   --->   "%icmp_ln590_74 = icmp_sgt  i12 %F2_168, i12 8"   --->   Operation 2459 'icmp' 'icmp_ln590_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2460 [1/1] (0.80ns)   --->   "%add_ln590_74 = add i12 %F2_168, i12 4088"   --->   Operation 2460 'add' 'add_ln590_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2461 [1/1] (0.80ns)   --->   "%sub_ln590_74 = sub i12 8, i12 %F2_168"   --->   Operation 2461 'sub' 'sub_ln590_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2462 [1/1] (0.37ns)   --->   "%sh_amt_168 = select i1 %icmp_ln590_74, i12 %add_ln590_74, i12 %sub_ln590_74"   --->   Operation 2462 'select' 'sh_amt_168' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln590_117 = sext i12 %sh_amt_168"   --->   Operation 2463 'sext' 'sext_ln590_117' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.00>
ST_26 : Operation 2464 [1/1] (0.97ns)   --->   "%icmp_ln591_74 = icmp_eq  i12 %F2_168, i12 8"   --->   Operation 2464 'icmp' 'icmp_ln591_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2465 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_74, void, void"   --->   Operation 2465 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62)> <Delay = 0.00>
ST_26 : Operation 2466 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_74, void, void"   --->   Operation 2466 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74)> <Delay = 0.00>
ST_26 : Operation 2467 [1/1] (0.00ns)   --->   "%trunc_ln611_75 = trunc i54 %man_V_475"   --->   Operation 2467 'trunc' 'trunc_ln611_75' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_26 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_168, i32 4, i32 11"   --->   Operation 2468 'partselect' 'tmp_384' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_26 : Operation 2469 [1/1] (0.84ns)   --->   "%icmp_ln612_117 = icmp_eq  i8 %tmp_384, i8 0"   --->   Operation 2469 'icmp' 'icmp_ln612_117' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2470 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_117, void %.ap_fixed_base.exit6214_crit_edge, void"   --->   Operation 2470 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74)> <Delay = 0.00>
ST_26 : Operation 2471 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_355"   --->   Operation 2471 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & !icmp_ln612_117)> <Delay = 0.62>
ST_26 : Operation 2472 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6214"   --->   Operation 2472 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & !icmp_ln612_117)> <Delay = 0.00>
ST_26 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln590_117cast = trunc i31 %sext_ln590_117"   --->   Operation 2473 'trunc' 'sext_ln590_117cast' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_117)> <Delay = 0.00>
ST_26 : Operation 2474 [1/1] (0.90ns)   --->   "%shl_ln613_74 = shl i16 %trunc_ln611_75, i16 %sext_ln590_117cast"   --->   Operation 2474 'shl' 'shl_ln613_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_117)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2475 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_74, i16 %mux_case_355"   --->   Operation 2475 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_117)> <Delay = 0.62>
ST_26 : Operation 2476 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6214"   --->   Operation 2476 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & !icmp_ln590_74 & icmp_ln612_117)> <Delay = 0.00>
ST_26 : Operation 2477 [1/1] (0.97ns)   --->   "%icmp_ln594_74 = icmp_ult  i12 %sh_amt_168, i12 54"   --->   Operation 2477 'icmp' 'icmp_ln594_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2478 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_74, void, void"   --->   Operation 2478 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74)> <Delay = 0.00>
ST_26 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_38, i32 63"   --->   Operation 2479 'bitselect' 'tmp_386' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2480 [1/1] (0.17ns)   --->   "%select_ln597_117 = select i1 %tmp_386, i16 65535, i16 0"   --->   Operation 2480 'select' 'select_ln597_117' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2481 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_117, i16 %mux_case_355"   --->   Operation 2481 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.62>
ST_26 : Operation 2482 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6214"   --->   Operation 2482 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & !icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2483 [1/1] (0.00ns)   --->   "%trunc_ln595_193 = trunc i12 %sh_amt_168"   --->   Operation 2483 'trunc' 'trunc_ln595_193' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln595_117 = zext i6 %trunc_ln595_193"   --->   Operation 2484 'zext' 'zext_ln595_117' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2485 [1/1] (1.50ns)   --->   "%ashr_ln595_74 = ashr i54 %man_V_475, i54 %zext_ln595_117"   --->   Operation 2485 'ashr' 'ashr_ln595_74' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln595_194 = trunc i54 %ashr_ln595_74"   --->   Operation 2486 'trunc' 'trunc_ln595_194' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2487 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_194, i16 %mux_case_355"   --->   Operation 2487 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.62>
ST_26 : Operation 2488 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6214"   --->   Operation 2488 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & !icmp_ln591_74 & icmp_ln590_74 & icmp_ln594_74)> <Delay = 0.00>
ST_26 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln592_117 = trunc i54 %man_V_475"   --->   Operation 2489 'trunc' 'trunc_ln592_117' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.00>
ST_26 : Operation 2490 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_117, i16 %mux_case_355"   --->   Operation 2490 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.62>
ST_26 : Operation 2491 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6214"   --->   Operation 2491 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_62 & icmp_ln591_74)> <Delay = 0.00>
ST_26 : Operation 2492 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_355"   --->   Operation 2492 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_62)> <Delay = 0.62>
ST_26 : Operation 2493 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6214"   --->   Operation 2493 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_62)> <Delay = 0.00>
ST_26 : Operation 2494 [1/1] (0.00ns)   --->   "%ireg_39 = bitcast i64 %temp_c7_o1"   --->   Operation 2494 'bitcast' 'ireg_39' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln564_101 = trunc i64 %ireg_39"   --->   Operation 2495 'trunc' 'trunc_ln564_101' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2496 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_39, i32 63"   --->   Operation 2496 'bitselect' 'p_Result_95' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2497 [1/1] (0.00ns)   --->   "%exp_tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_39, i32 52, i32 62"   --->   Operation 2497 'partselect' 'exp_tmp_168' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln501_65 = zext i11 %exp_tmp_168"   --->   Operation 2498 'zext' 'zext_ln501_65' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2499 [1/1] (0.00ns)   --->   "%trunc_ln574_109 = trunc i64 %ireg_39"   --->   Operation 2499 'trunc' 'trunc_ln574_109' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2500 [1/1] (0.00ns)   --->   "%p_Result_96 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_109"   --->   Operation 2500 'bitconcatenate' 'p_Result_96' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln578_109 = zext i53 %p_Result_96"   --->   Operation 2501 'zext' 'zext_ln578_109' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2502 [1/1] (1.10ns)   --->   "%man_V_480 = sub i54 0, i54 %zext_ln578_109"   --->   Operation 2502 'sub' 'man_V_480' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2503 [1/1] (0.40ns)   --->   "%man_V_481 = select i1 %p_Result_95, i54 %man_V_480, i54 %zext_ln578_109"   --->   Operation 2503 'select' 'man_V_481' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2504 [1/1] (1.13ns)   --->   "%icmp_ln580_65 = icmp_eq  i63 %trunc_ln564_101, i63 0"   --->   Operation 2504 'icmp' 'icmp_ln580_65' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2505 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_65, void, void %ap_fixed_base.exit6214.ap_fixed_base.exit6185_crit_edge"   --->   Operation 2505 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2506 [1/1] (0.80ns)   --->   "%F2_170 = sub i12 1075, i12 %zext_ln501_65"   --->   Operation 2506 'sub' 'F2_170' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2507 [1/1] (0.97ns)   --->   "%icmp_ln590_77 = icmp_sgt  i12 %F2_170, i12 8"   --->   Operation 2507 'icmp' 'icmp_ln590_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2508 [1/1] (0.80ns)   --->   "%add_ln590_77 = add i12 %F2_170, i12 4088"   --->   Operation 2508 'add' 'add_ln590_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2509 [1/1] (0.80ns)   --->   "%sub_ln590_77 = sub i12 8, i12 %F2_170"   --->   Operation 2509 'sub' 'sub_ln590_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2510 [1/1] (0.37ns)   --->   "%sh_amt_170 = select i1 %icmp_ln590_77, i12 %add_ln590_77, i12 %sub_ln590_77"   --->   Operation 2510 'select' 'sh_amt_170' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln590_119 = sext i12 %sh_amt_170"   --->   Operation 2511 'sext' 'sext_ln590_119' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.00>
ST_26 : Operation 2512 [1/1] (0.97ns)   --->   "%icmp_ln591_77 = icmp_eq  i12 %F2_170, i12 8"   --->   Operation 2512 'icmp' 'icmp_ln591_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2513 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_77, void, void"   --->   Operation 2513 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65)> <Delay = 0.00>
ST_26 : Operation 2514 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_77, void, void"   --->   Operation 2514 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77)> <Delay = 0.00>
ST_26 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln611_77 = trunc i54 %man_V_481"   --->   Operation 2515 'trunc' 'trunc_ln611_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_26 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_170, i32 4, i32 11"   --->   Operation 2516 'partselect' 'tmp_390' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_26 : Operation 2517 [1/1] (0.84ns)   --->   "%icmp_ln612_119 = icmp_eq  i8 %tmp_390, i8 0"   --->   Operation 2517 'icmp' 'icmp_ln612_119' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2518 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_119, void %.ap_fixed_base.exit6185_crit_edge, void"   --->   Operation 2518 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77)> <Delay = 0.00>
ST_26 : Operation 2519 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp351_0"   --->   Operation 2519 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & !icmp_ln612_119)> <Delay = 0.62>
ST_26 : Operation 2520 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6185"   --->   Operation 2520 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & !icmp_ln612_119)> <Delay = 0.00>
ST_26 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln590_119cast = trunc i31 %sext_ln590_119"   --->   Operation 2521 'trunc' 'sext_ln590_119cast' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_119)> <Delay = 0.00>
ST_26 : Operation 2522 [1/1] (0.90ns)   --->   "%shl_ln613_77 = shl i16 %trunc_ln611_77, i16 %sext_ln590_119cast"   --->   Operation 2522 'shl' 'shl_ln613_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_119)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2523 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_77, i16 %agg_tmp351_0"   --->   Operation 2523 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_119)> <Delay = 0.62>
ST_26 : Operation 2524 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6185"   --->   Operation 2524 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & !icmp_ln590_77 & icmp_ln612_119)> <Delay = 0.00>
ST_26 : Operation 2525 [1/1] (0.97ns)   --->   "%icmp_ln594_77 = icmp_ult  i12 %sh_amt_170, i12 54"   --->   Operation 2525 'icmp' 'icmp_ln594_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2526 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_77, void, void"   --->   Operation 2526 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77)> <Delay = 0.00>
ST_26 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_39, i32 63"   --->   Operation 2527 'bitselect' 'tmp_392' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2528 [1/1] (0.17ns)   --->   "%select_ln597_119 = select i1 %tmp_392, i16 65535, i16 0"   --->   Operation 2528 'select' 'select_ln597_119' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2529 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_119, i16 %agg_tmp351_0"   --->   Operation 2529 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.62>
ST_26 : Operation 2530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6185"   --->   Operation 2530 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & !icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln595_197 = trunc i12 %sh_amt_170"   --->   Operation 2531 'trunc' 'trunc_ln595_197' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln595_119 = zext i6 %trunc_ln595_197"   --->   Operation 2532 'zext' 'zext_ln595_119' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2533 [1/1] (1.50ns)   --->   "%ashr_ln595_77 = ashr i54 %man_V_481, i54 %zext_ln595_119"   --->   Operation 2533 'ashr' 'ashr_ln595_77' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln595_198 = trunc i54 %ashr_ln595_77"   --->   Operation 2534 'trunc' 'trunc_ln595_198' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2535 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_198, i16 %agg_tmp351_0"   --->   Operation 2535 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.62>
ST_26 : Operation 2536 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6185"   --->   Operation 2536 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & !icmp_ln591_77 & icmp_ln590_77 & icmp_ln594_77)> <Delay = 0.00>
ST_26 : Operation 2537 [1/1] (0.00ns)   --->   "%trunc_ln592_119 = trunc i54 %man_V_481"   --->   Operation 2537 'trunc' 'trunc_ln592_119' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.00>
ST_26 : Operation 2538 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_119, i16 %agg_tmp351_0"   --->   Operation 2538 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.62>
ST_26 : Operation 2539 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6185"   --->   Operation 2539 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_65 & icmp_ln591_77)> <Delay = 0.00>
ST_26 : Operation 2540 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp351_0"   --->   Operation 2540 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_65)> <Delay = 0.62>
ST_26 : Operation 2541 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6185"   --->   Operation 2541 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_65)> <Delay = 0.00>
ST_26 : Operation 2542 [1/1] (0.00ns)   --->   "%ireg_40 = bitcast i64 %temp_c7_o2"   --->   Operation 2542 'bitcast' 'ireg_40' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln564_103 = trunc i64 %ireg_40"   --->   Operation 2543 'trunc' 'trunc_ln564_103' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2544 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_40, i32 63"   --->   Operation 2544 'bitselect' 'p_Result_97' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2545 [1/1] (0.00ns)   --->   "%exp_tmp_170 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_40, i32 52, i32 62"   --->   Operation 2545 'partselect' 'exp_tmp_170' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln501_68 = zext i11 %exp_tmp_170"   --->   Operation 2546 'zext' 'zext_ln501_68' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln574_111 = trunc i64 %ireg_40"   --->   Operation 2547 'trunc' 'trunc_ln574_111' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2548 [1/1] (0.00ns)   --->   "%p_Result_98 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_111"   --->   Operation 2548 'bitconcatenate' 'p_Result_98' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln578_111 = zext i53 %p_Result_98"   --->   Operation 2549 'zext' 'zext_ln578_111' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2550 [1/1] (1.10ns)   --->   "%man_V_486 = sub i54 0, i54 %zext_ln578_111"   --->   Operation 2550 'sub' 'man_V_486' <Predicate = (!trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2551 [1/1] (0.40ns)   --->   "%man_V_487 = select i1 %p_Result_97, i54 %man_V_486, i54 %zext_ln578_111"   --->   Operation 2551 'select' 'man_V_487' <Predicate = (!trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2552 [1/1] (1.13ns)   --->   "%icmp_ln580_68 = icmp_eq  i63 %trunc_ln564_103, i63 0"   --->   Operation 2552 'icmp' 'icmp_ln580_68' <Predicate = (!trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2553 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_68, void, void %ap_fixed_base.exit6185.arrayidx195300.0.0.027422.exit_crit_edge"   --->   Operation 2553 'br' 'br_ln191' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2554 [1/1] (0.80ns)   --->   "%F2_172 = sub i12 1075, i12 %zext_ln501_68"   --->   Operation 2554 'sub' 'F2_172' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2555 [1/1] (0.97ns)   --->   "%icmp_ln590_80 = icmp_sgt  i12 %F2_172, i12 8"   --->   Operation 2555 'icmp' 'icmp_ln590_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2556 [1/1] (0.80ns)   --->   "%add_ln590_80 = add i12 %F2_172, i12 4088"   --->   Operation 2556 'add' 'add_ln590_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2557 [1/1] (0.80ns)   --->   "%sub_ln590_80 = sub i12 8, i12 %F2_172"   --->   Operation 2557 'sub' 'sub_ln590_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2558 [1/1] (0.37ns)   --->   "%sh_amt_172 = select i1 %icmp_ln590_80, i12 %add_ln590_80, i12 %sub_ln590_80"   --->   Operation 2558 'select' 'sh_amt_172' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln590_121 = sext i12 %sh_amt_172"   --->   Operation 2559 'sext' 'sext_ln590_121' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.00>
ST_26 : Operation 2560 [1/1] (0.97ns)   --->   "%icmp_ln591_80 = icmp_eq  i12 %F2_172, i12 8"   --->   Operation 2560 'icmp' 'icmp_ln591_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2561 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_80, void, void"   --->   Operation 2561 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68)> <Delay = 0.00>
ST_26 : Operation 2562 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_80, void, void"   --->   Operation 2562 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80)> <Delay = 0.00>
ST_26 : Operation 2563 [1/1] (0.00ns)   --->   "%trunc_ln611_79 = trunc i54 %man_V_487"   --->   Operation 2563 'trunc' 'trunc_ln611_79' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_172, i32 4, i32 11"   --->   Operation 2564 'partselect' 'tmp_396' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2565 [1/1] (0.84ns)   --->   "%icmp_ln612_121 = icmp_eq  i8 %tmp_396, i8 0"   --->   Operation 2565 'icmp' 'icmp_ln612_121' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2566 [1/1] (0.00ns)   --->   "%mux_case_351_load_4 = load i16 %mux_case_351"   --->   Operation 2566 'load' 'mux_case_351_load_4' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2567 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_121, void %.arrayidx195300.0.0.027422.exit_crit_edge, void"   --->   Operation 2567 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2568 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2568 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & !icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2569 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_235"   --->   Operation 2569 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & !icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2570 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_4, i16 %HH_3_1_2"   --->   Operation 2570 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & !icmp_ln612_121)> <Delay = 0.57>
ST_26 : Operation 2571 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_359"   --->   Operation 2571 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & !icmp_ln612_121)> <Delay = 0.62>
ST_26 : Operation 2572 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2572 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & !icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln590_121cast = trunc i31 %sext_ln590_121"   --->   Operation 2573 'trunc' 'sext_ln590_121cast' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.00>
ST_26 : Operation 2574 [1/1] (0.90ns)   --->   "%shl_ln613_80 = shl i16 %trunc_ln611_79, i16 %sext_ln590_121cast"   --->   Operation 2574 'shl' 'shl_ln613_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2575 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2575 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2576 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_235"   --->   Operation 2576 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2577 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_4, i16 %HH_3_1_2"   --->   Operation 2577 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.57>
ST_26 : Operation 2578 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_80, i16 %mux_case_359"   --->   Operation 2578 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.62>
ST_26 : Operation 2579 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2579 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & !icmp_ln590_80 & icmp_ln612_121)> <Delay = 0.42>
ST_26 : Operation 2580 [1/1] (0.97ns)   --->   "%icmp_ln594_80 = icmp_ult  i12 %sh_amt_172, i12 54"   --->   Operation 2580 'icmp' 'icmp_ln594_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2581 [1/1] (0.00ns)   --->   "%mux_case_351_load_3 = load i16 %mux_case_351"   --->   Operation 2581 'load' 'mux_case_351_load_3' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2582 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_80, void, void"   --->   Operation 2582 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80)> <Delay = 0.00>
ST_26 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_40, i32 63"   --->   Operation 2583 'bitselect' 'tmp_398' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.00>
ST_26 : Operation 2584 [1/1] (0.17ns)   --->   "%select_ln597_121 = select i1 %tmp_398, i16 65535, i16 0"   --->   Operation 2584 'select' 'select_ln597_121' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2585 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2585 'store' 'store_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2586 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_235"   --->   Operation 2586 'store' 'store_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2587 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_3, i16 %HH_3_1_2"   --->   Operation 2587 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.57>
ST_26 : Operation 2588 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_121, i16 %mux_case_359"   --->   Operation 2588 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.62>
ST_26 : Operation 2589 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2589 'br' 'br_ln0' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & !icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2590 [1/1] (0.00ns)   --->   "%trunc_ln595_201 = trunc i12 %sh_amt_172"   --->   Operation 2590 'trunc' 'trunc_ln595_201' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.00>
ST_26 : Operation 2591 [1/1] (0.00ns)   --->   "%zext_ln595_121 = zext i6 %trunc_ln595_201"   --->   Operation 2591 'zext' 'zext_ln595_121' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.00>
ST_26 : Operation 2592 [1/1] (1.50ns)   --->   "%ashr_ln595_80 = ashr i54 %man_V_487, i54 %zext_ln595_121"   --->   Operation 2592 'ashr' 'ashr_ln595_80' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln595_202 = trunc i54 %ashr_ln595_80"   --->   Operation 2593 'trunc' 'trunc_ln595_202' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.00>
ST_26 : Operation 2594 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2594 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2595 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_235"   --->   Operation 2595 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2596 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_3, i16 %HH_3_1_2"   --->   Operation 2596 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.57>
ST_26 : Operation 2597 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_202, i16 %mux_case_359"   --->   Operation 2597 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.62>
ST_26 : Operation 2598 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2598 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & !icmp_ln591_80 & icmp_ln590_80 & icmp_ln594_80)> <Delay = 0.42>
ST_26 : Operation 2599 [1/1] (0.00ns)   --->   "%mux_case_351_load_2 = load i16 %mux_case_351"   --->   Operation 2599 'load' 'mux_case_351_load_2' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.00>
ST_26 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln592_121 = trunc i54 %man_V_487"   --->   Operation 2600 'trunc' 'trunc_ln592_121' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.00>
ST_26 : Operation 2601 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2601 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.42>
ST_26 : Operation 2602 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_235"   --->   Operation 2602 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.42>
ST_26 : Operation 2603 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_2, i16 %HH_3_1_2"   --->   Operation 2603 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.57>
ST_26 : Operation 2604 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_121, i16 %mux_case_359"   --->   Operation 2604 'store' 'store_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.62>
ST_26 : Operation 2605 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2605 'br' 'br_ln191' <Predicate = (!trunc_ln146 & !icmp_ln580_68 & icmp_ln591_80)> <Delay = 0.42>
ST_26 : Operation 2606 [1/1] (0.00ns)   --->   "%mux_case_351_load_1 = load i16 %mux_case_351"   --->   Operation 2606 'load' 'mux_case_351_load_1' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.00>
ST_26 : Operation 2607 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_2_0_2"   --->   Operation 2607 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.42>
ST_26 : Operation 2608 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_235"   --->   Operation 2608 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.42>
ST_26 : Operation 2609 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_351_load_1, i16 %HH_3_1_2"   --->   Operation 2609 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.57>
ST_26 : Operation 2610 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_359"   --->   Operation 2610 'store' 'store_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.62>
ST_26 : Operation 2611 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 2611 'br' 'br_ln191' <Predicate = (!trunc_ln146 & icmp_ln580_68)> <Delay = 0.42>
ST_26 : Operation 2612 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_28, void, void %arrayidx195300.0.0.027422.case.7.ap_fixed_base.exit6127_crit_edge"   --->   Operation 2612 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2613 [1/1] (0.80ns)   --->   "%F2_134 = sub i12 1075, i12 %zext_ln501_28"   --->   Operation 2613 'sub' 'F2_134' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2614 [1/1] (0.97ns)   --->   "%icmp_ln590_40 = icmp_sgt  i12 %F2_134, i12 8"   --->   Operation 2614 'icmp' 'icmp_ln590_40' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2615 [1/1] (0.80ns)   --->   "%add_ln590_40 = add i12 %F2_134, i12 4088"   --->   Operation 2615 'add' 'add_ln590_40' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2616 [1/1] (0.80ns)   --->   "%sub_ln590_40 = sub i12 8, i12 %F2_134"   --->   Operation 2616 'sub' 'sub_ln590_40' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2617 [1/1] (0.37ns)   --->   "%sh_amt_134 = select i1 %icmp_ln590_40, i12 %add_ln590_40, i12 %sub_ln590_40"   --->   Operation 2617 'select' 'sh_amt_134' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln590_83 = sext i12 %sh_amt_134"   --->   Operation 2618 'sext' 'sext_ln590_83' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2619 [1/1] (0.97ns)   --->   "%icmp_ln591_40 = icmp_eq  i12 %F2_134, i12 8"   --->   Operation 2619 'icmp' 'icmp_ln591_40' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2620 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_40, void, void"   --->   Operation 2620 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2621 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_40, void, void"   --->   Operation 2621 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40)> <Delay = 0.00>
ST_26 : Operation 2622 [1/1] (0.00ns)   --->   "%trunc_ln611_41 = trunc i54 %man_V_375"   --->   Operation 2622 'trunc' 'trunc_ln611_41' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_26 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_134, i32 4, i32 11"   --->   Operation 2623 'partselect' 'tmp_291' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_26 : Operation 2624 [1/1] (0.84ns)   --->   "%icmp_ln612_83 = icmp_eq  i8 %tmp_291, i8 0"   --->   Operation 2624 'icmp' 'icmp_ln612_83' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2625 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_83, void %.ap_fixed_base.exit6127_crit_edge, void"   --->   Operation 2625 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40)> <Delay = 0.00>
ST_26 : Operation 2626 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp304_0"   --->   Operation 2626 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & !icmp_ln612_83)> <Delay = 0.62>
ST_26 : Operation 2627 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6127"   --->   Operation 2627 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & !icmp_ln612_83)> <Delay = 0.00>
ST_26 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln590_83cast = trunc i31 %sext_ln590_83"   --->   Operation 2628 'trunc' 'sext_ln590_83cast' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_83)> <Delay = 0.00>
ST_26 : Operation 2629 [1/1] (0.90ns)   --->   "%shl_ln613_40 = shl i16 %trunc_ln611_41, i16 %sext_ln590_83cast"   --->   Operation 2629 'shl' 'shl_ln613_40' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_83)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2630 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_40, i16 %agg_tmp304_0"   --->   Operation 2630 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_83)> <Delay = 0.62>
ST_26 : Operation 2631 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6127"   --->   Operation 2631 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & !icmp_ln590_40 & icmp_ln612_83)> <Delay = 0.00>
ST_26 : Operation 2632 [1/1] (0.97ns)   --->   "%icmp_ln594_40 = icmp_ult  i12 %sh_amt_134, i12 54"   --->   Operation 2632 'icmp' 'icmp_ln594_40' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2633 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_40, void, void"   --->   Operation 2633 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40)> <Delay = 0.00>
ST_26 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_29, i32 63"   --->   Operation 2634 'bitselect' 'tmp_296' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2635 [1/1] (0.17ns)   --->   "%select_ln597_83 = select i1 %tmp_296, i16 65535, i16 0"   --->   Operation 2635 'select' 'select_ln597_83' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2636 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_83, i16 %agg_tmp304_0"   --->   Operation 2636 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.62>
ST_26 : Operation 2637 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6127"   --->   Operation 2637 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & !icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln595_125 = trunc i12 %sh_amt_134"   --->   Operation 2638 'trunc' 'trunc_ln595_125' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2639 [1/1] (0.00ns)   --->   "%zext_ln595_83 = zext i6 %trunc_ln595_125"   --->   Operation 2639 'zext' 'zext_ln595_83' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2640 [1/1] (1.50ns)   --->   "%ashr_ln595_40 = ashr i54 %man_V_375, i54 %zext_ln595_83"   --->   Operation 2640 'ashr' 'ashr_ln595_40' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2641 [1/1] (0.00ns)   --->   "%trunc_ln595_126 = trunc i54 %ashr_ln595_40"   --->   Operation 2641 'trunc' 'trunc_ln595_126' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2642 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_126, i16 %agg_tmp304_0"   --->   Operation 2642 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.62>
ST_26 : Operation 2643 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6127"   --->   Operation 2643 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & !icmp_ln591_40 & icmp_ln590_40 & icmp_ln594_40)> <Delay = 0.00>
ST_26 : Operation 2644 [1/1] (0.00ns)   --->   "%trunc_ln592_83 = trunc i54 %man_V_375"   --->   Operation 2644 'trunc' 'trunc_ln592_83' <Predicate = (trunc_ln146 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.00>
ST_26 : Operation 2645 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_83, i16 %agg_tmp304_0"   --->   Operation 2645 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.62>
ST_26 : Operation 2646 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6127"   --->   Operation 2646 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_28 & icmp_ln591_40)> <Delay = 0.00>
ST_26 : Operation 2647 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp304_0"   --->   Operation 2647 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_28)> <Delay = 0.62>
ST_26 : Operation 2648 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6127"   --->   Operation 2648 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_28)> <Delay = 0.00>
ST_26 : Operation 2649 [1/1] (0.00ns)   --->   "%ireg_41 = bitcast i64 %temp_c2_o2_8"   --->   Operation 2649 'bitcast' 'ireg_41' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2650 [1/1] (0.00ns)   --->   "%trunc_ln564_74 = trunc i64 %ireg_41"   --->   Operation 2650 'trunc' 'trunc_ln564_74' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2651 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_41, i32 63"   --->   Operation 2651 'bitselect' 'p_Result_99' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2652 [1/1] (0.00ns)   --->   "%exp_tmp_141 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_41, i32 52, i32 62"   --->   Operation 2652 'partselect' 'exp_tmp_141' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln501_35 = zext i11 %exp_tmp_141"   --->   Operation 2653 'zext' 'zext_ln501_35' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln574_82 = trunc i64 %ireg_41"   --->   Operation 2654 'trunc' 'trunc_ln574_82' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2655 [1/1] (0.00ns)   --->   "%p_Result_100 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_82"   --->   Operation 2655 'bitconcatenate' 'p_Result_100' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln578_82 = zext i53 %p_Result_100"   --->   Operation 2656 'zext' 'zext_ln578_82' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2657 [1/1] (1.10ns)   --->   "%man_V_399 = sub i54 0, i54 %zext_ln578_82"   --->   Operation 2657 'sub' 'man_V_399' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2658 [1/1] (0.40ns)   --->   "%man_V_400 = select i1 %p_Result_99, i54 %man_V_399, i54 %zext_ln578_82"   --->   Operation 2658 'select' 'man_V_400' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2659 [1/1] (1.13ns)   --->   "%icmp_ln580_35 = icmp_eq  i63 %trunc_ln564_74, i63 0"   --->   Operation 2659 'icmp' 'icmp_ln580_35' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2660 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_35, void, void %ap_fixed_base.exit6127.ap_fixed_base.exit6098_crit_edge"   --->   Operation 2660 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2661 [1/1] (0.80ns)   --->   "%F2_143 = sub i12 1075, i12 %zext_ln501_35"   --->   Operation 2661 'sub' 'F2_143' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2662 [1/1] (0.97ns)   --->   "%icmp_ln590_47 = icmp_sgt  i12 %F2_143, i12 8"   --->   Operation 2662 'icmp' 'icmp_ln590_47' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2663 [1/1] (0.80ns)   --->   "%add_ln590_47 = add i12 %F2_143, i12 4088"   --->   Operation 2663 'add' 'add_ln590_47' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2664 [1/1] (0.80ns)   --->   "%sub_ln590_47 = sub i12 8, i12 %F2_143"   --->   Operation 2664 'sub' 'sub_ln590_47' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2665 [1/1] (0.37ns)   --->   "%sh_amt_143 = select i1 %icmp_ln590_47, i12 %add_ln590_47, i12 %sub_ln590_47"   --->   Operation 2665 'select' 'sh_amt_143' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln590_92 = sext i12 %sh_amt_143"   --->   Operation 2666 'sext' 'sext_ln590_92' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.00>
ST_26 : Operation 2667 [1/1] (0.97ns)   --->   "%icmp_ln591_47 = icmp_eq  i12 %F2_143, i12 8"   --->   Operation 2667 'icmp' 'icmp_ln591_47' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2668 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_47, void, void"   --->   Operation 2668 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35)> <Delay = 0.00>
ST_26 : Operation 2669 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_47, void, void"   --->   Operation 2669 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47)> <Delay = 0.00>
ST_26 : Operation 2670 [1/1] (0.00ns)   --->   "%trunc_ln611_50 = trunc i54 %man_V_400"   --->   Operation 2670 'trunc' 'trunc_ln611_50' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_26 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_143, i32 4, i32 11"   --->   Operation 2671 'partselect' 'tmp_315' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_26 : Operation 2672 [1/1] (0.84ns)   --->   "%icmp_ln612_92 = icmp_eq  i8 %tmp_315, i8 0"   --->   Operation 2672 'icmp' 'icmp_ln612_92' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2673 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_92, void %.ap_fixed_base.exit6098_crit_edge, void"   --->   Operation 2673 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47)> <Delay = 0.00>
ST_26 : Operation 2674 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_640"   --->   Operation 2674 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & !icmp_ln612_92)> <Delay = 0.62>
ST_26 : Operation 2675 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6098"   --->   Operation 2675 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & !icmp_ln612_92)> <Delay = 0.00>
ST_26 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln590_92cast = trunc i31 %sext_ln590_92"   --->   Operation 2676 'trunc' 'sext_ln590_92cast' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_92)> <Delay = 0.00>
ST_26 : Operation 2677 [1/1] (0.90ns)   --->   "%shl_ln613_47 = shl i16 %trunc_ln611_50, i16 %sext_ln590_92cast"   --->   Operation 2677 'shl' 'shl_ln613_47' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_92)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2678 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_47, i16 %mux_case_640"   --->   Operation 2678 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_92)> <Delay = 0.62>
ST_26 : Operation 2679 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6098"   --->   Operation 2679 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & !icmp_ln590_47 & icmp_ln612_92)> <Delay = 0.00>
ST_26 : Operation 2680 [1/1] (0.97ns)   --->   "%icmp_ln594_47 = icmp_ult  i12 %sh_amt_143, i12 54"   --->   Operation 2680 'icmp' 'icmp_ln594_47' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2681 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_47, void, void"   --->   Operation 2681 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47)> <Delay = 0.00>
ST_26 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_41, i32 63"   --->   Operation 2682 'bitselect' 'tmp_317' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2683 [1/1] (0.17ns)   --->   "%select_ln597_92 = select i1 %tmp_317, i16 65535, i16 0"   --->   Operation 2683 'select' 'select_ln597_92' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2684 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_92, i16 %mux_case_640"   --->   Operation 2684 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.62>
ST_26 : Operation 2685 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6098"   --->   Operation 2685 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & !icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2686 [1/1] (0.00ns)   --->   "%trunc_ln595_143 = trunc i12 %sh_amt_143"   --->   Operation 2686 'trunc' 'trunc_ln595_143' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln595_92 = zext i6 %trunc_ln595_143"   --->   Operation 2687 'zext' 'zext_ln595_92' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2688 [1/1] (1.50ns)   --->   "%ashr_ln595_47 = ashr i54 %man_V_400, i54 %zext_ln595_92"   --->   Operation 2688 'ashr' 'ashr_ln595_47' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln595_144 = trunc i54 %ashr_ln595_47"   --->   Operation 2689 'trunc' 'trunc_ln595_144' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2690 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_144, i16 %mux_case_640"   --->   Operation 2690 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.62>
ST_26 : Operation 2691 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6098"   --->   Operation 2691 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & !icmp_ln591_47 & icmp_ln590_47 & icmp_ln594_47)> <Delay = 0.00>
ST_26 : Operation 2692 [1/1] (0.00ns)   --->   "%trunc_ln592_92 = trunc i54 %man_V_400"   --->   Operation 2692 'trunc' 'trunc_ln592_92' <Predicate = (trunc_ln146 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.00>
ST_26 : Operation 2693 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_92, i16 %mux_case_640"   --->   Operation 2693 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.62>
ST_26 : Operation 2694 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6098"   --->   Operation 2694 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_35 & icmp_ln591_47)> <Delay = 0.00>
ST_26 : Operation 2695 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_640"   --->   Operation 2695 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_35)> <Delay = 0.62>
ST_26 : Operation 2696 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6098"   --->   Operation 2696 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_35)> <Delay = 0.00>
ST_26 : Operation 2697 [1/1] (0.00ns)   --->   "%ireg_42 = bitcast i64 %temp_c3_o1_7"   --->   Operation 2697 'bitcast' 'ireg_42' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln564_80 = trunc i64 %ireg_42"   --->   Operation 2698 'trunc' 'trunc_ln564_80' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2699 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_42, i32 63"   --->   Operation 2699 'bitselect' 'p_Result_101' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2700 [1/1] (0.00ns)   --->   "%exp_tmp_147 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_42, i32 52, i32 62"   --->   Operation 2700 'partselect' 'exp_tmp_147' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln501_42 = zext i11 %exp_tmp_147"   --->   Operation 2701 'zext' 'zext_ln501_42' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2702 [1/1] (0.00ns)   --->   "%trunc_ln574_88 = trunc i64 %ireg_42"   --->   Operation 2702 'trunc' 'trunc_ln574_88' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2703 [1/1] (0.00ns)   --->   "%p_Result_102 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_88"   --->   Operation 2703 'bitconcatenate' 'p_Result_102' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln578_88 = zext i53 %p_Result_102"   --->   Operation 2704 'zext' 'zext_ln578_88' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2705 [1/1] (1.10ns)   --->   "%man_V_417 = sub i54 0, i54 %zext_ln578_88"   --->   Operation 2705 'sub' 'man_V_417' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2706 [1/1] (0.40ns)   --->   "%man_V_418 = select i1 %p_Result_101, i54 %man_V_417, i54 %zext_ln578_88"   --->   Operation 2706 'select' 'man_V_418' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2707 [1/1] (1.13ns)   --->   "%icmp_ln580_42 = icmp_eq  i63 %trunc_ln564_80, i63 0"   --->   Operation 2707 'icmp' 'icmp_ln580_42' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2708 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_42, void, void %ap_fixed_base.exit6098.ap_fixed_base.exit6069_crit_edge"   --->   Operation 2708 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2709 [1/1] (0.80ns)   --->   "%F2_149 = sub i12 1075, i12 %zext_ln501_42"   --->   Operation 2709 'sub' 'F2_149' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2710 [1/1] (0.97ns)   --->   "%icmp_ln590_54 = icmp_sgt  i12 %F2_149, i12 8"   --->   Operation 2710 'icmp' 'icmp_ln590_54' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2711 [1/1] (0.80ns)   --->   "%add_ln590_54 = add i12 %F2_149, i12 4088"   --->   Operation 2711 'add' 'add_ln590_54' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2712 [1/1] (0.80ns)   --->   "%sub_ln590_54 = sub i12 8, i12 %F2_149"   --->   Operation 2712 'sub' 'sub_ln590_54' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2713 [1/1] (0.37ns)   --->   "%sh_amt_149 = select i1 %icmp_ln590_54, i12 %add_ln590_54, i12 %sub_ln590_54"   --->   Operation 2713 'select' 'sh_amt_149' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln590_98 = sext i12 %sh_amt_149"   --->   Operation 2714 'sext' 'sext_ln590_98' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.00>
ST_26 : Operation 2715 [1/1] (0.97ns)   --->   "%icmp_ln591_54 = icmp_eq  i12 %F2_149, i12 8"   --->   Operation 2715 'icmp' 'icmp_ln591_54' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2716 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_54, void, void"   --->   Operation 2716 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42)> <Delay = 0.00>
ST_26 : Operation 2717 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_54, void, void"   --->   Operation 2717 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54)> <Delay = 0.00>
ST_26 : Operation 2718 [1/1] (0.00ns)   --->   "%trunc_ln611_56 = trunc i54 %man_V_418"   --->   Operation 2718 'trunc' 'trunc_ln611_56' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_26 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_149, i32 4, i32 11"   --->   Operation 2719 'partselect' 'tmp_333' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_26 : Operation 2720 [1/1] (0.84ns)   --->   "%icmp_ln612_98 = icmp_eq  i8 %tmp_333, i8 0"   --->   Operation 2720 'icmp' 'icmp_ln612_98' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2721 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_98, void %.ap_fixed_base.exit6069_crit_edge, void"   --->   Operation 2721 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54)> <Delay = 0.00>
ST_26 : Operation 2722 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp314_0"   --->   Operation 2722 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & !icmp_ln612_98)> <Delay = 0.62>
ST_26 : Operation 2723 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6069"   --->   Operation 2723 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & !icmp_ln612_98)> <Delay = 0.00>
ST_26 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln590_98cast = trunc i31 %sext_ln590_98"   --->   Operation 2724 'trunc' 'sext_ln590_98cast' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_98)> <Delay = 0.00>
ST_26 : Operation 2725 [1/1] (0.90ns)   --->   "%shl_ln613_54 = shl i16 %trunc_ln611_56, i16 %sext_ln590_98cast"   --->   Operation 2725 'shl' 'shl_ln613_54' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_98)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2726 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_54, i16 %agg_tmp314_0"   --->   Operation 2726 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_98)> <Delay = 0.62>
ST_26 : Operation 2727 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6069"   --->   Operation 2727 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & !icmp_ln590_54 & icmp_ln612_98)> <Delay = 0.00>
ST_26 : Operation 2728 [1/1] (0.97ns)   --->   "%icmp_ln594_54 = icmp_ult  i12 %sh_amt_149, i12 54"   --->   Operation 2728 'icmp' 'icmp_ln594_54' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2729 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_54, void, void"   --->   Operation 2729 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54)> <Delay = 0.00>
ST_26 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_42, i32 63"   --->   Operation 2730 'bitselect' 'tmp_335' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2731 [1/1] (0.17ns)   --->   "%select_ln597_98 = select i1 %tmp_335, i16 65535, i16 0"   --->   Operation 2731 'select' 'select_ln597_98' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2732 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_98, i16 %agg_tmp314_0"   --->   Operation 2732 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.62>
ST_26 : Operation 2733 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6069"   --->   Operation 2733 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & !icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2734 [1/1] (0.00ns)   --->   "%trunc_ln595_155 = trunc i12 %sh_amt_149"   --->   Operation 2734 'trunc' 'trunc_ln595_155' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln595_98 = zext i6 %trunc_ln595_155"   --->   Operation 2735 'zext' 'zext_ln595_98' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2736 [1/1] (1.50ns)   --->   "%ashr_ln595_54 = ashr i54 %man_V_418, i54 %zext_ln595_98"   --->   Operation 2736 'ashr' 'ashr_ln595_54' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2737 [1/1] (0.00ns)   --->   "%trunc_ln595_156 = trunc i54 %ashr_ln595_54"   --->   Operation 2737 'trunc' 'trunc_ln595_156' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2738 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_156, i16 %agg_tmp314_0"   --->   Operation 2738 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.62>
ST_26 : Operation 2739 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6069"   --->   Operation 2739 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & !icmp_ln591_54 & icmp_ln590_54 & icmp_ln594_54)> <Delay = 0.00>
ST_26 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln592_98 = trunc i54 %man_V_418"   --->   Operation 2740 'trunc' 'trunc_ln592_98' <Predicate = (trunc_ln146 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.00>
ST_26 : Operation 2741 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_98, i16 %agg_tmp314_0"   --->   Operation 2741 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.62>
ST_26 : Operation 2742 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6069"   --->   Operation 2742 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_42 & icmp_ln591_54)> <Delay = 0.00>
ST_26 : Operation 2743 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp314_0"   --->   Operation 2743 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_42)> <Delay = 0.62>
ST_26 : Operation 2744 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6069"   --->   Operation 2744 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_42)> <Delay = 0.00>
ST_26 : Operation 2745 [1/1] (0.00ns)   --->   "%ireg_43 = bitcast i64 %temp_c3_o2_7"   --->   Operation 2745 'bitcast' 'ireg_43' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln564_86 = trunc i64 %ireg_43"   --->   Operation 2746 'trunc' 'trunc_ln564_86' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2747 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_43, i32 63"   --->   Operation 2747 'bitselect' 'p_Result_103' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2748 [1/1] (0.00ns)   --->   "%exp_tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_43, i32 52, i32 62"   --->   Operation 2748 'partselect' 'exp_tmp_153' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln501_45 = zext i11 %exp_tmp_153"   --->   Operation 2749 'zext' 'zext_ln501_45' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln574_94 = trunc i64 %ireg_43"   --->   Operation 2750 'trunc' 'trunc_ln574_94' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2751 [1/1] (0.00ns)   --->   "%p_Result_104 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_94"   --->   Operation 2751 'bitconcatenate' 'p_Result_104' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln578_94 = zext i53 %p_Result_104"   --->   Operation 2752 'zext' 'zext_ln578_94' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2753 [1/1] (1.10ns)   --->   "%man_V_435 = sub i54 0, i54 %zext_ln578_94"   --->   Operation 2753 'sub' 'man_V_435' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2754 [1/1] (0.40ns)   --->   "%man_V_436 = select i1 %p_Result_103, i54 %man_V_435, i54 %zext_ln578_94"   --->   Operation 2754 'select' 'man_V_436' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2755 [1/1] (1.13ns)   --->   "%icmp_ln580_45 = icmp_eq  i63 %trunc_ln564_86, i63 0"   --->   Operation 2755 'icmp' 'icmp_ln580_45' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2756 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_45, void, void %ap_fixed_base.exit6069.ap_fixed_base.exit6040_crit_edge"   --->   Operation 2756 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2757 [1/1] (0.80ns)   --->   "%F2_155 = sub i12 1075, i12 %zext_ln501_45"   --->   Operation 2757 'sub' 'F2_155' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2758 [1/1] (0.97ns)   --->   "%icmp_ln590_57 = icmp_sgt  i12 %F2_155, i12 8"   --->   Operation 2758 'icmp' 'icmp_ln590_57' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2759 [1/1] (0.80ns)   --->   "%add_ln590_57 = add i12 %F2_155, i12 4088"   --->   Operation 2759 'add' 'add_ln590_57' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2760 [1/1] (0.80ns)   --->   "%sub_ln590_57 = sub i12 8, i12 %F2_155"   --->   Operation 2760 'sub' 'sub_ln590_57' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2761 [1/1] (0.37ns)   --->   "%sh_amt_155 = select i1 %icmp_ln590_57, i12 %add_ln590_57, i12 %sub_ln590_57"   --->   Operation 2761 'select' 'sh_amt_155' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln590_104 = sext i12 %sh_amt_155"   --->   Operation 2762 'sext' 'sext_ln590_104' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.00>
ST_26 : Operation 2763 [1/1] (0.97ns)   --->   "%icmp_ln591_57 = icmp_eq  i12 %F2_155, i12 8"   --->   Operation 2763 'icmp' 'icmp_ln591_57' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2764 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_57, void, void"   --->   Operation 2764 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45)> <Delay = 0.00>
ST_26 : Operation 2765 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_57, void, void"   --->   Operation 2765 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57)> <Delay = 0.00>
ST_26 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln611_62 = trunc i54 %man_V_436"   --->   Operation 2766 'trunc' 'trunc_ln611_62' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_26 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_155, i32 4, i32 11"   --->   Operation 2767 'partselect' 'tmp_347' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_26 : Operation 2768 [1/1] (0.84ns)   --->   "%icmp_ln612_104 = icmp_eq  i8 %tmp_347, i8 0"   --->   Operation 2768 'icmp' 'icmp_ln612_104' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2769 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_104, void %.ap_fixed_base.exit6040_crit_edge, void"   --->   Operation 2769 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57)> <Delay = 0.00>
ST_26 : Operation 2770 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_644"   --->   Operation 2770 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & !icmp_ln612_104)> <Delay = 0.62>
ST_26 : Operation 2771 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6040"   --->   Operation 2771 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & !icmp_ln612_104)> <Delay = 0.00>
ST_26 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln590_104cast = trunc i31 %sext_ln590_104"   --->   Operation 2772 'trunc' 'sext_ln590_104cast' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_104)> <Delay = 0.00>
ST_26 : Operation 2773 [1/1] (0.90ns)   --->   "%shl_ln613_57 = shl i16 %trunc_ln611_62, i16 %sext_ln590_104cast"   --->   Operation 2773 'shl' 'shl_ln613_57' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_104)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2774 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_57, i16 %mux_case_644"   --->   Operation 2774 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_104)> <Delay = 0.62>
ST_26 : Operation 2775 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6040"   --->   Operation 2775 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & !icmp_ln590_57 & icmp_ln612_104)> <Delay = 0.00>
ST_26 : Operation 2776 [1/1] (0.97ns)   --->   "%icmp_ln594_57 = icmp_ult  i12 %sh_amt_155, i12 54"   --->   Operation 2776 'icmp' 'icmp_ln594_57' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2777 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_57, void, void"   --->   Operation 2777 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57)> <Delay = 0.00>
ST_26 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_43, i32 63"   --->   Operation 2778 'bitselect' 'tmp_349' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2779 [1/1] (0.17ns)   --->   "%select_ln597_104 = select i1 %tmp_349, i16 65535, i16 0"   --->   Operation 2779 'select' 'select_ln597_104' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2780 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_104, i16 %mux_case_644"   --->   Operation 2780 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.62>
ST_26 : Operation 2781 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6040"   --->   Operation 2781 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & !icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln595_167 = trunc i12 %sh_amt_155"   --->   Operation 2782 'trunc' 'trunc_ln595_167' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln595_104 = zext i6 %trunc_ln595_167"   --->   Operation 2783 'zext' 'zext_ln595_104' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2784 [1/1] (1.50ns)   --->   "%ashr_ln595_57 = ashr i54 %man_V_436, i54 %zext_ln595_104"   --->   Operation 2784 'ashr' 'ashr_ln595_57' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2785 [1/1] (0.00ns)   --->   "%trunc_ln595_168 = trunc i54 %ashr_ln595_57"   --->   Operation 2785 'trunc' 'trunc_ln595_168' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2786 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_168, i16 %mux_case_644"   --->   Operation 2786 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.62>
ST_26 : Operation 2787 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6040"   --->   Operation 2787 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & !icmp_ln591_57 & icmp_ln590_57 & icmp_ln594_57)> <Delay = 0.00>
ST_26 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln592_104 = trunc i54 %man_V_436"   --->   Operation 2788 'trunc' 'trunc_ln592_104' <Predicate = (trunc_ln146 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.00>
ST_26 : Operation 2789 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_104, i16 %mux_case_644"   --->   Operation 2789 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.62>
ST_26 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6040"   --->   Operation 2790 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_45 & icmp_ln591_57)> <Delay = 0.00>
ST_26 : Operation 2791 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_644"   --->   Operation 2791 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_45)> <Delay = 0.62>
ST_26 : Operation 2792 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6040"   --->   Operation 2792 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_45)> <Delay = 0.00>
ST_26 : Operation 2793 [1/1] (0.00ns)   --->   "%ireg_44 = bitcast i64 %temp_c4_o1_5"   --->   Operation 2793 'bitcast' 'ireg_44' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2794 [1/1] (0.00ns)   --->   "%trunc_ln564_88 = trunc i64 %ireg_44"   --->   Operation 2794 'trunc' 'trunc_ln564_88' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2795 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_44, i32 63"   --->   Operation 2795 'bitselect' 'p_Result_105' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2796 [1/1] (0.00ns)   --->   "%exp_tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_44, i32 52, i32 62"   --->   Operation 2796 'partselect' 'exp_tmp_155' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln501_48 = zext i11 %exp_tmp_155"   --->   Operation 2797 'zext' 'zext_ln501_48' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2798 [1/1] (0.00ns)   --->   "%trunc_ln574_96 = trunc i64 %ireg_44"   --->   Operation 2798 'trunc' 'trunc_ln574_96' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2799 [1/1] (0.00ns)   --->   "%p_Result_106 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_96"   --->   Operation 2799 'bitconcatenate' 'p_Result_106' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln578_96 = zext i53 %p_Result_106"   --->   Operation 2800 'zext' 'zext_ln578_96' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2801 [1/1] (1.10ns)   --->   "%man_V_441 = sub i54 0, i54 %zext_ln578_96"   --->   Operation 2801 'sub' 'man_V_441' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2802 [1/1] (0.40ns)   --->   "%man_V_442 = select i1 %p_Result_105, i54 %man_V_441, i54 %zext_ln578_96"   --->   Operation 2802 'select' 'man_V_442' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2803 [1/1] (1.13ns)   --->   "%icmp_ln580_48 = icmp_eq  i63 %trunc_ln564_88, i63 0"   --->   Operation 2803 'icmp' 'icmp_ln580_48' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2804 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_48, void, void %ap_fixed_base.exit6040.ap_fixed_base.exit6011_crit_edge"   --->   Operation 2804 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2805 [1/1] (0.80ns)   --->   "%F2_157 = sub i12 1075, i12 %zext_ln501_48"   --->   Operation 2805 'sub' 'F2_157' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2806 [1/1] (0.97ns)   --->   "%icmp_ln590_60 = icmp_sgt  i12 %F2_157, i12 8"   --->   Operation 2806 'icmp' 'icmp_ln590_60' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2807 [1/1] (0.80ns)   --->   "%add_ln590_60 = add i12 %F2_157, i12 4088"   --->   Operation 2807 'add' 'add_ln590_60' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2808 [1/1] (0.80ns)   --->   "%sub_ln590_60 = sub i12 8, i12 %F2_157"   --->   Operation 2808 'sub' 'sub_ln590_60' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2809 [1/1] (0.37ns)   --->   "%sh_amt_157 = select i1 %icmp_ln590_60, i12 %add_ln590_60, i12 %sub_ln590_60"   --->   Operation 2809 'select' 'sh_amt_157' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln590_106 = sext i12 %sh_amt_157"   --->   Operation 2810 'sext' 'sext_ln590_106' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.00>
ST_26 : Operation 2811 [1/1] (0.97ns)   --->   "%icmp_ln591_60 = icmp_eq  i12 %F2_157, i12 8"   --->   Operation 2811 'icmp' 'icmp_ln591_60' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2812 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_60, void, void"   --->   Operation 2812 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48)> <Delay = 0.00>
ST_26 : Operation 2813 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_60, void, void"   --->   Operation 2813 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60)> <Delay = 0.00>
ST_26 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln611_64 = trunc i54 %man_V_442"   --->   Operation 2814 'trunc' 'trunc_ln611_64' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_26 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_157, i32 4, i32 11"   --->   Operation 2815 'partselect' 'tmp_353' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_26 : Operation 2816 [1/1] (0.84ns)   --->   "%icmp_ln612_106 = icmp_eq  i8 %tmp_353, i8 0"   --->   Operation 2816 'icmp' 'icmp_ln612_106' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2817 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_106, void %.ap_fixed_base.exit6011_crit_edge, void"   --->   Operation 2817 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60)> <Delay = 0.00>
ST_26 : Operation 2818 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp324_0"   --->   Operation 2818 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & !icmp_ln612_106)> <Delay = 0.62>
ST_26 : Operation 2819 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6011"   --->   Operation 2819 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & !icmp_ln612_106)> <Delay = 0.00>
ST_26 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln590_106cast = trunc i31 %sext_ln590_106"   --->   Operation 2820 'trunc' 'sext_ln590_106cast' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_106)> <Delay = 0.00>
ST_26 : Operation 2821 [1/1] (0.90ns)   --->   "%shl_ln613_60 = shl i16 %trunc_ln611_64, i16 %sext_ln590_106cast"   --->   Operation 2821 'shl' 'shl_ln613_60' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_106)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2822 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_60, i16 %agg_tmp324_0"   --->   Operation 2822 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_106)> <Delay = 0.62>
ST_26 : Operation 2823 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6011"   --->   Operation 2823 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & !icmp_ln590_60 & icmp_ln612_106)> <Delay = 0.00>
ST_26 : Operation 2824 [1/1] (0.97ns)   --->   "%icmp_ln594_60 = icmp_ult  i12 %sh_amt_157, i12 54"   --->   Operation 2824 'icmp' 'icmp_ln594_60' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2825 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_60, void, void"   --->   Operation 2825 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60)> <Delay = 0.00>
ST_26 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_44, i32 63"   --->   Operation 2826 'bitselect' 'tmp_355' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2827 [1/1] (0.17ns)   --->   "%select_ln597_106 = select i1 %tmp_355, i16 65535, i16 0"   --->   Operation 2827 'select' 'select_ln597_106' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2828 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_106, i16 %agg_tmp324_0"   --->   Operation 2828 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.62>
ST_26 : Operation 2829 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit6011"   --->   Operation 2829 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & !icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln595_171 = trunc i12 %sh_amt_157"   --->   Operation 2830 'trunc' 'trunc_ln595_171' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln595_106 = zext i6 %trunc_ln595_171"   --->   Operation 2831 'zext' 'zext_ln595_106' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2832 [1/1] (1.50ns)   --->   "%ashr_ln595_60 = ashr i54 %man_V_442, i54 %zext_ln595_106"   --->   Operation 2832 'ashr' 'ashr_ln595_60' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2833 [1/1] (0.00ns)   --->   "%trunc_ln595_172 = trunc i54 %ashr_ln595_60"   --->   Operation 2833 'trunc' 'trunc_ln595_172' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2834 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_172, i16 %agg_tmp324_0"   --->   Operation 2834 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.62>
ST_26 : Operation 2835 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6011"   --->   Operation 2835 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & !icmp_ln591_60 & icmp_ln590_60 & icmp_ln594_60)> <Delay = 0.00>
ST_26 : Operation 2836 [1/1] (0.00ns)   --->   "%trunc_ln592_106 = trunc i54 %man_V_442"   --->   Operation 2836 'trunc' 'trunc_ln592_106' <Predicate = (trunc_ln146 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.00>
ST_26 : Operation 2837 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_106, i16 %agg_tmp324_0"   --->   Operation 2837 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.62>
ST_26 : Operation 2838 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6011"   --->   Operation 2838 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_48 & icmp_ln591_60)> <Delay = 0.00>
ST_26 : Operation 2839 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp324_0"   --->   Operation 2839 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_48)> <Delay = 0.62>
ST_26 : Operation 2840 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit6011"   --->   Operation 2840 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_48)> <Delay = 0.00>
ST_26 : Operation 2841 [1/1] (0.00ns)   --->   "%ireg_45 = bitcast i64 %temp_c4_o2_5"   --->   Operation 2841 'bitcast' 'ireg_45' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln564_90 = trunc i64 %ireg_45"   --->   Operation 2842 'trunc' 'trunc_ln564_90' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2843 [1/1] (0.00ns)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_45, i32 63"   --->   Operation 2843 'bitselect' 'p_Result_107' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2844 [1/1] (0.00ns)   --->   "%exp_tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_45, i32 52, i32 62"   --->   Operation 2844 'partselect' 'exp_tmp_157' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln501_51 = zext i11 %exp_tmp_157"   --->   Operation 2845 'zext' 'zext_ln501_51' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2846 [1/1] (0.00ns)   --->   "%trunc_ln574_98 = trunc i64 %ireg_45"   --->   Operation 2846 'trunc' 'trunc_ln574_98' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2847 [1/1] (0.00ns)   --->   "%p_Result_108 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_98"   --->   Operation 2847 'bitconcatenate' 'p_Result_108' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln578_98 = zext i53 %p_Result_108"   --->   Operation 2848 'zext' 'zext_ln578_98' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2849 [1/1] (1.10ns)   --->   "%man_V_447 = sub i54 0, i54 %zext_ln578_98"   --->   Operation 2849 'sub' 'man_V_447' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2850 [1/1] (0.40ns)   --->   "%man_V_448 = select i1 %p_Result_107, i54 %man_V_447, i54 %zext_ln578_98"   --->   Operation 2850 'select' 'man_V_448' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2851 [1/1] (1.13ns)   --->   "%icmp_ln580_51 = icmp_eq  i63 %trunc_ln564_90, i63 0"   --->   Operation 2851 'icmp' 'icmp_ln580_51' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2852 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_51, void, void %ap_fixed_base.exit6011.ap_fixed_base.exit5982_crit_edge"   --->   Operation 2852 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2853 [1/1] (0.80ns)   --->   "%F2_159 = sub i12 1075, i12 %zext_ln501_51"   --->   Operation 2853 'sub' 'F2_159' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2854 [1/1] (0.97ns)   --->   "%icmp_ln590_63 = icmp_sgt  i12 %F2_159, i12 8"   --->   Operation 2854 'icmp' 'icmp_ln590_63' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2855 [1/1] (0.80ns)   --->   "%add_ln590_63 = add i12 %F2_159, i12 4088"   --->   Operation 2855 'add' 'add_ln590_63' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2856 [1/1] (0.80ns)   --->   "%sub_ln590_63 = sub i12 8, i12 %F2_159"   --->   Operation 2856 'sub' 'sub_ln590_63' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2857 [1/1] (0.37ns)   --->   "%sh_amt_159 = select i1 %icmp_ln590_63, i12 %add_ln590_63, i12 %sub_ln590_63"   --->   Operation 2857 'select' 'sh_amt_159' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln590_108 = sext i12 %sh_amt_159"   --->   Operation 2858 'sext' 'sext_ln590_108' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.00>
ST_26 : Operation 2859 [1/1] (0.97ns)   --->   "%icmp_ln591_63 = icmp_eq  i12 %F2_159, i12 8"   --->   Operation 2859 'icmp' 'icmp_ln591_63' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2860 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_63, void, void"   --->   Operation 2860 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51)> <Delay = 0.00>
ST_26 : Operation 2861 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_63, void, void"   --->   Operation 2861 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63)> <Delay = 0.00>
ST_26 : Operation 2862 [1/1] (0.00ns)   --->   "%trunc_ln611_66 = trunc i54 %man_V_448"   --->   Operation 2862 'trunc' 'trunc_ln611_66' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_26 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_159, i32 4, i32 11"   --->   Operation 2863 'partselect' 'tmp_359' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_26 : Operation 2864 [1/1] (0.84ns)   --->   "%icmp_ln612_108 = icmp_eq  i8 %tmp_359, i8 0"   --->   Operation 2864 'icmp' 'icmp_ln612_108' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2865 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_108, void %.ap_fixed_base.exit5982_crit_edge, void"   --->   Operation 2865 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63)> <Delay = 0.00>
ST_26 : Operation 2866 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_648"   --->   Operation 2866 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & !icmp_ln612_108)> <Delay = 0.62>
ST_26 : Operation 2867 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5982"   --->   Operation 2867 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & !icmp_ln612_108)> <Delay = 0.00>
ST_26 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln590_108cast = trunc i31 %sext_ln590_108"   --->   Operation 2868 'trunc' 'sext_ln590_108cast' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_108)> <Delay = 0.00>
ST_26 : Operation 2869 [1/1] (0.90ns)   --->   "%shl_ln613_63 = shl i16 %trunc_ln611_66, i16 %sext_ln590_108cast"   --->   Operation 2869 'shl' 'shl_ln613_63' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_108)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2870 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_63, i16 %mux_case_648"   --->   Operation 2870 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_108)> <Delay = 0.62>
ST_26 : Operation 2871 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5982"   --->   Operation 2871 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & !icmp_ln590_63 & icmp_ln612_108)> <Delay = 0.00>
ST_26 : Operation 2872 [1/1] (0.97ns)   --->   "%icmp_ln594_63 = icmp_ult  i12 %sh_amt_159, i12 54"   --->   Operation 2872 'icmp' 'icmp_ln594_63' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2873 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_63, void, void"   --->   Operation 2873 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63)> <Delay = 0.00>
ST_26 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_45, i32 63"   --->   Operation 2874 'bitselect' 'tmp_361' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2875 [1/1] (0.17ns)   --->   "%select_ln597_108 = select i1 %tmp_361, i16 65535, i16 0"   --->   Operation 2875 'select' 'select_ln597_108' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2876 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_108, i16 %mux_case_648"   --->   Operation 2876 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.62>
ST_26 : Operation 2877 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5982"   --->   Operation 2877 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & !icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln595_175 = trunc i12 %sh_amt_159"   --->   Operation 2878 'trunc' 'trunc_ln595_175' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln595_108 = zext i6 %trunc_ln595_175"   --->   Operation 2879 'zext' 'zext_ln595_108' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2880 [1/1] (1.50ns)   --->   "%ashr_ln595_63 = ashr i54 %man_V_448, i54 %zext_ln595_108"   --->   Operation 2880 'ashr' 'ashr_ln595_63' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2881 [1/1] (0.00ns)   --->   "%trunc_ln595_176 = trunc i54 %ashr_ln595_63"   --->   Operation 2881 'trunc' 'trunc_ln595_176' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2882 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_176, i16 %mux_case_648"   --->   Operation 2882 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.62>
ST_26 : Operation 2883 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5982"   --->   Operation 2883 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & !icmp_ln591_63 & icmp_ln590_63 & icmp_ln594_63)> <Delay = 0.00>
ST_26 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln592_108 = trunc i54 %man_V_448"   --->   Operation 2884 'trunc' 'trunc_ln592_108' <Predicate = (trunc_ln146 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.00>
ST_26 : Operation 2885 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_108, i16 %mux_case_648"   --->   Operation 2885 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.62>
ST_26 : Operation 2886 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5982"   --->   Operation 2886 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_51 & icmp_ln591_63)> <Delay = 0.00>
ST_26 : Operation 2887 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_648"   --->   Operation 2887 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_51)> <Delay = 0.62>
ST_26 : Operation 2888 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5982"   --->   Operation 2888 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_51)> <Delay = 0.00>
ST_26 : Operation 2889 [1/1] (0.00ns)   --->   "%ireg_46 = bitcast i64 %temp_c5_o1"   --->   Operation 2889 'bitcast' 'ireg_46' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln564_92 = trunc i64 %ireg_46"   --->   Operation 2890 'trunc' 'trunc_ln564_92' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2891 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_46, i32 63"   --->   Operation 2891 'bitselect' 'p_Result_109' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2892 [1/1] (0.00ns)   --->   "%exp_tmp_159 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_46, i32 52, i32 62"   --->   Operation 2892 'partselect' 'exp_tmp_159' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln501_54 = zext i11 %exp_tmp_159"   --->   Operation 2893 'zext' 'zext_ln501_54' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln574_100 = trunc i64 %ireg_46"   --->   Operation 2894 'trunc' 'trunc_ln574_100' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2895 [1/1] (0.00ns)   --->   "%p_Result_110 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_100"   --->   Operation 2895 'bitconcatenate' 'p_Result_110' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln578_100 = zext i53 %p_Result_110"   --->   Operation 2896 'zext' 'zext_ln578_100' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2897 [1/1] (1.10ns)   --->   "%man_V_453 = sub i54 0, i54 %zext_ln578_100"   --->   Operation 2897 'sub' 'man_V_453' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2898 [1/1] (0.40ns)   --->   "%man_V_454 = select i1 %p_Result_109, i54 %man_V_453, i54 %zext_ln578_100"   --->   Operation 2898 'select' 'man_V_454' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2899 [1/1] (1.13ns)   --->   "%icmp_ln580_54 = icmp_eq  i63 %trunc_ln564_92, i63 0"   --->   Operation 2899 'icmp' 'icmp_ln580_54' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2900 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_54, void, void %ap_fixed_base.exit5982.ap_fixed_base.exit5953_crit_edge"   --->   Operation 2900 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2901 [1/1] (0.80ns)   --->   "%F2_161 = sub i12 1075, i12 %zext_ln501_54"   --->   Operation 2901 'sub' 'F2_161' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2902 [1/1] (0.97ns)   --->   "%icmp_ln590_66 = icmp_sgt  i12 %F2_161, i12 8"   --->   Operation 2902 'icmp' 'icmp_ln590_66' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2903 [1/1] (0.80ns)   --->   "%add_ln590_66 = add i12 %F2_161, i12 4088"   --->   Operation 2903 'add' 'add_ln590_66' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2904 [1/1] (0.80ns)   --->   "%sub_ln590_66 = sub i12 8, i12 %F2_161"   --->   Operation 2904 'sub' 'sub_ln590_66' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2905 [1/1] (0.37ns)   --->   "%sh_amt_161 = select i1 %icmp_ln590_66, i12 %add_ln590_66, i12 %sub_ln590_66"   --->   Operation 2905 'select' 'sh_amt_161' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln590_110 = sext i12 %sh_amt_161"   --->   Operation 2906 'sext' 'sext_ln590_110' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.00>
ST_26 : Operation 2907 [1/1] (0.97ns)   --->   "%icmp_ln591_66 = icmp_eq  i12 %F2_161, i12 8"   --->   Operation 2907 'icmp' 'icmp_ln591_66' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2908 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_66, void, void"   --->   Operation 2908 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54)> <Delay = 0.00>
ST_26 : Operation 2909 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_66, void, void"   --->   Operation 2909 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66)> <Delay = 0.00>
ST_26 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln611_68 = trunc i54 %man_V_454"   --->   Operation 2910 'trunc' 'trunc_ln611_68' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_26 : Operation 2911 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_161, i32 4, i32 11"   --->   Operation 2911 'partselect' 'tmp_365' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_26 : Operation 2912 [1/1] (0.84ns)   --->   "%icmp_ln612_110 = icmp_eq  i8 %tmp_365, i8 0"   --->   Operation 2912 'icmp' 'icmp_ln612_110' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2913 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_110, void %.ap_fixed_base.exit5953_crit_edge, void"   --->   Operation 2913 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66)> <Delay = 0.00>
ST_26 : Operation 2914 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp334_0"   --->   Operation 2914 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & !icmp_ln612_110)> <Delay = 0.62>
ST_26 : Operation 2915 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5953"   --->   Operation 2915 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & !icmp_ln612_110)> <Delay = 0.00>
ST_26 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln590_110cast = trunc i31 %sext_ln590_110"   --->   Operation 2916 'trunc' 'sext_ln590_110cast' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_110)> <Delay = 0.00>
ST_26 : Operation 2917 [1/1] (0.90ns)   --->   "%shl_ln613_66 = shl i16 %trunc_ln611_68, i16 %sext_ln590_110cast"   --->   Operation 2917 'shl' 'shl_ln613_66' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_110)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2918 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_66, i16 %agg_tmp334_0"   --->   Operation 2918 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_110)> <Delay = 0.62>
ST_26 : Operation 2919 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5953"   --->   Operation 2919 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & !icmp_ln590_66 & icmp_ln612_110)> <Delay = 0.00>
ST_26 : Operation 2920 [1/1] (0.97ns)   --->   "%icmp_ln594_66 = icmp_ult  i12 %sh_amt_161, i12 54"   --->   Operation 2920 'icmp' 'icmp_ln594_66' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2921 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_66, void, void"   --->   Operation 2921 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66)> <Delay = 0.00>
ST_26 : Operation 2922 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_46, i32 63"   --->   Operation 2922 'bitselect' 'tmp_367' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2923 [1/1] (0.17ns)   --->   "%select_ln597_110 = select i1 %tmp_367, i16 65535, i16 0"   --->   Operation 2923 'select' 'select_ln597_110' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2924 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_110, i16 %agg_tmp334_0"   --->   Operation 2924 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.62>
ST_26 : Operation 2925 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5953"   --->   Operation 2925 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & !icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln595_179 = trunc i12 %sh_amt_161"   --->   Operation 2926 'trunc' 'trunc_ln595_179' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln595_110 = zext i6 %trunc_ln595_179"   --->   Operation 2927 'zext' 'zext_ln595_110' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2928 [1/1] (1.50ns)   --->   "%ashr_ln595_66 = ashr i54 %man_V_454, i54 %zext_ln595_110"   --->   Operation 2928 'ashr' 'ashr_ln595_66' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2929 [1/1] (0.00ns)   --->   "%trunc_ln595_180 = trunc i54 %ashr_ln595_66"   --->   Operation 2929 'trunc' 'trunc_ln595_180' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2930 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_180, i16 %agg_tmp334_0"   --->   Operation 2930 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.62>
ST_26 : Operation 2931 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5953"   --->   Operation 2931 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & !icmp_ln591_66 & icmp_ln590_66 & icmp_ln594_66)> <Delay = 0.00>
ST_26 : Operation 2932 [1/1] (0.00ns)   --->   "%trunc_ln592_110 = trunc i54 %man_V_454"   --->   Operation 2932 'trunc' 'trunc_ln592_110' <Predicate = (trunc_ln146 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.00>
ST_26 : Operation 2933 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_110, i16 %agg_tmp334_0"   --->   Operation 2933 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.62>
ST_26 : Operation 2934 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5953"   --->   Operation 2934 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_54 & icmp_ln591_66)> <Delay = 0.00>
ST_26 : Operation 2935 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp334_0"   --->   Operation 2935 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_54)> <Delay = 0.62>
ST_26 : Operation 2936 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5953"   --->   Operation 2936 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_54)> <Delay = 0.00>
ST_26 : Operation 2937 [1/1] (0.00ns)   --->   "%ireg_47 = bitcast i64 %temp_c5_o2"   --->   Operation 2937 'bitcast' 'ireg_47' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2938 [1/1] (0.00ns)   --->   "%trunc_ln564_94 = trunc i64 %ireg_47"   --->   Operation 2938 'trunc' 'trunc_ln564_94' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2939 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_47, i32 63"   --->   Operation 2939 'bitselect' 'p_Result_111' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2940 [1/1] (0.00ns)   --->   "%exp_tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_47, i32 52, i32 62"   --->   Operation 2940 'partselect' 'exp_tmp_161' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln501_57 = zext i11 %exp_tmp_161"   --->   Operation 2941 'zext' 'zext_ln501_57' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2942 [1/1] (0.00ns)   --->   "%trunc_ln574_102 = trunc i64 %ireg_47"   --->   Operation 2942 'trunc' 'trunc_ln574_102' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2943 [1/1] (0.00ns)   --->   "%p_Result_112 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_102"   --->   Operation 2943 'bitconcatenate' 'p_Result_112' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln578_102 = zext i53 %p_Result_112"   --->   Operation 2944 'zext' 'zext_ln578_102' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2945 [1/1] (1.10ns)   --->   "%man_V_459 = sub i54 0, i54 %zext_ln578_102"   --->   Operation 2945 'sub' 'man_V_459' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2946 [1/1] (0.40ns)   --->   "%man_V_460 = select i1 %p_Result_111, i54 %man_V_459, i54 %zext_ln578_102"   --->   Operation 2946 'select' 'man_V_460' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2947 [1/1] (1.13ns)   --->   "%icmp_ln580_57 = icmp_eq  i63 %trunc_ln564_94, i63 0"   --->   Operation 2947 'icmp' 'icmp_ln580_57' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2948 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_57, void, void %ap_fixed_base.exit5953.ap_fixed_base.exit5924_crit_edge"   --->   Operation 2948 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2949 [1/1] (0.80ns)   --->   "%F2_163 = sub i12 1075, i12 %zext_ln501_57"   --->   Operation 2949 'sub' 'F2_163' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2950 [1/1] (0.97ns)   --->   "%icmp_ln590_69 = icmp_sgt  i12 %F2_163, i12 8"   --->   Operation 2950 'icmp' 'icmp_ln590_69' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2951 [1/1] (0.80ns)   --->   "%add_ln590_69 = add i12 %F2_163, i12 4088"   --->   Operation 2951 'add' 'add_ln590_69' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2952 [1/1] (0.80ns)   --->   "%sub_ln590_69 = sub i12 8, i12 %F2_163"   --->   Operation 2952 'sub' 'sub_ln590_69' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2953 [1/1] (0.37ns)   --->   "%sh_amt_163 = select i1 %icmp_ln590_69, i12 %add_ln590_69, i12 %sub_ln590_69"   --->   Operation 2953 'select' 'sh_amt_163' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln590_112 = sext i12 %sh_amt_163"   --->   Operation 2954 'sext' 'sext_ln590_112' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.00>
ST_26 : Operation 2955 [1/1] (0.97ns)   --->   "%icmp_ln591_69 = icmp_eq  i12 %F2_163, i12 8"   --->   Operation 2955 'icmp' 'icmp_ln591_69' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2956 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_69, void, void"   --->   Operation 2956 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57)> <Delay = 0.00>
ST_26 : Operation 2957 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_69, void, void"   --->   Operation 2957 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69)> <Delay = 0.00>
ST_26 : Operation 2958 [1/1] (0.00ns)   --->   "%trunc_ln611_70 = trunc i54 %man_V_460"   --->   Operation 2958 'trunc' 'trunc_ln611_70' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_26 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_163, i32 4, i32 11"   --->   Operation 2959 'partselect' 'tmp_371' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_26 : Operation 2960 [1/1] (0.84ns)   --->   "%icmp_ln612_112 = icmp_eq  i8 %tmp_371, i8 0"   --->   Operation 2960 'icmp' 'icmp_ln612_112' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2961 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_112, void %.ap_fixed_base.exit5924_crit_edge, void"   --->   Operation 2961 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69)> <Delay = 0.00>
ST_26 : Operation 2962 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_752"   --->   Operation 2962 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & !icmp_ln612_112)> <Delay = 0.62>
ST_26 : Operation 2963 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5924"   --->   Operation 2963 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & !icmp_ln612_112)> <Delay = 0.00>
ST_26 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln590_112cast = trunc i31 %sext_ln590_112"   --->   Operation 2964 'trunc' 'sext_ln590_112cast' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_112)> <Delay = 0.00>
ST_26 : Operation 2965 [1/1] (0.90ns)   --->   "%shl_ln613_69 = shl i16 %trunc_ln611_70, i16 %sext_ln590_112cast"   --->   Operation 2965 'shl' 'shl_ln613_69' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_112)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2966 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_69, i16 %mux_case_752"   --->   Operation 2966 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_112)> <Delay = 0.62>
ST_26 : Operation 2967 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5924"   --->   Operation 2967 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & !icmp_ln590_69 & icmp_ln612_112)> <Delay = 0.00>
ST_26 : Operation 2968 [1/1] (0.97ns)   --->   "%icmp_ln594_69 = icmp_ult  i12 %sh_amt_163, i12 54"   --->   Operation 2968 'icmp' 'icmp_ln594_69' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2969 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_69, void, void"   --->   Operation 2969 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69)> <Delay = 0.00>
ST_26 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_47, i32 63"   --->   Operation 2970 'bitselect' 'tmp_373' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2971 [1/1] (0.17ns)   --->   "%select_ln597_112 = select i1 %tmp_373, i16 65535, i16 0"   --->   Operation 2971 'select' 'select_ln597_112' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2972 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_112, i16 %mux_case_752"   --->   Operation 2972 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.62>
ST_26 : Operation 2973 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5924"   --->   Operation 2973 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & !icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln595_183 = trunc i12 %sh_amt_163"   --->   Operation 2974 'trunc' 'trunc_ln595_183' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln595_112 = zext i6 %trunc_ln595_183"   --->   Operation 2975 'zext' 'zext_ln595_112' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2976 [1/1] (1.50ns)   --->   "%ashr_ln595_69 = ashr i54 %man_V_460, i54 %zext_ln595_112"   --->   Operation 2976 'ashr' 'ashr_ln595_69' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2977 [1/1] (0.00ns)   --->   "%trunc_ln595_184 = trunc i54 %ashr_ln595_69"   --->   Operation 2977 'trunc' 'trunc_ln595_184' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2978 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_184, i16 %mux_case_752"   --->   Operation 2978 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.62>
ST_26 : Operation 2979 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5924"   --->   Operation 2979 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & !icmp_ln591_69 & icmp_ln590_69 & icmp_ln594_69)> <Delay = 0.00>
ST_26 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln592_112 = trunc i54 %man_V_460"   --->   Operation 2980 'trunc' 'trunc_ln592_112' <Predicate = (trunc_ln146 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.00>
ST_26 : Operation 2981 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_112, i16 %mux_case_752"   --->   Operation 2981 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.62>
ST_26 : Operation 2982 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5924"   --->   Operation 2982 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_57 & icmp_ln591_69)> <Delay = 0.00>
ST_26 : Operation 2983 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_752"   --->   Operation 2983 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_57)> <Delay = 0.62>
ST_26 : Operation 2984 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5924"   --->   Operation 2984 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_57)> <Delay = 0.00>
ST_26 : Operation 2985 [1/1] (0.00ns)   --->   "%ireg_48 = bitcast i64 %temp_c6_o1"   --->   Operation 2985 'bitcast' 'ireg_48' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2986 [1/1] (0.00ns)   --->   "%trunc_ln564_96 = trunc i64 %ireg_48"   --->   Operation 2986 'trunc' 'trunc_ln564_96' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2987 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_48, i32 63"   --->   Operation 2987 'bitselect' 'p_Result_113' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2988 [1/1] (0.00ns)   --->   "%exp_tmp_163 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_48, i32 52, i32 62"   --->   Operation 2988 'partselect' 'exp_tmp_163' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2989 [1/1] (0.00ns)   --->   "%zext_ln501_60 = zext i11 %exp_tmp_163"   --->   Operation 2989 'zext' 'zext_ln501_60' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2990 [1/1] (0.00ns)   --->   "%trunc_ln574_104 = trunc i64 %ireg_48"   --->   Operation 2990 'trunc' 'trunc_ln574_104' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2991 [1/1] (0.00ns)   --->   "%p_Result_114 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_104"   --->   Operation 2991 'bitconcatenate' 'p_Result_114' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln578_104 = zext i53 %p_Result_114"   --->   Operation 2992 'zext' 'zext_ln578_104' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2993 [1/1] (1.10ns)   --->   "%man_V_465 = sub i54 0, i54 %zext_ln578_104"   --->   Operation 2993 'sub' 'man_V_465' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2994 [1/1] (0.40ns)   --->   "%man_V_466 = select i1 %p_Result_113, i54 %man_V_465, i54 %zext_ln578_104"   --->   Operation 2994 'select' 'man_V_466' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2995 [1/1] (1.13ns)   --->   "%icmp_ln580_60 = icmp_eq  i63 %trunc_ln564_96, i63 0"   --->   Operation 2995 'icmp' 'icmp_ln580_60' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2996 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_60, void, void %ap_fixed_base.exit5924.ap_fixed_base.exit5895_crit_edge"   --->   Operation 2996 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 2997 [1/1] (0.80ns)   --->   "%F2_165 = sub i12 1075, i12 %zext_ln501_60"   --->   Operation 2997 'sub' 'F2_165' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2998 [1/1] (0.97ns)   --->   "%icmp_ln590_72 = icmp_sgt  i12 %F2_165, i12 8"   --->   Operation 2998 'icmp' 'icmp_ln590_72' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2999 [1/1] (0.80ns)   --->   "%add_ln590_72 = add i12 %F2_165, i12 4088"   --->   Operation 2999 'add' 'add_ln590_72' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3000 [1/1] (0.80ns)   --->   "%sub_ln590_72 = sub i12 8, i12 %F2_165"   --->   Operation 3000 'sub' 'sub_ln590_72' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3001 [1/1] (0.37ns)   --->   "%sh_amt_165 = select i1 %icmp_ln590_72, i12 %add_ln590_72, i12 %sub_ln590_72"   --->   Operation 3001 'select' 'sh_amt_165' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln590_114 = sext i12 %sh_amt_165"   --->   Operation 3002 'sext' 'sext_ln590_114' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.00>
ST_26 : Operation 3003 [1/1] (0.97ns)   --->   "%icmp_ln591_72 = icmp_eq  i12 %F2_165, i12 8"   --->   Operation 3003 'icmp' 'icmp_ln591_72' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3004 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_72, void, void"   --->   Operation 3004 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60)> <Delay = 0.00>
ST_26 : Operation 3005 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_72, void, void"   --->   Operation 3005 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72)> <Delay = 0.00>
ST_26 : Operation 3006 [1/1] (0.00ns)   --->   "%trunc_ln611_72 = trunc i54 %man_V_466"   --->   Operation 3006 'trunc' 'trunc_ln611_72' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_26 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_165, i32 4, i32 11"   --->   Operation 3007 'partselect' 'tmp_377' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_26 : Operation 3008 [1/1] (0.84ns)   --->   "%icmp_ln612_114 = icmp_eq  i8 %tmp_377, i8 0"   --->   Operation 3008 'icmp' 'icmp_ln612_114' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3009 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_114, void %.ap_fixed_base.exit5895_crit_edge, void"   --->   Operation 3009 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72)> <Delay = 0.00>
ST_26 : Operation 3010 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp344_0"   --->   Operation 3010 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & !icmp_ln612_114)> <Delay = 0.62>
ST_26 : Operation 3011 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5895"   --->   Operation 3011 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & !icmp_ln612_114)> <Delay = 0.00>
ST_26 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln590_114cast = trunc i31 %sext_ln590_114"   --->   Operation 3012 'trunc' 'sext_ln590_114cast' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_114)> <Delay = 0.00>
ST_26 : Operation 3013 [1/1] (0.90ns)   --->   "%shl_ln613_72 = shl i16 %trunc_ln611_72, i16 %sext_ln590_114cast"   --->   Operation 3013 'shl' 'shl_ln613_72' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_114)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3014 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_72, i16 %agg_tmp344_0"   --->   Operation 3014 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_114)> <Delay = 0.62>
ST_26 : Operation 3015 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5895"   --->   Operation 3015 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & !icmp_ln590_72 & icmp_ln612_114)> <Delay = 0.00>
ST_26 : Operation 3016 [1/1] (0.97ns)   --->   "%icmp_ln594_72 = icmp_ult  i12 %sh_amt_165, i12 54"   --->   Operation 3016 'icmp' 'icmp_ln594_72' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3017 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_72, void, void"   --->   Operation 3017 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72)> <Delay = 0.00>
ST_26 : Operation 3018 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_48, i32 63"   --->   Operation 3018 'bitselect' 'tmp_379' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3019 [1/1] (0.17ns)   --->   "%select_ln597_114 = select i1 %tmp_379, i16 65535, i16 0"   --->   Operation 3019 'select' 'select_ln597_114' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3020 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_114, i16 %agg_tmp344_0"   --->   Operation 3020 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.62>
ST_26 : Operation 3021 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5895"   --->   Operation 3021 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & !icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln595_187 = trunc i12 %sh_amt_165"   --->   Operation 3022 'trunc' 'trunc_ln595_187' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3023 [1/1] (0.00ns)   --->   "%zext_ln595_114 = zext i6 %trunc_ln595_187"   --->   Operation 3023 'zext' 'zext_ln595_114' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3024 [1/1] (1.50ns)   --->   "%ashr_ln595_72 = ashr i54 %man_V_466, i54 %zext_ln595_114"   --->   Operation 3024 'ashr' 'ashr_ln595_72' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3025 [1/1] (0.00ns)   --->   "%trunc_ln595_188 = trunc i54 %ashr_ln595_72"   --->   Operation 3025 'trunc' 'trunc_ln595_188' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3026 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_188, i16 %agg_tmp344_0"   --->   Operation 3026 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.62>
ST_26 : Operation 3027 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5895"   --->   Operation 3027 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & !icmp_ln591_72 & icmp_ln590_72 & icmp_ln594_72)> <Delay = 0.00>
ST_26 : Operation 3028 [1/1] (0.00ns)   --->   "%trunc_ln592_114 = trunc i54 %man_V_466"   --->   Operation 3028 'trunc' 'trunc_ln592_114' <Predicate = (trunc_ln146 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.00>
ST_26 : Operation 3029 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_114, i16 %agg_tmp344_0"   --->   Operation 3029 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.62>
ST_26 : Operation 3030 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5895"   --->   Operation 3030 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_60 & icmp_ln591_72)> <Delay = 0.00>
ST_26 : Operation 3031 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp344_0"   --->   Operation 3031 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_60)> <Delay = 0.62>
ST_26 : Operation 3032 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5895"   --->   Operation 3032 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_60)> <Delay = 0.00>
ST_26 : Operation 3033 [1/1] (0.00ns)   --->   "%ireg_49 = bitcast i64 %temp_c6_o2"   --->   Operation 3033 'bitcast' 'ireg_49' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3034 [1/1] (0.00ns)   --->   "%trunc_ln564_98 = trunc i64 %ireg_49"   --->   Operation 3034 'trunc' 'trunc_ln564_98' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3035 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_49, i32 63"   --->   Operation 3035 'bitselect' 'p_Result_115' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3036 [1/1] (0.00ns)   --->   "%exp_tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_49, i32 52, i32 62"   --->   Operation 3036 'partselect' 'exp_tmp_165' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3037 [1/1] (0.00ns)   --->   "%zext_ln501_63 = zext i11 %exp_tmp_165"   --->   Operation 3037 'zext' 'zext_ln501_63' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3038 [1/1] (0.00ns)   --->   "%trunc_ln574_106 = trunc i64 %ireg_49"   --->   Operation 3038 'trunc' 'trunc_ln574_106' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3039 [1/1] (0.00ns)   --->   "%p_Result_116 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_106"   --->   Operation 3039 'bitconcatenate' 'p_Result_116' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln578_106 = zext i53 %p_Result_116"   --->   Operation 3040 'zext' 'zext_ln578_106' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3041 [1/1] (1.10ns)   --->   "%man_V_471 = sub i54 0, i54 %zext_ln578_106"   --->   Operation 3041 'sub' 'man_V_471' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3042 [1/1] (0.40ns)   --->   "%man_V_472 = select i1 %p_Result_115, i54 %man_V_471, i54 %zext_ln578_106"   --->   Operation 3042 'select' 'man_V_472' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3043 [1/1] (1.13ns)   --->   "%icmp_ln580_63 = icmp_eq  i63 %trunc_ln564_98, i63 0"   --->   Operation 3043 'icmp' 'icmp_ln580_63' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3044 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_63, void, void %ap_fixed_base.exit5895.ap_fixed_base.exit5866_crit_edge"   --->   Operation 3044 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3045 [1/1] (0.80ns)   --->   "%F2_167 = sub i12 1075, i12 %zext_ln501_63"   --->   Operation 3045 'sub' 'F2_167' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3046 [1/1] (0.97ns)   --->   "%icmp_ln590_75 = icmp_sgt  i12 %F2_167, i12 8"   --->   Operation 3046 'icmp' 'icmp_ln590_75' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3047 [1/1] (0.80ns)   --->   "%add_ln590_75 = add i12 %F2_167, i12 4088"   --->   Operation 3047 'add' 'add_ln590_75' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3048 [1/1] (0.80ns)   --->   "%sub_ln590_75 = sub i12 8, i12 %F2_167"   --->   Operation 3048 'sub' 'sub_ln590_75' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3049 [1/1] (0.37ns)   --->   "%sh_amt_167 = select i1 %icmp_ln590_75, i12 %add_ln590_75, i12 %sub_ln590_75"   --->   Operation 3049 'select' 'sh_amt_167' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln590_116 = sext i12 %sh_amt_167"   --->   Operation 3050 'sext' 'sext_ln590_116' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.00>
ST_26 : Operation 3051 [1/1] (0.97ns)   --->   "%icmp_ln591_75 = icmp_eq  i12 %F2_167, i12 8"   --->   Operation 3051 'icmp' 'icmp_ln591_75' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3052 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_75, void, void"   --->   Operation 3052 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63)> <Delay = 0.00>
ST_26 : Operation 3053 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_75, void, void"   --->   Operation 3053 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75)> <Delay = 0.00>
ST_26 : Operation 3054 [1/1] (0.00ns)   --->   "%trunc_ln611_74 = trunc i54 %man_V_472"   --->   Operation 3054 'trunc' 'trunc_ln611_74' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_26 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_167, i32 4, i32 11"   --->   Operation 3055 'partselect' 'tmp_383' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_26 : Operation 3056 [1/1] (0.84ns)   --->   "%icmp_ln612_116 = icmp_eq  i8 %tmp_383, i8 0"   --->   Operation 3056 'icmp' 'icmp_ln612_116' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3057 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_116, void %.ap_fixed_base.exit5866_crit_edge, void"   --->   Operation 3057 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75)> <Delay = 0.00>
ST_26 : Operation 3058 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_756"   --->   Operation 3058 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & !icmp_ln612_116)> <Delay = 0.62>
ST_26 : Operation 3059 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5866"   --->   Operation 3059 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & !icmp_ln612_116)> <Delay = 0.00>
ST_26 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln590_116cast = trunc i31 %sext_ln590_116"   --->   Operation 3060 'trunc' 'sext_ln590_116cast' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_116)> <Delay = 0.00>
ST_26 : Operation 3061 [1/1] (0.90ns)   --->   "%shl_ln613_75 = shl i16 %trunc_ln611_74, i16 %sext_ln590_116cast"   --->   Operation 3061 'shl' 'shl_ln613_75' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_116)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3062 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_75, i16 %mux_case_756"   --->   Operation 3062 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_116)> <Delay = 0.62>
ST_26 : Operation 3063 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5866"   --->   Operation 3063 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & !icmp_ln590_75 & icmp_ln612_116)> <Delay = 0.00>
ST_26 : Operation 3064 [1/1] (0.97ns)   --->   "%icmp_ln594_75 = icmp_ult  i12 %sh_amt_167, i12 54"   --->   Operation 3064 'icmp' 'icmp_ln594_75' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3065 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_75, void, void"   --->   Operation 3065 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75)> <Delay = 0.00>
ST_26 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_49, i32 63"   --->   Operation 3066 'bitselect' 'tmp_385' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3067 [1/1] (0.17ns)   --->   "%select_ln597_116 = select i1 %tmp_385, i16 65535, i16 0"   --->   Operation 3067 'select' 'select_ln597_116' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3068 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_116, i16 %mux_case_756"   --->   Operation 3068 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.62>
ST_26 : Operation 3069 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5866"   --->   Operation 3069 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & !icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3070 [1/1] (0.00ns)   --->   "%trunc_ln595_191 = trunc i12 %sh_amt_167"   --->   Operation 3070 'trunc' 'trunc_ln595_191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln595_116 = zext i6 %trunc_ln595_191"   --->   Operation 3071 'zext' 'zext_ln595_116' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3072 [1/1] (1.50ns)   --->   "%ashr_ln595_75 = ashr i54 %man_V_472, i54 %zext_ln595_116"   --->   Operation 3072 'ashr' 'ashr_ln595_75' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3073 [1/1] (0.00ns)   --->   "%trunc_ln595_192 = trunc i54 %ashr_ln595_75"   --->   Operation 3073 'trunc' 'trunc_ln595_192' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3074 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_192, i16 %mux_case_756"   --->   Operation 3074 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.62>
ST_26 : Operation 3075 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5866"   --->   Operation 3075 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & !icmp_ln591_75 & icmp_ln590_75 & icmp_ln594_75)> <Delay = 0.00>
ST_26 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln592_116 = trunc i54 %man_V_472"   --->   Operation 3076 'trunc' 'trunc_ln592_116' <Predicate = (trunc_ln146 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.00>
ST_26 : Operation 3077 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_116, i16 %mux_case_756"   --->   Operation 3077 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.62>
ST_26 : Operation 3078 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5866"   --->   Operation 3078 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_63 & icmp_ln591_75)> <Delay = 0.00>
ST_26 : Operation 3079 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_756"   --->   Operation 3079 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_63)> <Delay = 0.62>
ST_26 : Operation 3080 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5866"   --->   Operation 3080 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_63)> <Delay = 0.00>
ST_26 : Operation 3081 [1/1] (0.00ns)   --->   "%ireg_50 = bitcast i64 %temp_c7_o1"   --->   Operation 3081 'bitcast' 'ireg_50' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln564_100 = trunc i64 %ireg_50"   --->   Operation 3082 'trunc' 'trunc_ln564_100' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3083 [1/1] (0.00ns)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_50, i32 63"   --->   Operation 3083 'bitselect' 'p_Result_117' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3084 [1/1] (0.00ns)   --->   "%exp_tmp_167 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_50, i32 52, i32 62"   --->   Operation 3084 'partselect' 'exp_tmp_167' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln501_66 = zext i11 %exp_tmp_167"   --->   Operation 3085 'zext' 'zext_ln501_66' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3086 [1/1] (0.00ns)   --->   "%trunc_ln574_108 = trunc i64 %ireg_50"   --->   Operation 3086 'trunc' 'trunc_ln574_108' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3087 [1/1] (0.00ns)   --->   "%p_Result_118 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_108"   --->   Operation 3087 'bitconcatenate' 'p_Result_118' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln578_108 = zext i53 %p_Result_118"   --->   Operation 3088 'zext' 'zext_ln578_108' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3089 [1/1] (1.10ns)   --->   "%man_V_477 = sub i54 0, i54 %zext_ln578_108"   --->   Operation 3089 'sub' 'man_V_477' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3090 [1/1] (0.40ns)   --->   "%man_V_478 = select i1 %p_Result_117, i54 %man_V_477, i54 %zext_ln578_108"   --->   Operation 3090 'select' 'man_V_478' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3091 [1/1] (1.13ns)   --->   "%icmp_ln580_66 = icmp_eq  i63 %trunc_ln564_100, i63 0"   --->   Operation 3091 'icmp' 'icmp_ln580_66' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3092 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_66, void, void %ap_fixed_base.exit5866.ap_fixed_base.exit5837_crit_edge"   --->   Operation 3092 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3093 [1/1] (0.80ns)   --->   "%F2_169 = sub i12 1075, i12 %zext_ln501_66"   --->   Operation 3093 'sub' 'F2_169' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3094 [1/1] (0.97ns)   --->   "%icmp_ln590_78 = icmp_sgt  i12 %F2_169, i12 8"   --->   Operation 3094 'icmp' 'icmp_ln590_78' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3095 [1/1] (0.80ns)   --->   "%add_ln590_78 = add i12 %F2_169, i12 4088"   --->   Operation 3095 'add' 'add_ln590_78' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3096 [1/1] (0.80ns)   --->   "%sub_ln590_78 = sub i12 8, i12 %F2_169"   --->   Operation 3096 'sub' 'sub_ln590_78' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3097 [1/1] (0.37ns)   --->   "%sh_amt_169 = select i1 %icmp_ln590_78, i12 %add_ln590_78, i12 %sub_ln590_78"   --->   Operation 3097 'select' 'sh_amt_169' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln590_118 = sext i12 %sh_amt_169"   --->   Operation 3098 'sext' 'sext_ln590_118' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.00>
ST_26 : Operation 3099 [1/1] (0.97ns)   --->   "%icmp_ln591_78 = icmp_eq  i12 %F2_169, i12 8"   --->   Operation 3099 'icmp' 'icmp_ln591_78' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3100 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_78, void, void"   --->   Operation 3100 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66)> <Delay = 0.00>
ST_26 : Operation 3101 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_78, void, void"   --->   Operation 3101 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78)> <Delay = 0.00>
ST_26 : Operation 3102 [1/1] (0.00ns)   --->   "%trunc_ln611_76 = trunc i54 %man_V_478"   --->   Operation 3102 'trunc' 'trunc_ln611_76' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_26 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_169, i32 4, i32 11"   --->   Operation 3103 'partselect' 'tmp_389' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_26 : Operation 3104 [1/1] (0.84ns)   --->   "%icmp_ln612_118 = icmp_eq  i8 %tmp_389, i8 0"   --->   Operation 3104 'icmp' 'icmp_ln612_118' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3105 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_118, void %.ap_fixed_base.exit5837_crit_edge, void"   --->   Operation 3105 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78)> <Delay = 0.00>
ST_26 : Operation 3106 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp354_0"   --->   Operation 3106 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & !icmp_ln612_118)> <Delay = 0.62>
ST_26 : Operation 3107 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5837"   --->   Operation 3107 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & !icmp_ln612_118)> <Delay = 0.00>
ST_26 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln590_118cast = trunc i31 %sext_ln590_118"   --->   Operation 3108 'trunc' 'sext_ln590_118cast' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_118)> <Delay = 0.00>
ST_26 : Operation 3109 [1/1] (0.90ns)   --->   "%shl_ln613_78 = shl i16 %trunc_ln611_76, i16 %sext_ln590_118cast"   --->   Operation 3109 'shl' 'shl_ln613_78' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_118)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3110 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_78, i16 %agg_tmp354_0"   --->   Operation 3110 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_118)> <Delay = 0.62>
ST_26 : Operation 3111 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5837"   --->   Operation 3111 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & !icmp_ln590_78 & icmp_ln612_118)> <Delay = 0.00>
ST_26 : Operation 3112 [1/1] (0.97ns)   --->   "%icmp_ln594_78 = icmp_ult  i12 %sh_amt_169, i12 54"   --->   Operation 3112 'icmp' 'icmp_ln594_78' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3113 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_78, void, void"   --->   Operation 3113 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78)> <Delay = 0.00>
ST_26 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_50, i32 63"   --->   Operation 3114 'bitselect' 'tmp_391' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3115 [1/1] (0.17ns)   --->   "%select_ln597_118 = select i1 %tmp_391, i16 65535, i16 0"   --->   Operation 3115 'select' 'select_ln597_118' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3116 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_118, i16 %agg_tmp354_0"   --->   Operation 3116 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.62>
ST_26 : Operation 3117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5837"   --->   Operation 3117 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & !icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3118 [1/1] (0.00ns)   --->   "%trunc_ln595_195 = trunc i12 %sh_amt_169"   --->   Operation 3118 'trunc' 'trunc_ln595_195' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln595_118 = zext i6 %trunc_ln595_195"   --->   Operation 3119 'zext' 'zext_ln595_118' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3120 [1/1] (1.50ns)   --->   "%ashr_ln595_78 = ashr i54 %man_V_478, i54 %zext_ln595_118"   --->   Operation 3120 'ashr' 'ashr_ln595_78' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln595_196 = trunc i54 %ashr_ln595_78"   --->   Operation 3121 'trunc' 'trunc_ln595_196' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3122 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_196, i16 %agg_tmp354_0"   --->   Operation 3122 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.62>
ST_26 : Operation 3123 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5837"   --->   Operation 3123 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & !icmp_ln591_78 & icmp_ln590_78 & icmp_ln594_78)> <Delay = 0.00>
ST_26 : Operation 3124 [1/1] (0.00ns)   --->   "%trunc_ln592_118 = trunc i54 %man_V_478"   --->   Operation 3124 'trunc' 'trunc_ln592_118' <Predicate = (trunc_ln146 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.00>
ST_26 : Operation 3125 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_118, i16 %agg_tmp354_0"   --->   Operation 3125 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.62>
ST_26 : Operation 3126 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5837"   --->   Operation 3126 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_66 & icmp_ln591_78)> <Delay = 0.00>
ST_26 : Operation 3127 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp354_0"   --->   Operation 3127 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_66)> <Delay = 0.62>
ST_26 : Operation 3128 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5837"   --->   Operation 3128 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_66)> <Delay = 0.00>
ST_26 : Operation 3129 [1/1] (0.00ns)   --->   "%ireg_51 = bitcast i64 %temp_c7_o2"   --->   Operation 3129 'bitcast' 'ireg_51' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3130 [1/1] (0.00ns)   --->   "%trunc_ln564_102 = trunc i64 %ireg_51"   --->   Operation 3130 'trunc' 'trunc_ln564_102' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3131 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_51, i32 63"   --->   Operation 3131 'bitselect' 'p_Result_119' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3132 [1/1] (0.00ns)   --->   "%exp_tmp_169 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_51, i32 52, i32 62"   --->   Operation 3132 'partselect' 'exp_tmp_169' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln501_69 = zext i11 %exp_tmp_169"   --->   Operation 3133 'zext' 'zext_ln501_69' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3134 [1/1] (0.00ns)   --->   "%trunc_ln574_110 = trunc i64 %ireg_51"   --->   Operation 3134 'trunc' 'trunc_ln574_110' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3135 [1/1] (0.00ns)   --->   "%p_Result_120 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_110"   --->   Operation 3135 'bitconcatenate' 'p_Result_120' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln578_110 = zext i53 %p_Result_120"   --->   Operation 3136 'zext' 'zext_ln578_110' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3137 [1/1] (1.10ns)   --->   "%man_V_483 = sub i54 0, i54 %zext_ln578_110"   --->   Operation 3137 'sub' 'man_V_483' <Predicate = (trunc_ln146)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3138 [1/1] (0.40ns)   --->   "%man_V_484 = select i1 %p_Result_119, i54 %man_V_483, i54 %zext_ln578_110"   --->   Operation 3138 'select' 'man_V_484' <Predicate = (trunc_ln146)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3139 [1/1] (1.13ns)   --->   "%icmp_ln580_69 = icmp_eq  i63 %trunc_ln564_102, i63 0"   --->   Operation 3139 'icmp' 'icmp_ln580_69' <Predicate = (trunc_ln146)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3140 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_69, void, void %ap_fixed_base.exit5837.arrayidx195300.0.0.027422.exit_crit_edge"   --->   Operation 3140 'br' 'br_ln191' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_26 : Operation 3141 [1/1] (0.80ns)   --->   "%F2_171 = sub i12 1075, i12 %zext_ln501_69"   --->   Operation 3141 'sub' 'F2_171' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3142 [1/1] (0.97ns)   --->   "%icmp_ln590_81 = icmp_sgt  i12 %F2_171, i12 8"   --->   Operation 3142 'icmp' 'icmp_ln590_81' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3143 [1/1] (0.80ns)   --->   "%add_ln590_81 = add i12 %F2_171, i12 4088"   --->   Operation 3143 'add' 'add_ln590_81' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3144 [1/1] (0.80ns)   --->   "%sub_ln590_81 = sub i12 8, i12 %F2_171"   --->   Operation 3144 'sub' 'sub_ln590_81' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3145 [1/1] (0.37ns)   --->   "%sh_amt_171 = select i1 %icmp_ln590_81, i12 %add_ln590_81, i12 %sub_ln590_81"   --->   Operation 3145 'select' 'sh_amt_171' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln590_120 = sext i12 %sh_amt_171"   --->   Operation 3146 'sext' 'sext_ln590_120' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.00>
ST_26 : Operation 3147 [1/1] (0.97ns)   --->   "%icmp_ln591_81 = icmp_eq  i12 %F2_171, i12 8"   --->   Operation 3147 'icmp' 'icmp_ln591_81' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3148 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_81, void, void"   --->   Operation 3148 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69)> <Delay = 0.00>
ST_26 : Operation 3149 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_81, void, void"   --->   Operation 3149 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81)> <Delay = 0.00>
ST_26 : Operation 3150 [1/1] (0.00ns)   --->   "%trunc_ln611_78 = trunc i54 %man_V_484"   --->   Operation 3150 'trunc' 'trunc_ln611_78' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_171, i32 4, i32 11"   --->   Operation 3151 'partselect' 'tmp_395' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3152 [1/1] (0.84ns)   --->   "%icmp_ln612_120 = icmp_eq  i8 %tmp_395, i8 0"   --->   Operation 3152 'icmp' 'icmp_ln612_120' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3153 [1/1] (0.00ns)   --->   "%mux_case_752_load_4 = load i16 %mux_case_752"   --->   Operation 3153 'load' 'mux_case_752_load_4' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3154 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_120, void %.arrayidx195300.0.0.027422.exit_crit_edge668, void"   --->   Operation 3154 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3155 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3155 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & !icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3156 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_636"   --->   Operation 3156 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & !icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3157 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_4, i16 %HH_7_1_2"   --->   Operation 3157 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & !icmp_ln612_120)> <Delay = 0.57>
ST_26 : Operation 3158 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_760"   --->   Operation 3158 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & !icmp_ln612_120)> <Delay = 0.62>
ST_26 : Operation 3159 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3159 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & !icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln590_120cast = trunc i31 %sext_ln590_120"   --->   Operation 3160 'trunc' 'sext_ln590_120cast' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.00>
ST_26 : Operation 3161 [1/1] (0.90ns)   --->   "%shl_ln613_81 = shl i16 %trunc_ln611_78, i16 %sext_ln590_120cast"   --->   Operation 3161 'shl' 'shl_ln613_81' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3162 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3162 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3163 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_636"   --->   Operation 3163 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3164 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_4, i16 %HH_7_1_2"   --->   Operation 3164 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.57>
ST_26 : Operation 3165 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_81, i16 %mux_case_760"   --->   Operation 3165 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.62>
ST_26 : Operation 3166 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3166 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & !icmp_ln590_81 & icmp_ln612_120)> <Delay = 0.42>
ST_26 : Operation 3167 [1/1] (0.97ns)   --->   "%icmp_ln594_81 = icmp_ult  i12 %sh_amt_171, i12 54"   --->   Operation 3167 'icmp' 'icmp_ln594_81' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3168 [1/1] (0.00ns)   --->   "%mux_case_752_load_3 = load i16 %mux_case_752"   --->   Operation 3168 'load' 'mux_case_752_load_3' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3169 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_81, void, void"   --->   Operation 3169 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81)> <Delay = 0.00>
ST_26 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_51, i32 63"   --->   Operation 3170 'bitselect' 'tmp_397' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.00>
ST_26 : Operation 3171 [1/1] (0.17ns)   --->   "%select_ln597_120 = select i1 %tmp_397, i16 65535, i16 0"   --->   Operation 3171 'select' 'select_ln597_120' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 3172 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3172 'store' 'store_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3173 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_636"   --->   Operation 3173 'store' 'store_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3174 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_3, i16 %HH_7_1_2"   --->   Operation 3174 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.57>
ST_26 : Operation 3175 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_120, i16 %mux_case_760"   --->   Operation 3175 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.62>
ST_26 : Operation 3176 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3176 'br' 'br_ln0' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & !icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3177 [1/1] (0.00ns)   --->   "%trunc_ln595_199 = trunc i12 %sh_amt_171"   --->   Operation 3177 'trunc' 'trunc_ln595_199' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_26 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln595_120 = zext i6 %trunc_ln595_199"   --->   Operation 3178 'zext' 'zext_ln595_120' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_26 : Operation 3179 [1/1] (1.50ns)   --->   "%ashr_ln595_81 = ashr i54 %man_V_484, i54 %zext_ln595_120"   --->   Operation 3179 'ashr' 'ashr_ln595_81' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3180 [1/1] (0.00ns)   --->   "%trunc_ln595_200 = trunc i54 %ashr_ln595_81"   --->   Operation 3180 'trunc' 'trunc_ln595_200' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.00>
ST_26 : Operation 3181 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3181 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3182 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_636"   --->   Operation 3182 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3183 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_3, i16 %HH_7_1_2"   --->   Operation 3183 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.57>
ST_26 : Operation 3184 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_200, i16 %mux_case_760"   --->   Operation 3184 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.62>
ST_26 : Operation 3185 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3185 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & !icmp_ln591_81 & icmp_ln590_81 & icmp_ln594_81)> <Delay = 0.42>
ST_26 : Operation 3186 [1/1] (0.00ns)   --->   "%mux_case_752_load_2 = load i16 %mux_case_752"   --->   Operation 3186 'load' 'mux_case_752_load_2' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.00>
ST_26 : Operation 3187 [1/1] (0.00ns)   --->   "%trunc_ln592_120 = trunc i54 %man_V_484"   --->   Operation 3187 'trunc' 'trunc_ln592_120' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.00>
ST_26 : Operation 3188 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3188 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.42>
ST_26 : Operation 3189 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_636"   --->   Operation 3189 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.42>
ST_26 : Operation 3190 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_2, i16 %HH_7_1_2"   --->   Operation 3190 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.57>
ST_26 : Operation 3191 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_120, i16 %mux_case_760"   --->   Operation 3191 'store' 'store_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.62>
ST_26 : Operation 3192 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3192 'br' 'br_ln191' <Predicate = (trunc_ln146 & !icmp_ln580_69 & icmp_ln591_81)> <Delay = 0.42>
ST_26 : Operation 3193 [1/1] (0.00ns)   --->   "%mux_case_752_load_1 = load i16 %mux_case_752"   --->   Operation 3193 'load' 'mux_case_752_load_1' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.00>
ST_26 : Operation 3194 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_6_0_2"   --->   Operation 3194 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.42>
ST_26 : Operation 3195 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_636"   --->   Operation 3195 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.42>
ST_26 : Operation 3196 [1/1] (0.57ns)   --->   "%store_ln191 = store i16 %mux_case_752_load_1, i16 %HH_7_1_2"   --->   Operation 3196 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.57>
ST_26 : Operation 3197 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_760"   --->   Operation 3197 'store' 'store_ln191' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.62>
ST_26 : Operation 3198 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx195300.0.0.027422.exit"   --->   Operation 3198 'br' 'br_ln191' <Predicate = (trunc_ln146 & icmp_ln580_69)> <Delay = 0.42>

State 27 <SV = 17> <Delay = 0.42>
ST_27 : Operation 3199 [1/1] (0.00ns)   --->   "%p_0_0_034711521152415401552157615961628165616961732178018241880 = phi i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %agg_tmp293_0, void, i16 %agg_tmp293_0, void, i16 %agg_tmp293_0, void, i16 %agg_tmp293_0, void, i16 %storemerge5_i6503, void %ap_fixed_base.exit6185.arrayidx195300.0.0.027422.exit_crit_edge, i16 %storemerge5_i6503, void %.arrayidx195300.0.0.027422.exit_crit_edge, i16 %agg_tmp293_0, void %ap_fixed_base.exit5837.arrayidx195300.0.0.027422.exit_crit_edge, i16 %agg_tmp293_0, void %.arrayidx195300.0.0.027422.exit_crit_edge668"   --->   Operation 3199 'phi' 'p_0_0_034711521152415401552157615961628165616961732178018241880' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3200 [1/1] (0.00ns)   --->   "%p_0_0_034701519152615381554157415981626165816941734177818261878 = phi i16 %agg_tmp296_0, void, i16 %agg_tmp296_0, void, i16 %agg_tmp296_0, void, i16 %agg_tmp296_0, void, i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %storemerge5_i6503, void, i16 %agg_tmp296_0, void %ap_fixed_base.exit6185.arrayidx195300.0.0.027422.exit_crit_edge, i16 %agg_tmp296_0, void %.arrayidx195300.0.0.027422.exit_crit_edge, i16 %storemerge5_i6503, void %ap_fixed_base.exit5837.arrayidx195300.0.0.027422.exit_crit_edge, i16 %storemerge5_i6503, void %.arrayidx195300.0.0.027422.exit_crit_edge668"   --->   Operation 3200 'phi' 'p_0_0_034701519152615381554157415981626165816941734177818261878' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3201 [1/1] (0.42ns)   --->   "%store_ln145 = store i2 %add_ln145, i2 %i_5" [src/QRD.cpp:145]   --->   Operation 3201 'store' 'store_ln145' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 3202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2439"   --->   Operation 3202 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 3> <Delay = 17.4>
ST_28 : Operation 3203 [1/1] (0.00ns)   --->   "%agg_tmp301_0_load = load i16 %agg_tmp301_0" [src/QRD.cpp:163]   --->   Operation 3203 'load' 'agg_tmp301_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3204 [1/1] (0.00ns)   --->   "%agg_tmp304_0_load = load i16 %agg_tmp304_0" [src/QRD.cpp:163]   --->   Operation 3204 'load' 'agg_tmp304_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3205 [1/1] (0.00ns)   --->   "%agg_tmp311_0_load = load i16 %agg_tmp311_0" [src/QRD.cpp:164]   --->   Operation 3205 'load' 'agg_tmp311_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3206 [1/1] (0.00ns)   --->   "%agg_tmp314_0_load = load i16 %agg_tmp314_0" [src/QRD.cpp:164]   --->   Operation 3206 'load' 'agg_tmp314_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3207 [1/1] (0.00ns)   --->   "%agg_tmp321_0_load = load i16 %agg_tmp321_0" [src/QRD.cpp:165]   --->   Operation 3207 'load' 'agg_tmp321_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3208 [1/1] (0.00ns)   --->   "%agg_tmp324_0_load = load i16 %agg_tmp324_0" [src/QRD.cpp:165]   --->   Operation 3208 'load' 'agg_tmp324_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3209 [1/1] (0.00ns)   --->   "%agg_tmp331_0_load = load i16 %agg_tmp331_0" [src/QRD.cpp:166]   --->   Operation 3209 'load' 'agg_tmp331_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3210 [1/1] (0.00ns)   --->   "%agg_tmp334_0_load = load i16 %agg_tmp334_0" [src/QRD.cpp:166]   --->   Operation 3210 'load' 'agg_tmp334_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3211 [1/1] (0.00ns)   --->   "%agg_tmp341_0_load = load i16 %agg_tmp341_0" [src/QRD.cpp:167]   --->   Operation 3211 'load' 'agg_tmp341_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3212 [1/1] (0.00ns)   --->   "%agg_tmp344_0_load = load i16 %agg_tmp344_0" [src/QRD.cpp:167]   --->   Operation 3212 'load' 'agg_tmp344_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3213 [1/1] (0.00ns)   --->   "%agg_tmp351_0_load = load i16 %agg_tmp351_0" [src/QRD.cpp:168]   --->   Operation 3213 'load' 'agg_tmp351_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3214 [1/1] (0.00ns)   --->   "%agg_tmp354_0_load = load i16 %agg_tmp354_0" [src/QRD.cpp:168]   --->   Operation 3214 'load' 'agg_tmp354_0_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3215 [1/2] (8.61ns)   --->   "%call_ret2 = call i128 @CORDIC_V, i16 %agg_tmp293_0, i16 %agg_tmp296_0, i8 %cordic_phase_V" [src/QRD.cpp:162]   --->   Operation 3215 'call' 'call_ret2' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3216 [1/1] (0.00ns)   --->   "%temp_c1_o1_10 = extractvalue i128 %call_ret2" [src/QRD.cpp:162]   --->   Operation 3216 'extractvalue' 'temp_c1_o1_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3217 [1/1] (0.00ns)   --->   "%temp_c1_o2_1 = extractvalue i128 %call_ret2" [src/QRD.cpp:162]   --->   Operation 3217 'extractvalue' 'temp_c1_o2_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3218 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i64 %temp_c1_o2_1" [src/QRD.cpp:163]   --->   Operation 3218 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i64 %bitcast_ln163" [src/QRD.cpp:163]   --->   Operation 3219 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3220 [1/1] (0.37ns)   --->   "%ireg_52 = xor i64 %bitcast_ln163, i64 9223372036854775808" [src/QRD.cpp:163]   --->   Operation 3220 'xor' 'ireg_52' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3221 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln163, i32 63"   --->   Operation 3221 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3222 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_52, i32 52, i32 62"   --->   Operation 3222 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 3223 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3224 [1/1] (0.00ns)   --->   "%trunc_ln574_2 = trunc i64 %ireg_52"   --->   Operation 3224 'trunc' 'trunc_ln574_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3225 [1/1] (0.00ns)   --->   "%p_Result_121 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2"   --->   Operation 3225 'bitconcatenate' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i53 %p_Result_121"   --->   Operation 3226 'zext' 'zext_ln578_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3227 [1/1] (1.10ns)   --->   "%man_V_15 = sub i54 0, i54 %zext_ln578_2"   --->   Operation 3227 'sub' 'man_V_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3228 [1/1] (0.40ns)   --->   "%man_V_16 = select i1 %tmp_45, i54 %zext_ln578_2, i54 %man_V_15"   --->   Operation 3228 'select' 'man_V_16' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3229 [1/1] (1.13ns)   --->   "%icmp_ln580_2 = icmp_eq  i63 %trunc_ln163, i63 0"   --->   Operation 3229 'icmp' 'icmp_ln580_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3230 [1/1] (0.80ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 3230 'sub' 'F2_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3231 [1/1] (0.97ns)   --->   "%icmp_ln590_2 = icmp_sgt  i12 %F2_2, i12 8"   --->   Operation 3231 'icmp' 'icmp_ln590_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3232 [1/1] (0.80ns)   --->   "%add_ln590_2 = add i12 %F2_2, i12 4088"   --->   Operation 3232 'add' 'add_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3233 [1/1] (0.80ns)   --->   "%sub_ln590_2 = sub i12 8, i12 %F2_2"   --->   Operation 3233 'sub' 'sub_ln590_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3234 [1/1] (0.37ns)   --->   "%sh_amt_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2"   --->   Operation 3234 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln590_2 = sext i12 %sh_amt_2"   --->   Operation 3235 'sext' 'sext_ln590_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3236 [1/1] (0.97ns)   --->   "%icmp_ln591_2 = icmp_eq  i12 %F2_2, i12 8"   --->   Operation 3236 'icmp' 'icmp_ln591_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3237 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_16"   --->   Operation 3237 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3238 [1/1] (0.97ns)   --->   "%icmp_ln594_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 3238 'icmp' 'icmp_ln594_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_2, i32 4, i32 11"   --->   Operation 3239 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3240 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp_46, i8 0"   --->   Operation 3240 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%zext_ln595_2 = zext i32 %sext_ln590_2"   --->   Operation 3241 'zext' 'zext_ln595_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%ashr_ln595_2 = ashr i54 %man_V_16, i54 %zext_ln595_2"   --->   Operation 3242 'ashr' 'ashr_ln595_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595_2"   --->   Operation 3243 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_52, i32 63"   --->   Operation 3244 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_47, i16 65535, i16 0"   --->   Operation 3245 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%sext_ln590_2cast = trunc i32 %sext_ln590_2"   --->   Operation 3246 'trunc' 'sext_ln590_2cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%shl_ln613_2 = shl i16 %trunc_ln592, i16 %sext_ln590_2cast"   --->   Operation 3247 'shl' 'shl_ln613_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln580 = xor i1 %icmp_ln580_2, i1 1"   --->   Operation 3248 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln591 = and i1 %icmp_ln591_2, i1 %xor_ln580"   --->   Operation 3249 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 3250 'select' 'select_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3251 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2"   --->   Operation 3251 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 3252 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3253 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590_2, i1 %xor_ln591"   --->   Operation 3253 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln594 = xor i1 %icmp_ln594_2, i1 1"   --->   Operation 3254 'xor' 'xor_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %and_ln590, i1 %xor_ln594"   --->   Operation 3255 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3256 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594, i16 %select_ln597, i16 %select_ln591"   --->   Operation 3256 'select' 'select_ln594' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_2 = and i1 %and_ln590, i1 %icmp_ln594_2"   --->   Operation 3257 'and' 'and_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3258 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_2 = select i1 %and_ln594_2, i16 %trunc_ln595, i16 %select_ln594"   --->   Operation 3258 'select' 'select_ln594_2' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590_2"   --->   Operation 3259 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 3260 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3261 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 3261 'and' 'and_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node select_ln580)   --->   "%select_ln612 = select i1 %and_ln612, i16 %shl_ln613_2, i16 %select_ln594_2"   --->   Operation 3262 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3263 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580_2, i16 0, i16 %select_ln612"   --->   Operation 3263 'select' 'select_ln580' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3264 [2/2] (2.59ns)   --->   "%call_ret5 = call i128 @CORDIC_R, i16 %agg_tmp301_0_load, i16 %agg_tmp304_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:163]   --->   Operation 3264 'call' 'call_ret5' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3265 [2/2] (2.59ns)   --->   "%call_ret8 = call i128 @CORDIC_R, i16 %agg_tmp311_0_load, i16 %agg_tmp314_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:164]   --->   Operation 3265 'call' 'call_ret8' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3266 [2/2] (2.59ns)   --->   "%call_ret11 = call i128 @CORDIC_R, i16 %agg_tmp321_0_load, i16 %agg_tmp324_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:165]   --->   Operation 3266 'call' 'call_ret11' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3267 [2/2] (2.59ns)   --->   "%call_ret13 = call i128 @CORDIC_R, i16 %agg_tmp331_0_load, i16 %agg_tmp334_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:166]   --->   Operation 3267 'call' 'call_ret13' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3268 [2/2] (2.59ns)   --->   "%call_ret15 = call i128 @CORDIC_R, i16 %agg_tmp341_0_load, i16 %agg_tmp344_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:167]   --->   Operation 3268 'call' 'call_ret15' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3269 [2/2] (2.59ns)   --->   "%call_ret17 = call i128 @CORDIC_R, i16 %agg_tmp351_0_load, i16 %agg_tmp354_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:168]   --->   Operation 3269 'call' 'call_ret17' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 3270 [1/1] (0.00ns)   --->   "%ireg_53 = bitcast i64 %temp_c1_o1_10"   --->   Operation 3270 'bitcast' 'ireg_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg_53"   --->   Operation 3271 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3272 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_53, i32 63"   --->   Operation 3272 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3273 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_53, i32 52, i32 62"   --->   Operation 3273 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i11 %exp_tmp_3"   --->   Operation 3274 'zext' 'zext_ln501_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3275 [1/1] (0.00ns)   --->   "%trunc_ln574_3 = trunc i64 %ireg_53"   --->   Operation 3275 'trunc' 'trunc_ln574_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3276 [1/1] (0.00ns)   --->   "%p_Result_123 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3"   --->   Operation 3276 'bitconcatenate' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i53 %p_Result_123"   --->   Operation 3277 'zext' 'zext_ln578_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3278 [1/1] (1.10ns)   --->   "%man_V_18 = sub i54 0, i54 %zext_ln578_3"   --->   Operation 3278 'sub' 'man_V_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3279 [1/1] (0.40ns)   --->   "%man_V_19 = select i1 %p_Result_122, i54 %man_V_18, i54 %zext_ln578_3"   --->   Operation 3279 'select' 'man_V_19' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3280 [1/1] (1.13ns)   --->   "%icmp_ln580_3 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 3280 'icmp' 'icmp_ln580_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3281 [1/1] (0.80ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 3281 'sub' 'F2_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3282 [1/1] (0.97ns)   --->   "%icmp_ln590_3 = icmp_sgt  i12 %F2_3, i12 8"   --->   Operation 3282 'icmp' 'icmp_ln590_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3283 [1/1] (0.80ns)   --->   "%add_ln590_3 = add i12 %F2_3, i12 4088"   --->   Operation 3283 'add' 'add_ln590_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3284 [1/1] (0.80ns)   --->   "%sub_ln590_3 = sub i12 8, i12 %F2_3"   --->   Operation 3284 'sub' 'sub_ln590_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3285 [1/1] (0.37ns)   --->   "%sh_amt_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3"   --->   Operation 3285 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln590_3 = sext i12 %sh_amt_3"   --->   Operation 3286 'sext' 'sext_ln590_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3287 [1/1] (0.97ns)   --->   "%icmp_ln591_3 = icmp_eq  i12 %F2_3, i12 8"   --->   Operation 3287 'icmp' 'icmp_ln591_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3288 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i54 %man_V_19"   --->   Operation 3288 'trunc' 'trunc_ln592_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3289 [1/1] (0.97ns)   --->   "%icmp_ln594_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 3289 'icmp' 'icmp_ln594_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_3, i32 4, i32 11"   --->   Operation 3290 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3291 [1/1] (0.84ns)   --->   "%icmp_ln612_2 = icmp_eq  i8 %tmp_49, i8 0"   --->   Operation 3291 'icmp' 'icmp_ln612_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%zext_ln595_3 = zext i32 %sext_ln590_3"   --->   Operation 3292 'zext' 'zext_ln595_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%ashr_ln595_3 = ashr i54 %man_V_19, i54 %zext_ln595_3"   --->   Operation 3293 'ashr' 'ashr_ln595_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%trunc_ln595_3 = trunc i54 %ashr_ln595_3"   --->   Operation 3294 'trunc' 'trunc_ln595_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_53, i32 63"   --->   Operation 3295 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%select_ln597_2 = select i1 %tmp_50, i16 65535, i16 0"   --->   Operation 3296 'select' 'select_ln597_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%sext_ln590_3cast = trunc i32 %sext_ln590_3"   --->   Operation 3297 'trunc' 'sext_ln590_3cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%shl_ln613_3 = shl i16 %trunc_ln592_2, i16 %sext_ln590_3cast"   --->   Operation 3298 'shl' 'shl_ln613_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_12)   --->   "%xor_ln580_2 = xor i1 %icmp_ln580_3, i1 1"   --->   Operation 3299 'xor' 'xor_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_12)   --->   "%and_ln591_2 = and i1 %icmp_ln591_3, i1 %xor_ln580_2"   --->   Operation 3300 'and' 'and_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3301 [1/1] (0.28ns)   --->   "%or_ln591_2 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3"   --->   Operation 3301 'or' 'or_ln591_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_2)   --->   "%xor_ln591_2 = xor i1 %or_ln591_2, i1 1"   --->   Operation 3302 'xor' 'xor_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3303 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_2 = and i1 %icmp_ln590_3, i1 %xor_ln591_2"   --->   Operation 3303 'and' 'and_ln590_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_11)   --->   "%and_ln594_3 = and i1 %and_ln590_2, i1 %icmp_ln594_3"   --->   Operation 3304 'and' 'and_ln594_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590_2 = or i1 %or_ln591_2, i1 %icmp_ln590_3"   --->   Operation 3305 'or' 'or_ln590_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590_2 = xor i1 %or_ln590_2, i1 1"   --->   Operation 3306 'xor' 'xor_ln590_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612_2 = and i1 %icmp_ln612_2, i1 %xor_ln590_2"   --->   Operation 3307 'and' 'and_ln612_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_13)   --->   "%select_ln580_10 = select i1 %icmp_ln580_3, i16 0, i16 %shl_ln613_3"   --->   Operation 3308 'select' 'select_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3309 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580_3, i1 %and_ln612_2"   --->   Operation 3309 'or' 'or_ln580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3310 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_11 = select i1 %and_ln594_3, i16 %trunc_ln595_3, i16 %select_ln597_2"   --->   Operation 3310 'select' 'select_ln580_11' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3311 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_12 = select i1 %and_ln591_2, i16 %trunc_ln592_2, i16 0"   --->   Operation 3311 'select' 'select_ln580_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3312 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_13 = select i1 %or_ln580, i16 %select_ln580_10, i16 %select_ln580_11"   --->   Operation 3312 'select' 'select_ln580_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_14)   --->   "%or_ln580_4 = or i1 %or_ln580, i1 %and_ln590_2"   --->   Operation 3313 'or' 'or_ln580_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3314 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_14 = select i1 %or_ln580_4, i16 %select_ln580_13, i16 %select_ln580_12"   --->   Operation 3314 'select' 'select_ln580_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 3315 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_644_load, i16 %agg_tmp585_0" [src/QRD.cpp:180]   --->   Operation 3315 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_28 : Operation 3316 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_243_load, i16 %agg_tmp495_0" [src/QRD.cpp:180]   --->   Operation 3316 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>

State 29 <SV = 4> <Delay = 15.4>
ST_29 : Operation 3317 [1/2] (8.61ns)   --->   "%call_ret5 = call i128 @CORDIC_R, i16 %agg_tmp301_0_load, i16 %agg_tmp304_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:163]   --->   Operation 3317 'call' 'call_ret5' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3318 [1/1] (0.00ns)   --->   "%temp_c2_o1_9 = extractvalue i128 %call_ret5" [src/QRD.cpp:163]   --->   Operation 3318 'extractvalue' 'temp_c2_o1_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3319 [1/1] (0.00ns)   --->   "%temp_c2_o2_9 = extractvalue i128 %call_ret5" [src/QRD.cpp:163]   --->   Operation 3319 'extractvalue' 'temp_c2_o2_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3320 [1/2] (8.61ns)   --->   "%call_ret8 = call i128 @CORDIC_R, i16 %agg_tmp311_0_load, i16 %agg_tmp314_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:164]   --->   Operation 3320 'call' 'call_ret8' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3321 [1/1] (0.00ns)   --->   "%temp_c3_o1_8 = extractvalue i128 %call_ret8" [src/QRD.cpp:164]   --->   Operation 3321 'extractvalue' 'temp_c3_o1_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3322 [1/1] (0.00ns)   --->   "%temp_c3_o2_8 = extractvalue i128 %call_ret8" [src/QRD.cpp:164]   --->   Operation 3322 'extractvalue' 'temp_c3_o2_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3323 [1/2] (8.61ns)   --->   "%call_ret11 = call i128 @CORDIC_R, i16 %agg_tmp321_0_load, i16 %agg_tmp324_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:165]   --->   Operation 3323 'call' 'call_ret11' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3324 [1/1] (0.00ns)   --->   "%temp_c4_o1_6 = extractvalue i128 %call_ret11" [src/QRD.cpp:165]   --->   Operation 3324 'extractvalue' 'temp_c4_o1_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3325 [1/1] (0.00ns)   --->   "%temp_c4_o2_6 = extractvalue i128 %call_ret11" [src/QRD.cpp:165]   --->   Operation 3325 'extractvalue' 'temp_c4_o2_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3326 [1/2] (8.61ns)   --->   "%call_ret13 = call i128 @CORDIC_R, i16 %agg_tmp331_0_load, i16 %agg_tmp334_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:166]   --->   Operation 3326 'call' 'call_ret13' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3327 [1/1] (0.00ns)   --->   "%temp_c5_o1_4 = extractvalue i128 %call_ret13" [src/QRD.cpp:166]   --->   Operation 3327 'extractvalue' 'temp_c5_o1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3328 [1/1] (0.00ns)   --->   "%temp_c5_o2_4 = extractvalue i128 %call_ret13" [src/QRD.cpp:166]   --->   Operation 3328 'extractvalue' 'temp_c5_o2_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3329 [1/2] (8.61ns)   --->   "%call_ret15 = call i128 @CORDIC_R, i16 %agg_tmp341_0_load, i16 %agg_tmp344_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:167]   --->   Operation 3329 'call' 'call_ret15' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3330 [1/1] (0.00ns)   --->   "%temp_c6_o1_2 = extractvalue i128 %call_ret15" [src/QRD.cpp:167]   --->   Operation 3330 'extractvalue' 'temp_c6_o1_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3331 [1/1] (0.00ns)   --->   "%temp_c6_o2_2 = extractvalue i128 %call_ret15" [src/QRD.cpp:167]   --->   Operation 3331 'extractvalue' 'temp_c6_o2_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3332 [1/2] (8.61ns)   --->   "%call_ret17 = call i128 @CORDIC_R, i16 %agg_tmp351_0_load, i16 %agg_tmp354_0_load, i16 %select_ln580, i8 %cordic_phase_V" [src/QRD.cpp:168]   --->   Operation 3332 'call' 'call_ret17' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 3333 [1/1] (0.00ns)   --->   "%temp_c7_o1_2 = extractvalue i128 %call_ret17" [src/QRD.cpp:168]   --->   Operation 3333 'extractvalue' 'temp_c7_o1_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3334 [1/1] (0.00ns)   --->   "%temp_c7_o2_2 = extractvalue i128 %call_ret17" [src/QRD.cpp:168]   --->   Operation 3334 'extractvalue' 'temp_c7_o2_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3335 [1/1] (0.00ns)   --->   "%ireg_54 = bitcast i64 %temp_c2_o1_9"   --->   Operation 3335 'bitcast' 'ireg_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3336 [1/1] (0.00ns)   --->   "%trunc_ln564_2 = trunc i64 %ireg_54"   --->   Operation 3336 'trunc' 'trunc_ln564_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3337 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_54, i32 63"   --->   Operation 3337 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3338 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_54, i32 52, i32 62"   --->   Operation 3338 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i11 %exp_tmp_4"   --->   Operation 3339 'zext' 'zext_ln501_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3340 [1/1] (0.00ns)   --->   "%trunc_ln574_4 = trunc i64 %ireg_54"   --->   Operation 3340 'trunc' 'trunc_ln574_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3341 [1/1] (0.00ns)   --->   "%p_Result_125 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4"   --->   Operation 3341 'bitconcatenate' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i53 %p_Result_125"   --->   Operation 3342 'zext' 'zext_ln578_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3343 [1/1] (1.10ns)   --->   "%man_V_21 = sub i54 0, i54 %zext_ln578_4"   --->   Operation 3343 'sub' 'man_V_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3344 [1/1] (0.40ns)   --->   "%man_V_22 = select i1 %p_Result_124, i54 %man_V_21, i54 %zext_ln578_4"   --->   Operation 3344 'select' 'man_V_22' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3345 [1/1] (1.13ns)   --->   "%icmp_ln580_4 = icmp_eq  i63 %trunc_ln564_2, i63 0"   --->   Operation 3345 'icmp' 'icmp_ln580_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3346 [1/1] (0.80ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln501_4"   --->   Operation 3346 'sub' 'F2_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3347 [1/1] (0.97ns)   --->   "%icmp_ln590_4 = icmp_sgt  i12 %F2_4, i12 8"   --->   Operation 3347 'icmp' 'icmp_ln590_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3348 [1/1] (0.80ns)   --->   "%add_ln590_4 = add i12 %F2_4, i12 4088"   --->   Operation 3348 'add' 'add_ln590_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3349 [1/1] (0.80ns)   --->   "%sub_ln590_4 = sub i12 8, i12 %F2_4"   --->   Operation 3349 'sub' 'sub_ln590_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3350 [1/1] (0.37ns)   --->   "%sh_amt_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4"   --->   Operation 3350 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln590_4 = sext i12 %sh_amt_4"   --->   Operation 3351 'sext' 'sext_ln590_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3352 [1/1] (0.97ns)   --->   "%icmp_ln591_4 = icmp_eq  i12 %F2_4, i12 8"   --->   Operation 3352 'icmp' 'icmp_ln591_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3353 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i54 %man_V_22"   --->   Operation 3353 'trunc' 'trunc_ln592_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3354 [1/1] (0.97ns)   --->   "%icmp_ln594_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 3354 'icmp' 'icmp_ln594_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_4, i32 4, i32 11"   --->   Operation 3355 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3356 [1/1] (0.84ns)   --->   "%icmp_ln612_3 = icmp_eq  i8 %tmp_52, i8 0"   --->   Operation 3356 'icmp' 'icmp_ln612_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%zext_ln595_4 = zext i32 %sext_ln590_4"   --->   Operation 3357 'zext' 'zext_ln595_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%ashr_ln595_4 = ashr i54 %man_V_22, i54 %zext_ln595_4"   --->   Operation 3358 'ashr' 'ashr_ln595_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%trunc_ln595_4 = trunc i54 %ashr_ln595_4"   --->   Operation 3359 'trunc' 'trunc_ln595_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_54, i32 63"   --->   Operation 3360 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%select_ln597_3 = select i1 %tmp_53, i16 65535, i16 0"   --->   Operation 3361 'select' 'select_ln597_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%sext_ln590_4cast = trunc i32 %sext_ln590_4"   --->   Operation 3362 'trunc' 'sext_ln590_4cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%shl_ln613_4 = shl i16 %trunc_ln592_3, i16 %sext_ln590_4cast"   --->   Operation 3363 'shl' 'shl_ln613_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_17)   --->   "%xor_ln580_3 = xor i1 %icmp_ln580_4, i1 1"   --->   Operation 3364 'xor' 'xor_ln580_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_17)   --->   "%and_ln591_3 = and i1 %icmp_ln591_4, i1 %xor_ln580_3"   --->   Operation 3365 'and' 'and_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3366 [1/1] (0.28ns)   --->   "%or_ln591_3 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4"   --->   Operation 3366 'or' 'or_ln591_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_3)   --->   "%xor_ln591_3 = xor i1 %or_ln591_3, i1 1"   --->   Operation 3367 'xor' 'xor_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3368 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_3 = and i1 %icmp_ln590_4, i1 %xor_ln591_3"   --->   Operation 3368 'and' 'and_ln590_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_16)   --->   "%and_ln594_4 = and i1 %and_ln590_3, i1 %icmp_ln594_4"   --->   Operation 3369 'and' 'and_ln594_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%or_ln590_3 = or i1 %or_ln591_3, i1 %icmp_ln590_4"   --->   Operation 3370 'or' 'or_ln590_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%xor_ln590_3 = xor i1 %or_ln590_3, i1 1"   --->   Operation 3371 'xor' 'xor_ln590_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_5)   --->   "%and_ln612_3 = and i1 %icmp_ln612_3, i1 %xor_ln590_3"   --->   Operation 3372 'and' 'and_ln612_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_18)   --->   "%select_ln580_15 = select i1 %icmp_ln580_4, i16 0, i16 %shl_ln613_4"   --->   Operation 3373 'select' 'select_ln580_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3374 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_5 = or i1 %icmp_ln580_4, i1 %and_ln612_3"   --->   Operation 3374 'or' 'or_ln580_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3375 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_16 = select i1 %and_ln594_4, i16 %trunc_ln595_4, i16 %select_ln597_3"   --->   Operation 3375 'select' 'select_ln580_16' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3376 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_17 = select i1 %and_ln591_3, i16 %trunc_ln592_3, i16 0"   --->   Operation 3376 'select' 'select_ln580_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3377 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_18 = select i1 %or_ln580_5, i16 %select_ln580_15, i16 %select_ln580_16"   --->   Operation 3377 'select' 'select_ln580_18' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_19)   --->   "%or_ln580_6 = or i1 %or_ln580_5, i1 %and_ln590_3"   --->   Operation 3378 'or' 'or_ln580_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3379 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_19 = select i1 %or_ln580_6, i16 %select_ln580_18, i16 %select_ln580_17"   --->   Operation 3379 'select' 'select_ln580_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3380 [1/1] (0.00ns)   --->   "%ireg_55 = bitcast i64 %temp_c2_o2_9"   --->   Operation 3380 'bitcast' 'ireg_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln564_3 = trunc i64 %ireg_55"   --->   Operation 3381 'trunc' 'trunc_ln564_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3382 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_55, i32 63"   --->   Operation 3382 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3383 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_55, i32 52, i32 62"   --->   Operation 3383 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln501_5 = zext i11 %exp_tmp_5"   --->   Operation 3384 'zext' 'zext_ln501_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3385 [1/1] (0.00ns)   --->   "%trunc_ln574_5 = trunc i64 %ireg_55"   --->   Operation 3385 'trunc' 'trunc_ln574_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3386 [1/1] (0.00ns)   --->   "%p_Result_127 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5"   --->   Operation 3386 'bitconcatenate' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3387 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i53 %p_Result_127"   --->   Operation 3387 'zext' 'zext_ln578_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3388 [1/1] (1.10ns)   --->   "%man_V_24 = sub i54 0, i54 %zext_ln578_5"   --->   Operation 3388 'sub' 'man_V_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3389 [1/1] (0.40ns)   --->   "%man_V_25 = select i1 %p_Result_126, i54 %man_V_24, i54 %zext_ln578_5"   --->   Operation 3389 'select' 'man_V_25' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3390 [1/1] (1.13ns)   --->   "%icmp_ln580_5 = icmp_eq  i63 %trunc_ln564_3, i63 0"   --->   Operation 3390 'icmp' 'icmp_ln580_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3391 [1/1] (0.80ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln501_5"   --->   Operation 3391 'sub' 'F2_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3392 [1/1] (0.97ns)   --->   "%icmp_ln590_5 = icmp_sgt  i12 %F2_5, i12 8"   --->   Operation 3392 'icmp' 'icmp_ln590_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3393 [1/1] (0.80ns)   --->   "%add_ln590_5 = add i12 %F2_5, i12 4088"   --->   Operation 3393 'add' 'add_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3394 [1/1] (0.80ns)   --->   "%sub_ln590_5 = sub i12 8, i12 %F2_5"   --->   Operation 3394 'sub' 'sub_ln590_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3395 [1/1] (0.37ns)   --->   "%sh_amt_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5"   --->   Operation 3395 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln590_5 = sext i12 %sh_amt_5"   --->   Operation 3396 'sext' 'sext_ln590_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3397 [1/1] (0.97ns)   --->   "%icmp_ln591_5 = icmp_eq  i12 %F2_5, i12 8"   --->   Operation 3397 'icmp' 'icmp_ln591_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3398 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i54 %man_V_25"   --->   Operation 3398 'trunc' 'trunc_ln592_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3399 [1/1] (0.97ns)   --->   "%icmp_ln594_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 3399 'icmp' 'icmp_ln594_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3400 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_5, i32 4, i32 11"   --->   Operation 3400 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3401 [1/1] (0.84ns)   --->   "%icmp_ln612_4 = icmp_eq  i8 %tmp_55, i8 0"   --->   Operation 3401 'icmp' 'icmp_ln612_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%zext_ln595_5 = zext i32 %sext_ln590_5"   --->   Operation 3402 'zext' 'zext_ln595_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%ashr_ln595_5 = ashr i54 %man_V_25, i54 %zext_ln595_5"   --->   Operation 3403 'ashr' 'ashr_ln595_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%trunc_ln595_5 = trunc i54 %ashr_ln595_5"   --->   Operation 3404 'trunc' 'trunc_ln595_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_55, i32 63"   --->   Operation 3405 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%select_ln597_4 = select i1 %tmp_56, i16 65535, i16 0"   --->   Operation 3406 'select' 'select_ln597_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%sext_ln590_5cast = trunc i32 %sext_ln590_5"   --->   Operation 3407 'trunc' 'sext_ln590_5cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%shl_ln613_5 = shl i16 %trunc_ln592_4, i16 %sext_ln590_5cast"   --->   Operation 3408 'shl' 'shl_ln613_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_22)   --->   "%xor_ln580_4 = xor i1 %icmp_ln580_5, i1 1"   --->   Operation 3409 'xor' 'xor_ln580_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_22)   --->   "%and_ln591_4 = and i1 %icmp_ln591_5, i1 %xor_ln580_4"   --->   Operation 3410 'and' 'and_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3411 [1/1] (0.28ns)   --->   "%or_ln591_4 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5"   --->   Operation 3411 'or' 'or_ln591_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_4)   --->   "%xor_ln591_4 = xor i1 %or_ln591_4, i1 1"   --->   Operation 3412 'xor' 'xor_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3413 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_4 = and i1 %icmp_ln590_5, i1 %xor_ln591_4"   --->   Operation 3413 'and' 'and_ln590_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_21)   --->   "%and_ln594_5 = and i1 %and_ln590_4, i1 %icmp_ln594_5"   --->   Operation 3414 'and' 'and_ln594_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%or_ln590_4 = or i1 %or_ln591_4, i1 %icmp_ln590_5"   --->   Operation 3415 'or' 'or_ln590_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%xor_ln590_4 = xor i1 %or_ln590_4, i1 1"   --->   Operation 3416 'xor' 'xor_ln590_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_7)   --->   "%and_ln612_4 = and i1 %icmp_ln612_4, i1 %xor_ln590_4"   --->   Operation 3417 'and' 'and_ln612_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_23)   --->   "%select_ln580_20 = select i1 %icmp_ln580_5, i16 0, i16 %shl_ln613_5"   --->   Operation 3418 'select' 'select_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3419 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_7 = or i1 %icmp_ln580_5, i1 %and_ln612_4"   --->   Operation 3419 'or' 'or_ln580_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3420 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_21 = select i1 %and_ln594_5, i16 %trunc_ln595_5, i16 %select_ln597_4"   --->   Operation 3420 'select' 'select_ln580_21' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3421 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_22 = select i1 %and_ln591_4, i16 %trunc_ln592_4, i16 0"   --->   Operation 3421 'select' 'select_ln580_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3422 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_23 = select i1 %or_ln580_7, i16 %select_ln580_20, i16 %select_ln580_21"   --->   Operation 3422 'select' 'select_ln580_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_24)   --->   "%or_ln580_8 = or i1 %or_ln580_7, i1 %and_ln590_4"   --->   Operation 3423 'or' 'or_ln580_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3424 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_24 = select i1 %or_ln580_8, i16 %select_ln580_23, i16 %select_ln580_22"   --->   Operation 3424 'select' 'select_ln580_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3425 [1/1] (0.00ns)   --->   "%ireg_56 = bitcast i64 %temp_c3_o1_8"   --->   Operation 3425 'bitcast' 'ireg_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3426 [1/1] (0.00ns)   --->   "%trunc_ln564_4 = trunc i64 %ireg_56"   --->   Operation 3426 'trunc' 'trunc_ln564_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3427 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_56, i32 63"   --->   Operation 3427 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3428 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_56, i32 52, i32 62"   --->   Operation 3428 'partselect' 'exp_tmp_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln501_20 = zext i11 %exp_tmp_10"   --->   Operation 3429 'zext' 'zext_ln501_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3430 [1/1] (0.00ns)   --->   "%trunc_ln574_6 = trunc i64 %ireg_56"   --->   Operation 3430 'trunc' 'trunc_ln574_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3431 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6"   --->   Operation 3431 'bitconcatenate' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln578_6 = zext i53 %p_Result_129"   --->   Operation 3432 'zext' 'zext_ln578_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3433 [1/1] (1.10ns)   --->   "%man_V_27 = sub i54 0, i54 %zext_ln578_6"   --->   Operation 3433 'sub' 'man_V_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3434 [1/1] (0.40ns)   --->   "%man_V_28 = select i1 %p_Result_128, i54 %man_V_27, i54 %zext_ln578_6"   --->   Operation 3434 'select' 'man_V_28' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3435 [1/1] (1.13ns)   --->   "%icmp_ln580_20 = icmp_eq  i63 %trunc_ln564_4, i63 0"   --->   Operation 3435 'icmp' 'icmp_ln580_20' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3436 [1/1] (0.80ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln501_20"   --->   Operation 3436 'sub' 'F2_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3437 [1/1] (0.97ns)   --->   "%icmp_ln590_8 = icmp_sgt  i12 %F2_6, i12 8"   --->   Operation 3437 'icmp' 'icmp_ln590_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3438 [1/1] (0.80ns)   --->   "%add_ln590_8 = add i12 %F2_6, i12 4088"   --->   Operation 3438 'add' 'add_ln590_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3439 [1/1] (0.80ns)   --->   "%sub_ln590_8 = sub i12 8, i12 %F2_6"   --->   Operation 3439 'sub' 'sub_ln590_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3440 [1/1] (0.37ns)   --->   "%sh_amt_6 = select i1 %icmp_ln590_8, i12 %add_ln590_8, i12 %sub_ln590_8"   --->   Operation 3440 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln590_6 = sext i12 %sh_amt_6"   --->   Operation 3441 'sext' 'sext_ln590_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3442 [1/1] (0.97ns)   --->   "%icmp_ln591_8 = icmp_eq  i12 %F2_6, i12 8"   --->   Operation 3442 'icmp' 'icmp_ln591_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3443 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i54 %man_V_28"   --->   Operation 3443 'trunc' 'trunc_ln592_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3444 [1/1] (0.97ns)   --->   "%icmp_ln594_8 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 3444 'icmp' 'icmp_ln594_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3445 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_6, i32 4, i32 11"   --->   Operation 3445 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3446 [1/1] (0.84ns)   --->   "%icmp_ln612_5 = icmp_eq  i8 %tmp_58, i8 0"   --->   Operation 3446 'icmp' 'icmp_ln612_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%zext_ln595_6 = zext i32 %sext_ln590_6"   --->   Operation 3447 'zext' 'zext_ln595_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%ashr_ln595_8 = ashr i54 %man_V_28, i54 %zext_ln595_6"   --->   Operation 3448 'ashr' 'ashr_ln595_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%trunc_ln595_6 = trunc i54 %ashr_ln595_8"   --->   Operation 3449 'trunc' 'trunc_ln595_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_56, i32 63"   --->   Operation 3450 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%select_ln597_5 = select i1 %tmp_59, i16 65535, i16 0"   --->   Operation 3451 'select' 'select_ln597_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%sext_ln590_6cast = trunc i32 %sext_ln590_6"   --->   Operation 3452 'trunc' 'sext_ln590_6cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%shl_ln613_8 = shl i16 %trunc_ln592_5, i16 %sext_ln590_6cast"   --->   Operation 3453 'shl' 'shl_ln613_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_27)   --->   "%xor_ln580_5 = xor i1 %icmp_ln580_20, i1 1"   --->   Operation 3454 'xor' 'xor_ln580_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_27)   --->   "%and_ln591_5 = and i1 %icmp_ln591_8, i1 %xor_ln580_5"   --->   Operation 3455 'and' 'and_ln591_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3456 [1/1] (0.28ns)   --->   "%or_ln591_5 = or i1 %icmp_ln580_20, i1 %icmp_ln591_8"   --->   Operation 3456 'or' 'or_ln591_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_5)   --->   "%xor_ln591_5 = xor i1 %or_ln591_5, i1 1"   --->   Operation 3457 'xor' 'xor_ln591_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3458 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_5 = and i1 %icmp_ln590_8, i1 %xor_ln591_5"   --->   Operation 3458 'and' 'and_ln590_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_26)   --->   "%and_ln594_6 = and i1 %and_ln590_5, i1 %icmp_ln594_8"   --->   Operation 3459 'and' 'and_ln594_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%or_ln590_5 = or i1 %or_ln591_5, i1 %icmp_ln590_8"   --->   Operation 3460 'or' 'or_ln590_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%xor_ln590_5 = xor i1 %or_ln590_5, i1 1"   --->   Operation 3461 'xor' 'xor_ln590_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_9)   --->   "%and_ln612_5 = and i1 %icmp_ln612_5, i1 %xor_ln590_5"   --->   Operation 3462 'and' 'and_ln612_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_28)   --->   "%select_ln580_25 = select i1 %icmp_ln580_20, i16 0, i16 %shl_ln613_8"   --->   Operation 3463 'select' 'select_ln580_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3464 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_9 = or i1 %icmp_ln580_20, i1 %and_ln612_5"   --->   Operation 3464 'or' 'or_ln580_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3465 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_26 = select i1 %and_ln594_6, i16 %trunc_ln595_6, i16 %select_ln597_5"   --->   Operation 3465 'select' 'select_ln580_26' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3466 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_27 = select i1 %and_ln591_5, i16 %trunc_ln592_5, i16 0"   --->   Operation 3466 'select' 'select_ln580_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3467 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_28 = select i1 %or_ln580_9, i16 %select_ln580_25, i16 %select_ln580_26"   --->   Operation 3467 'select' 'select_ln580_28' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_29)   --->   "%or_ln580_10 = or i1 %or_ln580_9, i1 %and_ln590_5"   --->   Operation 3468 'or' 'or_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3469 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_29 = select i1 %or_ln580_10, i16 %select_ln580_28, i16 %select_ln580_27"   --->   Operation 3469 'select' 'select_ln580_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3470 [1/1] (0.00ns)   --->   "%ireg_57 = bitcast i64 %temp_c3_o2_8"   --->   Operation 3470 'bitcast' 'ireg_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3471 [1/1] (0.00ns)   --->   "%trunc_ln564_5 = trunc i64 %ireg_57"   --->   Operation 3471 'trunc' 'trunc_ln564_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3472 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_57, i32 63"   --->   Operation 3472 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3473 [1/1] (0.00ns)   --->   "%exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_57, i32 52, i32 62"   --->   Operation 3473 'partselect' 'exp_tmp_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln501_26 = zext i11 %exp_tmp_11"   --->   Operation 3474 'zext' 'zext_ln501_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3475 [1/1] (0.00ns)   --->   "%trunc_ln574_7 = trunc i64 %ireg_57"   --->   Operation 3475 'trunc' 'trunc_ln574_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3476 [1/1] (0.00ns)   --->   "%p_Result_131 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7"   --->   Operation 3476 'bitconcatenate' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln578_7 = zext i53 %p_Result_131"   --->   Operation 3477 'zext' 'zext_ln578_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3478 [1/1] (1.10ns)   --->   "%man_V_30 = sub i54 0, i54 %zext_ln578_7"   --->   Operation 3478 'sub' 'man_V_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3479 [1/1] (0.40ns)   --->   "%man_V_31 = select i1 %p_Result_130, i54 %man_V_30, i54 %zext_ln578_7"   --->   Operation 3479 'select' 'man_V_31' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3480 [1/1] (1.13ns)   --->   "%icmp_ln580_26 = icmp_eq  i63 %trunc_ln564_5, i63 0"   --->   Operation 3480 'icmp' 'icmp_ln580_26' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3481 [1/1] (0.80ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln501_26"   --->   Operation 3481 'sub' 'F2_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3482 [1/1] (0.97ns)   --->   "%icmp_ln590_11 = icmp_sgt  i12 %F2_7, i12 8"   --->   Operation 3482 'icmp' 'icmp_ln590_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3483 [1/1] (0.80ns)   --->   "%add_ln590_11 = add i12 %F2_7, i12 4088"   --->   Operation 3483 'add' 'add_ln590_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3484 [1/1] (0.80ns)   --->   "%sub_ln590_11 = sub i12 8, i12 %F2_7"   --->   Operation 3484 'sub' 'sub_ln590_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3485 [1/1] (0.37ns)   --->   "%sh_amt_7 = select i1 %icmp_ln590_11, i12 %add_ln590_11, i12 %sub_ln590_11"   --->   Operation 3485 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln590_7 = sext i12 %sh_amt_7"   --->   Operation 3486 'sext' 'sext_ln590_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3487 [1/1] (0.97ns)   --->   "%icmp_ln591_11 = icmp_eq  i12 %F2_7, i12 8"   --->   Operation 3487 'icmp' 'icmp_ln591_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3488 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i54 %man_V_31"   --->   Operation 3488 'trunc' 'trunc_ln592_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3489 [1/1] (0.97ns)   --->   "%icmp_ln594_11 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 3489 'icmp' 'icmp_ln594_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_7, i32 4, i32 11"   --->   Operation 3490 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3491 [1/1] (0.84ns)   --->   "%icmp_ln612_6 = icmp_eq  i8 %tmp_61, i8 0"   --->   Operation 3491 'icmp' 'icmp_ln612_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%zext_ln595_7 = zext i32 %sext_ln590_7"   --->   Operation 3492 'zext' 'zext_ln595_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%ashr_ln595_11 = ashr i54 %man_V_31, i54 %zext_ln595_7"   --->   Operation 3493 'ashr' 'ashr_ln595_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%trunc_ln595_7 = trunc i54 %ashr_ln595_11"   --->   Operation 3494 'trunc' 'trunc_ln595_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_57, i32 63"   --->   Operation 3495 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%select_ln597_6 = select i1 %tmp_62, i16 65535, i16 0"   --->   Operation 3496 'select' 'select_ln597_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%sext_ln590_7cast = trunc i32 %sext_ln590_7"   --->   Operation 3497 'trunc' 'sext_ln590_7cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%shl_ln613_11 = shl i16 %trunc_ln592_6, i16 %sext_ln590_7cast"   --->   Operation 3498 'shl' 'shl_ln613_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_32)   --->   "%xor_ln580_6 = xor i1 %icmp_ln580_26, i1 1"   --->   Operation 3499 'xor' 'xor_ln580_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_32)   --->   "%and_ln591_6 = and i1 %icmp_ln591_11, i1 %xor_ln580_6"   --->   Operation 3500 'and' 'and_ln591_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3501 [1/1] (0.28ns)   --->   "%or_ln591_6 = or i1 %icmp_ln580_26, i1 %icmp_ln591_11"   --->   Operation 3501 'or' 'or_ln591_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_6)   --->   "%xor_ln591_6 = xor i1 %or_ln591_6, i1 1"   --->   Operation 3502 'xor' 'xor_ln591_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3503 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_6 = and i1 %icmp_ln590_11, i1 %xor_ln591_6"   --->   Operation 3503 'and' 'and_ln590_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_31)   --->   "%and_ln594_7 = and i1 %and_ln590_6, i1 %icmp_ln594_11"   --->   Operation 3504 'and' 'and_ln594_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%or_ln590_6 = or i1 %or_ln591_6, i1 %icmp_ln590_11"   --->   Operation 3505 'or' 'or_ln590_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%xor_ln590_6 = xor i1 %or_ln590_6, i1 1"   --->   Operation 3506 'xor' 'xor_ln590_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_11)   --->   "%and_ln612_6 = and i1 %icmp_ln612_6, i1 %xor_ln590_6"   --->   Operation 3507 'and' 'and_ln612_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_33)   --->   "%select_ln580_30 = select i1 %icmp_ln580_26, i16 0, i16 %shl_ln613_11"   --->   Operation 3508 'select' 'select_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3509 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_11 = or i1 %icmp_ln580_26, i1 %and_ln612_6"   --->   Operation 3509 'or' 'or_ln580_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3510 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_31 = select i1 %and_ln594_7, i16 %trunc_ln595_7, i16 %select_ln597_6"   --->   Operation 3510 'select' 'select_ln580_31' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3511 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_32 = select i1 %and_ln591_6, i16 %trunc_ln592_6, i16 0"   --->   Operation 3511 'select' 'select_ln580_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3512 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_33 = select i1 %or_ln580_11, i16 %select_ln580_30, i16 %select_ln580_31"   --->   Operation 3512 'select' 'select_ln580_33' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_34)   --->   "%or_ln580_12 = or i1 %or_ln580_11, i1 %and_ln590_6"   --->   Operation 3513 'or' 'or_ln580_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3514 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_34 = select i1 %or_ln580_12, i16 %select_ln580_33, i16 %select_ln580_32"   --->   Operation 3514 'select' 'select_ln580_34' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3515 [1/1] (0.00ns)   --->   "%ireg_58 = bitcast i64 %temp_c4_o1_6"   --->   Operation 3515 'bitcast' 'ireg_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln564_6 = trunc i64 %ireg_58"   --->   Operation 3516 'trunc' 'trunc_ln564_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3517 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_58, i32 63"   --->   Operation 3517 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3518 [1/1] (0.00ns)   --->   "%exp_tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_58, i32 52, i32 62"   --->   Operation 3518 'partselect' 'exp_tmp_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln501_27 = zext i11 %exp_tmp_12"   --->   Operation 3519 'zext' 'zext_ln501_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3520 [1/1] (0.00ns)   --->   "%trunc_ln574_8 = trunc i64 %ireg_58"   --->   Operation 3520 'trunc' 'trunc_ln574_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3521 [1/1] (0.00ns)   --->   "%p_Result_133 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_8"   --->   Operation 3521 'bitconcatenate' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3522 [1/1] (0.00ns)   --->   "%zext_ln578_8 = zext i53 %p_Result_133"   --->   Operation 3522 'zext' 'zext_ln578_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3523 [1/1] (1.10ns)   --->   "%man_V_33 = sub i54 0, i54 %zext_ln578_8"   --->   Operation 3523 'sub' 'man_V_33' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3524 [1/1] (0.40ns)   --->   "%man_V_34 = select i1 %p_Result_132, i54 %man_V_33, i54 %zext_ln578_8"   --->   Operation 3524 'select' 'man_V_34' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3525 [1/1] (1.13ns)   --->   "%icmp_ln580_27 = icmp_eq  i63 %trunc_ln564_6, i63 0"   --->   Operation 3525 'icmp' 'icmp_ln580_27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3526 [1/1] (0.80ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln501_27"   --->   Operation 3526 'sub' 'F2_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3527 [1/1] (0.97ns)   --->   "%icmp_ln590_14 = icmp_sgt  i12 %F2_8, i12 8"   --->   Operation 3527 'icmp' 'icmp_ln590_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3528 [1/1] (0.80ns)   --->   "%add_ln590_14 = add i12 %F2_8, i12 4088"   --->   Operation 3528 'add' 'add_ln590_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3529 [1/1] (0.80ns)   --->   "%sub_ln590_14 = sub i12 8, i12 %F2_8"   --->   Operation 3529 'sub' 'sub_ln590_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3530 [1/1] (0.37ns)   --->   "%sh_amt_8 = select i1 %icmp_ln590_14, i12 %add_ln590_14, i12 %sub_ln590_14"   --->   Operation 3530 'select' 'sh_amt_8' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln590_8 = sext i12 %sh_amt_8"   --->   Operation 3531 'sext' 'sext_ln590_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3532 [1/1] (0.97ns)   --->   "%icmp_ln591_14 = icmp_eq  i12 %F2_8, i12 8"   --->   Operation 3532 'icmp' 'icmp_ln591_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3533 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i54 %man_V_34"   --->   Operation 3533 'trunc' 'trunc_ln592_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3534 [1/1] (0.97ns)   --->   "%icmp_ln594_14 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 3534 'icmp' 'icmp_ln594_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_8, i32 4, i32 11"   --->   Operation 3535 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3536 [1/1] (0.84ns)   --->   "%icmp_ln612_7 = icmp_eq  i8 %tmp_64, i8 0"   --->   Operation 3536 'icmp' 'icmp_ln612_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%zext_ln595_8 = zext i32 %sext_ln590_8"   --->   Operation 3537 'zext' 'zext_ln595_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%ashr_ln595_14 = ashr i54 %man_V_34, i54 %zext_ln595_8"   --->   Operation 3538 'ashr' 'ashr_ln595_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%trunc_ln595_8 = trunc i54 %ashr_ln595_14"   --->   Operation 3539 'trunc' 'trunc_ln595_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_58, i32 63"   --->   Operation 3540 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%select_ln597_7 = select i1 %tmp_65, i16 65535, i16 0"   --->   Operation 3541 'select' 'select_ln597_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%sext_ln590_8cast = trunc i32 %sext_ln590_8"   --->   Operation 3542 'trunc' 'sext_ln590_8cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%shl_ln613_14 = shl i16 %trunc_ln592_7, i16 %sext_ln590_8cast"   --->   Operation 3543 'shl' 'shl_ln613_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_37)   --->   "%xor_ln580_7 = xor i1 %icmp_ln580_27, i1 1"   --->   Operation 3544 'xor' 'xor_ln580_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_37)   --->   "%and_ln591_7 = and i1 %icmp_ln591_14, i1 %xor_ln580_7"   --->   Operation 3545 'and' 'and_ln591_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3546 [1/1] (0.28ns)   --->   "%or_ln591_7 = or i1 %icmp_ln580_27, i1 %icmp_ln591_14"   --->   Operation 3546 'or' 'or_ln591_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_7)   --->   "%xor_ln591_7 = xor i1 %or_ln591_7, i1 1"   --->   Operation 3547 'xor' 'xor_ln591_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3548 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_7 = and i1 %icmp_ln590_14, i1 %xor_ln591_7"   --->   Operation 3548 'and' 'and_ln590_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_36)   --->   "%and_ln594_8 = and i1 %and_ln590_7, i1 %icmp_ln594_14"   --->   Operation 3549 'and' 'and_ln594_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%or_ln590_7 = or i1 %or_ln591_7, i1 %icmp_ln590_14"   --->   Operation 3550 'or' 'or_ln590_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%xor_ln590_7 = xor i1 %or_ln590_7, i1 1"   --->   Operation 3551 'xor' 'xor_ln590_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_13)   --->   "%and_ln612_7 = and i1 %icmp_ln612_7, i1 %xor_ln590_7"   --->   Operation 3552 'and' 'and_ln612_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_38)   --->   "%select_ln580_35 = select i1 %icmp_ln580_27, i16 0, i16 %shl_ln613_14"   --->   Operation 3553 'select' 'select_ln580_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3554 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_13 = or i1 %icmp_ln580_27, i1 %and_ln612_7"   --->   Operation 3554 'or' 'or_ln580_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3555 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_36 = select i1 %and_ln594_8, i16 %trunc_ln595_8, i16 %select_ln597_7"   --->   Operation 3555 'select' 'select_ln580_36' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3556 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_37 = select i1 %and_ln591_7, i16 %trunc_ln592_7, i16 0"   --->   Operation 3556 'select' 'select_ln580_37' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3557 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_38 = select i1 %or_ln580_13, i16 %select_ln580_35, i16 %select_ln580_36"   --->   Operation 3557 'select' 'select_ln580_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_39)   --->   "%or_ln580_14 = or i1 %or_ln580_13, i1 %and_ln590_7"   --->   Operation 3558 'or' 'or_ln580_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3559 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_39 = select i1 %or_ln580_14, i16 %select_ln580_38, i16 %select_ln580_37"   --->   Operation 3559 'select' 'select_ln580_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3560 [1/1] (0.00ns)   --->   "%ireg_59 = bitcast i64 %temp_c4_o2_6"   --->   Operation 3560 'bitcast' 'ireg_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3561 [1/1] (0.00ns)   --->   "%trunc_ln564_7 = trunc i64 %ireg_59"   --->   Operation 3561 'trunc' 'trunc_ln564_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3562 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_59, i32 63"   --->   Operation 3562 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3563 [1/1] (0.00ns)   --->   "%exp_tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_59, i32 52, i32 62"   --->   Operation 3563 'partselect' 'exp_tmp_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln501_33 = zext i11 %exp_tmp_13"   --->   Operation 3564 'zext' 'zext_ln501_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3565 [1/1] (0.00ns)   --->   "%trunc_ln574_9 = trunc i64 %ireg_59"   --->   Operation 3565 'trunc' 'trunc_ln574_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3566 [1/1] (0.00ns)   --->   "%p_Result_135 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_9"   --->   Operation 3566 'bitconcatenate' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3567 [1/1] (0.00ns)   --->   "%zext_ln578_9 = zext i53 %p_Result_135"   --->   Operation 3567 'zext' 'zext_ln578_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3568 [1/1] (1.10ns)   --->   "%man_V_36 = sub i54 0, i54 %zext_ln578_9"   --->   Operation 3568 'sub' 'man_V_36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3569 [1/1] (0.40ns)   --->   "%man_V_37 = select i1 %p_Result_134, i54 %man_V_36, i54 %zext_ln578_9"   --->   Operation 3569 'select' 'man_V_37' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3570 [1/1] (1.13ns)   --->   "%icmp_ln580_33 = icmp_eq  i63 %trunc_ln564_7, i63 0"   --->   Operation 3570 'icmp' 'icmp_ln580_33' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3571 [1/1] (0.80ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln501_33"   --->   Operation 3571 'sub' 'F2_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3572 [1/1] (0.97ns)   --->   "%icmp_ln590_20 = icmp_sgt  i12 %F2_9, i12 8"   --->   Operation 3572 'icmp' 'icmp_ln590_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3573 [1/1] (0.80ns)   --->   "%add_ln590_20 = add i12 %F2_9, i12 4088"   --->   Operation 3573 'add' 'add_ln590_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3574 [1/1] (0.80ns)   --->   "%sub_ln590_20 = sub i12 8, i12 %F2_9"   --->   Operation 3574 'sub' 'sub_ln590_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3575 [1/1] (0.37ns)   --->   "%sh_amt_9 = select i1 %icmp_ln590_20, i12 %add_ln590_20, i12 %sub_ln590_20"   --->   Operation 3575 'select' 'sh_amt_9' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln590_9 = sext i12 %sh_amt_9"   --->   Operation 3576 'sext' 'sext_ln590_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3577 [1/1] (0.97ns)   --->   "%icmp_ln591_20 = icmp_eq  i12 %F2_9, i12 8"   --->   Operation 3577 'icmp' 'icmp_ln591_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3578 [1/1] (0.00ns)   --->   "%trunc_ln592_8 = trunc i54 %man_V_37"   --->   Operation 3578 'trunc' 'trunc_ln592_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3579 [1/1] (0.97ns)   --->   "%icmp_ln594_20 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 3579 'icmp' 'icmp_ln594_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3580 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_9, i32 4, i32 11"   --->   Operation 3580 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3581 [1/1] (0.84ns)   --->   "%icmp_ln612_8 = icmp_eq  i8 %tmp_67, i8 0"   --->   Operation 3581 'icmp' 'icmp_ln612_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%zext_ln595_9 = zext i32 %sext_ln590_9"   --->   Operation 3582 'zext' 'zext_ln595_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%ashr_ln595_20 = ashr i54 %man_V_37, i54 %zext_ln595_9"   --->   Operation 3583 'ashr' 'ashr_ln595_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%trunc_ln595_9 = trunc i54 %ashr_ln595_20"   --->   Operation 3584 'trunc' 'trunc_ln595_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_59, i32 63"   --->   Operation 3585 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%select_ln597_8 = select i1 %tmp_68, i16 65535, i16 0"   --->   Operation 3586 'select' 'select_ln597_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%sext_ln590_9cast = trunc i32 %sext_ln590_9"   --->   Operation 3587 'trunc' 'sext_ln590_9cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%shl_ln613_20 = shl i16 %trunc_ln592_8, i16 %sext_ln590_9cast"   --->   Operation 3588 'shl' 'shl_ln613_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_42)   --->   "%xor_ln580_8 = xor i1 %icmp_ln580_33, i1 1"   --->   Operation 3589 'xor' 'xor_ln580_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_42)   --->   "%and_ln591_8 = and i1 %icmp_ln591_20, i1 %xor_ln580_8"   --->   Operation 3590 'and' 'and_ln591_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3591 [1/1] (0.28ns)   --->   "%or_ln591_8 = or i1 %icmp_ln580_33, i1 %icmp_ln591_20"   --->   Operation 3591 'or' 'or_ln591_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_8)   --->   "%xor_ln591_8 = xor i1 %or_ln591_8, i1 1"   --->   Operation 3592 'xor' 'xor_ln591_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3593 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_8 = and i1 %icmp_ln590_20, i1 %xor_ln591_8"   --->   Operation 3593 'and' 'and_ln590_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_41)   --->   "%and_ln594_9 = and i1 %and_ln590_8, i1 %icmp_ln594_20"   --->   Operation 3594 'and' 'and_ln594_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%or_ln590_8 = or i1 %or_ln591_8, i1 %icmp_ln590_20"   --->   Operation 3595 'or' 'or_ln590_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%xor_ln590_8 = xor i1 %or_ln590_8, i1 1"   --->   Operation 3596 'xor' 'xor_ln590_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_15)   --->   "%and_ln612_8 = and i1 %icmp_ln612_8, i1 %xor_ln590_8"   --->   Operation 3597 'and' 'and_ln612_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_43)   --->   "%select_ln580_40 = select i1 %icmp_ln580_33, i16 0, i16 %shl_ln613_20"   --->   Operation 3598 'select' 'select_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3599 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_15 = or i1 %icmp_ln580_33, i1 %and_ln612_8"   --->   Operation 3599 'or' 'or_ln580_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3600 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_41 = select i1 %and_ln594_9, i16 %trunc_ln595_9, i16 %select_ln597_8"   --->   Operation 3600 'select' 'select_ln580_41' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3601 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_42 = select i1 %and_ln591_8, i16 %trunc_ln592_8, i16 0"   --->   Operation 3601 'select' 'select_ln580_42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3602 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_43 = select i1 %or_ln580_15, i16 %select_ln580_40, i16 %select_ln580_41"   --->   Operation 3602 'select' 'select_ln580_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_44)   --->   "%or_ln580_16 = or i1 %or_ln580_15, i1 %and_ln590_8"   --->   Operation 3603 'or' 'or_ln580_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3604 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_44 = select i1 %or_ln580_16, i16 %select_ln580_43, i16 %select_ln580_42"   --->   Operation 3604 'select' 'select_ln580_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3605 [1/1] (0.00ns)   --->   "%ireg_60 = bitcast i64 %temp_c5_o1_4"   --->   Operation 3605 'bitcast' 'ireg_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3606 [1/1] (0.00ns)   --->   "%trunc_ln564_8 = trunc i64 %ireg_60"   --->   Operation 3606 'trunc' 'trunc_ln564_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3607 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_60, i32 63"   --->   Operation 3607 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3608 [1/1] (0.00ns)   --->   "%exp_tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_60, i32 52, i32 62"   --->   Operation 3608 'partselect' 'exp_tmp_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln501_40 = zext i11 %exp_tmp_14"   --->   Operation 3609 'zext' 'zext_ln501_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln574_10 = trunc i64 %ireg_60"   --->   Operation 3610 'trunc' 'trunc_ln574_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3611 [1/1] (0.00ns)   --->   "%p_Result_137 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_10"   --->   Operation 3611 'bitconcatenate' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3612 [1/1] (0.00ns)   --->   "%zext_ln578_10 = zext i53 %p_Result_137"   --->   Operation 3612 'zext' 'zext_ln578_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3613 [1/1] (1.10ns)   --->   "%man_V_39 = sub i54 0, i54 %zext_ln578_10"   --->   Operation 3613 'sub' 'man_V_39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3614 [1/1] (0.40ns)   --->   "%man_V_40 = select i1 %p_Result_136, i54 %man_V_39, i54 %zext_ln578_10"   --->   Operation 3614 'select' 'man_V_40' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3615 [1/1] (1.13ns)   --->   "%icmp_ln580_40 = icmp_eq  i63 %trunc_ln564_8, i63 0"   --->   Operation 3615 'icmp' 'icmp_ln580_40' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3616 [1/1] (0.80ns)   --->   "%F2_10 = sub i12 1075, i12 %zext_ln501_40"   --->   Operation 3616 'sub' 'F2_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3617 [1/1] (0.97ns)   --->   "%icmp_ln590_26 = icmp_sgt  i12 %F2_10, i12 8"   --->   Operation 3617 'icmp' 'icmp_ln590_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3618 [1/1] (0.80ns)   --->   "%add_ln590_26 = add i12 %F2_10, i12 4088"   --->   Operation 3618 'add' 'add_ln590_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3619 [1/1] (0.80ns)   --->   "%sub_ln590_26 = sub i12 8, i12 %F2_10"   --->   Operation 3619 'sub' 'sub_ln590_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3620 [1/1] (0.37ns)   --->   "%sh_amt_10 = select i1 %icmp_ln590_26, i12 %add_ln590_26, i12 %sub_ln590_26"   --->   Operation 3620 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln590_10 = sext i12 %sh_amt_10"   --->   Operation 3621 'sext' 'sext_ln590_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3622 [1/1] (0.97ns)   --->   "%icmp_ln591_26 = icmp_eq  i12 %F2_10, i12 8"   --->   Operation 3622 'icmp' 'icmp_ln591_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3623 [1/1] (0.00ns)   --->   "%trunc_ln592_9 = trunc i54 %man_V_40"   --->   Operation 3623 'trunc' 'trunc_ln592_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3624 [1/1] (0.97ns)   --->   "%icmp_ln594_26 = icmp_ult  i12 %sh_amt_10, i12 54"   --->   Operation 3624 'icmp' 'icmp_ln594_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3625 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_10, i32 4, i32 11"   --->   Operation 3625 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3626 [1/1] (0.84ns)   --->   "%icmp_ln612_9 = icmp_eq  i8 %tmp_70, i8 0"   --->   Operation 3626 'icmp' 'icmp_ln612_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%zext_ln595_10 = zext i32 %sext_ln590_10"   --->   Operation 3627 'zext' 'zext_ln595_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%ashr_ln595_26 = ashr i54 %man_V_40, i54 %zext_ln595_10"   --->   Operation 3628 'ashr' 'ashr_ln595_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%trunc_ln595_10 = trunc i54 %ashr_ln595_26"   --->   Operation 3629 'trunc' 'trunc_ln595_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_60, i32 63"   --->   Operation 3630 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%select_ln597_9 = select i1 %tmp_71, i16 65535, i16 0"   --->   Operation 3631 'select' 'select_ln597_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%sext_ln590_10cast = trunc i32 %sext_ln590_10"   --->   Operation 3632 'trunc' 'sext_ln590_10cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%shl_ln613_26 = shl i16 %trunc_ln592_9, i16 %sext_ln590_10cast"   --->   Operation 3633 'shl' 'shl_ln613_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_47)   --->   "%xor_ln580_9 = xor i1 %icmp_ln580_40, i1 1"   --->   Operation 3634 'xor' 'xor_ln580_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_47)   --->   "%and_ln591_9 = and i1 %icmp_ln591_26, i1 %xor_ln580_9"   --->   Operation 3635 'and' 'and_ln591_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3636 [1/1] (0.28ns)   --->   "%or_ln591_9 = or i1 %icmp_ln580_40, i1 %icmp_ln591_26"   --->   Operation 3636 'or' 'or_ln591_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_9)   --->   "%xor_ln591_9 = xor i1 %or_ln591_9, i1 1"   --->   Operation 3637 'xor' 'xor_ln591_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3638 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_9 = and i1 %icmp_ln590_26, i1 %xor_ln591_9"   --->   Operation 3638 'and' 'and_ln590_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_46)   --->   "%and_ln594_10 = and i1 %and_ln590_9, i1 %icmp_ln594_26"   --->   Operation 3639 'and' 'and_ln594_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%or_ln590_9 = or i1 %or_ln591_9, i1 %icmp_ln590_26"   --->   Operation 3640 'or' 'or_ln590_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%xor_ln590_9 = xor i1 %or_ln590_9, i1 1"   --->   Operation 3641 'xor' 'xor_ln590_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_17)   --->   "%and_ln612_9 = and i1 %icmp_ln612_9, i1 %xor_ln590_9"   --->   Operation 3642 'and' 'and_ln612_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_48)   --->   "%select_ln580_45 = select i1 %icmp_ln580_40, i16 0, i16 %shl_ln613_26"   --->   Operation 3643 'select' 'select_ln580_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3644 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_17 = or i1 %icmp_ln580_40, i1 %and_ln612_9"   --->   Operation 3644 'or' 'or_ln580_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3645 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_46 = select i1 %and_ln594_10, i16 %trunc_ln595_10, i16 %select_ln597_9"   --->   Operation 3645 'select' 'select_ln580_46' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3646 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_47 = select i1 %and_ln591_9, i16 %trunc_ln592_9, i16 0"   --->   Operation 3646 'select' 'select_ln580_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3647 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_48 = select i1 %or_ln580_17, i16 %select_ln580_45, i16 %select_ln580_46"   --->   Operation 3647 'select' 'select_ln580_48' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_49)   --->   "%or_ln580_18 = or i1 %or_ln580_17, i1 %and_ln590_9"   --->   Operation 3648 'or' 'or_ln580_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3649 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_49 = select i1 %or_ln580_18, i16 %select_ln580_48, i16 %select_ln580_47"   --->   Operation 3649 'select' 'select_ln580_49' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3650 [1/1] (0.00ns)   --->   "%ireg_61 = bitcast i64 %temp_c5_o2_4"   --->   Operation 3650 'bitcast' 'ireg_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln564_9 = trunc i64 %ireg_61"   --->   Operation 3651 'trunc' 'trunc_ln564_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3652 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_61, i32 63"   --->   Operation 3652 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3653 [1/1] (0.00ns)   --->   "%exp_tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_61, i32 52, i32 62"   --->   Operation 3653 'partselect' 'exp_tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3654 [1/1] (0.00ns)   --->   "%zext_ln501_43 = zext i11 %exp_tmp_15"   --->   Operation 3654 'zext' 'zext_ln501_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3655 [1/1] (0.00ns)   --->   "%trunc_ln574_11 = trunc i64 %ireg_61"   --->   Operation 3655 'trunc' 'trunc_ln574_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3656 [1/1] (0.00ns)   --->   "%p_Result_139 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_11"   --->   Operation 3656 'bitconcatenate' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln578_11 = zext i53 %p_Result_139"   --->   Operation 3657 'zext' 'zext_ln578_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3658 [1/1] (1.10ns)   --->   "%man_V_42 = sub i54 0, i54 %zext_ln578_11"   --->   Operation 3658 'sub' 'man_V_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3659 [1/1] (0.40ns)   --->   "%man_V_43 = select i1 %p_Result_138, i54 %man_V_42, i54 %zext_ln578_11"   --->   Operation 3659 'select' 'man_V_43' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3660 [1/1] (1.13ns)   --->   "%icmp_ln580_43 = icmp_eq  i63 %trunc_ln564_9, i63 0"   --->   Operation 3660 'icmp' 'icmp_ln580_43' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3661 [1/1] (0.80ns)   --->   "%F2_11 = sub i12 1075, i12 %zext_ln501_43"   --->   Operation 3661 'sub' 'F2_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3662 [1/1] (0.97ns)   --->   "%icmp_ln590_32 = icmp_sgt  i12 %F2_11, i12 8"   --->   Operation 3662 'icmp' 'icmp_ln590_32' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3663 [1/1] (0.80ns)   --->   "%add_ln590_32 = add i12 %F2_11, i12 4088"   --->   Operation 3663 'add' 'add_ln590_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3664 [1/1] (0.80ns)   --->   "%sub_ln590_32 = sub i12 8, i12 %F2_11"   --->   Operation 3664 'sub' 'sub_ln590_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3665 [1/1] (0.37ns)   --->   "%sh_amt_11 = select i1 %icmp_ln590_32, i12 %add_ln590_32, i12 %sub_ln590_32"   --->   Operation 3665 'select' 'sh_amt_11' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln590_11 = sext i12 %sh_amt_11"   --->   Operation 3666 'sext' 'sext_ln590_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3667 [1/1] (0.97ns)   --->   "%icmp_ln591_32 = icmp_eq  i12 %F2_11, i12 8"   --->   Operation 3667 'icmp' 'icmp_ln591_32' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3668 [1/1] (0.00ns)   --->   "%trunc_ln592_10 = trunc i54 %man_V_43"   --->   Operation 3668 'trunc' 'trunc_ln592_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3669 [1/1] (0.97ns)   --->   "%icmp_ln594_32 = icmp_ult  i12 %sh_amt_11, i12 54"   --->   Operation 3669 'icmp' 'icmp_ln594_32' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3670 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_11, i32 4, i32 11"   --->   Operation 3670 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3671 [1/1] (0.84ns)   --->   "%icmp_ln612_10 = icmp_eq  i8 %tmp_73, i8 0"   --->   Operation 3671 'icmp' 'icmp_ln612_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%zext_ln595_11 = zext i32 %sext_ln590_11"   --->   Operation 3672 'zext' 'zext_ln595_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%ashr_ln595_32 = ashr i54 %man_V_43, i54 %zext_ln595_11"   --->   Operation 3673 'ashr' 'ashr_ln595_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%trunc_ln595_11 = trunc i54 %ashr_ln595_32"   --->   Operation 3674 'trunc' 'trunc_ln595_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_61, i32 63"   --->   Operation 3675 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%select_ln597_10 = select i1 %tmp_74, i16 65535, i16 0"   --->   Operation 3676 'select' 'select_ln597_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_50)   --->   "%sext_ln590_11cast = trunc i32 %sext_ln590_11"   --->   Operation 3677 'trunc' 'sext_ln590_11cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_50)   --->   "%shl_ln613_32 = shl i16 %trunc_ln592_10, i16 %sext_ln590_11cast"   --->   Operation 3678 'shl' 'shl_ln613_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%xor_ln580_10 = xor i1 %icmp_ln580_43, i1 1"   --->   Operation 3679 'xor' 'xor_ln580_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln591_10 = and i1 %icmp_ln591_32, i1 %xor_ln580_10"   --->   Operation 3680 'and' 'and_ln591_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%select_ln591_1 = select i1 %and_ln591_10, i16 %trunc_ln592_10, i16 0"   --->   Operation 3681 'select' 'select_ln591_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3682 [1/1] (0.28ns)   --->   "%or_ln591_10 = or i1 %icmp_ln580_43, i1 %icmp_ln591_32"   --->   Operation 3682 'or' 'or_ln591_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_10)   --->   "%xor_ln591_10 = xor i1 %or_ln591_10, i1 1"   --->   Operation 3683 'xor' 'xor_ln591_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3684 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_10 = and i1 %icmp_ln590_32, i1 %xor_ln591_10"   --->   Operation 3684 'and' 'and_ln590_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%xor_ln594_1 = xor i1 %icmp_ln594_32, i1 1"   --->   Operation 3685 'xor' 'xor_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_11 = and i1 %and_ln590_10, i1 %xor_ln594_1"   --->   Operation 3686 'and' 'and_ln594_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3687 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_3 = select i1 %and_ln594_11, i16 %select_ln597_10, i16 %select_ln591_1"   --->   Operation 3687 'select' 'select_ln594_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_12 = and i1 %and_ln590_10, i1 %icmp_ln594_32"   --->   Operation 3688 'and' 'and_ln594_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3689 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_4 = select i1 %and_ln594_12, i16 %trunc_ln595_11, i16 %select_ln594_3"   --->   Operation 3689 'select' 'select_ln594_4' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_10)   --->   "%or_ln590_10 = or i1 %or_ln591_10, i1 %icmp_ln590_32"   --->   Operation 3690 'or' 'or_ln590_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_10)   --->   "%xor_ln590_10 = xor i1 %or_ln590_10, i1 1"   --->   Operation 3691 'xor' 'xor_ln590_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3692 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_10 = and i1 %icmp_ln612_10, i1 %xor_ln590_10"   --->   Operation 3692 'and' 'and_ln612_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_50)   --->   "%select_ln612_1 = select i1 %and_ln612_10, i16 %shl_ln613_32, i16 %select_ln594_4"   --->   Operation 3693 'select' 'select_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3694 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_50 = select i1 %icmp_ln580_43, i16 0, i16 %select_ln612_1"   --->   Operation 3694 'select' 'select_ln580_50' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3695 [1/1] (0.00ns)   --->   "%ireg_62 = bitcast i64 %temp_c6_o1_2"   --->   Operation 3695 'bitcast' 'ireg_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln564_10 = trunc i64 %ireg_62"   --->   Operation 3696 'trunc' 'trunc_ln564_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3697 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_62, i32 63"   --->   Operation 3697 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3698 [1/1] (0.00ns)   --->   "%exp_tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_62, i32 52, i32 62"   --->   Operation 3698 'partselect' 'exp_tmp_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3699 [1/1] (0.00ns)   --->   "%zext_ln501_46 = zext i11 %exp_tmp_16"   --->   Operation 3699 'zext' 'zext_ln501_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3700 [1/1] (0.00ns)   --->   "%trunc_ln574_12 = trunc i64 %ireg_62"   --->   Operation 3700 'trunc' 'trunc_ln574_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3701 [1/1] (0.00ns)   --->   "%p_Result_141 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_12"   --->   Operation 3701 'bitconcatenate' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln578_12 = zext i53 %p_Result_141"   --->   Operation 3702 'zext' 'zext_ln578_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3703 [1/1] (1.10ns)   --->   "%man_V_45 = sub i54 0, i54 %zext_ln578_12"   --->   Operation 3703 'sub' 'man_V_45' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3704 [1/1] (0.40ns)   --->   "%man_V_46 = select i1 %p_Result_140, i54 %man_V_45, i54 %zext_ln578_12"   --->   Operation 3704 'select' 'man_V_46' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3705 [1/1] (1.13ns)   --->   "%icmp_ln580_46 = icmp_eq  i63 %trunc_ln564_10, i63 0"   --->   Operation 3705 'icmp' 'icmp_ln580_46' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3706 [1/1] (0.80ns)   --->   "%F2_12 = sub i12 1075, i12 %zext_ln501_46"   --->   Operation 3706 'sub' 'F2_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3707 [1/1] (0.97ns)   --->   "%icmp_ln590_38 = icmp_sgt  i12 %F2_12, i12 8"   --->   Operation 3707 'icmp' 'icmp_ln590_38' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3708 [1/1] (0.80ns)   --->   "%add_ln590_38 = add i12 %F2_12, i12 4088"   --->   Operation 3708 'add' 'add_ln590_38' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3709 [1/1] (0.80ns)   --->   "%sub_ln590_38 = sub i12 8, i12 %F2_12"   --->   Operation 3709 'sub' 'sub_ln590_38' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3710 [1/1] (0.37ns)   --->   "%sh_amt_12 = select i1 %icmp_ln590_38, i12 %add_ln590_38, i12 %sub_ln590_38"   --->   Operation 3710 'select' 'sh_amt_12' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln590_12 = sext i12 %sh_amt_12"   --->   Operation 3711 'sext' 'sext_ln590_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3712 [1/1] (0.97ns)   --->   "%icmp_ln591_38 = icmp_eq  i12 %F2_12, i12 8"   --->   Operation 3712 'icmp' 'icmp_ln591_38' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3713 [1/1] (0.00ns)   --->   "%trunc_ln592_11 = trunc i54 %man_V_46"   --->   Operation 3713 'trunc' 'trunc_ln592_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3714 [1/1] (0.97ns)   --->   "%icmp_ln594_38 = icmp_ult  i12 %sh_amt_12, i12 54"   --->   Operation 3714 'icmp' 'icmp_ln594_38' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3715 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_12, i32 4, i32 11"   --->   Operation 3715 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3716 [1/1] (0.84ns)   --->   "%icmp_ln612_11 = icmp_eq  i8 %tmp_76, i8 0"   --->   Operation 3716 'icmp' 'icmp_ln612_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%zext_ln595_12 = zext i32 %sext_ln590_12"   --->   Operation 3717 'zext' 'zext_ln595_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%ashr_ln595_38 = ashr i54 %man_V_46, i54 %zext_ln595_12"   --->   Operation 3718 'ashr' 'ashr_ln595_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%trunc_ln595_12 = trunc i54 %ashr_ln595_38"   --->   Operation 3719 'trunc' 'trunc_ln595_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_62, i32 63"   --->   Operation 3720 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%select_ln597_11 = select i1 %tmp_77, i16 65535, i16 0"   --->   Operation 3721 'select' 'select_ln597_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_54)   --->   "%sext_ln590_12cast = trunc i32 %sext_ln590_12"   --->   Operation 3722 'trunc' 'sext_ln590_12cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_54)   --->   "%shl_ln613_38 = shl i16 %trunc_ln592_11, i16 %sext_ln590_12cast"   --->   Operation 3723 'shl' 'shl_ln613_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%xor_ln580_11 = xor i1 %icmp_ln580_46, i1 1"   --->   Operation 3724 'xor' 'xor_ln580_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_53)   --->   "%and_ln591_11 = and i1 %icmp_ln591_38, i1 %xor_ln580_11"   --->   Operation 3725 'and' 'and_ln591_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3726 [1/1] (0.28ns)   --->   "%or_ln591_11 = or i1 %icmp_ln580_46, i1 %icmp_ln591_38"   --->   Operation 3726 'or' 'or_ln591_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_11)   --->   "%xor_ln591_11 = xor i1 %or_ln591_11, i1 1"   --->   Operation 3727 'xor' 'xor_ln591_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3728 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_11 = and i1 %icmp_ln590_38, i1 %xor_ln591_11"   --->   Operation 3728 'and' 'and_ln590_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_52)   --->   "%and_ln594_13 = and i1 %and_ln590_11, i1 %icmp_ln594_38"   --->   Operation 3729 'and' 'and_ln594_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%or_ln590_11 = or i1 %or_ln591_11, i1 %icmp_ln590_38"   --->   Operation 3730 'or' 'or_ln590_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%xor_ln590_11 = xor i1 %or_ln590_11, i1 1"   --->   Operation 3731 'xor' 'xor_ln590_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_19)   --->   "%and_ln612_11 = and i1 %icmp_ln612_11, i1 %xor_ln590_11"   --->   Operation 3732 'and' 'and_ln612_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_54)   --->   "%select_ln580_51 = select i1 %icmp_ln580_46, i16 0, i16 %shl_ln613_38"   --->   Operation 3733 'select' 'select_ln580_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3734 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_19 = or i1 %icmp_ln580_46, i1 %and_ln612_11"   --->   Operation 3734 'or' 'or_ln580_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3735 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_52 = select i1 %and_ln594_13, i16 %trunc_ln595_12, i16 %select_ln597_11"   --->   Operation 3735 'select' 'select_ln580_52' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3736 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_53 = select i1 %and_ln591_11, i16 %trunc_ln592_11, i16 0"   --->   Operation 3736 'select' 'select_ln580_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3737 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_54 = select i1 %or_ln580_19, i16 %select_ln580_51, i16 %select_ln580_52"   --->   Operation 3737 'select' 'select_ln580_54' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_55)   --->   "%or_ln580_20 = or i1 %or_ln580_19, i1 %and_ln590_11"   --->   Operation 3738 'or' 'or_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3739 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_55 = select i1 %or_ln580_20, i16 %select_ln580_54, i16 %select_ln580_53"   --->   Operation 3739 'select' 'select_ln580_55' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3740 [1/1] (0.00ns)   --->   "%ireg_63 = bitcast i64 %temp_c6_o2_2"   --->   Operation 3740 'bitcast' 'ireg_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3741 [1/1] (0.00ns)   --->   "%trunc_ln564_11 = trunc i64 %ireg_63"   --->   Operation 3741 'trunc' 'trunc_ln564_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3742 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_63, i32 63"   --->   Operation 3742 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3743 [1/1] (0.00ns)   --->   "%exp_tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_63, i32 52, i32 62"   --->   Operation 3743 'partselect' 'exp_tmp_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3744 [1/1] (0.00ns)   --->   "%zext_ln501_49 = zext i11 %exp_tmp_17"   --->   Operation 3744 'zext' 'zext_ln501_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3745 [1/1] (0.00ns)   --->   "%trunc_ln574_13 = trunc i64 %ireg_63"   --->   Operation 3745 'trunc' 'trunc_ln574_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3746 [1/1] (0.00ns)   --->   "%p_Result_143 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_13"   --->   Operation 3746 'bitconcatenate' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3747 [1/1] (0.00ns)   --->   "%zext_ln578_13 = zext i53 %p_Result_143"   --->   Operation 3747 'zext' 'zext_ln578_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3748 [1/1] (1.10ns)   --->   "%man_V_48 = sub i54 0, i54 %zext_ln578_13"   --->   Operation 3748 'sub' 'man_V_48' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3749 [1/1] (0.40ns)   --->   "%man_V_49 = select i1 %p_Result_142, i54 %man_V_48, i54 %zext_ln578_13"   --->   Operation 3749 'select' 'man_V_49' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3750 [1/1] (1.13ns)   --->   "%icmp_ln580_49 = icmp_eq  i63 %trunc_ln564_11, i63 0"   --->   Operation 3750 'icmp' 'icmp_ln580_49' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3751 [1/1] (0.80ns)   --->   "%F2_13 = sub i12 1075, i12 %zext_ln501_49"   --->   Operation 3751 'sub' 'F2_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3752 [1/1] (0.97ns)   --->   "%icmp_ln590_45 = icmp_sgt  i12 %F2_13, i12 8"   --->   Operation 3752 'icmp' 'icmp_ln590_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3753 [1/1] (0.80ns)   --->   "%add_ln590_45 = add i12 %F2_13, i12 4088"   --->   Operation 3753 'add' 'add_ln590_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3754 [1/1] (0.80ns)   --->   "%sub_ln590_45 = sub i12 8, i12 %F2_13"   --->   Operation 3754 'sub' 'sub_ln590_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3755 [1/1] (0.37ns)   --->   "%sh_amt_13 = select i1 %icmp_ln590_45, i12 %add_ln590_45, i12 %sub_ln590_45"   --->   Operation 3755 'select' 'sh_amt_13' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln590_13 = sext i12 %sh_amt_13"   --->   Operation 3756 'sext' 'sext_ln590_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3757 [1/1] (0.97ns)   --->   "%icmp_ln591_45 = icmp_eq  i12 %F2_13, i12 8"   --->   Operation 3757 'icmp' 'icmp_ln591_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3758 [1/1] (0.00ns)   --->   "%trunc_ln592_12 = trunc i54 %man_V_49"   --->   Operation 3758 'trunc' 'trunc_ln592_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3759 [1/1] (0.97ns)   --->   "%icmp_ln594_45 = icmp_ult  i12 %sh_amt_13, i12 54"   --->   Operation 3759 'icmp' 'icmp_ln594_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3760 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_13, i32 4, i32 11"   --->   Operation 3760 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3761 [1/1] (0.84ns)   --->   "%icmp_ln612_12 = icmp_eq  i8 %tmp_79, i8 0"   --->   Operation 3761 'icmp' 'icmp_ln612_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%zext_ln595_13 = zext i32 %sext_ln590_13"   --->   Operation 3762 'zext' 'zext_ln595_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%ashr_ln595_45 = ashr i54 %man_V_49, i54 %zext_ln595_13"   --->   Operation 3763 'ashr' 'ashr_ln595_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%trunc_ln595_13 = trunc i54 %ashr_ln595_45"   --->   Operation 3764 'trunc' 'trunc_ln595_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_63, i32 63"   --->   Operation 3765 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%select_ln597_12 = select i1 %tmp_80, i16 65535, i16 0"   --->   Operation 3766 'select' 'select_ln597_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_59)   --->   "%sext_ln590_13cast = trunc i32 %sext_ln590_13"   --->   Operation 3767 'trunc' 'sext_ln590_13cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_59)   --->   "%shl_ln613_45 = shl i16 %trunc_ln592_12, i16 %sext_ln590_13cast"   --->   Operation 3768 'shl' 'shl_ln613_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%xor_ln580_12 = xor i1 %icmp_ln580_49, i1 1"   --->   Operation 3769 'xor' 'xor_ln580_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_58)   --->   "%and_ln591_12 = and i1 %icmp_ln591_45, i1 %xor_ln580_12"   --->   Operation 3770 'and' 'and_ln591_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3771 [1/1] (0.28ns)   --->   "%or_ln591_12 = or i1 %icmp_ln580_49, i1 %icmp_ln591_45"   --->   Operation 3771 'or' 'or_ln591_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_12)   --->   "%xor_ln591_12 = xor i1 %or_ln591_12, i1 1"   --->   Operation 3772 'xor' 'xor_ln591_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3773 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_12 = and i1 %icmp_ln590_45, i1 %xor_ln591_12"   --->   Operation 3773 'and' 'and_ln590_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_57)   --->   "%and_ln594_14 = and i1 %and_ln590_12, i1 %icmp_ln594_45"   --->   Operation 3774 'and' 'and_ln594_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%or_ln590_12 = or i1 %or_ln591_12, i1 %icmp_ln590_45"   --->   Operation 3775 'or' 'or_ln590_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%xor_ln590_12 = xor i1 %or_ln590_12, i1 1"   --->   Operation 3776 'xor' 'xor_ln590_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_21)   --->   "%and_ln612_12 = and i1 %icmp_ln612_12, i1 %xor_ln590_12"   --->   Operation 3777 'and' 'and_ln612_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_59)   --->   "%select_ln580_56 = select i1 %icmp_ln580_49, i16 0, i16 %shl_ln613_45"   --->   Operation 3778 'select' 'select_ln580_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3779 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_21 = or i1 %icmp_ln580_49, i1 %and_ln612_12"   --->   Operation 3779 'or' 'or_ln580_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3780 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_57 = select i1 %and_ln594_14, i16 %trunc_ln595_13, i16 %select_ln597_12"   --->   Operation 3780 'select' 'select_ln580_57' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3781 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_58 = select i1 %and_ln591_12, i16 %trunc_ln592_12, i16 0"   --->   Operation 3781 'select' 'select_ln580_58' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3782 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_59 = select i1 %or_ln580_21, i16 %select_ln580_56, i16 %select_ln580_57"   --->   Operation 3782 'select' 'select_ln580_59' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_60)   --->   "%or_ln580_22 = or i1 %or_ln580_21, i1 %and_ln590_12"   --->   Operation 3783 'or' 'or_ln580_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3784 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_60 = select i1 %or_ln580_22, i16 %select_ln580_59, i16 %select_ln580_58"   --->   Operation 3784 'select' 'select_ln580_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3785 [1/1] (0.00ns)   --->   "%ireg_64 = bitcast i64 %temp_c7_o1_2"   --->   Operation 3785 'bitcast' 'ireg_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3786 [1/1] (0.00ns)   --->   "%trunc_ln564_12 = trunc i64 %ireg_64"   --->   Operation 3786 'trunc' 'trunc_ln564_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3787 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_64, i32 63"   --->   Operation 3787 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3788 [1/1] (0.00ns)   --->   "%exp_tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_64, i32 52, i32 62"   --->   Operation 3788 'partselect' 'exp_tmp_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3789 [1/1] (0.00ns)   --->   "%zext_ln501_52 = zext i11 %exp_tmp_18"   --->   Operation 3789 'zext' 'zext_ln501_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3790 [1/1] (0.00ns)   --->   "%trunc_ln574_14 = trunc i64 %ireg_64"   --->   Operation 3790 'trunc' 'trunc_ln574_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3791 [1/1] (0.00ns)   --->   "%p_Result_145 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_14"   --->   Operation 3791 'bitconcatenate' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln578_14 = zext i53 %p_Result_145"   --->   Operation 3792 'zext' 'zext_ln578_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3793 [1/1] (1.10ns)   --->   "%man_V_51 = sub i54 0, i54 %zext_ln578_14"   --->   Operation 3793 'sub' 'man_V_51' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3794 [1/1] (0.40ns)   --->   "%man_V_52 = select i1 %p_Result_144, i54 %man_V_51, i54 %zext_ln578_14"   --->   Operation 3794 'select' 'man_V_52' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3795 [1/1] (1.13ns)   --->   "%icmp_ln580_52 = icmp_eq  i63 %trunc_ln564_12, i63 0"   --->   Operation 3795 'icmp' 'icmp_ln580_52' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3796 [1/1] (0.80ns)   --->   "%F2_14 = sub i12 1075, i12 %zext_ln501_52"   --->   Operation 3796 'sub' 'F2_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3797 [1/1] (0.97ns)   --->   "%icmp_ln590_52 = icmp_sgt  i12 %F2_14, i12 8"   --->   Operation 3797 'icmp' 'icmp_ln590_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3798 [1/1] (0.80ns)   --->   "%add_ln590_52 = add i12 %F2_14, i12 4088"   --->   Operation 3798 'add' 'add_ln590_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3799 [1/1] (0.80ns)   --->   "%sub_ln590_52 = sub i12 8, i12 %F2_14"   --->   Operation 3799 'sub' 'sub_ln590_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3800 [1/1] (0.37ns)   --->   "%sh_amt_14 = select i1 %icmp_ln590_52, i12 %add_ln590_52, i12 %sub_ln590_52"   --->   Operation 3800 'select' 'sh_amt_14' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln590_14 = sext i12 %sh_amt_14"   --->   Operation 3801 'sext' 'sext_ln590_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3802 [1/1] (0.97ns)   --->   "%icmp_ln591_52 = icmp_eq  i12 %F2_14, i12 8"   --->   Operation 3802 'icmp' 'icmp_ln591_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln592_13 = trunc i54 %man_V_52"   --->   Operation 3803 'trunc' 'trunc_ln592_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3804 [1/1] (0.97ns)   --->   "%icmp_ln594_52 = icmp_ult  i12 %sh_amt_14, i12 54"   --->   Operation 3804 'icmp' 'icmp_ln594_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_14, i32 4, i32 11"   --->   Operation 3805 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3806 [1/1] (0.84ns)   --->   "%icmp_ln612_13 = icmp_eq  i8 %tmp_82, i8 0"   --->   Operation 3806 'icmp' 'icmp_ln612_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%zext_ln595_14 = zext i32 %sext_ln590_14"   --->   Operation 3807 'zext' 'zext_ln595_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%ashr_ln595_52 = ashr i54 %man_V_52, i54 %zext_ln595_14"   --->   Operation 3808 'ashr' 'ashr_ln595_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%trunc_ln595_14 = trunc i54 %ashr_ln595_52"   --->   Operation 3809 'trunc' 'trunc_ln595_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_64, i32 63"   --->   Operation 3810 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%select_ln597_13 = select i1 %tmp_83, i16 65535, i16 0"   --->   Operation 3811 'select' 'select_ln597_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_64)   --->   "%sext_ln590_14cast = trunc i32 %sext_ln590_14"   --->   Operation 3812 'trunc' 'sext_ln590_14cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_64)   --->   "%shl_ln613_52 = shl i16 %trunc_ln592_13, i16 %sext_ln590_14cast"   --->   Operation 3813 'shl' 'shl_ln613_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%xor_ln580_13 = xor i1 %icmp_ln580_52, i1 1"   --->   Operation 3814 'xor' 'xor_ln580_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_63)   --->   "%and_ln591_13 = and i1 %icmp_ln591_52, i1 %xor_ln580_13"   --->   Operation 3815 'and' 'and_ln591_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3816 [1/1] (0.28ns)   --->   "%or_ln591_13 = or i1 %icmp_ln580_52, i1 %icmp_ln591_52"   --->   Operation 3816 'or' 'or_ln591_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_13)   --->   "%xor_ln591_13 = xor i1 %or_ln591_13, i1 1"   --->   Operation 3817 'xor' 'xor_ln591_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3818 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_13 = and i1 %icmp_ln590_52, i1 %xor_ln591_13"   --->   Operation 3818 'and' 'and_ln590_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_62)   --->   "%and_ln594_15 = and i1 %and_ln590_13, i1 %icmp_ln594_52"   --->   Operation 3819 'and' 'and_ln594_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%or_ln590_13 = or i1 %or_ln591_13, i1 %icmp_ln590_52"   --->   Operation 3820 'or' 'or_ln590_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%xor_ln590_13 = xor i1 %or_ln590_13, i1 1"   --->   Operation 3821 'xor' 'xor_ln590_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_23)   --->   "%and_ln612_13 = and i1 %icmp_ln612_13, i1 %xor_ln590_13"   --->   Operation 3822 'and' 'and_ln612_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_64)   --->   "%select_ln580_61 = select i1 %icmp_ln580_52, i16 0, i16 %shl_ln613_52"   --->   Operation 3823 'select' 'select_ln580_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3824 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_23 = or i1 %icmp_ln580_52, i1 %and_ln612_13"   --->   Operation 3824 'or' 'or_ln580_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3825 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_62 = select i1 %and_ln594_15, i16 %trunc_ln595_14, i16 %select_ln597_13"   --->   Operation 3825 'select' 'select_ln580_62' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3826 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_63 = select i1 %and_ln591_13, i16 %trunc_ln592_13, i16 0"   --->   Operation 3826 'select' 'select_ln580_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3827 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_64 = select i1 %or_ln580_23, i16 %select_ln580_61, i16 %select_ln580_62"   --->   Operation 3827 'select' 'select_ln580_64' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_65)   --->   "%or_ln580_24 = or i1 %or_ln580_23, i1 %and_ln590_13"   --->   Operation 3828 'or' 'or_ln580_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3829 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_65 = select i1 %or_ln580_24, i16 %select_ln580_64, i16 %select_ln580_63"   --->   Operation 3829 'select' 'select_ln580_65' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3830 [1/1] (0.00ns)   --->   "%ireg_65 = bitcast i64 %temp_c7_o2_2"   --->   Operation 3830 'bitcast' 'ireg_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln564_13 = trunc i64 %ireg_65"   --->   Operation 3831 'trunc' 'trunc_ln564_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3832 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_65, i32 63"   --->   Operation 3832 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3833 [1/1] (0.00ns)   --->   "%exp_tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_65, i32 52, i32 62"   --->   Operation 3833 'partselect' 'exp_tmp_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln501_55 = zext i11 %exp_tmp_19"   --->   Operation 3834 'zext' 'zext_ln501_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3835 [1/1] (0.00ns)   --->   "%trunc_ln574_15 = trunc i64 %ireg_65"   --->   Operation 3835 'trunc' 'trunc_ln574_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3836 [1/1] (0.00ns)   --->   "%p_Result_147 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_15"   --->   Operation 3836 'bitconcatenate' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln578_15 = zext i53 %p_Result_147"   --->   Operation 3837 'zext' 'zext_ln578_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3838 [1/1] (1.10ns)   --->   "%man_V_54 = sub i54 0, i54 %zext_ln578_15"   --->   Operation 3838 'sub' 'man_V_54' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3839 [1/1] (0.40ns)   --->   "%man_V_55 = select i1 %p_Result_146, i54 %man_V_54, i54 %zext_ln578_15"   --->   Operation 3839 'select' 'man_V_55' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3840 [1/1] (1.13ns)   --->   "%icmp_ln580_55 = icmp_eq  i63 %trunc_ln564_13, i63 0"   --->   Operation 3840 'icmp' 'icmp_ln580_55' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3841 [1/1] (0.80ns)   --->   "%F2_15 = sub i12 1075, i12 %zext_ln501_55"   --->   Operation 3841 'sub' 'F2_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3842 [1/1] (0.97ns)   --->   "%icmp_ln590_55 = icmp_sgt  i12 %F2_15, i12 8"   --->   Operation 3842 'icmp' 'icmp_ln590_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3843 [1/1] (0.80ns)   --->   "%add_ln590_55 = add i12 %F2_15, i12 4088"   --->   Operation 3843 'add' 'add_ln590_55' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3844 [1/1] (0.80ns)   --->   "%sub_ln590_55 = sub i12 8, i12 %F2_15"   --->   Operation 3844 'sub' 'sub_ln590_55' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3845 [1/1] (0.37ns)   --->   "%sh_amt_15 = select i1 %icmp_ln590_55, i12 %add_ln590_55, i12 %sub_ln590_55"   --->   Operation 3845 'select' 'sh_amt_15' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln590_15 = sext i12 %sh_amt_15"   --->   Operation 3846 'sext' 'sext_ln590_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3847 [1/1] (0.97ns)   --->   "%icmp_ln591_55 = icmp_eq  i12 %F2_15, i12 8"   --->   Operation 3847 'icmp' 'icmp_ln591_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3848 [1/1] (0.00ns)   --->   "%trunc_ln592_14 = trunc i54 %man_V_55"   --->   Operation 3848 'trunc' 'trunc_ln592_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3849 [1/1] (0.97ns)   --->   "%icmp_ln594_55 = icmp_ult  i12 %sh_amt_15, i12 54"   --->   Operation 3849 'icmp' 'icmp_ln594_55' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_15, i32 4, i32 11"   --->   Operation 3850 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3851 [1/1] (0.84ns)   --->   "%icmp_ln612_14 = icmp_eq  i8 %tmp_85, i8 0"   --->   Operation 3851 'icmp' 'icmp_ln612_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%zext_ln595_15 = zext i32 %sext_ln590_15"   --->   Operation 3852 'zext' 'zext_ln595_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%ashr_ln595_55 = ashr i54 %man_V_55, i54 %zext_ln595_15"   --->   Operation 3853 'ashr' 'ashr_ln595_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_3)   --->   "%trunc_ln595_15 = trunc i54 %ashr_ln595_55"   --->   Operation 3854 'trunc' 'trunc_ln595_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_4)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_65, i32 63"   --->   Operation 3855 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_4)   --->   "%select_ln597_14 = select i1 %tmp_86, i16 65535, i16 0"   --->   Operation 3856 'select' 'select_ln597_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_4)   --->   "%sext_ln590_15cast = trunc i32 %sext_ln590_15"   --->   Operation 3857 'trunc' 'sext_ln590_15cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_4)   --->   "%shl_ln613_55 = shl i16 %trunc_ln592_14, i16 %sext_ln590_15cast"   --->   Operation 3858 'shl' 'shl_ln613_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%xor_ln580_14 = xor i1 %icmp_ln580_55, i1 1"   --->   Operation 3859 'xor' 'xor_ln580_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%and_ln591_14 = and i1 %icmp_ln591_55, i1 %xor_ln580_14"   --->   Operation 3860 'and' 'and_ln591_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3861 [1/1] (0.28ns)   --->   "%or_ln591_14 = or i1 %icmp_ln580_55, i1 %icmp_ln591_55"   --->   Operation 3861 'or' 'or_ln591_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_14)   --->   "%xor_ln591_14 = xor i1 %or_ln591_14, i1 1"   --->   Operation 3862 'xor' 'xor_ln591_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3863 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_14 = and i1 %icmp_ln590_55, i1 %xor_ln591_14"   --->   Operation 3863 'and' 'and_ln590_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3864 [1/1] (0.28ns)   --->   "%and_ln594_16 = and i1 %and_ln590_14, i1 %icmp_ln594_55"   --->   Operation 3864 'and' 'and_ln594_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node or_ln612)   --->   "%xor_ln594_2 = xor i1 %icmp_ln594_55, i1 1"   --->   Operation 3865 'xor' 'xor_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node or_ln612)   --->   "%and_ln594_17 = and i1 %and_ln590_14, i1 %xor_ln594_2"   --->   Operation 3866 'and' 'and_ln594_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_14)   --->   "%or_ln590_14 = or i1 %or_ln591_14, i1 %icmp_ln590_55"   --->   Operation 3867 'or' 'or_ln590_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_14)   --->   "%xor_ln590_14 = xor i1 %or_ln590_14, i1 1"   --->   Operation 3868 'xor' 'xor_ln590_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3869 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_14 = and i1 %icmp_ln612_14, i1 %xor_ln590_14"   --->   Operation 3869 'and' 'and_ln612_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_4)   --->   "%select_ln612_2 = select i1 %and_ln612_14, i16 %shl_ln613_55, i16 %select_ln597_14"   --->   Operation 3870 'select' 'select_ln612_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3871 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612 = or i1 %and_ln612_14, i1 %and_ln594_17"   --->   Operation 3871 'or' 'or_ln612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3872 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln612_3 = select i1 %and_ln594_16, i16 %trunc_ln595_15, i16 %trunc_ln592_14"   --->   Operation 3872 'select' 'select_ln612_3' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_2)   --->   "%or_ln612_1 = or i1 %and_ln594_16, i1 %and_ln591_14"   --->   Operation 3873 'or' 'or_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3874 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln612_4 = select i1 %or_ln612, i16 %select_ln612_2, i16 %select_ln612_3"   --->   Operation 3874 'select' 'select_ln612_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3875 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_2 = or i1 %or_ln612, i1 %or_ln612_1"   --->   Operation 3875 'or' 'or_ln612_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3876 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln612_5 = select i1 %or_ln612_2, i16 %select_ln612_4, i16 0"   --->   Operation 3876 'select' 'select_ln612_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 3877 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %select_ln580_50, i16 %mux_case_1118" [src/QRD.cpp:180]   --->   Operation 3877 'store' 'store_ln180' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 3878 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_760_load, i16 %agg_tmp615_0" [src/QRD.cpp:180]   --->   Operation 3878 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3879 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %select_ln612_5, i16 %agg_tmp528_0" [src/QRD.cpp:180]   --->   Operation 3879 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3880 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_648_load, i16 %agg_tmp595_0" [src/QRD.cpp:180]   --->   Operation 3880 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3881 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %select_ln580_44, i16 %agg_tmp508_0" [src/QRD.cpp:180]   --->   Operation 3881 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3882 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_756_load, i16 %agg_tmp605_0" [src/QRD.cpp:180]   --->   Operation 3882 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3883 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %select_ln580_60, i16 %agg_tmp518_0" [src/QRD.cpp:180]   --->   Operation 3883 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3884 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %mux_case_355_load, i16 %agg_tmp515_0" [src/QRD.cpp:180]   --->   Operation 3884 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3885 [1/1] (0.62ns)   --->   "%store_ln180 = store i16 %select_ln580_34, i16 %agg_tmp498_0" [src/QRD.cpp:180]   --->   Operation 3885 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>
ST_29 : Operation 3886 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %mux_case_752_load, i16 %mux_case_766" [src/QRD.cpp:180]   --->   Operation 3886 'store' 'store_ln180' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 3887 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %select_ln580_50, i16 %mux_case_565" [src/QRD.cpp:180]   --->   Operation 3887 'store' 'store_ln180' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 3888 [1/1] (0.42ns)   --->   "%store_ln180 = store i16 %mux_case_351_load, i16 %mux_case_364" [src/QRD.cpp:180]   --->   Operation 3888 'store' 'store_ln180' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 3889 [1/1] (0.42ns)   --->   "%br_ln180 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2499" [src/QRD.cpp:180]   --->   Operation 3889 'br' 'br_ln180' <Predicate = true> <Delay = 0.42>

State 30 <SV = 5> <Delay = 4.28>
ST_30 : Operation 3890 [1/1] (0.00ns)   --->   "%agg_tmp577_0 = phi i16 %p_0_0_0335419091925195519972051, void %arrayidx449280.0.0.025442.exit, i16 %mux_case_640_load, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2475_ifconv"   --->   Operation 3890 'phi' 'agg_tmp577_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3891 [1/1] (0.00ns)   --->   "%agg_tmp490_0 = phi i16 %p_0_0_0339419111923195719952053, void %arrayidx449280.0.0.025442.exit, i16 %select_ln580_24, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2475_ifconv"   --->   Operation 3891 'phi' 'agg_tmp490_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3892 [1/1] (0.00ns)   --->   "%agg_tmp487_0 = phi i16 %p_0_0_0339519131921195919932055, void %arrayidx449280.0.0.025442.exit, i16 %mux_case_239_load, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2475_ifconv"   --->   Operation 3892 'phi' 'agg_tmp487_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3893 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i_7" [src/QRD.cpp:184]   --->   Operation 3893 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3894 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_10, i32 3" [src/QRD.cpp:180]   --->   Operation 3894 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3895 [1/1] (0.00ns)   --->   "%empty_290 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 3895 'speclooptripcount' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3896 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %tmp_88, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2499.split, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2535_ifconv" [src/QRD.cpp:180]   --->   Operation 3896 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3897 [1/1] (0.00ns)   --->   "%mux_case_364_load = load i16 %mux_case_364" [src/QRD.cpp:181]   --->   Operation 3897 'load' 'mux_case_364_load' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_30 : Operation 3898 [1/1] (0.00ns)   --->   "%mux_case_565_load = load i16 %mux_case_565" [src/QRD.cpp:181]   --->   Operation 3898 'load' 'mux_case_565_load' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_30 : Operation 3899 [1/1] (0.00ns)   --->   "%mux_case_766_load = load i16 %mux_case_766" [src/QRD.cpp:181]   --->   Operation 3899 'load' 'mux_case_766_load' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_30 : Operation 3900 [1/1] (0.67ns)   --->   "%agg_tmp7 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp487_0, i16 0, i16 %agg_tmp490_0, i16 0, i16 %agg_tmp577_0, i4 %i_10" [src/QRD.cpp:181]   --->   Operation 3900 'mux' 'agg_tmp7' <Predicate = (!tmp_88)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3901 [1/1] (0.67ns)   --->   "%agg_tmp9 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %mux_case_364_load, i16 0, i16 %mux_case_565_load, i16 0, i16 %mux_case_766_load, i4 %i_10" [src/QRD.cpp:181]   --->   Operation 3901 'mux' 'agg_tmp9' <Predicate = (!tmp_88)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3902 [2/2] (3.61ns)   --->   "%call_ret19 = call i128 @CORDIC_V, i16 %agg_tmp7, i16 %agg_tmp9, i8 %cordic_phase_V" [src/QRD.cpp:181]   --->   Operation 3902 'call' 'call_ret19' <Predicate = (!tmp_88)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3903 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 3903 'alloca' 'i_8' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3904 [1/1] (0.00ns)   --->   "%mux_case_581 = alloca i32 1"   --->   Operation 3904 'alloca' 'mux_case_581' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3905 [1/1] (0.00ns)   --->   "%mux_case_782 = alloca i32 1"   --->   Operation 3905 'alloca' 'mux_case_782' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3906 [1/1] (0.00ns)   --->   "%agg_tmp716_0 = alloca i32 1"   --->   Operation 3906 'alloca' 'agg_tmp716_0' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3907 [1/1] (0.00ns)   --->   "%agg_tmp719_0 = alloca i32 1"   --->   Operation 3907 'alloca' 'agg_tmp719_0' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3908 [1/1] (0.00ns)   --->   "%agg_tmp726_0 = alloca i32 1"   --->   Operation 3908 'alloca' 'agg_tmp726_0' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3909 [1/1] (0.00ns)   --->   "%agg_tmp729_0 = alloca i32 1"   --->   Operation 3909 'alloca' 'agg_tmp729_0' <Predicate = (tmp_88)> <Delay = 0.00>
ST_30 : Operation 3910 [2/2] (3.61ns)   --->   "%call_ret20 = call i128 @CORDIC_V, i16 %agg_tmp487_0, i16 %agg_tmp490_0, i8 %cordic_phase_V" [src/QRD.cpp:189]   --->   Operation 3910 'call' 'call_ret20' <Predicate = (tmp_88)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 3911 [1/1] (0.42ns)   --->   "%store_ln214 = store i4 4, i4 %i_8" [src/QRD.cpp:214]   --->   Operation 3911 'store' 'store_ln214' <Predicate = (tmp_88)> <Delay = 0.42>

State 31 <SV = 6> <Delay = 12.6>
ST_31 : Operation 3912 [1/1] (0.00ns)   --->   "%agg_tmp495_0_load_1 = load i16 %agg_tmp495_0" [src/QRD.cpp:182]   --->   Operation 3912 'load' 'agg_tmp495_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3913 [1/1] (0.00ns)   --->   "%agg_tmp498_0_load_1 = load i16 %agg_tmp498_0" [src/QRD.cpp:182]   --->   Operation 3913 'load' 'agg_tmp498_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3914 [1/1] (0.00ns)   --->   "%agg_tmp585_0_load_1 = load i16 %agg_tmp585_0" [src/QRD.cpp:182]   --->   Operation 3914 'load' 'agg_tmp585_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3915 [1/1] (0.00ns)   --->   "%agg_tmp515_0_load_1 = load i16 %agg_tmp515_0" [src/QRD.cpp:182]   --->   Operation 3915 'load' 'agg_tmp515_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3916 [1/1] (0.00ns)   --->   "%agg_tmp518_0_load_1 = load i16 %agg_tmp518_0" [src/QRD.cpp:182]   --->   Operation 3916 'load' 'agg_tmp518_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3917 [1/1] (0.00ns)   --->   "%agg_tmp605_0_load_1 = load i16 %agg_tmp605_0" [src/QRD.cpp:182]   --->   Operation 3917 'load' 'agg_tmp605_0_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3918 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/QRD.cpp:130]   --->   Operation 3918 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3919 [1/2] (8.61ns)   --->   "%call_ret19 = call i128 @CORDIC_V, i16 %agg_tmp7, i16 %agg_tmp9, i8 %cordic_phase_V" [src/QRD.cpp:181]   --->   Operation 3919 'call' 'call_ret19' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 3920 [1/1] (0.00ns)   --->   "%temp_c1_o1_11 = extractvalue i128 %call_ret19" [src/QRD.cpp:181]   --->   Operation 3920 'extractvalue' 'temp_c1_o1_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3921 [1/1] (0.00ns)   --->   "%temp_c1_o2_3 = extractvalue i128 %call_ret19" [src/QRD.cpp:181]   --->   Operation 3921 'extractvalue' 'temp_c1_o2_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3922 [1/1] (0.67ns)   --->   "%agg_tmp10 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp495_0_load_1, i16 0, i16 %agg_tmp498_0_load_1, i16 0, i16 %agg_tmp585_0_load_1, i4 %i_10" [src/QRD.cpp:182]   --->   Operation 3922 'mux' 'agg_tmp10' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3923 [1/1] (0.67ns)   --->   "%agg_tmp11 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp515_0_load_1, i16 0, i16 %agg_tmp518_0_load_1, i16 0, i16 %agg_tmp605_0_load_1, i4 %i_10" [src/QRD.cpp:182]   --->   Operation 3923 'mux' 'agg_tmp11' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3924 [1/1] (0.00ns)   --->   "%bitcast_ln182 = bitcast i64 %temp_c1_o2_3" [src/QRD.cpp:182]   --->   Operation 3924 'bitcast' 'bitcast_ln182' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3925 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %bitcast_ln182" [src/QRD.cpp:182]   --->   Operation 3925 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3926 [1/1] (0.37ns)   --->   "%ireg_66 = xor i64 %bitcast_ln182, i64 9223372036854775808" [src/QRD.cpp:182]   --->   Operation 3926 'xor' 'ireg_66' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3927 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln182, i32 63"   --->   Operation 3927 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3928 [1/1] (0.00ns)   --->   "%exp_tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_66, i32 52, i32 62"   --->   Operation 3928 'partselect' 'exp_tmp_41' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3929 [1/1] (0.00ns)   --->   "%zext_ln501_67 = zext i11 %exp_tmp_41"   --->   Operation 3929 'zext' 'zext_ln501_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3930 [1/1] (0.00ns)   --->   "%trunc_ln574_37 = trunc i64 %ireg_66"   --->   Operation 3930 'trunc' 'trunc_ln574_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3931 [1/1] (0.00ns)   --->   "%p_Result_148 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_37"   --->   Operation 3931 'bitconcatenate' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln578_20 = zext i53 %p_Result_148"   --->   Operation 3932 'zext' 'zext_ln578_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3933 [1/1] (1.10ns)   --->   "%man_V_122 = sub i54 0, i54 %zext_ln578_20"   --->   Operation 3933 'sub' 'man_V_122' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3934 [1/1] (0.40ns)   --->   "%man_V_123 = select i1 %tmp_150, i54 %zext_ln578_20, i54 %man_V_122"   --->   Operation 3934 'select' 'man_V_123' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3935 [1/1] (1.13ns)   --->   "%icmp_ln580_67 = icmp_eq  i63 %trunc_ln182, i63 0"   --->   Operation 3935 'icmp' 'icmp_ln580_67' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3936 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_67, void, void %ap_fixed_base.exit5228"   --->   Operation 3936 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_31 : Operation 3937 [1/1] (0.80ns)   --->   "%F2_37 = sub i12 1075, i12 %zext_ln501_67"   --->   Operation 3937 'sub' 'F2_37' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3938 [1/1] (0.97ns)   --->   "%icmp_ln590_82 = icmp_sgt  i12 %F2_37, i12 8"   --->   Operation 3938 'icmp' 'icmp_ln590_82' <Predicate = (!icmp_ln580_67)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3939 [1/1] (0.80ns)   --->   "%add_ln590_82 = add i12 %F2_37, i12 4088"   --->   Operation 3939 'add' 'add_ln590_82' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3940 [1/1] (0.80ns)   --->   "%sub_ln590_82 = sub i12 8, i12 %F2_37"   --->   Operation 3940 'sub' 'sub_ln590_82' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3941 [1/1] (0.37ns)   --->   "%sh_amt_37 = select i1 %icmp_ln590_82, i12 %add_ln590_82, i12 %sub_ln590_82"   --->   Operation 3941 'select' 'sh_amt_37' <Predicate = (!icmp_ln580_67)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln590_37 = sext i12 %sh_amt_37"   --->   Operation 3942 'sext' 'sext_ln590_37' <Predicate = (!icmp_ln580_67)> <Delay = 0.00>
ST_31 : Operation 3943 [1/1] (0.97ns)   --->   "%icmp_ln591_82 = icmp_eq  i12 %F2_37, i12 8"   --->   Operation 3943 'icmp' 'icmp_ln591_82' <Predicate = (!icmp_ln580_67)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3944 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_82, void, void"   --->   Operation 3944 'br' 'br_ln191' <Predicate = (!icmp_ln580_67)> <Delay = 0.00>
ST_31 : Operation 3945 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_82, void, void"   --->   Operation 3945 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82)> <Delay = 0.00>
ST_31 : Operation 3946 [1/1] (0.00ns)   --->   "%trunc_ln611_2 = trunc i54 %man_V_123"   --->   Operation 3946 'trunc' 'trunc_ln611_2' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82)> <Delay = 0.00>
ST_31 : Operation 3947 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_37, i32 4, i32 11"   --->   Operation 3947 'partselect' 'tmp_177' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82)> <Delay = 0.00>
ST_31 : Operation 3948 [1/1] (0.84ns)   --->   "%icmp_ln612_44 = icmp_eq  i8 %tmp_177, i8 0"   --->   Operation 3948 'icmp' 'icmp_ln612_44' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3949 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_44, void %ap_fixed_base.exit5228, void"   --->   Operation 3949 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82)> <Delay = 0.57>
ST_31 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln590_37cast = trunc i31 %sext_ln590_37"   --->   Operation 3950 'trunc' 'sext_ln590_37cast' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82 & icmp_ln612_44)> <Delay = 0.00>
ST_31 : Operation 3951 [1/1] (0.90ns)   --->   "%shl_ln613_82 = shl i16 %trunc_ln611_2, i16 %sext_ln590_37cast"   --->   Operation 3951 'shl' 'shl_ln613_82' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82 & icmp_ln612_44)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3952 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5228"   --->   Operation 3952 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & !icmp_ln590_82 & icmp_ln612_44)> <Delay = 0.57>
ST_31 : Operation 3953 [1/1] (0.97ns)   --->   "%icmp_ln594_82 = icmp_ult  i12 %sh_amt_37, i12 54"   --->   Operation 3953 'icmp' 'icmp_ln594_82' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3954 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_82, void, void"   --->   Operation 3954 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82)> <Delay = 0.00>
ST_31 : Operation 3955 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_66, i32 63"   --->   Operation 3955 'bitselect' 'tmp_179' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & !icmp_ln594_82)> <Delay = 0.00>
ST_31 : Operation 3956 [1/1] (0.17ns)   --->   "%select_ln597_44 = select i1 %tmp_179, i16 65535, i16 0"   --->   Operation 3956 'select' 'select_ln597_44' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & !icmp_ln594_82)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3957 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5228"   --->   Operation 3957 'br' 'br_ln0' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & !icmp_ln594_82)> <Delay = 0.57>
ST_31 : Operation 3958 [1/1] (0.00ns)   --->   "%trunc_ln595_47 = trunc i12 %sh_amt_37"   --->   Operation 3958 'trunc' 'trunc_ln595_47' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & icmp_ln594_82)> <Delay = 0.00>
ST_31 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln595_44 = zext i6 %trunc_ln595_47"   --->   Operation 3959 'zext' 'zext_ln595_44' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & icmp_ln594_82)> <Delay = 0.00>
ST_31 : Operation 3960 [1/1] (1.50ns)   --->   "%ashr_ln595_82 = ashr i54 %man_V_123, i54 %zext_ln595_44"   --->   Operation 3960 'ashr' 'ashr_ln595_82' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & icmp_ln594_82)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3961 [1/1] (0.00ns)   --->   "%trunc_ln595_48 = trunc i54 %ashr_ln595_82"   --->   Operation 3961 'trunc' 'trunc_ln595_48' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & icmp_ln594_82)> <Delay = 0.00>
ST_31 : Operation 3962 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5228"   --->   Operation 3962 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_82 & icmp_ln590_82 & icmp_ln594_82)> <Delay = 0.57>
ST_31 : Operation 3963 [1/1] (0.00ns)   --->   "%trunc_ln592_44 = trunc i54 %man_V_123"   --->   Operation 3963 'trunc' 'trunc_ln592_44' <Predicate = (!icmp_ln580_67 & icmp_ln591_82)> <Delay = 0.00>
ST_31 : Operation 3964 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5228"   --->   Operation 3964 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & icmp_ln591_82)> <Delay = 0.57>

State 32 <SV = 7> <Delay = 2.59>
ST_32 : Operation 3965 [1/1] (0.00ns)   --->   "%this_V_15_0 = phi i16 %trunc_ln592_44, void, i16 %select_ln597_44, void, i16 %trunc_ln595_48, void, i16 %shl_ln613_82, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2499.split, i16 0, void"   --->   Operation 3965 'phi' 'this_V_15_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3966 [2/2] (2.59ns)   --->   "%call_ret21 = call i128 @CORDIC_R, i16 %agg_tmp10, i16 %agg_tmp11, i16 %this_V_15_0, i8 %cordic_phase_V" [src/QRD.cpp:182]   --->   Operation 3966 'call' 'call_ret21' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 8> <Delay = 8.61>
ST_33 : Operation 3967 [1/1] (0.00ns)   --->   "%agg_tmp505_0_load_1 = load i16 %agg_tmp505_0" [src/QRD.cpp:183]   --->   Operation 3967 'load' 'agg_tmp505_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3968 [1/1] (0.00ns)   --->   "%agg_tmp508_0_load_1 = load i16 %agg_tmp508_0" [src/QRD.cpp:183]   --->   Operation 3968 'load' 'agg_tmp508_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3969 [1/1] (0.00ns)   --->   "%agg_tmp595_0_load_1 = load i16 %agg_tmp595_0" [src/QRD.cpp:183]   --->   Operation 3969 'load' 'agg_tmp595_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3970 [1/1] (0.00ns)   --->   "%agg_tmp525_0_load_1 = load i16 %agg_tmp525_0" [src/QRD.cpp:183]   --->   Operation 3970 'load' 'agg_tmp525_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3971 [1/1] (0.00ns)   --->   "%agg_tmp528_0_load_1 = load i16 %agg_tmp528_0" [src/QRD.cpp:183]   --->   Operation 3971 'load' 'agg_tmp528_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3972 [1/1] (0.00ns)   --->   "%agg_tmp615_0_load_1 = load i16 %agg_tmp615_0" [src/QRD.cpp:183]   --->   Operation 3972 'load' 'agg_tmp615_0_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3973 [1/2] (8.61ns)   --->   "%call_ret21 = call i128 @CORDIC_R, i16 %agg_tmp10, i16 %agg_tmp11, i16 %this_V_15_0, i8 %cordic_phase_V" [src/QRD.cpp:182]   --->   Operation 3973 'call' 'call_ret21' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 3974 [1/1] (0.00ns)   --->   "%temp_c2_o1_10 = extractvalue i128 %call_ret21" [src/QRD.cpp:182]   --->   Operation 3974 'extractvalue' 'temp_c2_o1_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3975 [1/1] (0.00ns)   --->   "%temp_c2_o2_10 = extractvalue i128 %call_ret21" [src/QRD.cpp:182]   --->   Operation 3975 'extractvalue' 'temp_c2_o2_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3976 [1/1] (0.67ns)   --->   "%agg_tmp12 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp505_0_load_1, i16 0, i16 %agg_tmp508_0_load_1, i16 0, i16 %agg_tmp595_0_load_1, i4 %i_10" [src/QRD.cpp:183]   --->   Operation 3976 'mux' 'agg_tmp12' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3977 [1/1] (0.67ns)   --->   "%agg_tmp13 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 0, i16 0, i16 %agg_tmp525_0_load_1, i16 0, i16 %agg_tmp528_0_load_1, i16 0, i16 %agg_tmp615_0_load_1, i4 %i_10" [src/QRD.cpp:183]   --->   Operation 3977 'mux' 'agg_tmp13' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3978 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_67, void, void %ap_fixed_base.exit5199"   --->   Operation 3978 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_33 : Operation 3979 [1/1] (0.80ns)   --->   "%F2_48 = sub i12 1075, i12 %zext_ln501_67"   --->   Operation 3979 'sub' 'F2_48' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3980 [1/1] (0.97ns)   --->   "%icmp_ln590_84 = icmp_sgt  i12 %F2_48, i12 8"   --->   Operation 3980 'icmp' 'icmp_ln590_84' <Predicate = (!icmp_ln580_67)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3981 [1/1] (0.80ns)   --->   "%add_ln590_84 = add i12 %F2_48, i12 4088"   --->   Operation 3981 'add' 'add_ln590_84' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3982 [1/1] (0.80ns)   --->   "%sub_ln590_84 = sub i12 8, i12 %F2_48"   --->   Operation 3982 'sub' 'sub_ln590_84' <Predicate = (!icmp_ln580_67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3983 [1/1] (0.37ns)   --->   "%sh_amt_48 = select i1 %icmp_ln590_84, i12 %add_ln590_84, i12 %sub_ln590_84"   --->   Operation 3983 'select' 'sh_amt_48' <Predicate = (!icmp_ln580_67)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln590_48 = sext i12 %sh_amt_48"   --->   Operation 3984 'sext' 'sext_ln590_48' <Predicate = (!icmp_ln580_67)> <Delay = 0.00>
ST_33 : Operation 3985 [1/1] (0.97ns)   --->   "%icmp_ln591_84 = icmp_eq  i12 %F2_48, i12 8"   --->   Operation 3985 'icmp' 'icmp_ln591_84' <Predicate = (!icmp_ln580_67)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3986 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_84, void, void"   --->   Operation 3986 'br' 'br_ln191' <Predicate = (!icmp_ln580_67)> <Delay = 0.00>
ST_33 : Operation 3987 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_84, void, void"   --->   Operation 3987 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84)> <Delay = 0.00>
ST_33 : Operation 3988 [1/1] (0.00ns)   --->   "%trunc_ln611_6 = trunc i54 %man_V_123"   --->   Operation 3988 'trunc' 'trunc_ln611_6' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84)> <Delay = 0.00>
ST_33 : Operation 3989 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_48, i32 4, i32 11"   --->   Operation 3989 'partselect' 'tmp_186' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84)> <Delay = 0.00>
ST_33 : Operation 3990 [1/1] (0.84ns)   --->   "%icmp_ln612_48 = icmp_eq  i8 %tmp_186, i8 0"   --->   Operation 3990 'icmp' 'icmp_ln612_48' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3991 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_48, void %ap_fixed_base.exit5199, void"   --->   Operation 3991 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84)> <Delay = 0.57>
ST_33 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln590_48cast = trunc i31 %sext_ln590_48"   --->   Operation 3992 'trunc' 'sext_ln590_48cast' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84 & icmp_ln612_48)> <Delay = 0.00>
ST_33 : Operation 3993 [1/1] (0.90ns)   --->   "%shl_ln613_84 = shl i16 %trunc_ln611_6, i16 %sext_ln590_48cast"   --->   Operation 3993 'shl' 'shl_ln613_84' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84 & icmp_ln612_48)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3994 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5199"   --->   Operation 3994 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & !icmp_ln590_84 & icmp_ln612_48)> <Delay = 0.57>
ST_33 : Operation 3995 [1/1] (0.97ns)   --->   "%icmp_ln594_84 = icmp_ult  i12 %sh_amt_48, i12 54"   --->   Operation 3995 'icmp' 'icmp_ln594_84' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3996 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_84, void, void"   --->   Operation 3996 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84)> <Delay = 0.00>
ST_33 : Operation 3997 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_66, i32 63"   --->   Operation 3997 'bitselect' 'tmp_188' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & !icmp_ln594_84)> <Delay = 0.00>
ST_33 : Operation 3998 [1/1] (0.17ns)   --->   "%select_ln597_48 = select i1 %tmp_188, i16 65535, i16 0"   --->   Operation 3998 'select' 'select_ln597_48' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & !icmp_ln594_84)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3999 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5199"   --->   Operation 3999 'br' 'br_ln0' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & !icmp_ln594_84)> <Delay = 0.57>
ST_33 : Operation 4000 [1/1] (0.00ns)   --->   "%trunc_ln595_55 = trunc i12 %sh_amt_48"   --->   Operation 4000 'trunc' 'trunc_ln595_55' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & icmp_ln594_84)> <Delay = 0.00>
ST_33 : Operation 4001 [1/1] (0.00ns)   --->   "%zext_ln595_48 = zext i6 %trunc_ln595_55"   --->   Operation 4001 'zext' 'zext_ln595_48' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & icmp_ln594_84)> <Delay = 0.00>
ST_33 : Operation 4002 [1/1] (1.50ns)   --->   "%ashr_ln595_84 = ashr i54 %man_V_123, i54 %zext_ln595_48"   --->   Operation 4002 'ashr' 'ashr_ln595_84' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & icmp_ln594_84)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4003 [1/1] (0.00ns)   --->   "%trunc_ln595_56 = trunc i54 %ashr_ln595_84"   --->   Operation 4003 'trunc' 'trunc_ln595_56' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & icmp_ln594_84)> <Delay = 0.00>
ST_33 : Operation 4004 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5199"   --->   Operation 4004 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & !icmp_ln591_84 & icmp_ln590_84 & icmp_ln594_84)> <Delay = 0.57>
ST_33 : Operation 4005 [1/1] (0.00ns)   --->   "%trunc_ln592_48 = trunc i54 %man_V_123"   --->   Operation 4005 'trunc' 'trunc_ln592_48' <Predicate = (!icmp_ln580_67 & icmp_ln591_84)> <Delay = 0.00>
ST_33 : Operation 4006 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5199"   --->   Operation 4006 'br' 'br_ln191' <Predicate = (!icmp_ln580_67 & icmp_ln591_84)> <Delay = 0.57>

State 34 <SV = 9> <Delay = 2.59>
ST_34 : Operation 4007 [1/1] (0.00ns)   --->   "%this_V_17_0 = phi i16 %trunc_ln592_48, void, i16 %select_ln597_48, void, i16 %trunc_ln595_56, void, i16 %shl_ln613_84, void, i16 0, void %ap_fixed_base.exit5228, i16 0, void"   --->   Operation 4007 'phi' 'this_V_17_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 4008 [2/2] (2.59ns)   --->   "%call_ret23 = call i128 @CORDIC_R, i16 %agg_tmp12, i16 %agg_tmp13, i16 %this_V_17_0, i8 %cordic_phase_V" [src/QRD.cpp:183]   --->   Operation 4008 'call' 'call_ret23' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 10> <Delay = 8.61>
ST_35 : Operation 4009 [1/2] (8.61ns)   --->   "%call_ret23 = call i128 @CORDIC_R, i16 %agg_tmp12, i16 %agg_tmp13, i16 %this_V_17_0, i8 %cordic_phase_V" [src/QRD.cpp:183]   --->   Operation 4009 'call' 'call_ret23' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 4010 [1/1] (0.00ns)   --->   "%temp_c3_o1_9 = extractvalue i128 %call_ret23" [src/QRD.cpp:183]   --->   Operation 4010 'extractvalue' 'temp_c3_o1_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4011 [1/1] (0.00ns)   --->   "%temp_c3_o2_9 = extractvalue i128 %call_ret23" [src/QRD.cpp:183]   --->   Operation 4011 'extractvalue' 'temp_c3_o2_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4012 [1/1] (0.00ns)   --->   "%ireg_67 = bitcast i64 %temp_c1_o1_11"   --->   Operation 4012 'bitcast' 'ireg_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4013 [1/1] (0.00ns)   --->   "%trunc_ln564_39 = trunc i64 %ireg_67"   --->   Operation 4013 'trunc' 'trunc_ln564_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4014 [1/1] (0.00ns)   --->   "%p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_67, i32 63"   --->   Operation 4014 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4015 [1/1] (0.00ns)   --->   "%exp_tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_67, i32 52, i32 62"   --->   Operation 4015 'partselect' 'exp_tmp_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4016 [1/1] (0.00ns)   --->   "%zext_ln501_72 = zext i11 %exp_tmp_52"   --->   Operation 4016 'zext' 'zext_ln501_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4017 [1/1] (0.00ns)   --->   "%trunc_ln574_47 = trunc i64 %ireg_67"   --->   Operation 4017 'trunc' 'trunc_ln574_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4018 [1/1] (0.00ns)   --->   "%p_Result_150 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_47"   --->   Operation 4018 'bitconcatenate' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4019 [1/1] (0.00ns)   --->   "%zext_ln578_47 = zext i53 %p_Result_150"   --->   Operation 4019 'zext' 'zext_ln578_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4020 [1/1] (1.10ns)   --->   "%man_V_165 = sub i54 0, i54 %zext_ln578_47"   --->   Operation 4020 'sub' 'man_V_165' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4021 [1/1] (0.40ns)   --->   "%man_V_166 = select i1 %p_Result_149, i54 %man_V_165, i54 %zext_ln578_47"   --->   Operation 4021 'select' 'man_V_166' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 4022 [1/1] (1.13ns)   --->   "%icmp_ln580_72 = icmp_eq  i63 %trunc_ln564_39, i63 0"   --->   Operation 4022 'icmp' 'icmp_ln580_72' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4023 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_72, void, void %ap_fixed_base.exit5170"   --->   Operation 4023 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_35 : Operation 4024 [1/1] (0.80ns)   --->   "%F2_52 = sub i12 1075, i12 %zext_ln501_72"   --->   Operation 4024 'sub' 'F2_52' <Predicate = (!icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4025 [1/1] (0.97ns)   --->   "%icmp_ln590_86 = icmp_sgt  i12 %F2_52, i12 8"   --->   Operation 4025 'icmp' 'icmp_ln590_86' <Predicate = (!icmp_ln580_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4026 [1/1] (0.80ns)   --->   "%add_ln590_86 = add i12 %F2_52, i12 4088"   --->   Operation 4026 'add' 'add_ln590_86' <Predicate = (!icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4027 [1/1] (0.80ns)   --->   "%sub_ln590_86 = sub i12 8, i12 %F2_52"   --->   Operation 4027 'sub' 'sub_ln590_86' <Predicate = (!icmp_ln580_72)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4028 [1/1] (0.37ns)   --->   "%sh_amt_52 = select i1 %icmp_ln590_86, i12 %add_ln590_86, i12 %sub_ln590_86"   --->   Operation 4028 'select' 'sh_amt_52' <Predicate = (!icmp_ln580_72)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln590_52 = sext i12 %sh_amt_52"   --->   Operation 4029 'sext' 'sext_ln590_52' <Predicate = (!icmp_ln580_72)> <Delay = 0.00>
ST_35 : Operation 4030 [1/1] (0.97ns)   --->   "%icmp_ln591_86 = icmp_eq  i12 %F2_52, i12 8"   --->   Operation 4030 'icmp' 'icmp_ln591_86' <Predicate = (!icmp_ln580_72)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4031 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_86, void, void"   --->   Operation 4031 'br' 'br_ln191' <Predicate = (!icmp_ln580_72)> <Delay = 0.00>
ST_35 : Operation 4032 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_86, void, void"   --->   Operation 4032 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86)> <Delay = 0.00>
ST_35 : Operation 4033 [1/1] (0.00ns)   --->   "%trunc_ln611_10 = trunc i54 %man_V_166"   --->   Operation 4033 'trunc' 'trunc_ln611_10' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.00>
ST_35 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_52, i32 4, i32 11"   --->   Operation 4034 'partselect' 'tmp_197' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.00>
ST_35 : Operation 4035 [1/1] (0.84ns)   --->   "%icmp_ln612_52 = icmp_eq  i8 %tmp_197, i8 0"   --->   Operation 4035 'icmp' 'icmp_ln612_52' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4036 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_52, void %ap_fixed_base.exit5170, void"   --->   Operation 4036 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86)> <Delay = 0.57>
ST_35 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln590_52cast = trunc i31 %sext_ln590_52"   --->   Operation 4037 'trunc' 'sext_ln590_52cast' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_52)> <Delay = 0.00>
ST_35 : Operation 4038 [1/1] (0.90ns)   --->   "%shl_ln613_86 = shl i16 %trunc_ln611_10, i16 %sext_ln590_52cast"   --->   Operation 4038 'shl' 'shl_ln613_86' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_52)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4039 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5170"   --->   Operation 4039 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & !icmp_ln590_86 & icmp_ln612_52)> <Delay = 0.57>
ST_35 : Operation 4040 [1/1] (0.97ns)   --->   "%icmp_ln594_86 = icmp_ult  i12 %sh_amt_52, i12 54"   --->   Operation 4040 'icmp' 'icmp_ln594_86' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4041 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_86, void, void"   --->   Operation 4041 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86)> <Delay = 0.00>
ST_35 : Operation 4042 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_67, i32 63"   --->   Operation 4042 'bitselect' 'tmp_199' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.00>
ST_35 : Operation 4043 [1/1] (0.17ns)   --->   "%select_ln597_52 = select i1 %tmp_199, i16 65535, i16 0"   --->   Operation 4043 'select' 'select_ln597_52' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 4044 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5170"   --->   Operation 4044 'br' 'br_ln0' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & !icmp_ln594_86)> <Delay = 0.57>
ST_35 : Operation 4045 [1/1] (0.00ns)   --->   "%trunc_ln595_63 = trunc i12 %sh_amt_52"   --->   Operation 4045 'trunc' 'trunc_ln595_63' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_35 : Operation 4046 [1/1] (0.00ns)   --->   "%zext_ln595_52 = zext i6 %trunc_ln595_63"   --->   Operation 4046 'zext' 'zext_ln595_52' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_35 : Operation 4047 [1/1] (1.50ns)   --->   "%ashr_ln595_86 = ashr i54 %man_V_166, i54 %zext_ln595_52"   --->   Operation 4047 'ashr' 'ashr_ln595_86' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln595_64 = trunc i54 %ashr_ln595_86"   --->   Operation 4048 'trunc' 'trunc_ln595_64' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.00>
ST_35 : Operation 4049 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5170"   --->   Operation 4049 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & !icmp_ln591_86 & icmp_ln590_86 & icmp_ln594_86)> <Delay = 0.57>
ST_35 : Operation 4050 [1/1] (0.00ns)   --->   "%trunc_ln592_52 = trunc i54 %man_V_166"   --->   Operation 4050 'trunc' 'trunc_ln592_52' <Predicate = (!icmp_ln580_72 & icmp_ln591_86)> <Delay = 0.00>
ST_35 : Operation 4051 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5170"   --->   Operation 4051 'br' 'br_ln191' <Predicate = (!icmp_ln580_72 & icmp_ln591_86)> <Delay = 0.57>

State 36 <SV = 11> <Delay = 4.28>
ST_36 : Operation 4052 [1/1] (0.00ns)   --->   "%storemerge5_i5169 = phi i16 %trunc_ln592_52, void, i16 %select_ln597_52, void, i16 %trunc_ln595_64, void, i16 %shl_ln613_86, void, i16 0, void %ap_fixed_base.exit5199, i16 0, void"   --->   Operation 4052 'phi' 'storemerge5_i5169' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4053 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i_10" [src/QRD.cpp:184]   --->   Operation 4053 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4054 [1/1] (0.58ns)   --->   "%switch_ln184 = switch i3 %trunc_ln184, void %arrayidx449280.0.0.025442.case.7, i3 2, void %arrayidx449280.0.0.025442.case.3, i3 4, void %arrayidx444279.0.0.025341.exit" [src/QRD.cpp:184]   --->   Operation 4054 'switch' 'switch_ln184' <Predicate = true> <Delay = 0.58>
ST_36 : Operation 4055 [1/1] (0.00ns)   --->   "%ireg_68 = bitcast i64 %temp_c2_o1_10"   --->   Operation 4055 'bitcast' 'ireg_68' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4056 [1/1] (0.00ns)   --->   "%trunc_ln564_44 = trunc i64 %ireg_68"   --->   Operation 4056 'trunc' 'trunc_ln564_44' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4057 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_68, i32 63"   --->   Operation 4057 'bitselect' 'p_Result_151' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4058 [1/1] (0.00ns)   --->   "%exp_tmp_58 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_68, i32 52, i32 62"   --->   Operation 4058 'partselect' 'exp_tmp_58' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln501_75 = zext i11 %exp_tmp_58"   --->   Operation 4059 'zext' 'zext_ln501_75' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln574_52 = trunc i64 %ireg_68"   --->   Operation 4060 'trunc' 'trunc_ln574_52' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4061 [1/1] (0.00ns)   --->   "%p_Result_152 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_52"   --->   Operation 4061 'bitconcatenate' 'p_Result_152' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4062 [1/1] (0.00ns)   --->   "%zext_ln578_52 = zext i53 %p_Result_152"   --->   Operation 4062 'zext' 'zext_ln578_52' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4063 [1/1] (1.10ns)   --->   "%man_V_212 = sub i54 0, i54 %zext_ln578_52"   --->   Operation 4063 'sub' 'man_V_212' <Predicate = (trunc_ln184 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4064 [1/1] (0.40ns)   --->   "%man_V_215 = select i1 %p_Result_151, i54 %man_V_212, i54 %zext_ln578_52"   --->   Operation 4064 'select' 'man_V_215' <Predicate = (trunc_ln184 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4065 [1/1] (1.13ns)   --->   "%icmp_ln580_75 = icmp_eq  i63 %trunc_ln564_44, i63 0"   --->   Operation 4065 'icmp' 'icmp_ln580_75' <Predicate = (trunc_ln184 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4066 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_75, void, void %arrayidx444279.0.0.025341.exit.ap_fixed_base.exit5141_crit_edge"   --->   Operation 4066 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4067 [1/1] (0.80ns)   --->   "%F2_59 = sub i12 1075, i12 %zext_ln501_75"   --->   Operation 4067 'sub' 'F2_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4068 [1/1] (0.97ns)   --->   "%icmp_ln590_91 = icmp_sgt  i12 %F2_59, i12 8"   --->   Operation 4068 'icmp' 'icmp_ln590_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4069 [1/1] (0.80ns)   --->   "%add_ln590_91 = add i12 %F2_59, i12 4088"   --->   Operation 4069 'add' 'add_ln590_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4070 [1/1] (0.80ns)   --->   "%sub_ln590_91 = sub i12 8, i12 %F2_59"   --->   Operation 4070 'sub' 'sub_ln590_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4071 [1/1] (0.37ns)   --->   "%sh_amt_59 = select i1 %icmp_ln590_91, i12 %add_ln590_91, i12 %sub_ln590_91"   --->   Operation 4071 'select' 'sh_amt_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln590_59 = sext i12 %sh_amt_59"   --->   Operation 4072 'sext' 'sext_ln590_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.00>
ST_36 : Operation 4073 [1/1] (0.97ns)   --->   "%icmp_ln591_91 = icmp_eq  i12 %F2_59, i12 8"   --->   Operation 4073 'icmp' 'icmp_ln591_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4074 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_91, void, void"   --->   Operation 4074 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75)> <Delay = 0.00>
ST_36 : Operation 4075 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_91, void, void"   --->   Operation 4075 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91)> <Delay = 0.00>
ST_36 : Operation 4076 [1/1] (0.00ns)   --->   "%trunc_ln611_17 = trunc i54 %man_V_215"   --->   Operation 4076 'trunc' 'trunc_ln611_17' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_36 : Operation 4077 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_59, i32 4, i32 11"   --->   Operation 4077 'partselect' 'tmp_218' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_36 : Operation 4078 [1/1] (0.84ns)   --->   "%icmp_ln612_59 = icmp_eq  i8 %tmp_218, i8 0"   --->   Operation 4078 'icmp' 'icmp_ln612_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4079 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_59, void %.ap_fixed_base.exit5141_crit_edge, void"   --->   Operation 4079 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91)> <Delay = 0.00>
ST_36 : Operation 4080 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp498_0"   --->   Operation 4080 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & !icmp_ln612_59)> <Delay = 0.62>
ST_36 : Operation 4081 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5141"   --->   Operation 4081 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & !icmp_ln612_59)> <Delay = 0.00>
ST_36 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln590_59cast = trunc i31 %sext_ln590_59"   --->   Operation 4082 'trunc' 'sext_ln590_59cast' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_59)> <Delay = 0.00>
ST_36 : Operation 4083 [1/1] (0.90ns)   --->   "%shl_ln613_91 = shl i16 %trunc_ln611_17, i16 %sext_ln590_59cast"   --->   Operation 4083 'shl' 'shl_ln613_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_59)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4084 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_91, i16 %agg_tmp498_0"   --->   Operation 4084 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_59)> <Delay = 0.62>
ST_36 : Operation 4085 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5141"   --->   Operation 4085 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & !icmp_ln590_91 & icmp_ln612_59)> <Delay = 0.00>
ST_36 : Operation 4086 [1/1] (0.97ns)   --->   "%icmp_ln594_91 = icmp_ult  i12 %sh_amt_59, i12 54"   --->   Operation 4086 'icmp' 'icmp_ln594_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4087 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_91, void, void"   --->   Operation 4087 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91)> <Delay = 0.00>
ST_36 : Operation 4088 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_68, i32 63"   --->   Operation 4088 'bitselect' 'tmp_225' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4089 [1/1] (0.17ns)   --->   "%select_ln597_59 = select i1 %tmp_225, i16 65535, i16 0"   --->   Operation 4089 'select' 'select_ln597_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4090 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_59, i16 %agg_tmp498_0"   --->   Operation 4090 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.62>
ST_36 : Operation 4091 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5141"   --->   Operation 4091 'br' 'br_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & !icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4092 [1/1] (0.00ns)   --->   "%trunc_ln595_77 = trunc i12 %sh_amt_59"   --->   Operation 4092 'trunc' 'trunc_ln595_77' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4093 [1/1] (0.00ns)   --->   "%zext_ln595_59 = zext i6 %trunc_ln595_77"   --->   Operation 4093 'zext' 'zext_ln595_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4094 [1/1] (1.50ns)   --->   "%ashr_ln595_91 = ashr i54 %man_V_215, i54 %zext_ln595_59"   --->   Operation 4094 'ashr' 'ashr_ln595_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4095 [1/1] (0.00ns)   --->   "%trunc_ln595_78 = trunc i54 %ashr_ln595_91"   --->   Operation 4095 'trunc' 'trunc_ln595_78' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4096 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_78, i16 %agg_tmp498_0"   --->   Operation 4096 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.62>
ST_36 : Operation 4097 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5141"   --->   Operation 4097 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & !icmp_ln591_91 & icmp_ln590_91 & icmp_ln594_91)> <Delay = 0.00>
ST_36 : Operation 4098 [1/1] (0.00ns)   --->   "%trunc_ln592_59 = trunc i54 %man_V_215"   --->   Operation 4098 'trunc' 'trunc_ln592_59' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.00>
ST_36 : Operation 4099 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_59, i16 %agg_tmp498_0"   --->   Operation 4099 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.62>
ST_36 : Operation 4100 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5141"   --->   Operation 4100 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_75 & icmp_ln591_91)> <Delay = 0.00>
ST_36 : Operation 4101 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp498_0"   --->   Operation 4101 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_75)> <Delay = 0.62>
ST_36 : Operation 4102 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5141"   --->   Operation 4102 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_75)> <Delay = 0.00>
ST_36 : Operation 4103 [1/1] (0.00ns)   --->   "%ireg_69 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4103 'bitcast' 'ireg_69' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4104 [1/1] (0.00ns)   --->   "%trunc_ln564_53 = trunc i64 %ireg_69"   --->   Operation 4104 'trunc' 'trunc_ln564_53' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4105 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_69, i32 63"   --->   Operation 4105 'bitselect' 'p_Result_153' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4106 [1/1] (0.00ns)   --->   "%exp_tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_69, i32 52, i32 62"   --->   Operation 4106 'partselect' 'exp_tmp_120' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4107 [1/1] (0.00ns)   --->   "%zext_ln501_79 = zext i11 %exp_tmp_120"   --->   Operation 4107 'zext' 'zext_ln501_79' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4108 [1/1] (0.00ns)   --->   "%trunc_ln574_61 = trunc i64 %ireg_69"   --->   Operation 4108 'trunc' 'trunc_ln574_61' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4109 [1/1] (0.00ns)   --->   "%p_Result_154 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_61"   --->   Operation 4109 'bitconcatenate' 'p_Result_154' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln578_61 = zext i53 %p_Result_154"   --->   Operation 4110 'zext' 'zext_ln578_61' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4111 [1/1] (1.10ns)   --->   "%man_V_292 = sub i54 0, i54 %zext_ln578_61"   --->   Operation 4111 'sub' 'man_V_292' <Predicate = (trunc_ln184 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4112 [1/1] (0.40ns)   --->   "%man_V_295 = select i1 %p_Result_153, i54 %man_V_292, i54 %zext_ln578_61"   --->   Operation 4112 'select' 'man_V_295' <Predicate = (trunc_ln184 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4113 [1/1] (1.13ns)   --->   "%icmp_ln580_79 = icmp_eq  i63 %trunc_ln564_53, i63 0"   --->   Operation 4113 'icmp' 'icmp_ln580_79' <Predicate = (trunc_ln184 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4114 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_79, void, void %ap_fixed_base.exit5141.ap_fixed_base.exit5112_crit_edge"   --->   Operation 4114 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4115 [1/1] (0.80ns)   --->   "%F2_69 = sub i12 1075, i12 %zext_ln501_79"   --->   Operation 4115 'sub' 'F2_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4116 [1/1] (0.97ns)   --->   "%icmp_ln590_95 = icmp_sgt  i12 %F2_69, i12 8"   --->   Operation 4116 'icmp' 'icmp_ln590_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4117 [1/1] (0.80ns)   --->   "%add_ln590_95 = add i12 %F2_69, i12 4088"   --->   Operation 4117 'add' 'add_ln590_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4118 [1/1] (0.80ns)   --->   "%sub_ln590_95 = sub i12 8, i12 %F2_69"   --->   Operation 4118 'sub' 'sub_ln590_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4119 [1/1] (0.37ns)   --->   "%sh_amt_69 = select i1 %icmp_ln590_95, i12 %add_ln590_95, i12 %sub_ln590_95"   --->   Operation 4119 'select' 'sh_amt_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln590_69 = sext i12 %sh_amt_69"   --->   Operation 4120 'sext' 'sext_ln590_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.00>
ST_36 : Operation 4121 [1/1] (0.97ns)   --->   "%icmp_ln591_95 = icmp_eq  i12 %F2_69, i12 8"   --->   Operation 4121 'icmp' 'icmp_ln591_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4122 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_95, void, void"   --->   Operation 4122 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79)> <Delay = 0.00>
ST_36 : Operation 4123 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_95, void, void"   --->   Operation 4123 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95)> <Delay = 0.00>
ST_36 : Operation 4124 [1/1] (0.00ns)   --->   "%trunc_ln611_27 = trunc i54 %man_V_295"   --->   Operation 4124 'trunc' 'trunc_ln611_27' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_36 : Operation 4125 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_69, i32 4, i32 11"   --->   Operation 4125 'partselect' 'tmp_245' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_36 : Operation 4126 [1/1] (0.84ns)   --->   "%icmp_ln612_69 = icmp_eq  i8 %tmp_245, i8 0"   --->   Operation 4126 'icmp' 'icmp_ln612_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4127 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_69, void %.ap_fixed_base.exit5112_crit_edge, void"   --->   Operation 4127 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95)> <Delay = 0.00>
ST_36 : Operation 4128 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp518_0"   --->   Operation 4128 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & !icmp_ln612_69)> <Delay = 0.62>
ST_36 : Operation 4129 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5112"   --->   Operation 4129 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & !icmp_ln612_69)> <Delay = 0.00>
ST_36 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln590_69cast = trunc i31 %sext_ln590_69"   --->   Operation 4130 'trunc' 'sext_ln590_69cast' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_69)> <Delay = 0.00>
ST_36 : Operation 4131 [1/1] (0.90ns)   --->   "%shl_ln613_95 = shl i16 %trunc_ln611_27, i16 %sext_ln590_69cast"   --->   Operation 4131 'shl' 'shl_ln613_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_69)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4132 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_95, i16 %agg_tmp518_0"   --->   Operation 4132 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_69)> <Delay = 0.62>
ST_36 : Operation 4133 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5112"   --->   Operation 4133 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & !icmp_ln590_95 & icmp_ln612_69)> <Delay = 0.00>
ST_36 : Operation 4134 [1/1] (0.97ns)   --->   "%icmp_ln594_95 = icmp_ult  i12 %sh_amt_69, i12 54"   --->   Operation 4134 'icmp' 'icmp_ln594_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4135 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_95, void, void"   --->   Operation 4135 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95)> <Delay = 0.00>
ST_36 : Operation 4136 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_69, i32 63"   --->   Operation 4136 'bitselect' 'tmp_253' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4137 [1/1] (0.17ns)   --->   "%select_ln597_69 = select i1 %tmp_253, i16 65535, i16 0"   --->   Operation 4137 'select' 'select_ln597_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4138 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_69, i16 %agg_tmp518_0"   --->   Operation 4138 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.62>
ST_36 : Operation 4139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5112"   --->   Operation 4139 'br' 'br_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & !icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4140 [1/1] (0.00ns)   --->   "%trunc_ln595_97 = trunc i12 %sh_amt_69"   --->   Operation 4140 'trunc' 'trunc_ln595_97' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln595_69 = zext i6 %trunc_ln595_97"   --->   Operation 4141 'zext' 'zext_ln595_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4142 [1/1] (1.50ns)   --->   "%ashr_ln595_95 = ashr i54 %man_V_295, i54 %zext_ln595_69"   --->   Operation 4142 'ashr' 'ashr_ln595_95' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4143 [1/1] (0.00ns)   --->   "%trunc_ln595_98 = trunc i54 %ashr_ln595_95"   --->   Operation 4143 'trunc' 'trunc_ln595_98' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4144 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_98, i16 %agg_tmp518_0"   --->   Operation 4144 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.62>
ST_36 : Operation 4145 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5112"   --->   Operation 4145 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & !icmp_ln591_95 & icmp_ln590_95 & icmp_ln594_95)> <Delay = 0.00>
ST_36 : Operation 4146 [1/1] (0.00ns)   --->   "%trunc_ln592_69 = trunc i54 %man_V_295"   --->   Operation 4146 'trunc' 'trunc_ln592_69' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.00>
ST_36 : Operation 4147 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_69, i16 %agg_tmp518_0"   --->   Operation 4147 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.62>
ST_36 : Operation 4148 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5112"   --->   Operation 4148 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_79 & icmp_ln591_95)> <Delay = 0.00>
ST_36 : Operation 4149 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp518_0"   --->   Operation 4149 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_79)> <Delay = 0.62>
ST_36 : Operation 4150 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5112"   --->   Operation 4150 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_79)> <Delay = 0.00>
ST_36 : Operation 4151 [1/1] (0.00ns)   --->   "%ireg_70 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4151 'bitcast' 'ireg_70' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4152 [1/1] (0.00ns)   --->   "%trunc_ln564_61 = trunc i64 %ireg_70"   --->   Operation 4152 'trunc' 'trunc_ln564_61' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4153 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_70, i32 63"   --->   Operation 4153 'bitselect' 'p_Result_155' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4154 [1/1] (0.00ns)   --->   "%exp_tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_70, i32 52, i32 62"   --->   Operation 4154 'partselect' 'exp_tmp_128' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln501_83 = zext i11 %exp_tmp_128"   --->   Operation 4155 'zext' 'zext_ln501_83' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4156 [1/1] (0.00ns)   --->   "%trunc_ln574_69 = trunc i64 %ireg_70"   --->   Operation 4156 'trunc' 'trunc_ln574_69' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4157 [1/1] (0.00ns)   --->   "%p_Result_156 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_69"   --->   Operation 4157 'bitconcatenate' 'p_Result_156' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln578_73 = zext i53 %p_Result_156"   --->   Operation 4158 'zext' 'zext_ln578_73' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4159 [1/1] (1.10ns)   --->   "%man_V_359 = sub i54 0, i54 %zext_ln578_73"   --->   Operation 4159 'sub' 'man_V_359' <Predicate = (trunc_ln184 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4160 [1/1] (0.40ns)   --->   "%man_V_360 = select i1 %p_Result_155, i54 %man_V_359, i54 %zext_ln578_73"   --->   Operation 4160 'select' 'man_V_360' <Predicate = (trunc_ln184 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4161 [1/1] (1.13ns)   --->   "%icmp_ln580_83 = icmp_eq  i63 %trunc_ln564_61, i63 0"   --->   Operation 4161 'icmp' 'icmp_ln580_83' <Predicate = (trunc_ln184 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4162 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_83, void, void %ap_fixed_base.exit5112.ap_fixed_base.exit5083_crit_edge"   --->   Operation 4162 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4163 [1/1] (0.80ns)   --->   "%F2_129 = sub i12 1075, i12 %zext_ln501_83"   --->   Operation 4163 'sub' 'F2_129' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4164 [1/1] (0.97ns)   --->   "%icmp_ln590_99 = icmp_sgt  i12 %F2_129, i12 8"   --->   Operation 4164 'icmp' 'icmp_ln590_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4165 [1/1] (0.80ns)   --->   "%add_ln590_99 = add i12 %F2_129, i12 4088"   --->   Operation 4165 'add' 'add_ln590_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4166 [1/1] (0.80ns)   --->   "%sub_ln590_99 = sub i12 8, i12 %F2_129"   --->   Operation 4166 'sub' 'sub_ln590_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4167 [1/1] (0.37ns)   --->   "%sh_amt_129 = select i1 %icmp_ln590_99, i12 %add_ln590_99, i12 %sub_ln590_99"   --->   Operation 4167 'select' 'sh_amt_129' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln590_82 = sext i12 %sh_amt_129"   --->   Operation 4168 'sext' 'sext_ln590_82' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.00>
ST_36 : Operation 4169 [1/1] (0.97ns)   --->   "%icmp_ln591_99 = icmp_eq  i12 %F2_129, i12 8"   --->   Operation 4169 'icmp' 'icmp_ln591_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4170 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_99, void, void"   --->   Operation 4170 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83)> <Delay = 0.00>
ST_36 : Operation 4171 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_99, void, void"   --->   Operation 4171 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99)> <Delay = 0.00>
ST_36 : Operation 4172 [1/1] (0.00ns)   --->   "%trunc_ln611_36 = trunc i54 %man_V_360"   --->   Operation 4172 'trunc' 'trunc_ln611_36' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_36 : Operation 4173 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_129, i32 4, i32 11"   --->   Operation 4173 'partselect' 'tmp_270' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_36 : Operation 4174 [1/1] (0.84ns)   --->   "%icmp_ln612_78 = icmp_eq  i8 %tmp_270, i8 0"   --->   Operation 4174 'icmp' 'icmp_ln612_78' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4175 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_78, void %.ap_fixed_base.exit5083_crit_edge, void"   --->   Operation 4175 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99)> <Delay = 0.00>
ST_36 : Operation 4176 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp508_0"   --->   Operation 4176 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & !icmp_ln612_78)> <Delay = 0.62>
ST_36 : Operation 4177 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5083"   --->   Operation 4177 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & !icmp_ln612_78)> <Delay = 0.00>
ST_36 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln590_82cast = trunc i31 %sext_ln590_82"   --->   Operation 4178 'trunc' 'sext_ln590_82cast' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_78)> <Delay = 0.00>
ST_36 : Operation 4179 [1/1] (0.90ns)   --->   "%shl_ln613_99 = shl i16 %trunc_ln611_36, i16 %sext_ln590_82cast"   --->   Operation 4179 'shl' 'shl_ln613_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_78)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4180 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_99, i16 %agg_tmp508_0"   --->   Operation 4180 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_78)> <Delay = 0.62>
ST_36 : Operation 4181 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5083"   --->   Operation 4181 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & !icmp_ln590_99 & icmp_ln612_78)> <Delay = 0.00>
ST_36 : Operation 4182 [1/1] (0.97ns)   --->   "%icmp_ln594_99 = icmp_ult  i12 %sh_amt_129, i12 54"   --->   Operation 4182 'icmp' 'icmp_ln594_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4183 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_99, void, void"   --->   Operation 4183 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99)> <Delay = 0.00>
ST_36 : Operation 4184 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_70, i32 63"   --->   Operation 4184 'bitselect' 'tmp_279' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4185 [1/1] (0.17ns)   --->   "%select_ln597_78 = select i1 %tmp_279, i16 65535, i16 0"   --->   Operation 4185 'select' 'select_ln597_78' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4186 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_78, i16 %agg_tmp508_0"   --->   Operation 4186 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.62>
ST_36 : Operation 4187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5083"   --->   Operation 4187 'br' 'br_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & !icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4188 [1/1] (0.00ns)   --->   "%trunc_ln595_115 = trunc i12 %sh_amt_129"   --->   Operation 4188 'trunc' 'trunc_ln595_115' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln595_82 = zext i6 %trunc_ln595_115"   --->   Operation 4189 'zext' 'zext_ln595_82' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4190 [1/1] (1.50ns)   --->   "%ashr_ln595_99 = ashr i54 %man_V_360, i54 %zext_ln595_82"   --->   Operation 4190 'ashr' 'ashr_ln595_99' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln595_116 = trunc i54 %ashr_ln595_99"   --->   Operation 4191 'trunc' 'trunc_ln595_116' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4192 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_116, i16 %agg_tmp508_0"   --->   Operation 4192 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.62>
ST_36 : Operation 4193 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5083"   --->   Operation 4193 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & !icmp_ln591_99 & icmp_ln590_99 & icmp_ln594_99)> <Delay = 0.00>
ST_36 : Operation 4194 [1/1] (0.00ns)   --->   "%trunc_ln592_78 = trunc i54 %man_V_360"   --->   Operation 4194 'trunc' 'trunc_ln592_78' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.00>
ST_36 : Operation 4195 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_78, i16 %agg_tmp508_0"   --->   Operation 4195 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.62>
ST_36 : Operation 4196 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5083"   --->   Operation 4196 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_83 & icmp_ln591_99)> <Delay = 0.00>
ST_36 : Operation 4197 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp508_0"   --->   Operation 4197 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_83)> <Delay = 0.62>
ST_36 : Operation 4198 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5083"   --->   Operation 4198 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_83)> <Delay = 0.00>
ST_36 : Operation 4199 [1/1] (0.00ns)   --->   "%ireg_71 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4199 'bitcast' 'ireg_71' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4200 [1/1] (0.00ns)   --->   "%trunc_ln564_69 = trunc i64 %ireg_71"   --->   Operation 4200 'trunc' 'trunc_ln564_69' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4201 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_71, i32 63"   --->   Operation 4201 'bitselect' 'p_Result_157' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4202 [1/1] (0.00ns)   --->   "%exp_tmp_136 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_71, i32 52, i32 62"   --->   Operation 4202 'partselect' 'exp_tmp_136' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4203 [1/1] (0.00ns)   --->   "%zext_ln501_87 = zext i11 %exp_tmp_136"   --->   Operation 4203 'zext' 'zext_ln501_87' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4204 [1/1] (0.00ns)   --->   "%trunc_ln574_77 = trunc i64 %ireg_71"   --->   Operation 4204 'trunc' 'trunc_ln574_77' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4205 [1/1] (0.00ns)   --->   "%p_Result_158 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_77"   --->   Operation 4205 'bitconcatenate' 'p_Result_158' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4206 [1/1] (0.00ns)   --->   "%zext_ln578_81 = zext i53 %p_Result_158"   --->   Operation 4206 'zext' 'zext_ln578_81' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4207 [1/1] (1.10ns)   --->   "%man_V_384 = sub i54 0, i54 %zext_ln578_81"   --->   Operation 4207 'sub' 'man_V_384' <Predicate = (trunc_ln184 == 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4208 [1/1] (0.40ns)   --->   "%man_V_385 = select i1 %p_Result_157, i54 %man_V_384, i54 %zext_ln578_81"   --->   Operation 4208 'select' 'man_V_385' <Predicate = (trunc_ln184 == 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4209 [1/1] (1.13ns)   --->   "%icmp_ln580_87 = icmp_eq  i63 %trunc_ln564_69, i63 0"   --->   Operation 4209 'icmp' 'icmp_ln580_87' <Predicate = (trunc_ln184 == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4210 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_87, void, void %ap_fixed_base.exit5083.arrayidx449280.0.0.025442.exit_crit_edge"   --->   Operation 4210 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4)> <Delay = 0.00>
ST_36 : Operation 4211 [1/1] (0.80ns)   --->   "%F2_138 = sub i12 1075, i12 %zext_ln501_87"   --->   Operation 4211 'sub' 'F2_138' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4212 [1/1] (0.97ns)   --->   "%icmp_ln590_103 = icmp_sgt  i12 %F2_138, i12 8"   --->   Operation 4212 'icmp' 'icmp_ln590_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4213 [1/1] (0.80ns)   --->   "%add_ln590_103 = add i12 %F2_138, i12 4088"   --->   Operation 4213 'add' 'add_ln590_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4214 [1/1] (0.80ns)   --->   "%sub_ln590_103 = sub i12 8, i12 %F2_138"   --->   Operation 4214 'sub' 'sub_ln590_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4215 [1/1] (0.37ns)   --->   "%sh_amt_138 = select i1 %icmp_ln590_103, i12 %add_ln590_103, i12 %sub_ln590_103"   --->   Operation 4215 'select' 'sh_amt_138' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln590_91 = sext i12 %sh_amt_138"   --->   Operation 4216 'sext' 'sext_ln590_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.00>
ST_36 : Operation 4217 [1/1] (0.97ns)   --->   "%icmp_ln591_103 = icmp_eq  i12 %F2_138, i12 8"   --->   Operation 4217 'icmp' 'icmp_ln591_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4218 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_103, void, void"   --->   Operation 4218 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87)> <Delay = 0.00>
ST_36 : Operation 4219 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_103, void, void"   --->   Operation 4219 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103)> <Delay = 0.00>
ST_36 : Operation 4220 [1/1] (0.00ns)   --->   "%trunc_ln611_45 = trunc i54 %man_V_385"   --->   Operation 4220 'trunc' 'trunc_ln611_45' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103)> <Delay = 0.00>
ST_36 : Operation 4221 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_138, i32 4, i32 11"   --->   Operation 4221 'partselect' 'tmp_295' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103)> <Delay = 0.00>
ST_36 : Operation 4222 [1/1] (0.84ns)   --->   "%icmp_ln612_87 = icmp_eq  i8 %tmp_295, i8 0"   --->   Operation 4222 'icmp' 'icmp_ln612_87' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4223 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_87, void %.arrayidx449280.0.0.025442.exit_crit_edge694, void"   --->   Operation 4223 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103)> <Delay = 0.00>
ST_36 : Operation 4224 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_1118"   --->   Operation 4224 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & !icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4225 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp528_0"   --->   Operation 4225 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & !icmp_ln612_87)> <Delay = 0.62>
ST_36 : Operation 4226 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_565"   --->   Operation 4226 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & !icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4227 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4227 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & !icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln590_91cast = trunc i31 %sext_ln590_91"   --->   Operation 4228 'trunc' 'sext_ln590_91cast' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.00>
ST_36 : Operation 4229 [1/1] (0.90ns)   --->   "%shl_ln613_103 = shl i16 %trunc_ln611_45, i16 %sext_ln590_91cast"   --->   Operation 4229 'shl' 'shl_ln613_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4230 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_1118"   --->   Operation 4230 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4231 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_103, i16 %agg_tmp528_0"   --->   Operation 4231 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.62>
ST_36 : Operation 4232 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_565"   --->   Operation 4232 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4233 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4233 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & !icmp_ln590_103 & icmp_ln612_87)> <Delay = 0.42>
ST_36 : Operation 4234 [1/1] (0.97ns)   --->   "%icmp_ln594_103 = icmp_ult  i12 %sh_amt_138, i12 54"   --->   Operation 4234 'icmp' 'icmp_ln594_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4235 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_103, void, void"   --->   Operation 4235 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103)> <Delay = 0.00>
ST_36 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_71, i32 63"   --->   Operation 4236 'bitselect' 'tmp_304' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.00>
ST_36 : Operation 4237 [1/1] (0.17ns)   --->   "%select_ln597_87 = select i1 %tmp_304, i16 65535, i16 0"   --->   Operation 4237 'select' 'select_ln597_87' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4238 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_1118"   --->   Operation 4238 'store' 'store_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4239 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_87, i16 %agg_tmp528_0"   --->   Operation 4239 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.62>
ST_36 : Operation 4240 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_565"   --->   Operation 4240 'store' 'store_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4241 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4241 'br' 'br_ln0' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & !icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4242 [1/1] (0.00ns)   --->   "%trunc_ln595_133 = trunc i12 %sh_amt_138"   --->   Operation 4242 'trunc' 'trunc_ln595_133' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.00>
ST_36 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln595_91 = zext i6 %trunc_ln595_133"   --->   Operation 4243 'zext' 'zext_ln595_91' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.00>
ST_36 : Operation 4244 [1/1] (1.50ns)   --->   "%ashr_ln595_103 = ashr i54 %man_V_385, i54 %zext_ln595_91"   --->   Operation 4244 'ashr' 'ashr_ln595_103' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4245 [1/1] (0.00ns)   --->   "%trunc_ln595_134 = trunc i54 %ashr_ln595_103"   --->   Operation 4245 'trunc' 'trunc_ln595_134' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.00>
ST_36 : Operation 4246 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_1118"   --->   Operation 4246 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4247 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_134, i16 %agg_tmp528_0"   --->   Operation 4247 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.62>
ST_36 : Operation 4248 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_565"   --->   Operation 4248 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4249 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4249 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & !icmp_ln591_103 & icmp_ln590_103 & icmp_ln594_103)> <Delay = 0.42>
ST_36 : Operation 4250 [1/1] (0.00ns)   --->   "%trunc_ln592_87 = trunc i54 %man_V_385"   --->   Operation 4250 'trunc' 'trunc_ln592_87' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & icmp_ln591_103)> <Delay = 0.00>
ST_36 : Operation 4251 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_1118"   --->   Operation 4251 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & icmp_ln591_103)> <Delay = 0.42>
ST_36 : Operation 4252 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_87, i16 %agg_tmp528_0"   --->   Operation 4252 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & icmp_ln591_103)> <Delay = 0.62>
ST_36 : Operation 4253 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_565"   --->   Operation 4253 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & icmp_ln591_103)> <Delay = 0.42>
ST_36 : Operation 4254 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4254 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & !icmp_ln580_87 & icmp_ln591_103)> <Delay = 0.42>
ST_36 : Operation 4255 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_1118"   --->   Operation 4255 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_87)> <Delay = 0.42>
ST_36 : Operation 4256 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp528_0"   --->   Operation 4256 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_87)> <Delay = 0.62>
ST_36 : Operation 4257 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_565"   --->   Operation 4257 'store' 'store_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_87)> <Delay = 0.42>
ST_36 : Operation 4258 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4258 'br' 'br_ln191' <Predicate = (trunc_ln184 == 4 & icmp_ln580_87)> <Delay = 0.42>
ST_36 : Operation 4259 [1/1] (0.00ns)   --->   "%ireg_72 = bitcast i64 %temp_c2_o1_10"   --->   Operation 4259 'bitcast' 'ireg_72' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4260 [1/1] (0.00ns)   --->   "%trunc_ln564_43 = trunc i64 %ireg_72"   --->   Operation 4260 'trunc' 'trunc_ln564_43' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4261 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_72, i32 63"   --->   Operation 4261 'bitselect' 'p_Result_159' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4262 [1/1] (0.00ns)   --->   "%exp_tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_72, i32 52, i32 62"   --->   Operation 4262 'partselect' 'exp_tmp_57' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4263 [1/1] (0.00ns)   --->   "%zext_ln501_74 = zext i11 %exp_tmp_57"   --->   Operation 4263 'zext' 'zext_ln501_74' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4264 [1/1] (0.00ns)   --->   "%trunc_ln574_51 = trunc i64 %ireg_72"   --->   Operation 4264 'trunc' 'trunc_ln574_51' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4265 [1/1] (0.00ns)   --->   "%p_Result_160 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_51"   --->   Operation 4265 'bitconcatenate' 'p_Result_160' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4266 [1/1] (0.00ns)   --->   "%zext_ln578_51 = zext i53 %p_Result_160"   --->   Operation 4266 'zext' 'zext_ln578_51' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4267 [1/1] (1.10ns)   --->   "%man_V_203 = sub i54 0, i54 %zext_ln578_51"   --->   Operation 4267 'sub' 'man_V_203' <Predicate = (trunc_ln184 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4268 [1/1] (0.40ns)   --->   "%man_V_206 = select i1 %p_Result_159, i54 %man_V_203, i54 %zext_ln578_51"   --->   Operation 4268 'select' 'man_V_206' <Predicate = (trunc_ln184 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4269 [1/1] (1.13ns)   --->   "%icmp_ln580_74 = icmp_eq  i63 %trunc_ln564_43, i63 0"   --->   Operation 4269 'icmp' 'icmp_ln580_74' <Predicate = (trunc_ln184 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4270 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_74, void, void %arrayidx449280.0.0.025442.case.3.ap_fixed_base.exit5025_crit_edge"   --->   Operation 4270 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4271 [1/1] (0.80ns)   --->   "%F2_58 = sub i12 1075, i12 %zext_ln501_74"   --->   Operation 4271 'sub' 'F2_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4272 [1/1] (0.97ns)   --->   "%icmp_ln590_90 = icmp_sgt  i12 %F2_58, i12 8"   --->   Operation 4272 'icmp' 'icmp_ln590_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4273 [1/1] (0.80ns)   --->   "%add_ln590_90 = add i12 %F2_58, i12 4088"   --->   Operation 4273 'add' 'add_ln590_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4274 [1/1] (0.80ns)   --->   "%sub_ln590_90 = sub i12 8, i12 %F2_58"   --->   Operation 4274 'sub' 'sub_ln590_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4275 [1/1] (0.37ns)   --->   "%sh_amt_58 = select i1 %icmp_ln590_90, i12 %add_ln590_90, i12 %sub_ln590_90"   --->   Operation 4275 'select' 'sh_amt_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln590_58 = sext i12 %sh_amt_58"   --->   Operation 4276 'sext' 'sext_ln590_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.00>
ST_36 : Operation 4277 [1/1] (0.97ns)   --->   "%icmp_ln591_90 = icmp_eq  i12 %F2_58, i12 8"   --->   Operation 4277 'icmp' 'icmp_ln591_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4278 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_90, void, void"   --->   Operation 4278 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74)> <Delay = 0.00>
ST_36 : Operation 4279 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_90, void, void"   --->   Operation 4279 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90)> <Delay = 0.00>
ST_36 : Operation 4280 [1/1] (0.00ns)   --->   "%trunc_ln611_16 = trunc i54 %man_V_206"   --->   Operation 4280 'trunc' 'trunc_ln611_16' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_36 : Operation 4281 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_58, i32 4, i32 11"   --->   Operation 4281 'partselect' 'tmp_217' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_36 : Operation 4282 [1/1] (0.84ns)   --->   "%icmp_ln612_58 = icmp_eq  i8 %tmp_217, i8 0"   --->   Operation 4282 'icmp' 'icmp_ln612_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4283 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_58, void %.ap_fixed_base.exit5025_crit_edge, void"   --->   Operation 4283 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90)> <Delay = 0.00>
ST_36 : Operation 4284 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp495_0"   --->   Operation 4284 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & !icmp_ln612_58)> <Delay = 0.62>
ST_36 : Operation 4285 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5025"   --->   Operation 4285 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & !icmp_ln612_58)> <Delay = 0.00>
ST_36 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln590_58cast = trunc i31 %sext_ln590_58"   --->   Operation 4286 'trunc' 'sext_ln590_58cast' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_58)> <Delay = 0.00>
ST_36 : Operation 4287 [1/1] (0.90ns)   --->   "%shl_ln613_90 = shl i16 %trunc_ln611_16, i16 %sext_ln590_58cast"   --->   Operation 4287 'shl' 'shl_ln613_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_58)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4288 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_90, i16 %agg_tmp495_0"   --->   Operation 4288 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_58)> <Delay = 0.62>
ST_36 : Operation 4289 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5025"   --->   Operation 4289 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & !icmp_ln590_90 & icmp_ln612_58)> <Delay = 0.00>
ST_36 : Operation 4290 [1/1] (0.97ns)   --->   "%icmp_ln594_90 = icmp_ult  i12 %sh_amt_58, i12 54"   --->   Operation 4290 'icmp' 'icmp_ln594_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4291 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_90, void, void"   --->   Operation 4291 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90)> <Delay = 0.00>
ST_36 : Operation 4292 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_72, i32 63"   --->   Operation 4292 'bitselect' 'tmp_224' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4293 [1/1] (0.17ns)   --->   "%select_ln597_58 = select i1 %tmp_224, i16 65535, i16 0"   --->   Operation 4293 'select' 'select_ln597_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4294 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_58, i16 %agg_tmp495_0"   --->   Operation 4294 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.62>
ST_36 : Operation 4295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit5025"   --->   Operation 4295 'br' 'br_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & !icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4296 [1/1] (0.00ns)   --->   "%trunc_ln595_75 = trunc i12 %sh_amt_58"   --->   Operation 4296 'trunc' 'trunc_ln595_75' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4297 [1/1] (0.00ns)   --->   "%zext_ln595_58 = zext i6 %trunc_ln595_75"   --->   Operation 4297 'zext' 'zext_ln595_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4298 [1/1] (1.50ns)   --->   "%ashr_ln595_90 = ashr i54 %man_V_206, i54 %zext_ln595_58"   --->   Operation 4298 'ashr' 'ashr_ln595_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4299 [1/1] (0.00ns)   --->   "%trunc_ln595_76 = trunc i54 %ashr_ln595_90"   --->   Operation 4299 'trunc' 'trunc_ln595_76' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4300 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_76, i16 %agg_tmp495_0"   --->   Operation 4300 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.62>
ST_36 : Operation 4301 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5025"   --->   Operation 4301 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & !icmp_ln591_90 & icmp_ln590_90 & icmp_ln594_90)> <Delay = 0.00>
ST_36 : Operation 4302 [1/1] (0.00ns)   --->   "%trunc_ln592_58 = trunc i54 %man_V_206"   --->   Operation 4302 'trunc' 'trunc_ln592_58' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.00>
ST_36 : Operation 4303 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_58, i16 %agg_tmp495_0"   --->   Operation 4303 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.62>
ST_36 : Operation 4304 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5025"   --->   Operation 4304 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_74 & icmp_ln591_90)> <Delay = 0.00>
ST_36 : Operation 4305 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp495_0"   --->   Operation 4305 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_74)> <Delay = 0.62>
ST_36 : Operation 4306 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit5025"   --->   Operation 4306 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_74)> <Delay = 0.00>
ST_36 : Operation 4307 [1/1] (0.00ns)   --->   "%ireg_73 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4307 'bitcast' 'ireg_73' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4308 [1/1] (0.00ns)   --->   "%trunc_ln564_52 = trunc i64 %ireg_73"   --->   Operation 4308 'trunc' 'trunc_ln564_52' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4309 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_73, i32 63"   --->   Operation 4309 'bitselect' 'p_Result_161' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4310 [1/1] (0.00ns)   --->   "%exp_tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_73, i32 52, i32 62"   --->   Operation 4310 'partselect' 'exp_tmp_119' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4311 [1/1] (0.00ns)   --->   "%zext_ln501_78 = zext i11 %exp_tmp_119"   --->   Operation 4311 'zext' 'zext_ln501_78' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4312 [1/1] (0.00ns)   --->   "%trunc_ln574_60 = trunc i64 %ireg_73"   --->   Operation 4312 'trunc' 'trunc_ln574_60' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4313 [1/1] (0.00ns)   --->   "%p_Result_162 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_60"   --->   Operation 4313 'bitconcatenate' 'p_Result_162' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4314 [1/1] (0.00ns)   --->   "%zext_ln578_60 = zext i53 %p_Result_162"   --->   Operation 4314 'zext' 'zext_ln578_60' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4315 [1/1] (1.10ns)   --->   "%man_V_283 = sub i54 0, i54 %zext_ln578_60"   --->   Operation 4315 'sub' 'man_V_283' <Predicate = (trunc_ln184 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4316 [1/1] (0.40ns)   --->   "%man_V_286 = select i1 %p_Result_161, i54 %man_V_283, i54 %zext_ln578_60"   --->   Operation 4316 'select' 'man_V_286' <Predicate = (trunc_ln184 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4317 [1/1] (1.13ns)   --->   "%icmp_ln580_78 = icmp_eq  i63 %trunc_ln564_52, i63 0"   --->   Operation 4317 'icmp' 'icmp_ln580_78' <Predicate = (trunc_ln184 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4318 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_78, void, void %ap_fixed_base.exit5025.ap_fixed_base.exit4996_crit_edge"   --->   Operation 4318 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4319 [1/1] (0.80ns)   --->   "%F2_68 = sub i12 1075, i12 %zext_ln501_78"   --->   Operation 4319 'sub' 'F2_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4320 [1/1] (0.97ns)   --->   "%icmp_ln590_94 = icmp_sgt  i12 %F2_68, i12 8"   --->   Operation 4320 'icmp' 'icmp_ln590_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4321 [1/1] (0.80ns)   --->   "%add_ln590_94 = add i12 %F2_68, i12 4088"   --->   Operation 4321 'add' 'add_ln590_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4322 [1/1] (0.80ns)   --->   "%sub_ln590_94 = sub i12 8, i12 %F2_68"   --->   Operation 4322 'sub' 'sub_ln590_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4323 [1/1] (0.37ns)   --->   "%sh_amt_68 = select i1 %icmp_ln590_94, i12 %add_ln590_94, i12 %sub_ln590_94"   --->   Operation 4323 'select' 'sh_amt_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln590_68 = sext i12 %sh_amt_68"   --->   Operation 4324 'sext' 'sext_ln590_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.00>
ST_36 : Operation 4325 [1/1] (0.97ns)   --->   "%icmp_ln591_94 = icmp_eq  i12 %F2_68, i12 8"   --->   Operation 4325 'icmp' 'icmp_ln591_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4326 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_94, void, void"   --->   Operation 4326 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78)> <Delay = 0.00>
ST_36 : Operation 4327 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_94, void, void"   --->   Operation 4327 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94)> <Delay = 0.00>
ST_36 : Operation 4328 [1/1] (0.00ns)   --->   "%trunc_ln611_26 = trunc i54 %man_V_286"   --->   Operation 4328 'trunc' 'trunc_ln611_26' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_36 : Operation 4329 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_68, i32 4, i32 11"   --->   Operation 4329 'partselect' 'tmp_244' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_36 : Operation 4330 [1/1] (0.84ns)   --->   "%icmp_ln612_68 = icmp_eq  i8 %tmp_244, i8 0"   --->   Operation 4330 'icmp' 'icmp_ln612_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4331 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_68, void %.ap_fixed_base.exit4996_crit_edge, void"   --->   Operation 4331 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94)> <Delay = 0.00>
ST_36 : Operation 4332 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp515_0"   --->   Operation 4332 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & !icmp_ln612_68)> <Delay = 0.62>
ST_36 : Operation 4333 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4996"   --->   Operation 4333 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & !icmp_ln612_68)> <Delay = 0.00>
ST_36 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln590_68cast = trunc i31 %sext_ln590_68"   --->   Operation 4334 'trunc' 'sext_ln590_68cast' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_68)> <Delay = 0.00>
ST_36 : Operation 4335 [1/1] (0.90ns)   --->   "%shl_ln613_94 = shl i16 %trunc_ln611_26, i16 %sext_ln590_68cast"   --->   Operation 4335 'shl' 'shl_ln613_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_68)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4336 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_94, i16 %agg_tmp515_0"   --->   Operation 4336 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_68)> <Delay = 0.62>
ST_36 : Operation 4337 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4996"   --->   Operation 4337 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & !icmp_ln590_94 & icmp_ln612_68)> <Delay = 0.00>
ST_36 : Operation 4338 [1/1] (0.97ns)   --->   "%icmp_ln594_94 = icmp_ult  i12 %sh_amt_68, i12 54"   --->   Operation 4338 'icmp' 'icmp_ln594_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4339 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_94, void, void"   --->   Operation 4339 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94)> <Delay = 0.00>
ST_36 : Operation 4340 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_73, i32 63"   --->   Operation 4340 'bitselect' 'tmp_252' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4341 [1/1] (0.17ns)   --->   "%select_ln597_68 = select i1 %tmp_252, i16 65535, i16 0"   --->   Operation 4341 'select' 'select_ln597_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4342 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_68, i16 %agg_tmp515_0"   --->   Operation 4342 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.62>
ST_36 : Operation 4343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4996"   --->   Operation 4343 'br' 'br_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & !icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4344 [1/1] (0.00ns)   --->   "%trunc_ln595_95 = trunc i12 %sh_amt_68"   --->   Operation 4344 'trunc' 'trunc_ln595_95' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln595_68 = zext i6 %trunc_ln595_95"   --->   Operation 4345 'zext' 'zext_ln595_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4346 [1/1] (1.50ns)   --->   "%ashr_ln595_94 = ashr i54 %man_V_286, i54 %zext_ln595_68"   --->   Operation 4346 'ashr' 'ashr_ln595_94' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln595_96 = trunc i54 %ashr_ln595_94"   --->   Operation 4347 'trunc' 'trunc_ln595_96' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4348 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_96, i16 %agg_tmp515_0"   --->   Operation 4348 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.62>
ST_36 : Operation 4349 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4996"   --->   Operation 4349 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & !icmp_ln591_94 & icmp_ln590_94 & icmp_ln594_94)> <Delay = 0.00>
ST_36 : Operation 4350 [1/1] (0.00ns)   --->   "%trunc_ln592_68 = trunc i54 %man_V_286"   --->   Operation 4350 'trunc' 'trunc_ln592_68' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.00>
ST_36 : Operation 4351 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_68, i16 %agg_tmp515_0"   --->   Operation 4351 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.62>
ST_36 : Operation 4352 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4996"   --->   Operation 4352 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_78 & icmp_ln591_94)> <Delay = 0.00>
ST_36 : Operation 4353 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp515_0"   --->   Operation 4353 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_78)> <Delay = 0.62>
ST_36 : Operation 4354 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4996"   --->   Operation 4354 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_78)> <Delay = 0.00>
ST_36 : Operation 4355 [1/1] (0.00ns)   --->   "%ireg_74 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4355 'bitcast' 'ireg_74' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4356 [1/1] (0.00ns)   --->   "%trunc_ln564_60 = trunc i64 %ireg_74"   --->   Operation 4356 'trunc' 'trunc_ln564_60' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4357 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_74, i32 63"   --->   Operation 4357 'bitselect' 'p_Result_163' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4358 [1/1] (0.00ns)   --->   "%exp_tmp_127 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_74, i32 52, i32 62"   --->   Operation 4358 'partselect' 'exp_tmp_127' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln501_82 = zext i11 %exp_tmp_127"   --->   Operation 4359 'zext' 'zext_ln501_82' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4360 [1/1] (0.00ns)   --->   "%trunc_ln574_68 = trunc i64 %ireg_74"   --->   Operation 4360 'trunc' 'trunc_ln574_68' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4361 [1/1] (0.00ns)   --->   "%p_Result_164 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_68"   --->   Operation 4361 'bitconcatenate' 'p_Result_164' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4362 [1/1] (0.00ns)   --->   "%zext_ln578_68 = zext i53 %p_Result_164"   --->   Operation 4362 'zext' 'zext_ln578_68' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4363 [1/1] (1.10ns)   --->   "%man_V_356 = sub i54 0, i54 %zext_ln578_68"   --->   Operation 4363 'sub' 'man_V_356' <Predicate = (trunc_ln184 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4364 [1/1] (0.40ns)   --->   "%man_V_357 = select i1 %p_Result_163, i54 %man_V_356, i54 %zext_ln578_68"   --->   Operation 4364 'select' 'man_V_357' <Predicate = (trunc_ln184 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4365 [1/1] (1.13ns)   --->   "%icmp_ln580_82 = icmp_eq  i63 %trunc_ln564_60, i63 0"   --->   Operation 4365 'icmp' 'icmp_ln580_82' <Predicate = (trunc_ln184 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4366 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_82, void, void %ap_fixed_base.exit4996.ap_fixed_base.exit4967_crit_edge"   --->   Operation 4366 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4367 [1/1] (0.80ns)   --->   "%F2_128 = sub i12 1075, i12 %zext_ln501_82"   --->   Operation 4367 'sub' 'F2_128' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4368 [1/1] (0.97ns)   --->   "%icmp_ln590_98 = icmp_sgt  i12 %F2_128, i12 8"   --->   Operation 4368 'icmp' 'icmp_ln590_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4369 [1/1] (0.80ns)   --->   "%add_ln590_98 = add i12 %F2_128, i12 4088"   --->   Operation 4369 'add' 'add_ln590_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4370 [1/1] (0.80ns)   --->   "%sub_ln590_98 = sub i12 8, i12 %F2_128"   --->   Operation 4370 'sub' 'sub_ln590_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4371 [1/1] (0.37ns)   --->   "%sh_amt_128 = select i1 %icmp_ln590_98, i12 %add_ln590_98, i12 %sub_ln590_98"   --->   Operation 4371 'select' 'sh_amt_128' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln590_77 = sext i12 %sh_amt_128"   --->   Operation 4372 'sext' 'sext_ln590_77' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.00>
ST_36 : Operation 4373 [1/1] (0.97ns)   --->   "%icmp_ln591_98 = icmp_eq  i12 %F2_128, i12 8"   --->   Operation 4373 'icmp' 'icmp_ln591_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4374 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_98, void, void"   --->   Operation 4374 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82)> <Delay = 0.00>
ST_36 : Operation 4375 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_98, void, void"   --->   Operation 4375 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98)> <Delay = 0.00>
ST_36 : Operation 4376 [1/1] (0.00ns)   --->   "%trunc_ln611_35 = trunc i54 %man_V_357"   --->   Operation 4376 'trunc' 'trunc_ln611_35' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_36 : Operation 4377 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_128, i32 4, i32 11"   --->   Operation 4377 'partselect' 'tmp_269' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_36 : Operation 4378 [1/1] (0.84ns)   --->   "%icmp_ln612_77 = icmp_eq  i8 %tmp_269, i8 0"   --->   Operation 4378 'icmp' 'icmp_ln612_77' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4379 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_77, void %.ap_fixed_base.exit4967_crit_edge, void"   --->   Operation 4379 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98)> <Delay = 0.00>
ST_36 : Operation 4380 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp505_0"   --->   Operation 4380 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & !icmp_ln612_77)> <Delay = 0.62>
ST_36 : Operation 4381 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4967"   --->   Operation 4381 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & !icmp_ln612_77)> <Delay = 0.00>
ST_36 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln590_77cast = trunc i31 %sext_ln590_77"   --->   Operation 4382 'trunc' 'sext_ln590_77cast' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_77)> <Delay = 0.00>
ST_36 : Operation 4383 [1/1] (0.90ns)   --->   "%shl_ln613_98 = shl i16 %trunc_ln611_35, i16 %sext_ln590_77cast"   --->   Operation 4383 'shl' 'shl_ln613_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_77)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4384 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_98, i16 %agg_tmp505_0"   --->   Operation 4384 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_77)> <Delay = 0.62>
ST_36 : Operation 4385 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4967"   --->   Operation 4385 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & !icmp_ln590_98 & icmp_ln612_77)> <Delay = 0.00>
ST_36 : Operation 4386 [1/1] (0.97ns)   --->   "%icmp_ln594_98 = icmp_ult  i12 %sh_amt_128, i12 54"   --->   Operation 4386 'icmp' 'icmp_ln594_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4387 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_98, void, void"   --->   Operation 4387 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98)> <Delay = 0.00>
ST_36 : Operation 4388 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_74, i32 63"   --->   Operation 4388 'bitselect' 'tmp_278' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4389 [1/1] (0.17ns)   --->   "%select_ln597_77 = select i1 %tmp_278, i16 65535, i16 0"   --->   Operation 4389 'select' 'select_ln597_77' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4390 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_77, i16 %agg_tmp505_0"   --->   Operation 4390 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.62>
ST_36 : Operation 4391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4967"   --->   Operation 4391 'br' 'br_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & !icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4392 [1/1] (0.00ns)   --->   "%trunc_ln595_113 = trunc i12 %sh_amt_128"   --->   Operation 4392 'trunc' 'trunc_ln595_113' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4393 [1/1] (0.00ns)   --->   "%zext_ln595_77 = zext i6 %trunc_ln595_113"   --->   Operation 4393 'zext' 'zext_ln595_77' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4394 [1/1] (1.50ns)   --->   "%ashr_ln595_98 = ashr i54 %man_V_357, i54 %zext_ln595_77"   --->   Operation 4394 'ashr' 'ashr_ln595_98' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4395 [1/1] (0.00ns)   --->   "%trunc_ln595_114 = trunc i54 %ashr_ln595_98"   --->   Operation 4395 'trunc' 'trunc_ln595_114' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4396 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_114, i16 %agg_tmp505_0"   --->   Operation 4396 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.62>
ST_36 : Operation 4397 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4967"   --->   Operation 4397 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & !icmp_ln591_98 & icmp_ln590_98 & icmp_ln594_98)> <Delay = 0.00>
ST_36 : Operation 4398 [1/1] (0.00ns)   --->   "%trunc_ln592_77 = trunc i54 %man_V_357"   --->   Operation 4398 'trunc' 'trunc_ln592_77' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.00>
ST_36 : Operation 4399 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_77, i16 %agg_tmp505_0"   --->   Operation 4399 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.62>
ST_36 : Operation 4400 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4967"   --->   Operation 4400 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_82 & icmp_ln591_98)> <Delay = 0.00>
ST_36 : Operation 4401 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp505_0"   --->   Operation 4401 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_82)> <Delay = 0.62>
ST_36 : Operation 4402 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4967"   --->   Operation 4402 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_82)> <Delay = 0.00>
ST_36 : Operation 4403 [1/1] (0.00ns)   --->   "%ireg_75 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4403 'bitcast' 'ireg_75' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4404 [1/1] (0.00ns)   --->   "%trunc_ln564_68 = trunc i64 %ireg_75"   --->   Operation 4404 'trunc' 'trunc_ln564_68' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4405 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_75, i32 63"   --->   Operation 4405 'bitselect' 'p_Result_165' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4406 [1/1] (0.00ns)   --->   "%exp_tmp_135 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_75, i32 52, i32 62"   --->   Operation 4406 'partselect' 'exp_tmp_135' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4407 [1/1] (0.00ns)   --->   "%zext_ln501_86 = zext i11 %exp_tmp_135"   --->   Operation 4407 'zext' 'zext_ln501_86' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4408 [1/1] (0.00ns)   --->   "%trunc_ln574_76 = trunc i64 %ireg_75"   --->   Operation 4408 'trunc' 'trunc_ln574_76' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4409 [1/1] (0.00ns)   --->   "%p_Result_166 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_76"   --->   Operation 4409 'bitconcatenate' 'p_Result_166' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4410 [1/1] (0.00ns)   --->   "%zext_ln578_76 = zext i53 %p_Result_166"   --->   Operation 4410 'zext' 'zext_ln578_76' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4411 [1/1] (1.10ns)   --->   "%man_V_381 = sub i54 0, i54 %zext_ln578_76"   --->   Operation 4411 'sub' 'man_V_381' <Predicate = (trunc_ln184 == 2)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4412 [1/1] (0.40ns)   --->   "%man_V_382 = select i1 %p_Result_165, i54 %man_V_381, i54 %zext_ln578_76"   --->   Operation 4412 'select' 'man_V_382' <Predicate = (trunc_ln184 == 2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4413 [1/1] (1.13ns)   --->   "%icmp_ln580_86 = icmp_eq  i63 %trunc_ln564_68, i63 0"   --->   Operation 4413 'icmp' 'icmp_ln580_86' <Predicate = (trunc_ln184 == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4414 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_86, void, void %ap_fixed_base.exit4967.arrayidx449280.0.0.025442.exit_crit_edge"   --->   Operation 4414 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2)> <Delay = 0.00>
ST_36 : Operation 4415 [1/1] (0.80ns)   --->   "%F2_137 = sub i12 1075, i12 %zext_ln501_86"   --->   Operation 4415 'sub' 'F2_137' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4416 [1/1] (0.97ns)   --->   "%icmp_ln590_102 = icmp_sgt  i12 %F2_137, i12 8"   --->   Operation 4416 'icmp' 'icmp_ln590_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4417 [1/1] (0.80ns)   --->   "%add_ln590_102 = add i12 %F2_137, i12 4088"   --->   Operation 4417 'add' 'add_ln590_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4418 [1/1] (0.80ns)   --->   "%sub_ln590_102 = sub i12 8, i12 %F2_137"   --->   Operation 4418 'sub' 'sub_ln590_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4419 [1/1] (0.37ns)   --->   "%sh_amt_137 = select i1 %icmp_ln590_102, i12 %add_ln590_102, i12 %sub_ln590_102"   --->   Operation 4419 'select' 'sh_amt_137' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4420 [1/1] (0.00ns)   --->   "%sext_ln590_90 = sext i12 %sh_amt_137"   --->   Operation 4420 'sext' 'sext_ln590_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.00>
ST_36 : Operation 4421 [1/1] (0.97ns)   --->   "%icmp_ln591_102 = icmp_eq  i12 %F2_137, i12 8"   --->   Operation 4421 'icmp' 'icmp_ln591_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4422 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_102, void, void"   --->   Operation 4422 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86)> <Delay = 0.00>
ST_36 : Operation 4423 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_102, void, void"   --->   Operation 4423 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102)> <Delay = 0.00>
ST_36 : Operation 4424 [1/1] (0.00ns)   --->   "%trunc_ln611_44 = trunc i54 %man_V_382"   --->   Operation 4424 'trunc' 'trunc_ln611_44' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102)> <Delay = 0.00>
ST_36 : Operation 4425 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_137, i32 4, i32 11"   --->   Operation 4425 'partselect' 'tmp_294' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102)> <Delay = 0.00>
ST_36 : Operation 4426 [1/1] (0.84ns)   --->   "%icmp_ln612_86 = icmp_eq  i8 %tmp_294, i8 0"   --->   Operation 4426 'icmp' 'icmp_ln612_86' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4427 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_86, void %.arrayidx449280.0.0.025442.exit_crit_edge, void"   --->   Operation 4427 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102)> <Delay = 0.00>
ST_36 : Operation 4428 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4428 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & !icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4429 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp525_0"   --->   Operation 4429 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & !icmp_ln612_86)> <Delay = 0.62>
ST_36 : Operation 4430 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_364"   --->   Operation 4430 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & !icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4431 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4431 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & !icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln590_90cast = trunc i31 %sext_ln590_90"   --->   Operation 4432 'trunc' 'sext_ln590_90cast' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.00>
ST_36 : Operation 4433 [1/1] (0.90ns)   --->   "%shl_ln613_102 = shl i16 %trunc_ln611_44, i16 %sext_ln590_90cast"   --->   Operation 4433 'shl' 'shl_ln613_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4434 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4434 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4435 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_102, i16 %agg_tmp525_0"   --->   Operation 4435 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.62>
ST_36 : Operation 4436 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_364"   --->   Operation 4436 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4437 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4437 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & !icmp_ln590_102 & icmp_ln612_86)> <Delay = 0.42>
ST_36 : Operation 4438 [1/1] (0.97ns)   --->   "%icmp_ln594_102 = icmp_ult  i12 %sh_amt_137, i12 54"   --->   Operation 4438 'icmp' 'icmp_ln594_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4439 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_102, void, void"   --->   Operation 4439 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102)> <Delay = 0.00>
ST_36 : Operation 4440 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_75, i32 63"   --->   Operation 4440 'bitselect' 'tmp_303' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.00>
ST_36 : Operation 4441 [1/1] (0.17ns)   --->   "%select_ln597_86 = select i1 %tmp_303, i16 65535, i16 0"   --->   Operation 4441 'select' 'select_ln597_86' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4442 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4442 'store' 'store_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4443 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_86, i16 %agg_tmp525_0"   --->   Operation 4443 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.62>
ST_36 : Operation 4444 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_364"   --->   Operation 4444 'store' 'store_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4445 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4445 'br' 'br_ln0' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & !icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4446 [1/1] (0.00ns)   --->   "%trunc_ln595_131 = trunc i12 %sh_amt_137"   --->   Operation 4446 'trunc' 'trunc_ln595_131' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.00>
ST_36 : Operation 4447 [1/1] (0.00ns)   --->   "%zext_ln595_90 = zext i6 %trunc_ln595_131"   --->   Operation 4447 'zext' 'zext_ln595_90' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.00>
ST_36 : Operation 4448 [1/1] (1.50ns)   --->   "%ashr_ln595_102 = ashr i54 %man_V_382, i54 %zext_ln595_90"   --->   Operation 4448 'ashr' 'ashr_ln595_102' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4449 [1/1] (0.00ns)   --->   "%trunc_ln595_132 = trunc i54 %ashr_ln595_102"   --->   Operation 4449 'trunc' 'trunc_ln595_132' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.00>
ST_36 : Operation 4450 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4450 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4451 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_132, i16 %agg_tmp525_0"   --->   Operation 4451 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.62>
ST_36 : Operation 4452 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_364"   --->   Operation 4452 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4453 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4453 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & !icmp_ln591_102 & icmp_ln590_102 & icmp_ln594_102)> <Delay = 0.42>
ST_36 : Operation 4454 [1/1] (0.00ns)   --->   "%trunc_ln592_86 = trunc i54 %man_V_382"   --->   Operation 4454 'trunc' 'trunc_ln592_86' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & icmp_ln591_102)> <Delay = 0.00>
ST_36 : Operation 4455 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4455 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & icmp_ln591_102)> <Delay = 0.42>
ST_36 : Operation 4456 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_86, i16 %agg_tmp525_0"   --->   Operation 4456 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & icmp_ln591_102)> <Delay = 0.62>
ST_36 : Operation 4457 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_364"   --->   Operation 4457 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & icmp_ln591_102)> <Delay = 0.42>
ST_36 : Operation 4458 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4458 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & !icmp_ln580_86 & icmp_ln591_102)> <Delay = 0.42>
ST_36 : Operation 4459 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_3_1_4"   --->   Operation 4459 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_86)> <Delay = 0.42>
ST_36 : Operation 4460 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp525_0"   --->   Operation 4460 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_86)> <Delay = 0.62>
ST_36 : Operation 4461 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_364"   --->   Operation 4461 'store' 'store_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_86)> <Delay = 0.42>
ST_36 : Operation 4462 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4462 'br' 'br_ln191' <Predicate = (trunc_ln184 == 2 & icmp_ln580_86)> <Delay = 0.42>
ST_36 : Operation 4463 [1/1] (0.00ns)   --->   "%ireg_76 = bitcast i64 %temp_c2_o1_10"   --->   Operation 4463 'bitcast' 'ireg_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4464 [1/1] (0.00ns)   --->   "%trunc_ln564_42 = trunc i64 %ireg_76"   --->   Operation 4464 'trunc' 'trunc_ln564_42' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4465 [1/1] (0.00ns)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_76, i32 63"   --->   Operation 4465 'bitselect' 'p_Result_167' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4466 [1/1] (0.00ns)   --->   "%exp_tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_76, i32 52, i32 62"   --->   Operation 4466 'partselect' 'exp_tmp_54' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln501_73 = zext i11 %exp_tmp_54"   --->   Operation 4467 'zext' 'zext_ln501_73' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4468 [1/1] (0.00ns)   --->   "%trunc_ln574_50 = trunc i64 %ireg_76"   --->   Operation 4468 'trunc' 'trunc_ln574_50' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4469 [1/1] (0.00ns)   --->   "%p_Result_168 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_50"   --->   Operation 4469 'bitconcatenate' 'p_Result_168' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln578_50 = zext i53 %p_Result_168"   --->   Operation 4470 'zext' 'zext_ln578_50' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4471 [1/1] (1.10ns)   --->   "%man_V_194 = sub i54 0, i54 %zext_ln578_50"   --->   Operation 4471 'sub' 'man_V_194' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4472 [1/1] (0.40ns)   --->   "%man_V_197 = select i1 %p_Result_167, i54 %man_V_194, i54 %zext_ln578_50"   --->   Operation 4472 'select' 'man_V_197' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4473 [1/1] (1.13ns)   --->   "%icmp_ln580_73 = icmp_eq  i63 %trunc_ln564_42, i63 0"   --->   Operation 4473 'icmp' 'icmp_ln580_73' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4474 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_73, void, void %arrayidx449280.0.0.025442.case.7.ap_fixed_base.exit4909_crit_edge"   --->   Operation 4474 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4475 [1/1] (0.80ns)   --->   "%F2_57 = sub i12 1075, i12 %zext_ln501_73"   --->   Operation 4475 'sub' 'F2_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4476 [1/1] (0.97ns)   --->   "%icmp_ln590_89 = icmp_sgt  i12 %F2_57, i12 8"   --->   Operation 4476 'icmp' 'icmp_ln590_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4477 [1/1] (0.80ns)   --->   "%add_ln590_89 = add i12 %F2_57, i12 4088"   --->   Operation 4477 'add' 'add_ln590_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4478 [1/1] (0.80ns)   --->   "%sub_ln590_89 = sub i12 8, i12 %F2_57"   --->   Operation 4478 'sub' 'sub_ln590_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4479 [1/1] (0.37ns)   --->   "%sh_amt_57 = select i1 %icmp_ln590_89, i12 %add_ln590_89, i12 %sub_ln590_89"   --->   Operation 4479 'select' 'sh_amt_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln590_57 = sext i12 %sh_amt_57"   --->   Operation 4480 'sext' 'sext_ln590_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.00>
ST_36 : Operation 4481 [1/1] (0.97ns)   --->   "%icmp_ln591_89 = icmp_eq  i12 %F2_57, i12 8"   --->   Operation 4481 'icmp' 'icmp_ln591_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4482 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_89, void, void"   --->   Operation 4482 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73)> <Delay = 0.00>
ST_36 : Operation 4483 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_89, void, void"   --->   Operation 4483 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89)> <Delay = 0.00>
ST_36 : Operation 4484 [1/1] (0.00ns)   --->   "%trunc_ln611_15 = trunc i54 %man_V_197"   --->   Operation 4484 'trunc' 'trunc_ln611_15' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89)> <Delay = 0.00>
ST_36 : Operation 4485 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_57, i32 4, i32 11"   --->   Operation 4485 'partselect' 'tmp_216' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89)> <Delay = 0.00>
ST_36 : Operation 4486 [1/1] (0.84ns)   --->   "%icmp_ln612_57 = icmp_eq  i8 %tmp_216, i8 0"   --->   Operation 4486 'icmp' 'icmp_ln612_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4487 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_57, void %.ap_fixed_base.exit4909_crit_edge, void"   --->   Operation 4487 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89)> <Delay = 0.00>
ST_36 : Operation 4488 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp585_0"   --->   Operation 4488 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & !icmp_ln612_57)> <Delay = 0.62>
ST_36 : Operation 4489 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4909"   --->   Operation 4489 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & !icmp_ln612_57)> <Delay = 0.00>
ST_36 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln590_57cast = trunc i31 %sext_ln590_57"   --->   Operation 4490 'trunc' 'sext_ln590_57cast' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & icmp_ln612_57)> <Delay = 0.00>
ST_36 : Operation 4491 [1/1] (0.90ns)   --->   "%shl_ln613_89 = shl i16 %trunc_ln611_15, i16 %sext_ln590_57cast"   --->   Operation 4491 'shl' 'shl_ln613_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & icmp_ln612_57)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4492 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_89, i16 %agg_tmp585_0"   --->   Operation 4492 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & icmp_ln612_57)> <Delay = 0.62>
ST_36 : Operation 4493 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4909"   --->   Operation 4493 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & !icmp_ln590_89 & icmp_ln612_57)> <Delay = 0.00>
ST_36 : Operation 4494 [1/1] (0.97ns)   --->   "%icmp_ln594_89 = icmp_ult  i12 %sh_amt_57, i12 54"   --->   Operation 4494 'icmp' 'icmp_ln594_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4495 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_89, void, void"   --->   Operation 4495 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89)> <Delay = 0.00>
ST_36 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_76, i32 63"   --->   Operation 4496 'bitselect' 'tmp_223' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & !icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4497 [1/1] (0.17ns)   --->   "%select_ln597_57 = select i1 %tmp_223, i16 65535, i16 0"   --->   Operation 4497 'select' 'select_ln597_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & !icmp_ln594_89)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4498 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_57, i16 %agg_tmp585_0"   --->   Operation 4498 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & !icmp_ln594_89)> <Delay = 0.62>
ST_36 : Operation 4499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4909"   --->   Operation 4499 'br' 'br_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & !icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4500 [1/1] (0.00ns)   --->   "%trunc_ln595_73 = trunc i12 %sh_amt_57"   --->   Operation 4500 'trunc' 'trunc_ln595_73' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4501 [1/1] (0.00ns)   --->   "%zext_ln595_57 = zext i6 %trunc_ln595_73"   --->   Operation 4501 'zext' 'zext_ln595_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4502 [1/1] (1.50ns)   --->   "%ashr_ln595_89 = ashr i54 %man_V_197, i54 %zext_ln595_57"   --->   Operation 4502 'ashr' 'ashr_ln595_89' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4503 [1/1] (0.00ns)   --->   "%trunc_ln595_74 = trunc i54 %ashr_ln595_89"   --->   Operation 4503 'trunc' 'trunc_ln595_74' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4504 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_74, i16 %agg_tmp585_0"   --->   Operation 4504 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 0.62>
ST_36 : Operation 4505 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4909"   --->   Operation 4505 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & !icmp_ln591_89 & icmp_ln590_89 & icmp_ln594_89)> <Delay = 0.00>
ST_36 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln592_57 = trunc i54 %man_V_197"   --->   Operation 4506 'trunc' 'trunc_ln592_57' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & icmp_ln591_89)> <Delay = 0.00>
ST_36 : Operation 4507 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_57, i16 %agg_tmp585_0"   --->   Operation 4507 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & icmp_ln591_89)> <Delay = 0.62>
ST_36 : Operation 4508 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4909"   --->   Operation 4508 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_73 & icmp_ln591_89)> <Delay = 0.00>
ST_36 : Operation 4509 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp585_0"   --->   Operation 4509 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_73)> <Delay = 0.62>
ST_36 : Operation 4510 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4909"   --->   Operation 4510 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_73)> <Delay = 0.00>
ST_36 : Operation 4511 [1/1] (0.00ns)   --->   "%ireg_77 = bitcast i64 %temp_c2_o2_10"   --->   Operation 4511 'bitcast' 'ireg_77' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4512 [1/1] (0.00ns)   --->   "%trunc_ln564_51 = trunc i64 %ireg_77"   --->   Operation 4512 'trunc' 'trunc_ln564_51' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4513 [1/1] (0.00ns)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_77, i32 63"   --->   Operation 4513 'bitselect' 'p_Result_169' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4514 [1/1] (0.00ns)   --->   "%exp_tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_77, i32 52, i32 62"   --->   Operation 4514 'partselect' 'exp_tmp_118' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4515 [1/1] (0.00ns)   --->   "%zext_ln501_77 = zext i11 %exp_tmp_118"   --->   Operation 4515 'zext' 'zext_ln501_77' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4516 [1/1] (0.00ns)   --->   "%trunc_ln574_59 = trunc i64 %ireg_77"   --->   Operation 4516 'trunc' 'trunc_ln574_59' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4517 [1/1] (0.00ns)   --->   "%p_Result_170 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_59"   --->   Operation 4517 'bitconcatenate' 'p_Result_170' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln578_59 = zext i53 %p_Result_170"   --->   Operation 4518 'zext' 'zext_ln578_59' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4519 [1/1] (1.10ns)   --->   "%man_V_274 = sub i54 0, i54 %zext_ln578_59"   --->   Operation 4519 'sub' 'man_V_274' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4520 [1/1] (0.40ns)   --->   "%man_V_277 = select i1 %p_Result_169, i54 %man_V_274, i54 %zext_ln578_59"   --->   Operation 4520 'select' 'man_V_277' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4521 [1/1] (1.13ns)   --->   "%icmp_ln580_77 = icmp_eq  i63 %trunc_ln564_51, i63 0"   --->   Operation 4521 'icmp' 'icmp_ln580_77' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4522 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_77, void, void %ap_fixed_base.exit4909.ap_fixed_base.exit4880_crit_edge"   --->   Operation 4522 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4523 [1/1] (0.80ns)   --->   "%F2_67 = sub i12 1075, i12 %zext_ln501_77"   --->   Operation 4523 'sub' 'F2_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4524 [1/1] (0.97ns)   --->   "%icmp_ln590_93 = icmp_sgt  i12 %F2_67, i12 8"   --->   Operation 4524 'icmp' 'icmp_ln590_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4525 [1/1] (0.80ns)   --->   "%add_ln590_93 = add i12 %F2_67, i12 4088"   --->   Operation 4525 'add' 'add_ln590_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4526 [1/1] (0.80ns)   --->   "%sub_ln590_93 = sub i12 8, i12 %F2_67"   --->   Operation 4526 'sub' 'sub_ln590_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4527 [1/1] (0.37ns)   --->   "%sh_amt_67 = select i1 %icmp_ln590_93, i12 %add_ln590_93, i12 %sub_ln590_93"   --->   Operation 4527 'select' 'sh_amt_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln590_67 = sext i12 %sh_amt_67"   --->   Operation 4528 'sext' 'sext_ln590_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.00>
ST_36 : Operation 4529 [1/1] (0.97ns)   --->   "%icmp_ln591_93 = icmp_eq  i12 %F2_67, i12 8"   --->   Operation 4529 'icmp' 'icmp_ln591_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4530 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_93, void, void"   --->   Operation 4530 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77)> <Delay = 0.00>
ST_36 : Operation 4531 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_93, void, void"   --->   Operation 4531 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93)> <Delay = 0.00>
ST_36 : Operation 4532 [1/1] (0.00ns)   --->   "%trunc_ln611_25 = trunc i54 %man_V_277"   --->   Operation 4532 'trunc' 'trunc_ln611_25' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93)> <Delay = 0.00>
ST_36 : Operation 4533 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_67, i32 4, i32 11"   --->   Operation 4533 'partselect' 'tmp_243' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93)> <Delay = 0.00>
ST_36 : Operation 4534 [1/1] (0.84ns)   --->   "%icmp_ln612_67 = icmp_eq  i8 %tmp_243, i8 0"   --->   Operation 4534 'icmp' 'icmp_ln612_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4535 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_67, void %.ap_fixed_base.exit4880_crit_edge, void"   --->   Operation 4535 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93)> <Delay = 0.00>
ST_36 : Operation 4536 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp605_0"   --->   Operation 4536 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & !icmp_ln612_67)> <Delay = 0.62>
ST_36 : Operation 4537 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4880"   --->   Operation 4537 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & !icmp_ln612_67)> <Delay = 0.00>
ST_36 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln590_67cast = trunc i31 %sext_ln590_67"   --->   Operation 4538 'trunc' 'sext_ln590_67cast' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & icmp_ln612_67)> <Delay = 0.00>
ST_36 : Operation 4539 [1/1] (0.90ns)   --->   "%shl_ln613_93 = shl i16 %trunc_ln611_25, i16 %sext_ln590_67cast"   --->   Operation 4539 'shl' 'shl_ln613_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & icmp_ln612_67)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4540 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_93, i16 %agg_tmp605_0"   --->   Operation 4540 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & icmp_ln612_67)> <Delay = 0.62>
ST_36 : Operation 4541 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4880"   --->   Operation 4541 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & !icmp_ln590_93 & icmp_ln612_67)> <Delay = 0.00>
ST_36 : Operation 4542 [1/1] (0.97ns)   --->   "%icmp_ln594_93 = icmp_ult  i12 %sh_amt_67, i12 54"   --->   Operation 4542 'icmp' 'icmp_ln594_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4543 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_93, void, void"   --->   Operation 4543 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93)> <Delay = 0.00>
ST_36 : Operation 4544 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_77, i32 63"   --->   Operation 4544 'bitselect' 'tmp_251' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & !icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4545 [1/1] (0.17ns)   --->   "%select_ln597_67 = select i1 %tmp_251, i16 65535, i16 0"   --->   Operation 4545 'select' 'select_ln597_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & !icmp_ln594_93)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4546 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_67, i16 %agg_tmp605_0"   --->   Operation 4546 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & !icmp_ln594_93)> <Delay = 0.62>
ST_36 : Operation 4547 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4880"   --->   Operation 4547 'br' 'br_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & !icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4548 [1/1] (0.00ns)   --->   "%trunc_ln595_93 = trunc i12 %sh_amt_67"   --->   Operation 4548 'trunc' 'trunc_ln595_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4549 [1/1] (0.00ns)   --->   "%zext_ln595_67 = zext i6 %trunc_ln595_93"   --->   Operation 4549 'zext' 'zext_ln595_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4550 [1/1] (1.50ns)   --->   "%ashr_ln595_93 = ashr i54 %man_V_277, i54 %zext_ln595_67"   --->   Operation 4550 'ashr' 'ashr_ln595_93' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4551 [1/1] (0.00ns)   --->   "%trunc_ln595_94 = trunc i54 %ashr_ln595_93"   --->   Operation 4551 'trunc' 'trunc_ln595_94' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4552 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_94, i16 %agg_tmp605_0"   --->   Operation 4552 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 0.62>
ST_36 : Operation 4553 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4880"   --->   Operation 4553 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & !icmp_ln591_93 & icmp_ln590_93 & icmp_ln594_93)> <Delay = 0.00>
ST_36 : Operation 4554 [1/1] (0.00ns)   --->   "%trunc_ln592_67 = trunc i54 %man_V_277"   --->   Operation 4554 'trunc' 'trunc_ln592_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & icmp_ln591_93)> <Delay = 0.00>
ST_36 : Operation 4555 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_67, i16 %agg_tmp605_0"   --->   Operation 4555 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & icmp_ln591_93)> <Delay = 0.62>
ST_36 : Operation 4556 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4880"   --->   Operation 4556 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_77 & icmp_ln591_93)> <Delay = 0.00>
ST_36 : Operation 4557 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp605_0"   --->   Operation 4557 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_77)> <Delay = 0.62>
ST_36 : Operation 4558 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4880"   --->   Operation 4558 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_77)> <Delay = 0.00>
ST_36 : Operation 4559 [1/1] (0.00ns)   --->   "%ireg_78 = bitcast i64 %temp_c3_o1_9"   --->   Operation 4559 'bitcast' 'ireg_78' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4560 [1/1] (0.00ns)   --->   "%trunc_ln564_59 = trunc i64 %ireg_78"   --->   Operation 4560 'trunc' 'trunc_ln564_59' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4561 [1/1] (0.00ns)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_78, i32 63"   --->   Operation 4561 'bitselect' 'p_Result_171' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4562 [1/1] (0.00ns)   --->   "%exp_tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_78, i32 52, i32 62"   --->   Operation 4562 'partselect' 'exp_tmp_126' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4563 [1/1] (0.00ns)   --->   "%zext_ln501_81 = zext i11 %exp_tmp_126"   --->   Operation 4563 'zext' 'zext_ln501_81' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4564 [1/1] (0.00ns)   --->   "%trunc_ln574_67 = trunc i64 %ireg_78"   --->   Operation 4564 'trunc' 'trunc_ln574_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4565 [1/1] (0.00ns)   --->   "%p_Result_172 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_67"   --->   Operation 4565 'bitconcatenate' 'p_Result_172' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4566 [1/1] (0.00ns)   --->   "%zext_ln578_67 = zext i53 %p_Result_172"   --->   Operation 4566 'zext' 'zext_ln578_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4567 [1/1] (1.10ns)   --->   "%man_V_349 = sub i54 0, i54 %zext_ln578_67"   --->   Operation 4567 'sub' 'man_V_349' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4568 [1/1] (0.40ns)   --->   "%man_V_352 = select i1 %p_Result_171, i54 %man_V_349, i54 %zext_ln578_67"   --->   Operation 4568 'select' 'man_V_352' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4569 [1/1] (1.13ns)   --->   "%icmp_ln580_81 = icmp_eq  i63 %trunc_ln564_59, i63 0"   --->   Operation 4569 'icmp' 'icmp_ln580_81' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4570 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_81, void, void %ap_fixed_base.exit4880.ap_fixed_base.exit4851_crit_edge"   --->   Operation 4570 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4571 [1/1] (0.80ns)   --->   "%F2_127 = sub i12 1075, i12 %zext_ln501_81"   --->   Operation 4571 'sub' 'F2_127' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4572 [1/1] (0.97ns)   --->   "%icmp_ln590_97 = icmp_sgt  i12 %F2_127, i12 8"   --->   Operation 4572 'icmp' 'icmp_ln590_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4573 [1/1] (0.80ns)   --->   "%add_ln590_97 = add i12 %F2_127, i12 4088"   --->   Operation 4573 'add' 'add_ln590_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4574 [1/1] (0.80ns)   --->   "%sub_ln590_97 = sub i12 8, i12 %F2_127"   --->   Operation 4574 'sub' 'sub_ln590_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4575 [1/1] (0.37ns)   --->   "%sh_amt_127 = select i1 %icmp_ln590_97, i12 %add_ln590_97, i12 %sub_ln590_97"   --->   Operation 4575 'select' 'sh_amt_127' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln590_76 = sext i12 %sh_amt_127"   --->   Operation 4576 'sext' 'sext_ln590_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.00>
ST_36 : Operation 4577 [1/1] (0.97ns)   --->   "%icmp_ln591_97 = icmp_eq  i12 %F2_127, i12 8"   --->   Operation 4577 'icmp' 'icmp_ln591_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4578 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_97, void, void"   --->   Operation 4578 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81)> <Delay = 0.00>
ST_36 : Operation 4579 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_97, void, void"   --->   Operation 4579 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97)> <Delay = 0.00>
ST_36 : Operation 4580 [1/1] (0.00ns)   --->   "%trunc_ln611_34 = trunc i54 %man_V_352"   --->   Operation 4580 'trunc' 'trunc_ln611_34' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97)> <Delay = 0.00>
ST_36 : Operation 4581 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_127, i32 4, i32 11"   --->   Operation 4581 'partselect' 'tmp_268' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97)> <Delay = 0.00>
ST_36 : Operation 4582 [1/1] (0.84ns)   --->   "%icmp_ln612_76 = icmp_eq  i8 %tmp_268, i8 0"   --->   Operation 4582 'icmp' 'icmp_ln612_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4583 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_76, void %.ap_fixed_base.exit4851_crit_edge, void"   --->   Operation 4583 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97)> <Delay = 0.00>
ST_36 : Operation 4584 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp595_0"   --->   Operation 4584 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & !icmp_ln612_76)> <Delay = 0.62>
ST_36 : Operation 4585 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4851"   --->   Operation 4585 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & !icmp_ln612_76)> <Delay = 0.00>
ST_36 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln590_76cast = trunc i31 %sext_ln590_76"   --->   Operation 4586 'trunc' 'sext_ln590_76cast' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & icmp_ln612_76)> <Delay = 0.00>
ST_36 : Operation 4587 [1/1] (0.90ns)   --->   "%shl_ln613_97 = shl i16 %trunc_ln611_34, i16 %sext_ln590_76cast"   --->   Operation 4587 'shl' 'shl_ln613_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & icmp_ln612_76)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4588 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_97, i16 %agg_tmp595_0"   --->   Operation 4588 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & icmp_ln612_76)> <Delay = 0.62>
ST_36 : Operation 4589 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4851"   --->   Operation 4589 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & !icmp_ln590_97 & icmp_ln612_76)> <Delay = 0.00>
ST_36 : Operation 4590 [1/1] (0.97ns)   --->   "%icmp_ln594_97 = icmp_ult  i12 %sh_amt_127, i12 54"   --->   Operation 4590 'icmp' 'icmp_ln594_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4591 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_97, void, void"   --->   Operation 4591 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97)> <Delay = 0.00>
ST_36 : Operation 4592 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_78, i32 63"   --->   Operation 4592 'bitselect' 'tmp_277' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & !icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4593 [1/1] (0.17ns)   --->   "%select_ln597_76 = select i1 %tmp_277, i16 65535, i16 0"   --->   Operation 4593 'select' 'select_ln597_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & !icmp_ln594_97)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4594 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_76, i16 %agg_tmp595_0"   --->   Operation 4594 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & !icmp_ln594_97)> <Delay = 0.62>
ST_36 : Operation 4595 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4851"   --->   Operation 4595 'br' 'br_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & !icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4596 [1/1] (0.00ns)   --->   "%trunc_ln595_111 = trunc i12 %sh_amt_127"   --->   Operation 4596 'trunc' 'trunc_ln595_111' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4597 [1/1] (0.00ns)   --->   "%zext_ln595_76 = zext i6 %trunc_ln595_111"   --->   Operation 4597 'zext' 'zext_ln595_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4598 [1/1] (1.50ns)   --->   "%ashr_ln595_97 = ashr i54 %man_V_352, i54 %zext_ln595_76"   --->   Operation 4598 'ashr' 'ashr_ln595_97' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4599 [1/1] (0.00ns)   --->   "%trunc_ln595_112 = trunc i54 %ashr_ln595_97"   --->   Operation 4599 'trunc' 'trunc_ln595_112' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4600 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_112, i16 %agg_tmp595_0"   --->   Operation 4600 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 0.62>
ST_36 : Operation 4601 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4851"   --->   Operation 4601 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & !icmp_ln591_97 & icmp_ln590_97 & icmp_ln594_97)> <Delay = 0.00>
ST_36 : Operation 4602 [1/1] (0.00ns)   --->   "%trunc_ln592_76 = trunc i54 %man_V_352"   --->   Operation 4602 'trunc' 'trunc_ln592_76' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & icmp_ln591_97)> <Delay = 0.00>
ST_36 : Operation 4603 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_76, i16 %agg_tmp595_0"   --->   Operation 4603 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & icmp_ln591_97)> <Delay = 0.62>
ST_36 : Operation 4604 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4851"   --->   Operation 4604 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_81 & icmp_ln591_97)> <Delay = 0.00>
ST_36 : Operation 4605 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp595_0"   --->   Operation 4605 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_81)> <Delay = 0.62>
ST_36 : Operation 4606 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4851"   --->   Operation 4606 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_81)> <Delay = 0.00>
ST_36 : Operation 4607 [1/1] (0.00ns)   --->   "%ireg_79 = bitcast i64 %temp_c3_o2_9"   --->   Operation 4607 'bitcast' 'ireg_79' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4608 [1/1] (0.00ns)   --->   "%trunc_ln564_67 = trunc i64 %ireg_79"   --->   Operation 4608 'trunc' 'trunc_ln564_67' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4609 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_79, i32 63"   --->   Operation 4609 'bitselect' 'p_Result_173' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4610 [1/1] (0.00ns)   --->   "%exp_tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_79, i32 52, i32 62"   --->   Operation 4610 'partselect' 'exp_tmp_134' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4611 [1/1] (0.00ns)   --->   "%zext_ln501_85 = zext i11 %exp_tmp_134"   --->   Operation 4611 'zext' 'zext_ln501_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4612 [1/1] (0.00ns)   --->   "%trunc_ln574_75 = trunc i64 %ireg_79"   --->   Operation 4612 'trunc' 'trunc_ln574_75' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4613 [1/1] (0.00ns)   --->   "%p_Result_174 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_75"   --->   Operation 4613 'bitconcatenate' 'p_Result_174' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4614 [1/1] (0.00ns)   --->   "%zext_ln578_75 = zext i53 %p_Result_174"   --->   Operation 4614 'zext' 'zext_ln578_75' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4615 [1/1] (1.10ns)   --->   "%man_V_378 = sub i54 0, i54 %zext_ln578_75"   --->   Operation 4615 'sub' 'man_V_378' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4616 [1/1] (0.40ns)   --->   "%man_V_379 = select i1 %p_Result_173, i54 %man_V_378, i54 %zext_ln578_75"   --->   Operation 4616 'select' 'man_V_379' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4617 [1/1] (1.13ns)   --->   "%icmp_ln580_85 = icmp_eq  i63 %trunc_ln564_67, i63 0"   --->   Operation 4617 'icmp' 'icmp_ln580_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4618 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_85, void, void %ap_fixed_base.exit4851.arrayidx449280.0.0.025442.exit_crit_edge"   --->   Operation 4618 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4)> <Delay = 0.00>
ST_36 : Operation 4619 [1/1] (0.80ns)   --->   "%F2_136 = sub i12 1075, i12 %zext_ln501_85"   --->   Operation 4619 'sub' 'F2_136' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4620 [1/1] (0.97ns)   --->   "%icmp_ln590_101 = icmp_sgt  i12 %F2_136, i12 8"   --->   Operation 4620 'icmp' 'icmp_ln590_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4621 [1/1] (0.80ns)   --->   "%add_ln590_101 = add i12 %F2_136, i12 4088"   --->   Operation 4621 'add' 'add_ln590_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4622 [1/1] (0.80ns)   --->   "%sub_ln590_101 = sub i12 8, i12 %F2_136"   --->   Operation 4622 'sub' 'sub_ln590_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4623 [1/1] (0.37ns)   --->   "%sh_amt_136 = select i1 %icmp_ln590_101, i12 %add_ln590_101, i12 %sub_ln590_101"   --->   Operation 4623 'select' 'sh_amt_136' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln590_85 = sext i12 %sh_amt_136"   --->   Operation 4624 'sext' 'sext_ln590_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.00>
ST_36 : Operation 4625 [1/1] (0.97ns)   --->   "%icmp_ln591_101 = icmp_eq  i12 %F2_136, i12 8"   --->   Operation 4625 'icmp' 'icmp_ln591_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4626 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_101, void, void"   --->   Operation 4626 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85)> <Delay = 0.00>
ST_36 : Operation 4627 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_101, void, void"   --->   Operation 4627 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101)> <Delay = 0.00>
ST_36 : Operation 4628 [1/1] (0.00ns)   --->   "%trunc_ln611_43 = trunc i54 %man_V_379"   --->   Operation 4628 'trunc' 'trunc_ln611_43' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101)> <Delay = 0.00>
ST_36 : Operation 4629 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_136, i32 4, i32 11"   --->   Operation 4629 'partselect' 'tmp_293' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101)> <Delay = 0.00>
ST_36 : Operation 4630 [1/1] (0.84ns)   --->   "%icmp_ln612_85 = icmp_eq  i8 %tmp_293, i8 0"   --->   Operation 4630 'icmp' 'icmp_ln612_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4631 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_85, void %.arrayidx449280.0.0.025442.exit_crit_edge693, void"   --->   Operation 4631 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101)> <Delay = 0.00>
ST_36 : Operation 4632 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4632 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & !icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4633 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp615_0"   --->   Operation 4633 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & !icmp_ln612_85)> <Delay = 0.62>
ST_36 : Operation 4634 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_766"   --->   Operation 4634 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & !icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4635 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4635 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & !icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln590_85cast = trunc i31 %sext_ln590_85"   --->   Operation 4636 'trunc' 'sext_ln590_85cast' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.00>
ST_36 : Operation 4637 [1/1] (0.90ns)   --->   "%shl_ln613_101 = shl i16 %trunc_ln611_43, i16 %sext_ln590_85cast"   --->   Operation 4637 'shl' 'shl_ln613_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4638 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4638 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4639 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_101, i16 %agg_tmp615_0"   --->   Operation 4639 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.62>
ST_36 : Operation 4640 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_766"   --->   Operation 4640 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4641 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4641 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & !icmp_ln590_101 & icmp_ln612_85)> <Delay = 0.42>
ST_36 : Operation 4642 [1/1] (0.97ns)   --->   "%icmp_ln594_101 = icmp_ult  i12 %sh_amt_136, i12 54"   --->   Operation 4642 'icmp' 'icmp_ln594_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4643 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_101, void, void"   --->   Operation 4643 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101)> <Delay = 0.00>
ST_36 : Operation 4644 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_79, i32 63"   --->   Operation 4644 'bitselect' 'tmp_302' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.00>
ST_36 : Operation 4645 [1/1] (0.17ns)   --->   "%select_ln597_85 = select i1 %tmp_302, i16 65535, i16 0"   --->   Operation 4645 'select' 'select_ln597_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 4646 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4646 'store' 'store_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4647 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_85, i16 %agg_tmp615_0"   --->   Operation 4647 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.62>
ST_36 : Operation 4648 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_766"   --->   Operation 4648 'store' 'store_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4649 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4649 'br' 'br_ln0' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & !icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4650 [1/1] (0.00ns)   --->   "%trunc_ln595_129 = trunc i12 %sh_amt_136"   --->   Operation 4650 'trunc' 'trunc_ln595_129' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.00>
ST_36 : Operation 4651 [1/1] (0.00ns)   --->   "%zext_ln595_85 = zext i6 %trunc_ln595_129"   --->   Operation 4651 'zext' 'zext_ln595_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.00>
ST_36 : Operation 4652 [1/1] (1.50ns)   --->   "%ashr_ln595_101 = ashr i54 %man_V_379, i54 %zext_ln595_85"   --->   Operation 4652 'ashr' 'ashr_ln595_101' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4653 [1/1] (0.00ns)   --->   "%trunc_ln595_130 = trunc i54 %ashr_ln595_101"   --->   Operation 4653 'trunc' 'trunc_ln595_130' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.00>
ST_36 : Operation 4654 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4654 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4655 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_130, i16 %agg_tmp615_0"   --->   Operation 4655 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.62>
ST_36 : Operation 4656 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_766"   --->   Operation 4656 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4657 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4657 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & !icmp_ln591_101 & icmp_ln590_101 & icmp_ln594_101)> <Delay = 0.42>
ST_36 : Operation 4658 [1/1] (0.00ns)   --->   "%trunc_ln592_85 = trunc i54 %man_V_379"   --->   Operation 4658 'trunc' 'trunc_ln592_85' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & icmp_ln591_101)> <Delay = 0.00>
ST_36 : Operation 4659 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4659 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & icmp_ln591_101)> <Delay = 0.42>
ST_36 : Operation 4660 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_85, i16 %agg_tmp615_0"   --->   Operation 4660 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & icmp_ln591_101)> <Delay = 0.62>
ST_36 : Operation 4661 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_766"   --->   Operation 4661 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & icmp_ln591_101)> <Delay = 0.42>
ST_36 : Operation 4662 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4662 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & !icmp_ln580_85 & icmp_ln591_101)> <Delay = 0.42>
ST_36 : Operation 4663 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %HH_7_1_4"   --->   Operation 4663 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_85)> <Delay = 0.42>
ST_36 : Operation 4664 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp615_0"   --->   Operation 4664 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_85)> <Delay = 0.62>
ST_36 : Operation 4665 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_766"   --->   Operation 4665 'store' 'store_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_85)> <Delay = 0.42>
ST_36 : Operation 4666 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx449280.0.0.025442.exit"   --->   Operation 4666 'br' 'br_ln191' <Predicate = (trunc_ln184 != 2 & trunc_ln184 != 4 & icmp_ln580_85)> <Delay = 0.42>

State 37 <SV = 12> <Delay = 1.22>
ST_37 : Operation 4667 [1/1] (0.00ns)   --->   "%p_0_0_0339519131921195919932055 = phi i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void, i16 %agg_tmp487_0, void %ap_fixed_base.exit5083.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp487_0, void %.arrayidx449280.0.0.025442.exit_crit_edge694, i16 %storemerge5_i5169, void %ap_fixed_base.exit4967.arrayidx449280.0.0.025442.exit_crit_edge, i16 %storemerge5_i5169, void %.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp487_0, void %ap_fixed_base.exit4851.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp487_0, void %.arrayidx449280.0.0.025442.exit_crit_edge693"   --->   Operation 4667 'phi' 'p_0_0_0339519131921195919932055' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4668 [1/1] (0.00ns)   --->   "%p_0_0_0339419111923195719952053 = phi i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %agg_tmp490_0, void, i16 %storemerge5_i5169, void %ap_fixed_base.exit5083.arrayidx449280.0.0.025442.exit_crit_edge, i16 %storemerge5_i5169, void %.arrayidx449280.0.0.025442.exit_crit_edge694, i16 %agg_tmp490_0, void %ap_fixed_base.exit4967.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp490_0, void %.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp490_0, void %ap_fixed_base.exit4851.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp490_0, void %.arrayidx449280.0.0.025442.exit_crit_edge693"   --->   Operation 4668 'phi' 'p_0_0_0339419111923195719952053' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4669 [1/1] (0.00ns)   --->   "%p_0_0_0335419091925195519972051 = phi i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %agg_tmp577_0, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %storemerge5_i5169, void, i16 %agg_tmp577_0, void %ap_fixed_base.exit5083.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp577_0, void %.arrayidx449280.0.0.025442.exit_crit_edge694, i16 %agg_tmp577_0, void %ap_fixed_base.exit4967.arrayidx449280.0.0.025442.exit_crit_edge, i16 %agg_tmp577_0, void %.arrayidx449280.0.0.025442.exit_crit_edge, i16 %storemerge5_i5169, void %ap_fixed_base.exit4851.arrayidx449280.0.0.025442.exit_crit_edge, i16 %storemerge5_i5169, void %.arrayidx449280.0.0.025442.exit_crit_edge693"   --->   Operation 4669 'phi' 'p_0_0_0335419091925195519972051' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4670 [1/1] (0.79ns)   --->   "%add_ln180 = add i4 %i_10, i4 2" [src/QRD.cpp:180]   --->   Operation 4670 'add' 'add_ln180' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4671 [1/1] (0.42ns)   --->   "%store_ln180 = store i4 %add_ln180, i4 %i_7" [src/QRD.cpp:180]   --->   Operation 4671 'store' 'store_ln180' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 4672 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2499"   --->   Operation 4672 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 38 <SV = 6> <Delay = 18.1>
ST_38 : Operation 4673 [1/1] (0.00ns)   --->   "%agg_tmp495_0_load = load i16 %agg_tmp495_0" [src/QRD.cpp:190]   --->   Operation 4673 'load' 'agg_tmp495_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4674 [1/1] (0.00ns)   --->   "%agg_tmp498_0_load = load i16 %agg_tmp498_0" [src/QRD.cpp:190]   --->   Operation 4674 'load' 'agg_tmp498_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4675 [1/1] (0.00ns)   --->   "%agg_tmp515_0_load = load i16 %agg_tmp515_0" [src/QRD.cpp:192]   --->   Operation 4675 'load' 'agg_tmp515_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4676 [1/1] (0.00ns)   --->   "%agg_tmp518_0_load = load i16 %agg_tmp518_0" [src/QRD.cpp:192]   --->   Operation 4676 'load' 'agg_tmp518_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4677 [1/1] (0.00ns)   --->   "%agg_tmp505_0_load = load i16 %agg_tmp505_0" [src/QRD.cpp:191]   --->   Operation 4677 'load' 'agg_tmp505_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4678 [1/1] (0.00ns)   --->   "%agg_tmp508_0_load = load i16 %agg_tmp508_0" [src/QRD.cpp:191]   --->   Operation 4678 'load' 'agg_tmp508_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4679 [1/1] (0.00ns)   --->   "%agg_tmp525_0_load = load i16 %agg_tmp525_0" [src/QRD.cpp:193]   --->   Operation 4679 'load' 'agg_tmp525_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4680 [1/1] (0.00ns)   --->   "%agg_tmp528_0_load = load i16 %agg_tmp528_0" [src/QRD.cpp:193]   --->   Operation 4680 'load' 'agg_tmp528_0_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4681 [1/2] (8.61ns)   --->   "%call_ret20 = call i128 @CORDIC_V, i16 %agg_tmp487_0, i16 %agg_tmp490_0, i8 %cordic_phase_V" [src/QRD.cpp:189]   --->   Operation 4681 'call' 'call_ret20' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 4682 [1/1] (0.00ns)   --->   "%temp_c1_o1_12 = extractvalue i128 %call_ret20" [src/QRD.cpp:189]   --->   Operation 4682 'extractvalue' 'temp_c1_o1_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4683 [1/1] (0.00ns)   --->   "%temp_c1_o2_4 = extractvalue i128 %call_ret20" [src/QRD.cpp:189]   --->   Operation 4683 'extractvalue' 'temp_c1_o2_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4684 [1/1] (0.00ns)   --->   "%bitcast_ln190 = bitcast i64 %temp_c1_o2_4" [src/QRD.cpp:190]   --->   Operation 4684 'bitcast' 'bitcast_ln190' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4685 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %bitcast_ln190" [src/QRD.cpp:190]   --->   Operation 4685 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4686 [1/1] (0.37ns)   --->   "%ireg_80 = xor i64 %bitcast_ln190, i64 9223372036854775808" [src/QRD.cpp:190]   --->   Operation 4686 'xor' 'ireg_80' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4687 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln190, i32 63"   --->   Operation 4687 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4688 [1/1] (0.00ns)   --->   "%exp_tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_80, i32 52, i32 62"   --->   Operation 4688 'partselect' 'exp_tmp_20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4689 [1/1] (0.00ns)   --->   "%zext_ln501_58 = zext i11 %exp_tmp_20"   --->   Operation 4689 'zext' 'zext_ln501_58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4690 [1/1] (0.00ns)   --->   "%trunc_ln574_17 = trunc i64 %ireg_80"   --->   Operation 4690 'trunc' 'trunc_ln574_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4691 [1/1] (0.00ns)   --->   "%p_Result_175 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_17"   --->   Operation 4691 'bitconcatenate' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4692 [1/1] (0.00ns)   --->   "%zext_ln578_17 = zext i53 %p_Result_175"   --->   Operation 4692 'zext' 'zext_ln578_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4693 [1/1] (1.10ns)   --->   "%man_V_60 = sub i54 0, i54 %zext_ln578_17"   --->   Operation 4693 'sub' 'man_V_60' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4694 [1/1] (0.40ns)   --->   "%man_V_61 = select i1 %tmp_90, i54 %zext_ln578_17, i54 %man_V_60"   --->   Operation 4694 'select' 'man_V_61' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4695 [1/1] (1.13ns)   --->   "%icmp_ln580_58 = icmp_eq  i63 %trunc_ln190, i63 0"   --->   Operation 4695 'icmp' 'icmp_ln580_58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4696 [1/1] (0.80ns)   --->   "%F2_17 = sub i12 1075, i12 %zext_ln501_58"   --->   Operation 4696 'sub' 'F2_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4697 [1/1] (0.97ns)   --->   "%icmp_ln590_58 = icmp_sgt  i12 %F2_17, i12 8"   --->   Operation 4697 'icmp' 'icmp_ln590_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4698 [1/1] (0.80ns)   --->   "%add_ln590_58 = add i12 %F2_17, i12 4088"   --->   Operation 4698 'add' 'add_ln590_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4699 [1/1] (0.80ns)   --->   "%sub_ln590_58 = sub i12 8, i12 %F2_17"   --->   Operation 4699 'sub' 'sub_ln590_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4700 [1/1] (0.37ns)   --->   "%sh_amt_17 = select i1 %icmp_ln590_58, i12 %add_ln590_58, i12 %sub_ln590_58"   --->   Operation 4700 'select' 'sh_amt_17' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln590_17 = sext i12 %sh_amt_17"   --->   Operation 4701 'sext' 'sext_ln590_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4702 [1/1] (0.97ns)   --->   "%icmp_ln591_58 = icmp_eq  i12 %F2_17, i12 8"   --->   Operation 4702 'icmp' 'icmp_ln591_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4703 [1/1] (0.00ns)   --->   "%trunc_ln592_16 = trunc i54 %man_V_61"   --->   Operation 4703 'trunc' 'trunc_ln592_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4704 [1/1] (0.97ns)   --->   "%icmp_ln594_58 = icmp_ult  i12 %sh_amt_17, i12 54"   --->   Operation 4704 'icmp' 'icmp_ln594_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4705 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_17, i32 4, i32 11"   --->   Operation 4705 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4706 [1/1] (0.84ns)   --->   "%icmp_ln612_16 = icmp_eq  i8 %tmp_91, i8 0"   --->   Operation 4706 'icmp' 'icmp_ln612_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%zext_ln595_16 = zext i32 %sext_ln590_17"   --->   Operation 4707 'zext' 'zext_ln595_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%ashr_ln595_58 = ashr i54 %man_V_61, i54 %zext_ln595_16"   --->   Operation 4708 'ashr' 'ashr_ln595_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%trunc_ln595_16 = trunc i54 %ashr_ln595_58"   --->   Operation 4709 'trunc' 'trunc_ln595_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_80, i32 63"   --->   Operation 4710 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%select_ln597_15 = select i1 %tmp_92, i16 65535, i16 0"   --->   Operation 4711 'select' 'select_ln597_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%sext_ln590_17cast = trunc i32 %sext_ln590_17"   --->   Operation 4712 'trunc' 'sext_ln590_17cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%shl_ln613_58 = shl i16 %trunc_ln592_16, i16 %sext_ln590_17cast"   --->   Operation 4713 'shl' 'shl_ln613_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%xor_ln580_15 = xor i1 %icmp_ln580_58, i1 1"   --->   Operation 4714 'xor' 'xor_ln580_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln591_15 = and i1 %icmp_ln591_58, i1 %xor_ln580_15"   --->   Operation 4715 'and' 'and_ln591_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%select_ln591_2 = select i1 %and_ln591_15, i16 %trunc_ln592_16, i16 0"   --->   Operation 4716 'select' 'select_ln591_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4717 [1/1] (0.28ns)   --->   "%or_ln591_15 = or i1 %icmp_ln580_58, i1 %icmp_ln591_58"   --->   Operation 4717 'or' 'or_ln591_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_15)   --->   "%xor_ln591_15 = xor i1 %or_ln591_15, i1 1"   --->   Operation 4718 'xor' 'xor_ln591_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4719 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_15 = and i1 %icmp_ln590_58, i1 %xor_ln591_15"   --->   Operation 4719 'and' 'and_ln590_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%xor_ln594_3 = xor i1 %icmp_ln594_58, i1 1"   --->   Operation 4720 'xor' 'xor_ln594_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_18 = and i1 %and_ln590_15, i1 %xor_ln594_3"   --->   Operation 4721 'and' 'and_ln594_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4722 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_5 = select i1 %and_ln594_18, i16 %select_ln597_15, i16 %select_ln591_2"   --->   Operation 4722 'select' 'select_ln594_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_19 = and i1 %and_ln590_15, i1 %icmp_ln594_58"   --->   Operation 4723 'and' 'and_ln594_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4724 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_6 = select i1 %and_ln594_19, i16 %trunc_ln595_16, i16 %select_ln594_5"   --->   Operation 4724 'select' 'select_ln594_6' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_15)   --->   "%or_ln590_15 = or i1 %or_ln591_15, i1 %icmp_ln590_58"   --->   Operation 4725 'or' 'or_ln590_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_15)   --->   "%xor_ln590_15 = xor i1 %or_ln590_15, i1 1"   --->   Operation 4726 'xor' 'xor_ln590_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4727 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_15 = and i1 %icmp_ln612_16, i1 %xor_ln590_15"   --->   Operation 4727 'and' 'and_ln612_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_66)   --->   "%select_ln612_6 = select i1 %and_ln612_15, i16 %shl_ln613_58, i16 %select_ln594_6"   --->   Operation 4728 'select' 'select_ln612_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4729 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_66 = select i1 %icmp_ln580_58, i16 0, i16 %select_ln612_6"   --->   Operation 4729 'select' 'select_ln580_66' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4730 [2/2] (2.59ns)   --->   "%call_ret22 = call i128 @CORDIC_R, i16 %agg_tmp495_0_load, i16 %agg_tmp498_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:190]   --->   Operation 4730 'call' 'call_ret22' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 4731 [2/2] (2.59ns)   --->   "%call_ret24 = call i128 @CORDIC_R, i16 %agg_tmp505_0_load, i16 %agg_tmp508_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:191]   --->   Operation 4731 'call' 'call_ret24' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 4732 [2/2] (2.59ns)   --->   "%call_ret25 = call i128 @CORDIC_R, i16 %agg_tmp515_0_load, i16 %agg_tmp518_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:192]   --->   Operation 4732 'call' 'call_ret25' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 4733 [2/2] (2.59ns)   --->   "%call_ret26 = call i128 @CORDIC_R, i16 %agg_tmp525_0_load, i16 %agg_tmp528_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:193]   --->   Operation 4733 'call' 'call_ret26' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 4734 [1/1] (0.00ns)   --->   "%ireg_81 = bitcast i64 %temp_c1_o1_12"   --->   Operation 4734 'bitcast' 'ireg_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4735 [1/1] (0.00ns)   --->   "%trunc_ln564_14 = trunc i64 %ireg_81"   --->   Operation 4735 'trunc' 'trunc_ln564_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4736 [1/1] (0.00ns)   --->   "%p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_81, i32 63"   --->   Operation 4736 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4737 [1/1] (0.00ns)   --->   "%exp_tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_81, i32 52, i32 62"   --->   Operation 4737 'partselect' 'exp_tmp_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4738 [1/1] (0.00ns)   --->   "%zext_ln501_61 = zext i11 %exp_tmp_21"   --->   Operation 4738 'zext' 'zext_ln501_61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4739 [1/1] (0.00ns)   --->   "%trunc_ln574_18 = trunc i64 %ireg_81"   --->   Operation 4739 'trunc' 'trunc_ln574_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4740 [1/1] (0.00ns)   --->   "%p_Result_177 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_18"   --->   Operation 4740 'bitconcatenate' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4741 [1/1] (0.00ns)   --->   "%zext_ln578_18 = zext i53 %p_Result_177"   --->   Operation 4741 'zext' 'zext_ln578_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4742 [1/1] (1.10ns)   --->   "%man_V_65 = sub i54 0, i54 %zext_ln578_18"   --->   Operation 4742 'sub' 'man_V_65' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4743 [1/1] (0.40ns)   --->   "%man_V_66 = select i1 %p_Result_176, i54 %man_V_65, i54 %zext_ln578_18"   --->   Operation 4743 'select' 'man_V_66' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4744 [1/1] (1.13ns)   --->   "%icmp_ln580_61 = icmp_eq  i63 %trunc_ln564_14, i63 0"   --->   Operation 4744 'icmp' 'icmp_ln580_61' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4745 [1/1] (0.80ns)   --->   "%F2_18 = sub i12 1075, i12 %zext_ln501_61"   --->   Operation 4745 'sub' 'F2_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4746 [1/1] (0.97ns)   --->   "%icmp_ln590_61 = icmp_sgt  i12 %F2_18, i12 8"   --->   Operation 4746 'icmp' 'icmp_ln590_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4747 [1/1] (0.80ns)   --->   "%add_ln590_61 = add i12 %F2_18, i12 4088"   --->   Operation 4747 'add' 'add_ln590_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4748 [1/1] (0.80ns)   --->   "%sub_ln590_61 = sub i12 8, i12 %F2_18"   --->   Operation 4748 'sub' 'sub_ln590_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4749 [1/1] (0.37ns)   --->   "%sh_amt_18 = select i1 %icmp_ln590_61, i12 %add_ln590_61, i12 %sub_ln590_61"   --->   Operation 4749 'select' 'sh_amt_18' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln590_18 = sext i12 %sh_amt_18"   --->   Operation 4750 'sext' 'sext_ln590_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4751 [1/1] (0.97ns)   --->   "%icmp_ln591_61 = icmp_eq  i12 %F2_18, i12 8"   --->   Operation 4751 'icmp' 'icmp_ln591_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4752 [1/1] (0.00ns)   --->   "%trunc_ln592_17 = trunc i54 %man_V_66"   --->   Operation 4752 'trunc' 'trunc_ln592_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4753 [1/1] (0.97ns)   --->   "%icmp_ln594_61 = icmp_ult  i12 %sh_amt_18, i12 54"   --->   Operation 4753 'icmp' 'icmp_ln594_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4754 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_18, i32 4, i32 11"   --->   Operation 4754 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4755 [1/1] (0.84ns)   --->   "%icmp_ln612_17 = icmp_eq  i8 %tmp_94, i8 0"   --->   Operation 4755 'icmp' 'icmp_ln612_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%zext_ln595_17 = zext i32 %sext_ln590_18"   --->   Operation 4756 'zext' 'zext_ln595_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%ashr_ln595_61 = ashr i54 %man_V_66, i54 %zext_ln595_17"   --->   Operation 4757 'ashr' 'ashr_ln595_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%trunc_ln595_17 = trunc i54 %ashr_ln595_61"   --->   Operation 4758 'trunc' 'trunc_ln595_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_81, i32 63"   --->   Operation 4759 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%select_ln597_16 = select i1 %tmp_95, i16 65535, i16 0"   --->   Operation 4760 'select' 'select_ln597_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%sext_ln590_18cast = trunc i32 %sext_ln590_18"   --->   Operation 4761 'trunc' 'sext_ln590_18cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%shl_ln613_61 = shl i16 %trunc_ln592_17, i16 %sext_ln590_18cast"   --->   Operation 4762 'shl' 'shl_ln613_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_69)   --->   "%xor_ln580_16 = xor i1 %icmp_ln580_61, i1 1"   --->   Operation 4763 'xor' 'xor_ln580_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_69)   --->   "%and_ln591_16 = and i1 %icmp_ln591_61, i1 %xor_ln580_16"   --->   Operation 4764 'and' 'and_ln591_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4765 [1/1] (0.28ns)   --->   "%or_ln591_16 = or i1 %icmp_ln580_61, i1 %icmp_ln591_61"   --->   Operation 4765 'or' 'or_ln591_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_16)   --->   "%xor_ln591_16 = xor i1 %or_ln591_16, i1 1"   --->   Operation 4766 'xor' 'xor_ln591_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4767 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_16 = and i1 %icmp_ln590_61, i1 %xor_ln591_16"   --->   Operation 4767 'and' 'and_ln590_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_68)   --->   "%and_ln594_20 = and i1 %and_ln590_16, i1 %icmp_ln594_61"   --->   Operation 4768 'and' 'and_ln594_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%or_ln590_16 = or i1 %or_ln591_16, i1 %icmp_ln590_61"   --->   Operation 4769 'or' 'or_ln590_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%xor_ln590_16 = xor i1 %or_ln590_16, i1 1"   --->   Operation 4770 'xor' 'xor_ln590_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_25)   --->   "%and_ln612_16 = and i1 %icmp_ln612_17, i1 %xor_ln590_16"   --->   Operation 4771 'and' 'and_ln612_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_70)   --->   "%select_ln580_67 = select i1 %icmp_ln580_61, i16 0, i16 %shl_ln613_61"   --->   Operation 4772 'select' 'select_ln580_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4773 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_25 = or i1 %icmp_ln580_61, i1 %and_ln612_16"   --->   Operation 4773 'or' 'or_ln580_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4774 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_68 = select i1 %and_ln594_20, i16 %trunc_ln595_17, i16 %select_ln597_16"   --->   Operation 4774 'select' 'select_ln580_68' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4775 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_69 = select i1 %and_ln591_16, i16 %trunc_ln592_17, i16 0"   --->   Operation 4775 'select' 'select_ln580_69' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4776 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_70 = select i1 %or_ln580_25, i16 %select_ln580_67, i16 %select_ln580_68"   --->   Operation 4776 'select' 'select_ln580_70' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_71)   --->   "%or_ln580_26 = or i1 %or_ln580_25, i1 %and_ln590_16"   --->   Operation 4777 'or' 'or_ln580_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4778 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_71 = select i1 %or_ln580_26, i16 %select_ln580_70, i16 %select_ln580_69"   --->   Operation 4778 'select' 'select_ln580_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 4779 [2/2] (3.61ns)   --->   "%call_ret27 = call i128 @CORDIC_V, i16 %select_ln580_71, i16 %agg_tmp577_0, i8 %cordic_phase_V" [src/QRD.cpp:200]   --->   Operation 4779 'call' 'call_ret27' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 7> <Delay = 17.4>
ST_39 : Operation 4780 [1/1] (0.00ns)   --->   "%agg_tmp585_0_load = load i16 %agg_tmp585_0" [src/QRD.cpp:201]   --->   Operation 4780 'load' 'agg_tmp585_0_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4781 [1/1] (0.00ns)   --->   "%agg_tmp605_0_load = load i16 %agg_tmp605_0" [src/QRD.cpp:203]   --->   Operation 4781 'load' 'agg_tmp605_0_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4782 [1/1] (0.00ns)   --->   "%agg_tmp595_0_load = load i16 %agg_tmp595_0" [src/QRD.cpp:202]   --->   Operation 4782 'load' 'agg_tmp595_0_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4783 [1/1] (0.00ns)   --->   "%agg_tmp615_0_load = load i16 %agg_tmp615_0" [src/QRD.cpp:204]   --->   Operation 4783 'load' 'agg_tmp615_0_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4784 [1/2] (8.61ns)   --->   "%call_ret22 = call i128 @CORDIC_R, i16 %agg_tmp495_0_load, i16 %agg_tmp498_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:190]   --->   Operation 4784 'call' 'call_ret22' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 4785 [1/1] (0.00ns)   --->   "%temp_c2_o1_11 = extractvalue i128 %call_ret22" [src/QRD.cpp:190]   --->   Operation 4785 'extractvalue' 'temp_c2_o1_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4786 [1/1] (0.00ns)   --->   "%temp_c2_o2_11 = extractvalue i128 %call_ret22" [src/QRD.cpp:190]   --->   Operation 4786 'extractvalue' 'temp_c2_o2_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4787 [1/2] (8.61ns)   --->   "%call_ret24 = call i128 @CORDIC_R, i16 %agg_tmp505_0_load, i16 %agg_tmp508_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:191]   --->   Operation 4787 'call' 'call_ret24' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 4788 [1/1] (0.00ns)   --->   "%temp_c3_o1_10 = extractvalue i128 %call_ret24" [src/QRD.cpp:191]   --->   Operation 4788 'extractvalue' 'temp_c3_o1_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4789 [1/1] (0.00ns)   --->   "%temp_c3_o2_10 = extractvalue i128 %call_ret24" [src/QRD.cpp:191]   --->   Operation 4789 'extractvalue' 'temp_c3_o2_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4790 [1/2] (8.61ns)   --->   "%call_ret25 = call i128 @CORDIC_R, i16 %agg_tmp515_0_load, i16 %agg_tmp518_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:192]   --->   Operation 4790 'call' 'call_ret25' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 4791 [1/1] (0.00ns)   --->   "%temp_c4_o1_7 = extractvalue i128 %call_ret25" [src/QRD.cpp:192]   --->   Operation 4791 'extractvalue' 'temp_c4_o1_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4792 [1/1] (0.00ns)   --->   "%temp_c4_o2_7 = extractvalue i128 %call_ret25" [src/QRD.cpp:192]   --->   Operation 4792 'extractvalue' 'temp_c4_o2_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4793 [1/2] (8.61ns)   --->   "%call_ret26 = call i128 @CORDIC_R, i16 %agg_tmp525_0_load, i16 %agg_tmp528_0_load, i16 %select_ln580_66, i8 %cordic_phase_V" [src/QRD.cpp:193]   --->   Operation 4793 'call' 'call_ret26' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 4794 [1/1] (0.00ns)   --->   "%temp_c5_o1_5 = extractvalue i128 %call_ret26" [src/QRD.cpp:193]   --->   Operation 4794 'extractvalue' 'temp_c5_o1_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4795 [1/1] (0.00ns)   --->   "%temp_c5_o2_5 = extractvalue i128 %call_ret26" [src/QRD.cpp:193]   --->   Operation 4795 'extractvalue' 'temp_c5_o2_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4796 [1/1] (0.00ns)   --->   "%ireg_82 = bitcast i64 %temp_c2_o1_11"   --->   Operation 4796 'bitcast' 'ireg_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4797 [1/1] (0.00ns)   --->   "%trunc_ln564_15 = trunc i64 %ireg_82"   --->   Operation 4797 'trunc' 'trunc_ln564_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4798 [1/1] (0.00ns)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_82, i32 63"   --->   Operation 4798 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4799 [1/1] (0.00ns)   --->   "%exp_tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_82, i32 52, i32 62"   --->   Operation 4799 'partselect' 'exp_tmp_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4800 [1/1] (0.00ns)   --->   "%zext_ln501_64 = zext i11 %exp_tmp_22"   --->   Operation 4800 'zext' 'zext_ln501_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4801 [1/1] (0.00ns)   --->   "%trunc_ln574_19 = trunc i64 %ireg_82"   --->   Operation 4801 'trunc' 'trunc_ln574_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4802 [1/1] (0.00ns)   --->   "%p_Result_179 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_19"   --->   Operation 4802 'bitconcatenate' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4803 [1/1] (0.00ns)   --->   "%zext_ln578_19 = zext i53 %p_Result_179"   --->   Operation 4803 'zext' 'zext_ln578_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4804 [1/1] (1.10ns)   --->   "%man_V_68 = sub i54 0, i54 %zext_ln578_19"   --->   Operation 4804 'sub' 'man_V_68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4805 [1/1] (0.40ns)   --->   "%man_V_69 = select i1 %p_Result_178, i54 %man_V_68, i54 %zext_ln578_19"   --->   Operation 4805 'select' 'man_V_69' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4806 [1/1] (1.13ns)   --->   "%icmp_ln580_64 = icmp_eq  i63 %trunc_ln564_15, i63 0"   --->   Operation 4806 'icmp' 'icmp_ln580_64' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4807 [1/1] (0.80ns)   --->   "%F2_19 = sub i12 1075, i12 %zext_ln501_64"   --->   Operation 4807 'sub' 'F2_19' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4808 [1/1] (0.97ns)   --->   "%icmp_ln590_64 = icmp_sgt  i12 %F2_19, i12 8"   --->   Operation 4808 'icmp' 'icmp_ln590_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4809 [1/1] (0.80ns)   --->   "%add_ln590_64 = add i12 %F2_19, i12 4088"   --->   Operation 4809 'add' 'add_ln590_64' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4810 [1/1] (0.80ns)   --->   "%sub_ln590_64 = sub i12 8, i12 %F2_19"   --->   Operation 4810 'sub' 'sub_ln590_64' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4811 [1/1] (0.37ns)   --->   "%sh_amt_19 = select i1 %icmp_ln590_64, i12 %add_ln590_64, i12 %sub_ln590_64"   --->   Operation 4811 'select' 'sh_amt_19' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln590_19 = sext i12 %sh_amt_19"   --->   Operation 4812 'sext' 'sext_ln590_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4813 [1/1] (0.97ns)   --->   "%icmp_ln591_64 = icmp_eq  i12 %F2_19, i12 8"   --->   Operation 4813 'icmp' 'icmp_ln591_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4814 [1/1] (0.00ns)   --->   "%trunc_ln592_18 = trunc i54 %man_V_69"   --->   Operation 4814 'trunc' 'trunc_ln592_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4815 [1/1] (0.97ns)   --->   "%icmp_ln594_64 = icmp_ult  i12 %sh_amt_19, i12 54"   --->   Operation 4815 'icmp' 'icmp_ln594_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4816 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_19, i32 4, i32 11"   --->   Operation 4816 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4817 [1/1] (0.84ns)   --->   "%icmp_ln612_18 = icmp_eq  i8 %tmp_97, i8 0"   --->   Operation 4817 'icmp' 'icmp_ln612_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%zext_ln595_18 = zext i32 %sext_ln590_19"   --->   Operation 4818 'zext' 'zext_ln595_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%ashr_ln595_64 = ashr i54 %man_V_69, i54 %zext_ln595_18"   --->   Operation 4819 'ashr' 'ashr_ln595_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%trunc_ln595_18 = trunc i54 %ashr_ln595_64"   --->   Operation 4820 'trunc' 'trunc_ln595_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_82, i32 63"   --->   Operation 4821 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%select_ln597_17 = select i1 %tmp_98, i16 65535, i16 0"   --->   Operation 4822 'select' 'select_ln597_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_75)   --->   "%sext_ln590_19cast = trunc i32 %sext_ln590_19"   --->   Operation 4823 'trunc' 'sext_ln590_19cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_75)   --->   "%shl_ln613_64 = shl i16 %trunc_ln592_18, i16 %sext_ln590_19cast"   --->   Operation 4824 'shl' 'shl_ln613_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%xor_ln580_17 = xor i1 %icmp_ln580_64, i1 1"   --->   Operation 4825 'xor' 'xor_ln580_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_74)   --->   "%and_ln591_17 = and i1 %icmp_ln591_64, i1 %xor_ln580_17"   --->   Operation 4826 'and' 'and_ln591_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4827 [1/1] (0.28ns)   --->   "%or_ln591_17 = or i1 %icmp_ln580_64, i1 %icmp_ln591_64"   --->   Operation 4827 'or' 'or_ln591_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_17)   --->   "%xor_ln591_17 = xor i1 %or_ln591_17, i1 1"   --->   Operation 4828 'xor' 'xor_ln591_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4829 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_17 = and i1 %icmp_ln590_64, i1 %xor_ln591_17"   --->   Operation 4829 'and' 'and_ln590_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_73)   --->   "%and_ln594_21 = and i1 %and_ln590_17, i1 %icmp_ln594_64"   --->   Operation 4830 'and' 'and_ln594_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%or_ln590_17 = or i1 %or_ln591_17, i1 %icmp_ln590_64"   --->   Operation 4831 'or' 'or_ln590_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%xor_ln590_17 = xor i1 %or_ln590_17, i1 1"   --->   Operation 4832 'xor' 'xor_ln590_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_27)   --->   "%and_ln612_17 = and i1 %icmp_ln612_18, i1 %xor_ln590_17"   --->   Operation 4833 'and' 'and_ln612_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_75)   --->   "%select_ln580_72 = select i1 %icmp_ln580_64, i16 0, i16 %shl_ln613_64"   --->   Operation 4834 'select' 'select_ln580_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4835 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_27 = or i1 %icmp_ln580_64, i1 %and_ln612_17"   --->   Operation 4835 'or' 'or_ln580_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4836 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_73 = select i1 %and_ln594_21, i16 %trunc_ln595_18, i16 %select_ln597_17"   --->   Operation 4836 'select' 'select_ln580_73' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4837 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_74 = select i1 %and_ln591_17, i16 %trunc_ln592_18, i16 0"   --->   Operation 4837 'select' 'select_ln580_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4838 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_75 = select i1 %or_ln580_27, i16 %select_ln580_72, i16 %select_ln580_73"   --->   Operation 4838 'select' 'select_ln580_75' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_76)   --->   "%or_ln580_28 = or i1 %or_ln580_27, i1 %and_ln590_17"   --->   Operation 4839 'or' 'or_ln580_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4840 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_76 = select i1 %or_ln580_28, i16 %select_ln580_75, i16 %select_ln580_74"   --->   Operation 4840 'select' 'select_ln580_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4841 [1/1] (0.00ns)   --->   "%ireg_83 = bitcast i64 %temp_c2_o2_11"   --->   Operation 4841 'bitcast' 'ireg_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4842 [1/1] (0.00ns)   --->   "%trunc_ln564_16 = trunc i64 %ireg_83"   --->   Operation 4842 'trunc' 'trunc_ln564_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4843 [1/1] (0.00ns)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_83, i32 63"   --->   Operation 4843 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4844 [1/1] (0.00ns)   --->   "%exp_tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_83, i32 52, i32 62"   --->   Operation 4844 'partselect' 'exp_tmp_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln501_70 = zext i11 %exp_tmp_24"   --->   Operation 4845 'zext' 'zext_ln501_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln574_20 = trunc i64 %ireg_83"   --->   Operation 4846 'trunc' 'trunc_ln574_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4847 [1/1] (0.00ns)   --->   "%p_Result_181 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_20"   --->   Operation 4847 'bitconcatenate' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln578_21 = zext i53 %p_Result_181"   --->   Operation 4848 'zext' 'zext_ln578_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4849 [1/1] (1.10ns)   --->   "%man_V_71 = sub i54 0, i54 %zext_ln578_21"   --->   Operation 4849 'sub' 'man_V_71' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4850 [1/1] (0.40ns)   --->   "%man_V_72 = select i1 %p_Result_180, i54 %man_V_71, i54 %zext_ln578_21"   --->   Operation 4850 'select' 'man_V_72' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4851 [1/1] (1.13ns)   --->   "%icmp_ln580_70 = icmp_eq  i63 %trunc_ln564_16, i63 0"   --->   Operation 4851 'icmp' 'icmp_ln580_70' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4852 [1/1] (0.80ns)   --->   "%F2_20 = sub i12 1075, i12 %zext_ln501_70"   --->   Operation 4852 'sub' 'F2_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4853 [1/1] (0.97ns)   --->   "%icmp_ln590_67 = icmp_sgt  i12 %F2_20, i12 8"   --->   Operation 4853 'icmp' 'icmp_ln590_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4854 [1/1] (0.80ns)   --->   "%add_ln590_67 = add i12 %F2_20, i12 4088"   --->   Operation 4854 'add' 'add_ln590_67' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4855 [1/1] (0.80ns)   --->   "%sub_ln590_67 = sub i12 8, i12 %F2_20"   --->   Operation 4855 'sub' 'sub_ln590_67' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4856 [1/1] (0.37ns)   --->   "%sh_amt_20 = select i1 %icmp_ln590_67, i12 %add_ln590_67, i12 %sub_ln590_67"   --->   Operation 4856 'select' 'sh_amt_20' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln590_20 = sext i12 %sh_amt_20"   --->   Operation 4857 'sext' 'sext_ln590_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4858 [1/1] (0.97ns)   --->   "%icmp_ln591_67 = icmp_eq  i12 %F2_20, i12 8"   --->   Operation 4858 'icmp' 'icmp_ln591_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4859 [1/1] (0.00ns)   --->   "%trunc_ln592_19 = trunc i54 %man_V_72"   --->   Operation 4859 'trunc' 'trunc_ln592_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4860 [1/1] (0.97ns)   --->   "%icmp_ln594_67 = icmp_ult  i12 %sh_amt_20, i12 54"   --->   Operation 4860 'icmp' 'icmp_ln594_67' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_20, i32 4, i32 11"   --->   Operation 4861 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4862 [1/1] (0.84ns)   --->   "%icmp_ln612_19 = icmp_eq  i8 %tmp_100, i8 0"   --->   Operation 4862 'icmp' 'icmp_ln612_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%zext_ln595_19 = zext i32 %sext_ln590_20"   --->   Operation 4863 'zext' 'zext_ln595_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%ashr_ln595_67 = ashr i54 %man_V_72, i54 %zext_ln595_19"   --->   Operation 4864 'ashr' 'ashr_ln595_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%trunc_ln595_19 = trunc i54 %ashr_ln595_67"   --->   Operation 4865 'trunc' 'trunc_ln595_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_83, i32 63"   --->   Operation 4866 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%select_ln597_18 = select i1 %tmp_101, i16 65535, i16 0"   --->   Operation 4867 'select' 'select_ln597_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_80)   --->   "%sext_ln590_20cast = trunc i32 %sext_ln590_20"   --->   Operation 4868 'trunc' 'sext_ln590_20cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_80)   --->   "%shl_ln613_67 = shl i16 %trunc_ln592_19, i16 %sext_ln590_20cast"   --->   Operation 4869 'shl' 'shl_ln613_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%xor_ln580_18 = xor i1 %icmp_ln580_70, i1 1"   --->   Operation 4870 'xor' 'xor_ln580_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_79)   --->   "%and_ln591_18 = and i1 %icmp_ln591_67, i1 %xor_ln580_18"   --->   Operation 4871 'and' 'and_ln591_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4872 [1/1] (0.28ns)   --->   "%or_ln591_18 = or i1 %icmp_ln580_70, i1 %icmp_ln591_67"   --->   Operation 4872 'or' 'or_ln591_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_18)   --->   "%xor_ln591_18 = xor i1 %or_ln591_18, i1 1"   --->   Operation 4873 'xor' 'xor_ln591_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4874 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_18 = and i1 %icmp_ln590_67, i1 %xor_ln591_18"   --->   Operation 4874 'and' 'and_ln590_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_78)   --->   "%and_ln594_22 = and i1 %and_ln590_18, i1 %icmp_ln594_67"   --->   Operation 4875 'and' 'and_ln594_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%or_ln590_18 = or i1 %or_ln591_18, i1 %icmp_ln590_67"   --->   Operation 4876 'or' 'or_ln590_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%xor_ln590_18 = xor i1 %or_ln590_18, i1 1"   --->   Operation 4877 'xor' 'xor_ln590_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_29)   --->   "%and_ln612_18 = and i1 %icmp_ln612_19, i1 %xor_ln590_18"   --->   Operation 4878 'and' 'and_ln612_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_80)   --->   "%select_ln580_77 = select i1 %icmp_ln580_70, i16 0, i16 %shl_ln613_67"   --->   Operation 4879 'select' 'select_ln580_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4880 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_29 = or i1 %icmp_ln580_70, i1 %and_ln612_18"   --->   Operation 4880 'or' 'or_ln580_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4881 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_78 = select i1 %and_ln594_22, i16 %trunc_ln595_19, i16 %select_ln597_18"   --->   Operation 4881 'select' 'select_ln580_78' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4882 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_79 = select i1 %and_ln591_18, i16 %trunc_ln592_19, i16 0"   --->   Operation 4882 'select' 'select_ln580_79' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4883 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_80 = select i1 %or_ln580_29, i16 %select_ln580_77, i16 %select_ln580_78"   --->   Operation 4883 'select' 'select_ln580_80' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_81)   --->   "%or_ln580_30 = or i1 %or_ln580_29, i1 %and_ln590_18"   --->   Operation 4884 'or' 'or_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4885 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_81 = select i1 %or_ln580_30, i16 %select_ln580_80, i16 %select_ln580_79"   --->   Operation 4885 'select' 'select_ln580_81' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4886 [1/1] (0.00ns)   --->   "%ireg_84 = bitcast i64 %temp_c3_o1_10"   --->   Operation 4886 'bitcast' 'ireg_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4887 [1/1] (0.00ns)   --->   "%trunc_ln564_17 = trunc i64 %ireg_84"   --->   Operation 4887 'trunc' 'trunc_ln564_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4888 [1/1] (0.00ns)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_84, i32 63"   --->   Operation 4888 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4889 [1/1] (0.00ns)   --->   "%exp_tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_84, i32 52, i32 62"   --->   Operation 4889 'partselect' 'exp_tmp_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4890 [1/1] (0.00ns)   --->   "%zext_ln501_71 = zext i11 %exp_tmp_25"   --->   Operation 4890 'zext' 'zext_ln501_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4891 [1/1] (0.00ns)   --->   "%trunc_ln574_21 = trunc i64 %ireg_84"   --->   Operation 4891 'trunc' 'trunc_ln574_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4892 [1/1] (0.00ns)   --->   "%p_Result_183 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_21"   --->   Operation 4892 'bitconcatenate' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4893 [1/1] (0.00ns)   --->   "%zext_ln578_22 = zext i53 %p_Result_183"   --->   Operation 4893 'zext' 'zext_ln578_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4894 [1/1] (1.10ns)   --->   "%man_V_74 = sub i54 0, i54 %zext_ln578_22"   --->   Operation 4894 'sub' 'man_V_74' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4895 [1/1] (0.40ns)   --->   "%man_V_75 = select i1 %p_Result_182, i54 %man_V_74, i54 %zext_ln578_22"   --->   Operation 4895 'select' 'man_V_75' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4896 [1/1] (1.13ns)   --->   "%icmp_ln580_71 = icmp_eq  i63 %trunc_ln564_17, i63 0"   --->   Operation 4896 'icmp' 'icmp_ln580_71' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4897 [1/1] (0.80ns)   --->   "%F2_21 = sub i12 1075, i12 %zext_ln501_71"   --->   Operation 4897 'sub' 'F2_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4898 [1/1] (0.97ns)   --->   "%icmp_ln590_70 = icmp_sgt  i12 %F2_21, i12 8"   --->   Operation 4898 'icmp' 'icmp_ln590_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4899 [1/1] (0.80ns)   --->   "%add_ln590_70 = add i12 %F2_21, i12 4088"   --->   Operation 4899 'add' 'add_ln590_70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4900 [1/1] (0.80ns)   --->   "%sub_ln590_70 = sub i12 8, i12 %F2_21"   --->   Operation 4900 'sub' 'sub_ln590_70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4901 [1/1] (0.37ns)   --->   "%sh_amt_21 = select i1 %icmp_ln590_70, i12 %add_ln590_70, i12 %sub_ln590_70"   --->   Operation 4901 'select' 'sh_amt_21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln590_21 = sext i12 %sh_amt_21"   --->   Operation 4902 'sext' 'sext_ln590_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4903 [1/1] (0.97ns)   --->   "%icmp_ln591_70 = icmp_eq  i12 %F2_21, i12 8"   --->   Operation 4903 'icmp' 'icmp_ln591_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4904 [1/1] (0.00ns)   --->   "%trunc_ln592_20 = trunc i54 %man_V_75"   --->   Operation 4904 'trunc' 'trunc_ln592_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4905 [1/1] (0.97ns)   --->   "%icmp_ln594_70 = icmp_ult  i12 %sh_amt_21, i12 54"   --->   Operation 4905 'icmp' 'icmp_ln594_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4906 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_21, i32 4, i32 11"   --->   Operation 4906 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4907 [1/1] (0.84ns)   --->   "%icmp_ln612_20 = icmp_eq  i8 %tmp_103, i8 0"   --->   Operation 4907 'icmp' 'icmp_ln612_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%zext_ln595_20 = zext i32 %sext_ln590_21"   --->   Operation 4908 'zext' 'zext_ln595_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%ashr_ln595_70 = ashr i54 %man_V_75, i54 %zext_ln595_20"   --->   Operation 4909 'ashr' 'ashr_ln595_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%trunc_ln595_20 = trunc i54 %ashr_ln595_70"   --->   Operation 4910 'trunc' 'trunc_ln595_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_84, i32 63"   --->   Operation 4911 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%select_ln597_19 = select i1 %tmp_104, i16 65535, i16 0"   --->   Operation 4912 'select' 'select_ln597_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_85)   --->   "%sext_ln590_21cast = trunc i32 %sext_ln590_21"   --->   Operation 4913 'trunc' 'sext_ln590_21cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_85)   --->   "%shl_ln613_70 = shl i16 %trunc_ln592_20, i16 %sext_ln590_21cast"   --->   Operation 4914 'shl' 'shl_ln613_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%xor_ln580_19 = xor i1 %icmp_ln580_71, i1 1"   --->   Operation 4915 'xor' 'xor_ln580_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_84)   --->   "%and_ln591_19 = and i1 %icmp_ln591_70, i1 %xor_ln580_19"   --->   Operation 4916 'and' 'and_ln591_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4917 [1/1] (0.28ns)   --->   "%or_ln591_19 = or i1 %icmp_ln580_71, i1 %icmp_ln591_70"   --->   Operation 4917 'or' 'or_ln591_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_19)   --->   "%xor_ln591_19 = xor i1 %or_ln591_19, i1 1"   --->   Operation 4918 'xor' 'xor_ln591_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4919 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_19 = and i1 %icmp_ln590_70, i1 %xor_ln591_19"   --->   Operation 4919 'and' 'and_ln590_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_83)   --->   "%and_ln594_23 = and i1 %and_ln590_19, i1 %icmp_ln594_70"   --->   Operation 4920 'and' 'and_ln594_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%or_ln590_19 = or i1 %or_ln591_19, i1 %icmp_ln590_70"   --->   Operation 4921 'or' 'or_ln590_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%xor_ln590_19 = xor i1 %or_ln590_19, i1 1"   --->   Operation 4922 'xor' 'xor_ln590_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_31)   --->   "%and_ln612_19 = and i1 %icmp_ln612_20, i1 %xor_ln590_19"   --->   Operation 4923 'and' 'and_ln612_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_85)   --->   "%select_ln580_82 = select i1 %icmp_ln580_71, i16 0, i16 %shl_ln613_70"   --->   Operation 4924 'select' 'select_ln580_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4925 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_31 = or i1 %icmp_ln580_71, i1 %and_ln612_19"   --->   Operation 4925 'or' 'or_ln580_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4926 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_83 = select i1 %and_ln594_23, i16 %trunc_ln595_20, i16 %select_ln597_19"   --->   Operation 4926 'select' 'select_ln580_83' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4927 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_84 = select i1 %and_ln591_19, i16 %trunc_ln592_20, i16 0"   --->   Operation 4927 'select' 'select_ln580_84' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4928 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_85 = select i1 %or_ln580_31, i16 %select_ln580_82, i16 %select_ln580_83"   --->   Operation 4928 'select' 'select_ln580_85' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_86)   --->   "%or_ln580_32 = or i1 %or_ln580_31, i1 %and_ln590_19"   --->   Operation 4929 'or' 'or_ln580_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4930 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_86 = select i1 %or_ln580_32, i16 %select_ln580_85, i16 %select_ln580_84"   --->   Operation 4930 'select' 'select_ln580_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4931 [1/1] (0.00ns)   --->   "%ireg_85 = bitcast i64 %temp_c3_o2_10"   --->   Operation 4931 'bitcast' 'ireg_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4932 [1/1] (0.00ns)   --->   "%trunc_ln564_18 = trunc i64 %ireg_85"   --->   Operation 4932 'trunc' 'trunc_ln564_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4933 [1/1] (0.00ns)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_85, i32 63"   --->   Operation 4933 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4934 [1/1] (0.00ns)   --->   "%exp_tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_85, i32 52, i32 62"   --->   Operation 4934 'partselect' 'exp_tmp_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4935 [1/1] (0.00ns)   --->   "%zext_ln501_76 = zext i11 %exp_tmp_26"   --->   Operation 4935 'zext' 'zext_ln501_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4936 [1/1] (0.00ns)   --->   "%trunc_ln574_22 = trunc i64 %ireg_85"   --->   Operation 4936 'trunc' 'trunc_ln574_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4937 [1/1] (0.00ns)   --->   "%p_Result_185 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_22"   --->   Operation 4937 'bitconcatenate' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4938 [1/1] (0.00ns)   --->   "%zext_ln578_23 = zext i53 %p_Result_185"   --->   Operation 4938 'zext' 'zext_ln578_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4939 [1/1] (1.10ns)   --->   "%man_V_77 = sub i54 0, i54 %zext_ln578_23"   --->   Operation 4939 'sub' 'man_V_77' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4940 [1/1] (0.40ns)   --->   "%man_V_78 = select i1 %p_Result_184, i54 %man_V_77, i54 %zext_ln578_23"   --->   Operation 4940 'select' 'man_V_78' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4941 [1/1] (1.13ns)   --->   "%icmp_ln580_76 = icmp_eq  i63 %trunc_ln564_18, i63 0"   --->   Operation 4941 'icmp' 'icmp_ln580_76' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4942 [1/1] (0.80ns)   --->   "%F2_22 = sub i12 1075, i12 %zext_ln501_76"   --->   Operation 4942 'sub' 'F2_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4943 [1/1] (0.97ns)   --->   "%icmp_ln590_73 = icmp_sgt  i12 %F2_22, i12 8"   --->   Operation 4943 'icmp' 'icmp_ln590_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4944 [1/1] (0.80ns)   --->   "%add_ln590_73 = add i12 %F2_22, i12 4088"   --->   Operation 4944 'add' 'add_ln590_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4945 [1/1] (0.80ns)   --->   "%sub_ln590_73 = sub i12 8, i12 %F2_22"   --->   Operation 4945 'sub' 'sub_ln590_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4946 [1/1] (0.37ns)   --->   "%sh_amt_22 = select i1 %icmp_ln590_73, i12 %add_ln590_73, i12 %sub_ln590_73"   --->   Operation 4946 'select' 'sh_amt_22' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln590_22 = sext i12 %sh_amt_22"   --->   Operation 4947 'sext' 'sext_ln590_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4948 [1/1] (0.97ns)   --->   "%icmp_ln591_73 = icmp_eq  i12 %F2_22, i12 8"   --->   Operation 4948 'icmp' 'icmp_ln591_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4949 [1/1] (0.00ns)   --->   "%trunc_ln592_21 = trunc i54 %man_V_78"   --->   Operation 4949 'trunc' 'trunc_ln592_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4950 [1/1] (0.97ns)   --->   "%icmp_ln594_73 = icmp_ult  i12 %sh_amt_22, i12 54"   --->   Operation 4950 'icmp' 'icmp_ln594_73' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4951 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_22, i32 4, i32 11"   --->   Operation 4951 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4952 [1/1] (0.84ns)   --->   "%icmp_ln612_21 = icmp_eq  i8 %tmp_106, i8 0"   --->   Operation 4952 'icmp' 'icmp_ln612_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%zext_ln595_21 = zext i32 %sext_ln590_22"   --->   Operation 4953 'zext' 'zext_ln595_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%ashr_ln595_73 = ashr i54 %man_V_78, i54 %zext_ln595_21"   --->   Operation 4954 'ashr' 'ashr_ln595_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%trunc_ln595_21 = trunc i54 %ashr_ln595_73"   --->   Operation 4955 'trunc' 'trunc_ln595_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_85, i32 63"   --->   Operation 4956 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%select_ln597_20 = select i1 %tmp_107, i16 65535, i16 0"   --->   Operation 4957 'select' 'select_ln597_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_90)   --->   "%sext_ln590_22cast = trunc i32 %sext_ln590_22"   --->   Operation 4958 'trunc' 'sext_ln590_22cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_90)   --->   "%shl_ln613_73 = shl i16 %trunc_ln592_21, i16 %sext_ln590_22cast"   --->   Operation 4959 'shl' 'shl_ln613_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%xor_ln580_20 = xor i1 %icmp_ln580_76, i1 1"   --->   Operation 4960 'xor' 'xor_ln580_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_89)   --->   "%and_ln591_20 = and i1 %icmp_ln591_73, i1 %xor_ln580_20"   --->   Operation 4961 'and' 'and_ln591_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4962 [1/1] (0.28ns)   --->   "%or_ln591_20 = or i1 %icmp_ln580_76, i1 %icmp_ln591_73"   --->   Operation 4962 'or' 'or_ln591_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_20)   --->   "%xor_ln591_20 = xor i1 %or_ln591_20, i1 1"   --->   Operation 4963 'xor' 'xor_ln591_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4964 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_20 = and i1 %icmp_ln590_73, i1 %xor_ln591_20"   --->   Operation 4964 'and' 'and_ln590_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_88)   --->   "%and_ln594_24 = and i1 %and_ln590_20, i1 %icmp_ln594_73"   --->   Operation 4965 'and' 'and_ln594_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%or_ln590_20 = or i1 %or_ln591_20, i1 %icmp_ln590_73"   --->   Operation 4966 'or' 'or_ln590_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%xor_ln590_20 = xor i1 %or_ln590_20, i1 1"   --->   Operation 4967 'xor' 'xor_ln590_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_33)   --->   "%and_ln612_20 = and i1 %icmp_ln612_21, i1 %xor_ln590_20"   --->   Operation 4968 'and' 'and_ln612_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_90)   --->   "%select_ln580_87 = select i1 %icmp_ln580_76, i16 0, i16 %shl_ln613_73"   --->   Operation 4969 'select' 'select_ln580_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4970 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_33 = or i1 %icmp_ln580_76, i1 %and_ln612_20"   --->   Operation 4970 'or' 'or_ln580_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4971 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_88 = select i1 %and_ln594_24, i16 %trunc_ln595_21, i16 %select_ln597_20"   --->   Operation 4971 'select' 'select_ln580_88' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4972 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_89 = select i1 %and_ln591_20, i16 %trunc_ln592_21, i16 0"   --->   Operation 4972 'select' 'select_ln580_89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4973 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_90 = select i1 %or_ln580_33, i16 %select_ln580_87, i16 %select_ln580_88"   --->   Operation 4973 'select' 'select_ln580_90' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_91)   --->   "%or_ln580_34 = or i1 %or_ln580_33, i1 %and_ln590_20"   --->   Operation 4974 'or' 'or_ln580_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4975 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_91 = select i1 %or_ln580_34, i16 %select_ln580_90, i16 %select_ln580_89"   --->   Operation 4975 'select' 'select_ln580_91' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4976 [1/1] (0.00ns)   --->   "%ireg_86 = bitcast i64 %temp_c4_o1_7"   --->   Operation 4976 'bitcast' 'ireg_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4977 [1/1] (0.00ns)   --->   "%trunc_ln564_19 = trunc i64 %ireg_86"   --->   Operation 4977 'trunc' 'trunc_ln564_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4978 [1/1] (0.00ns)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_86, i32 63"   --->   Operation 4978 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4979 [1/1] (0.00ns)   --->   "%exp_tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_86, i32 52, i32 62"   --->   Operation 4979 'partselect' 'exp_tmp_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4980 [1/1] (0.00ns)   --->   "%zext_ln501_80 = zext i11 %exp_tmp_27"   --->   Operation 4980 'zext' 'zext_ln501_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4981 [1/1] (0.00ns)   --->   "%trunc_ln574_23 = trunc i64 %ireg_86"   --->   Operation 4981 'trunc' 'trunc_ln574_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4982 [1/1] (0.00ns)   --->   "%p_Result_187 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_23"   --->   Operation 4982 'bitconcatenate' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4983 [1/1] (0.00ns)   --->   "%zext_ln578_24 = zext i53 %p_Result_187"   --->   Operation 4983 'zext' 'zext_ln578_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4984 [1/1] (1.10ns)   --->   "%man_V_80 = sub i54 0, i54 %zext_ln578_24"   --->   Operation 4984 'sub' 'man_V_80' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4985 [1/1] (0.40ns)   --->   "%man_V_81 = select i1 %p_Result_186, i54 %man_V_80, i54 %zext_ln578_24"   --->   Operation 4985 'select' 'man_V_81' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4986 [1/1] (1.13ns)   --->   "%icmp_ln580_80 = icmp_eq  i63 %trunc_ln564_19, i63 0"   --->   Operation 4986 'icmp' 'icmp_ln580_80' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4987 [1/1] (0.80ns)   --->   "%F2_23 = sub i12 1075, i12 %zext_ln501_80"   --->   Operation 4987 'sub' 'F2_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4988 [1/1] (0.97ns)   --->   "%icmp_ln590_76 = icmp_sgt  i12 %F2_23, i12 8"   --->   Operation 4988 'icmp' 'icmp_ln590_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4989 [1/1] (0.80ns)   --->   "%add_ln590_76 = add i12 %F2_23, i12 4088"   --->   Operation 4989 'add' 'add_ln590_76' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4990 [1/1] (0.80ns)   --->   "%sub_ln590_76 = sub i12 8, i12 %F2_23"   --->   Operation 4990 'sub' 'sub_ln590_76' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4991 [1/1] (0.37ns)   --->   "%sh_amt_23 = select i1 %icmp_ln590_76, i12 %add_ln590_76, i12 %sub_ln590_76"   --->   Operation 4991 'select' 'sh_amt_23' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln590_23 = sext i12 %sh_amt_23"   --->   Operation 4992 'sext' 'sext_ln590_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4993 [1/1] (0.97ns)   --->   "%icmp_ln591_76 = icmp_eq  i12 %F2_23, i12 8"   --->   Operation 4993 'icmp' 'icmp_ln591_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4994 [1/1] (0.00ns)   --->   "%trunc_ln592_22 = trunc i54 %man_V_81"   --->   Operation 4994 'trunc' 'trunc_ln592_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4995 [1/1] (0.97ns)   --->   "%icmp_ln594_76 = icmp_ult  i12 %sh_amt_23, i12 54"   --->   Operation 4995 'icmp' 'icmp_ln594_76' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4996 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_23, i32 4, i32 11"   --->   Operation 4996 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4997 [1/1] (0.84ns)   --->   "%icmp_ln612_22 = icmp_eq  i8 %tmp_109, i8 0"   --->   Operation 4997 'icmp' 'icmp_ln612_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%zext_ln595_22 = zext i32 %sext_ln590_23"   --->   Operation 4998 'zext' 'zext_ln595_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%ashr_ln595_76 = ashr i54 %man_V_81, i54 %zext_ln595_22"   --->   Operation 4999 'ashr' 'ashr_ln595_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%trunc_ln595_22 = trunc i54 %ashr_ln595_76"   --->   Operation 5000 'trunc' 'trunc_ln595_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_86, i32 63"   --->   Operation 5001 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%select_ln597_21 = select i1 %tmp_110, i16 65535, i16 0"   --->   Operation 5002 'select' 'select_ln597_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_95)   --->   "%sext_ln590_23cast = trunc i32 %sext_ln590_23"   --->   Operation 5003 'trunc' 'sext_ln590_23cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_95)   --->   "%shl_ln613_76 = shl i16 %trunc_ln592_22, i16 %sext_ln590_23cast"   --->   Operation 5004 'shl' 'shl_ln613_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%xor_ln580_21 = xor i1 %icmp_ln580_80, i1 1"   --->   Operation 5005 'xor' 'xor_ln580_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_94)   --->   "%and_ln591_21 = and i1 %icmp_ln591_76, i1 %xor_ln580_21"   --->   Operation 5006 'and' 'and_ln591_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5007 [1/1] (0.28ns)   --->   "%or_ln591_21 = or i1 %icmp_ln580_80, i1 %icmp_ln591_76"   --->   Operation 5007 'or' 'or_ln591_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_21)   --->   "%xor_ln591_21 = xor i1 %or_ln591_21, i1 1"   --->   Operation 5008 'xor' 'xor_ln591_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5009 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_21 = and i1 %icmp_ln590_76, i1 %xor_ln591_21"   --->   Operation 5009 'and' 'and_ln590_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_93)   --->   "%and_ln594_25 = and i1 %and_ln590_21, i1 %icmp_ln594_76"   --->   Operation 5010 'and' 'and_ln594_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%or_ln590_21 = or i1 %or_ln591_21, i1 %icmp_ln590_76"   --->   Operation 5011 'or' 'or_ln590_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%xor_ln590_21 = xor i1 %or_ln590_21, i1 1"   --->   Operation 5012 'xor' 'xor_ln590_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_35)   --->   "%and_ln612_21 = and i1 %icmp_ln612_22, i1 %xor_ln590_21"   --->   Operation 5013 'and' 'and_ln612_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_95)   --->   "%select_ln580_92 = select i1 %icmp_ln580_80, i16 0, i16 %shl_ln613_76"   --->   Operation 5014 'select' 'select_ln580_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5015 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_35 = or i1 %icmp_ln580_80, i1 %and_ln612_21"   --->   Operation 5015 'or' 'or_ln580_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5016 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_93 = select i1 %and_ln594_25, i16 %trunc_ln595_22, i16 %select_ln597_21"   --->   Operation 5016 'select' 'select_ln580_93' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5017 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_94 = select i1 %and_ln591_21, i16 %trunc_ln592_22, i16 0"   --->   Operation 5017 'select' 'select_ln580_94' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5018 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_95 = select i1 %or_ln580_35, i16 %select_ln580_92, i16 %select_ln580_93"   --->   Operation 5018 'select' 'select_ln580_95' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_96)   --->   "%or_ln580_36 = or i1 %or_ln580_35, i1 %and_ln590_21"   --->   Operation 5019 'or' 'or_ln580_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5020 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_96 = select i1 %or_ln580_36, i16 %select_ln580_95, i16 %select_ln580_94"   --->   Operation 5020 'select' 'select_ln580_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5021 [1/1] (0.00ns)   --->   "%ireg_87 = bitcast i64 %temp_c4_o2_7"   --->   Operation 5021 'bitcast' 'ireg_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5022 [1/1] (0.00ns)   --->   "%trunc_ln564_20 = trunc i64 %ireg_87"   --->   Operation 5022 'trunc' 'trunc_ln564_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5023 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_87, i32 63"   --->   Operation 5023 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5024 [1/1] (0.00ns)   --->   "%exp_tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_87, i32 52, i32 62"   --->   Operation 5024 'partselect' 'exp_tmp_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5025 [1/1] (0.00ns)   --->   "%zext_ln501_84 = zext i11 %exp_tmp_28"   --->   Operation 5025 'zext' 'zext_ln501_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5026 [1/1] (0.00ns)   --->   "%trunc_ln574_24 = trunc i64 %ireg_87"   --->   Operation 5026 'trunc' 'trunc_ln574_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5027 [1/1] (0.00ns)   --->   "%p_Result_189 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_24"   --->   Operation 5027 'bitconcatenate' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5028 [1/1] (0.00ns)   --->   "%zext_ln578_25 = zext i53 %p_Result_189"   --->   Operation 5028 'zext' 'zext_ln578_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5029 [1/1] (1.10ns)   --->   "%man_V_83 = sub i54 0, i54 %zext_ln578_25"   --->   Operation 5029 'sub' 'man_V_83' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5030 [1/1] (0.40ns)   --->   "%man_V_84 = select i1 %p_Result_188, i54 %man_V_83, i54 %zext_ln578_25"   --->   Operation 5030 'select' 'man_V_84' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5031 [1/1] (1.13ns)   --->   "%icmp_ln580_84 = icmp_eq  i63 %trunc_ln564_20, i63 0"   --->   Operation 5031 'icmp' 'icmp_ln580_84' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5032 [1/1] (0.80ns)   --->   "%F2_24 = sub i12 1075, i12 %zext_ln501_84"   --->   Operation 5032 'sub' 'F2_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5033 [1/1] (0.97ns)   --->   "%icmp_ln590_79 = icmp_sgt  i12 %F2_24, i12 8"   --->   Operation 5033 'icmp' 'icmp_ln590_79' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5034 [1/1] (0.80ns)   --->   "%add_ln590_79 = add i12 %F2_24, i12 4088"   --->   Operation 5034 'add' 'add_ln590_79' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5035 [1/1] (0.80ns)   --->   "%sub_ln590_79 = sub i12 8, i12 %F2_24"   --->   Operation 5035 'sub' 'sub_ln590_79' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5036 [1/1] (0.37ns)   --->   "%sh_amt_24 = select i1 %icmp_ln590_79, i12 %add_ln590_79, i12 %sub_ln590_79"   --->   Operation 5036 'select' 'sh_amt_24' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln590_24 = sext i12 %sh_amt_24"   --->   Operation 5037 'sext' 'sext_ln590_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5038 [1/1] (0.97ns)   --->   "%icmp_ln591_79 = icmp_eq  i12 %F2_24, i12 8"   --->   Operation 5038 'icmp' 'icmp_ln591_79' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5039 [1/1] (0.00ns)   --->   "%trunc_ln592_23 = trunc i54 %man_V_84"   --->   Operation 5039 'trunc' 'trunc_ln592_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5040 [1/1] (0.97ns)   --->   "%icmp_ln594_79 = icmp_ult  i12 %sh_amt_24, i12 54"   --->   Operation 5040 'icmp' 'icmp_ln594_79' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5041 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_24, i32 4, i32 11"   --->   Operation 5041 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5042 [1/1] (0.84ns)   --->   "%icmp_ln612_23 = icmp_eq  i8 %tmp_112, i8 0"   --->   Operation 5042 'icmp' 'icmp_ln612_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%zext_ln595_23 = zext i32 %sext_ln590_24"   --->   Operation 5043 'zext' 'zext_ln595_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%ashr_ln595_79 = ashr i54 %man_V_84, i54 %zext_ln595_23"   --->   Operation 5044 'ashr' 'ashr_ln595_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%trunc_ln595_23 = trunc i54 %ashr_ln595_79"   --->   Operation 5045 'trunc' 'trunc_ln595_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_87, i32 63"   --->   Operation 5046 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%select_ln597_22 = select i1 %tmp_113, i16 65535, i16 0"   --->   Operation 5047 'select' 'select_ln597_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_100)   --->   "%sext_ln590_24cast = trunc i32 %sext_ln590_24"   --->   Operation 5048 'trunc' 'sext_ln590_24cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_100)   --->   "%shl_ln613_79 = shl i16 %trunc_ln592_23, i16 %sext_ln590_24cast"   --->   Operation 5049 'shl' 'shl_ln613_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%xor_ln580_22 = xor i1 %icmp_ln580_84, i1 1"   --->   Operation 5050 'xor' 'xor_ln580_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_99)   --->   "%and_ln591_22 = and i1 %icmp_ln591_79, i1 %xor_ln580_22"   --->   Operation 5051 'and' 'and_ln591_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5052 [1/1] (0.28ns)   --->   "%or_ln591_22 = or i1 %icmp_ln580_84, i1 %icmp_ln591_79"   --->   Operation 5052 'or' 'or_ln591_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_22)   --->   "%xor_ln591_22 = xor i1 %or_ln591_22, i1 1"   --->   Operation 5053 'xor' 'xor_ln591_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5054 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_22 = and i1 %icmp_ln590_79, i1 %xor_ln591_22"   --->   Operation 5054 'and' 'and_ln590_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_98)   --->   "%and_ln594_26 = and i1 %and_ln590_22, i1 %icmp_ln594_79"   --->   Operation 5055 'and' 'and_ln594_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%or_ln590_22 = or i1 %or_ln591_22, i1 %icmp_ln590_79"   --->   Operation 5056 'or' 'or_ln590_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%xor_ln590_22 = xor i1 %or_ln590_22, i1 1"   --->   Operation 5057 'xor' 'xor_ln590_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_37)   --->   "%and_ln612_22 = and i1 %icmp_ln612_23, i1 %xor_ln590_22"   --->   Operation 5058 'and' 'and_ln612_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_100)   --->   "%select_ln580_97 = select i1 %icmp_ln580_84, i16 0, i16 %shl_ln613_79"   --->   Operation 5059 'select' 'select_ln580_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5060 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_37 = or i1 %icmp_ln580_84, i1 %and_ln612_22"   --->   Operation 5060 'or' 'or_ln580_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5061 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_98 = select i1 %and_ln594_26, i16 %trunc_ln595_23, i16 %select_ln597_22"   --->   Operation 5061 'select' 'select_ln580_98' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5062 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_99 = select i1 %and_ln591_22, i16 %trunc_ln592_23, i16 0"   --->   Operation 5062 'select' 'select_ln580_99' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5063 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_100 = select i1 %or_ln580_37, i16 %select_ln580_97, i16 %select_ln580_98"   --->   Operation 5063 'select' 'select_ln580_100' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_101)   --->   "%or_ln580_38 = or i1 %or_ln580_37, i1 %and_ln590_22"   --->   Operation 5064 'or' 'or_ln580_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5065 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_101 = select i1 %or_ln580_38, i16 %select_ln580_100, i16 %select_ln580_99"   --->   Operation 5065 'select' 'select_ln580_101' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5066 [1/1] (0.00ns)   --->   "%ireg_88 = bitcast i64 %temp_c5_o1_5"   --->   Operation 5066 'bitcast' 'ireg_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5067 [1/1] (0.00ns)   --->   "%trunc_ln564_21 = trunc i64 %ireg_88"   --->   Operation 5067 'trunc' 'trunc_ln564_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5068 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_88, i32 63"   --->   Operation 5068 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5069 [1/1] (0.00ns)   --->   "%exp_tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_88, i32 52, i32 62"   --->   Operation 5069 'partselect' 'exp_tmp_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5070 [1/1] (0.00ns)   --->   "%zext_ln501_88 = zext i11 %exp_tmp_29"   --->   Operation 5070 'zext' 'zext_ln501_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5071 [1/1] (0.00ns)   --->   "%trunc_ln574_25 = trunc i64 %ireg_88"   --->   Operation 5071 'trunc' 'trunc_ln574_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5072 [1/1] (0.00ns)   --->   "%p_Result_191 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_25"   --->   Operation 5072 'bitconcatenate' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5073 [1/1] (0.00ns)   --->   "%zext_ln578_26 = zext i53 %p_Result_191"   --->   Operation 5073 'zext' 'zext_ln578_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5074 [1/1] (1.10ns)   --->   "%man_V_86 = sub i54 0, i54 %zext_ln578_26"   --->   Operation 5074 'sub' 'man_V_86' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5075 [1/1] (0.40ns)   --->   "%man_V_87 = select i1 %p_Result_190, i54 %man_V_86, i54 %zext_ln578_26"   --->   Operation 5075 'select' 'man_V_87' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5076 [1/1] (1.13ns)   --->   "%icmp_ln580_88 = icmp_eq  i63 %trunc_ln564_21, i63 0"   --->   Operation 5076 'icmp' 'icmp_ln580_88' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5077 [1/1] (0.80ns)   --->   "%F2_25 = sub i12 1075, i12 %zext_ln501_88"   --->   Operation 5077 'sub' 'F2_25' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5078 [1/1] (0.97ns)   --->   "%icmp_ln590_83 = icmp_sgt  i12 %F2_25, i12 8"   --->   Operation 5078 'icmp' 'icmp_ln590_83' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5079 [1/1] (0.80ns)   --->   "%add_ln590_83 = add i12 %F2_25, i12 4088"   --->   Operation 5079 'add' 'add_ln590_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5080 [1/1] (0.80ns)   --->   "%sub_ln590_83 = sub i12 8, i12 %F2_25"   --->   Operation 5080 'sub' 'sub_ln590_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5081 [1/1] (0.37ns)   --->   "%sh_amt_25 = select i1 %icmp_ln590_83, i12 %add_ln590_83, i12 %sub_ln590_83"   --->   Operation 5081 'select' 'sh_amt_25' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5082 [1/1] (0.00ns)   --->   "%sext_ln590_25 = sext i12 %sh_amt_25"   --->   Operation 5082 'sext' 'sext_ln590_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5083 [1/1] (0.97ns)   --->   "%icmp_ln591_83 = icmp_eq  i12 %F2_25, i12 8"   --->   Operation 5083 'icmp' 'icmp_ln591_83' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5084 [1/1] (0.00ns)   --->   "%trunc_ln592_24 = trunc i54 %man_V_87"   --->   Operation 5084 'trunc' 'trunc_ln592_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5085 [1/1] (0.97ns)   --->   "%icmp_ln594_83 = icmp_ult  i12 %sh_amt_25, i12 54"   --->   Operation 5085 'icmp' 'icmp_ln594_83' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_25, i32 4, i32 11"   --->   Operation 5086 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5087 [1/1] (0.84ns)   --->   "%icmp_ln612_24 = icmp_eq  i8 %tmp_115, i8 0"   --->   Operation 5087 'icmp' 'icmp_ln612_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%zext_ln595_24 = zext i32 %sext_ln590_25"   --->   Operation 5088 'zext' 'zext_ln595_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%ashr_ln595_83 = ashr i54 %man_V_87, i54 %zext_ln595_24"   --->   Operation 5089 'ashr' 'ashr_ln595_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%trunc_ln595_24 = trunc i54 %ashr_ln595_83"   --->   Operation 5090 'trunc' 'trunc_ln595_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_88, i32 63"   --->   Operation 5091 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%select_ln597_23 = select i1 %tmp_116, i16 65535, i16 0"   --->   Operation 5092 'select' 'select_ln597_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_105)   --->   "%sext_ln590_25cast = trunc i32 %sext_ln590_25"   --->   Operation 5093 'trunc' 'sext_ln590_25cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_105)   --->   "%shl_ln613_83 = shl i16 %trunc_ln592_24, i16 %sext_ln590_25cast"   --->   Operation 5094 'shl' 'shl_ln613_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%xor_ln580_23 = xor i1 %icmp_ln580_88, i1 1"   --->   Operation 5095 'xor' 'xor_ln580_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_104)   --->   "%and_ln591_23 = and i1 %icmp_ln591_83, i1 %xor_ln580_23"   --->   Operation 5096 'and' 'and_ln591_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5097 [1/1] (0.28ns)   --->   "%or_ln591_23 = or i1 %icmp_ln580_88, i1 %icmp_ln591_83"   --->   Operation 5097 'or' 'or_ln591_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_23)   --->   "%xor_ln591_23 = xor i1 %or_ln591_23, i1 1"   --->   Operation 5098 'xor' 'xor_ln591_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5099 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_23 = and i1 %icmp_ln590_83, i1 %xor_ln591_23"   --->   Operation 5099 'and' 'and_ln590_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_103)   --->   "%and_ln594_27 = and i1 %and_ln590_23, i1 %icmp_ln594_83"   --->   Operation 5100 'and' 'and_ln594_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%or_ln590_23 = or i1 %or_ln591_23, i1 %icmp_ln590_83"   --->   Operation 5101 'or' 'or_ln590_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%xor_ln590_23 = xor i1 %or_ln590_23, i1 1"   --->   Operation 5102 'xor' 'xor_ln590_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_39)   --->   "%and_ln612_23 = and i1 %icmp_ln612_24, i1 %xor_ln590_23"   --->   Operation 5103 'and' 'and_ln612_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_105)   --->   "%select_ln580_102 = select i1 %icmp_ln580_88, i16 0, i16 %shl_ln613_83"   --->   Operation 5104 'select' 'select_ln580_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5105 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_39 = or i1 %icmp_ln580_88, i1 %and_ln612_23"   --->   Operation 5105 'or' 'or_ln580_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5106 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_103 = select i1 %and_ln594_27, i16 %trunc_ln595_24, i16 %select_ln597_23"   --->   Operation 5106 'select' 'select_ln580_103' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5107 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_104 = select i1 %and_ln591_23, i16 %trunc_ln592_24, i16 0"   --->   Operation 5107 'select' 'select_ln580_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5108 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_105 = select i1 %or_ln580_39, i16 %select_ln580_102, i16 %select_ln580_103"   --->   Operation 5108 'select' 'select_ln580_105' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_106)   --->   "%or_ln580_40 = or i1 %or_ln580_39, i1 %and_ln590_23"   --->   Operation 5109 'or' 'or_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_106 = select i1 %or_ln580_40, i16 %select_ln580_105, i16 %select_ln580_104"   --->   Operation 5110 'select' 'select_ln580_106' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5111 [1/1] (0.00ns)   --->   "%ireg_89 = bitcast i64 %temp_c5_o2_5"   --->   Operation 5111 'bitcast' 'ireg_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5112 [1/1] (0.00ns)   --->   "%trunc_ln564_22 = trunc i64 %ireg_89"   --->   Operation 5112 'trunc' 'trunc_ln564_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5113 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_89, i32 63"   --->   Operation 5113 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5114 [1/1] (0.00ns)   --->   "%exp_tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_89, i32 52, i32 62"   --->   Operation 5114 'partselect' 'exp_tmp_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5115 [1/1] (0.00ns)   --->   "%zext_ln501_89 = zext i11 %exp_tmp_30"   --->   Operation 5115 'zext' 'zext_ln501_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5116 [1/1] (0.00ns)   --->   "%trunc_ln574_26 = trunc i64 %ireg_89"   --->   Operation 5116 'trunc' 'trunc_ln574_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5117 [1/1] (0.00ns)   --->   "%p_Result_193 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_26"   --->   Operation 5117 'bitconcatenate' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5118 [1/1] (0.00ns)   --->   "%zext_ln578_27 = zext i53 %p_Result_193"   --->   Operation 5118 'zext' 'zext_ln578_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5119 [1/1] (1.10ns)   --->   "%man_V_89 = sub i54 0, i54 %zext_ln578_27"   --->   Operation 5119 'sub' 'man_V_89' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5120 [1/1] (0.40ns)   --->   "%man_V_90 = select i1 %p_Result_192, i54 %man_V_89, i54 %zext_ln578_27"   --->   Operation 5120 'select' 'man_V_90' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5121 [1/1] (1.13ns)   --->   "%icmp_ln580_89 = icmp_eq  i63 %trunc_ln564_22, i63 0"   --->   Operation 5121 'icmp' 'icmp_ln580_89' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5122 [1/1] (0.80ns)   --->   "%F2_26 = sub i12 1075, i12 %zext_ln501_89"   --->   Operation 5122 'sub' 'F2_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5123 [1/1] (0.97ns)   --->   "%icmp_ln590_85 = icmp_sgt  i12 %F2_26, i12 8"   --->   Operation 5123 'icmp' 'icmp_ln590_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5124 [1/1] (0.80ns)   --->   "%add_ln590_85 = add i12 %F2_26, i12 4088"   --->   Operation 5124 'add' 'add_ln590_85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5125 [1/1] (0.80ns)   --->   "%sub_ln590_85 = sub i12 8, i12 %F2_26"   --->   Operation 5125 'sub' 'sub_ln590_85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5126 [1/1] (0.37ns)   --->   "%sh_amt_26 = select i1 %icmp_ln590_85, i12 %add_ln590_85, i12 %sub_ln590_85"   --->   Operation 5126 'select' 'sh_amt_26' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln590_26 = sext i12 %sh_amt_26"   --->   Operation 5127 'sext' 'sext_ln590_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5128 [1/1] (0.97ns)   --->   "%icmp_ln591_85 = icmp_eq  i12 %F2_26, i12 8"   --->   Operation 5128 'icmp' 'icmp_ln591_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5129 [1/1] (0.00ns)   --->   "%trunc_ln592_25 = trunc i54 %man_V_90"   --->   Operation 5129 'trunc' 'trunc_ln592_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5130 [1/1] (0.97ns)   --->   "%icmp_ln594_85 = icmp_ult  i12 %sh_amt_26, i12 54"   --->   Operation 5130 'icmp' 'icmp_ln594_85' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5131 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_26, i32 4, i32 11"   --->   Operation 5131 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5132 [1/1] (0.84ns)   --->   "%icmp_ln612_25 = icmp_eq  i8 %tmp_118, i8 0"   --->   Operation 5132 'icmp' 'icmp_ln612_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%zext_ln595_25 = zext i32 %sext_ln590_26"   --->   Operation 5133 'zext' 'zext_ln595_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%ashr_ln595_85 = ashr i54 %man_V_90, i54 %zext_ln595_25"   --->   Operation 5134 'ashr' 'ashr_ln595_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%trunc_ln595_25 = trunc i54 %ashr_ln595_85"   --->   Operation 5135 'trunc' 'trunc_ln595_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_89, i32 63"   --->   Operation 5136 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%select_ln597_24 = select i1 %tmp_119, i16 65535, i16 0"   --->   Operation 5137 'select' 'select_ln597_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_110)   --->   "%sext_ln590_26cast = trunc i32 %sext_ln590_26"   --->   Operation 5138 'trunc' 'sext_ln590_26cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_110)   --->   "%shl_ln613_85 = shl i16 %trunc_ln592_25, i16 %sext_ln590_26cast"   --->   Operation 5139 'shl' 'shl_ln613_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%xor_ln580_24 = xor i1 %icmp_ln580_89, i1 1"   --->   Operation 5140 'xor' 'xor_ln580_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_109)   --->   "%and_ln591_24 = and i1 %icmp_ln591_85, i1 %xor_ln580_24"   --->   Operation 5141 'and' 'and_ln591_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5142 [1/1] (0.28ns)   --->   "%or_ln591_24 = or i1 %icmp_ln580_89, i1 %icmp_ln591_85"   --->   Operation 5142 'or' 'or_ln591_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_24)   --->   "%xor_ln591_24 = xor i1 %or_ln591_24, i1 1"   --->   Operation 5143 'xor' 'xor_ln591_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_24 = and i1 %icmp_ln590_85, i1 %xor_ln591_24"   --->   Operation 5144 'and' 'and_ln590_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_108)   --->   "%and_ln594_28 = and i1 %and_ln590_24, i1 %icmp_ln594_85"   --->   Operation 5145 'and' 'and_ln594_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%or_ln590_24 = or i1 %or_ln591_24, i1 %icmp_ln590_85"   --->   Operation 5146 'or' 'or_ln590_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%xor_ln590_24 = xor i1 %or_ln590_24, i1 1"   --->   Operation 5147 'xor' 'xor_ln590_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_41)   --->   "%and_ln612_24 = and i1 %icmp_ln612_25, i1 %xor_ln590_24"   --->   Operation 5148 'and' 'and_ln612_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_110)   --->   "%select_ln580_107 = select i1 %icmp_ln580_89, i16 0, i16 %shl_ln613_85"   --->   Operation 5149 'select' 'select_ln580_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5150 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_41 = or i1 %icmp_ln580_89, i1 %and_ln612_24"   --->   Operation 5150 'or' 'or_ln580_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5151 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_108 = select i1 %and_ln594_28, i16 %trunc_ln595_25, i16 %select_ln597_24"   --->   Operation 5151 'select' 'select_ln580_108' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5152 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_109 = select i1 %and_ln591_24, i16 %trunc_ln592_25, i16 0"   --->   Operation 5152 'select' 'select_ln580_109' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5153 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_110 = select i1 %or_ln580_41, i16 %select_ln580_107, i16 %select_ln580_108"   --->   Operation 5153 'select' 'select_ln580_110' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_111)   --->   "%or_ln580_42 = or i1 %or_ln580_41, i1 %and_ln590_24"   --->   Operation 5154 'or' 'or_ln580_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5155 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_111 = select i1 %or_ln580_42, i16 %select_ln580_110, i16 %select_ln580_109"   --->   Operation 5155 'select' 'select_ln580_111' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5156 [1/2] (8.61ns)   --->   "%call_ret27 = call i128 @CORDIC_V, i16 %select_ln580_71, i16 %agg_tmp577_0, i8 %cordic_phase_V" [src/QRD.cpp:200]   --->   Operation 5156 'call' 'call_ret27' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5157 [1/1] (0.00ns)   --->   "%temp_c1_o1_13 = extractvalue i128 %call_ret27" [src/QRD.cpp:200]   --->   Operation 5157 'extractvalue' 'temp_c1_o1_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5158 [1/1] (0.00ns)   --->   "%temp_c1_o2_5 = extractvalue i128 %call_ret27" [src/QRD.cpp:200]   --->   Operation 5158 'extractvalue' 'temp_c1_o2_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5159 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast i64 %temp_c1_o2_5" [src/QRD.cpp:201]   --->   Operation 5159 'bitcast' 'bitcast_ln201' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5160 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i64 %bitcast_ln201" [src/QRD.cpp:201]   --->   Operation 5160 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5161 [1/1] (0.37ns)   --->   "%ireg_90 = xor i64 %bitcast_ln201, i64 9223372036854775808" [src/QRD.cpp:201]   --->   Operation 5161 'xor' 'ireg_90' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5162 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln201, i32 63"   --->   Operation 5162 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5163 [1/1] (0.00ns)   --->   "%exp_tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_90, i32 52, i32 62"   --->   Operation 5163 'partselect' 'exp_tmp_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5164 [1/1] (0.00ns)   --->   "%zext_ln501_90 = zext i11 %exp_tmp_31"   --->   Operation 5164 'zext' 'zext_ln501_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5165 [1/1] (0.00ns)   --->   "%trunc_ln574_27 = trunc i64 %ireg_90"   --->   Operation 5165 'trunc' 'trunc_ln574_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5166 [1/1] (0.00ns)   --->   "%p_Result_194 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_27"   --->   Operation 5166 'bitconcatenate' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5167 [1/1] (0.00ns)   --->   "%zext_ln578_28 = zext i53 %p_Result_194"   --->   Operation 5167 'zext' 'zext_ln578_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5168 [1/1] (1.10ns)   --->   "%man_V_92 = sub i54 0, i54 %zext_ln578_28"   --->   Operation 5168 'sub' 'man_V_92' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5169 [1/1] (0.40ns)   --->   "%man_V_93 = select i1 %tmp_120, i54 %zext_ln578_28, i54 %man_V_92"   --->   Operation 5169 'select' 'man_V_93' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5170 [1/1] (1.13ns)   --->   "%icmp_ln580_90 = icmp_eq  i63 %trunc_ln201, i63 0"   --->   Operation 5170 'icmp' 'icmp_ln580_90' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5171 [1/1] (0.80ns)   --->   "%F2_27 = sub i12 1075, i12 %zext_ln501_90"   --->   Operation 5171 'sub' 'F2_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5172 [1/1] (0.97ns)   --->   "%icmp_ln590_87 = icmp_sgt  i12 %F2_27, i12 8"   --->   Operation 5172 'icmp' 'icmp_ln590_87' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5173 [1/1] (0.80ns)   --->   "%add_ln590_87 = add i12 %F2_27, i12 4088"   --->   Operation 5173 'add' 'add_ln590_87' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5174 [1/1] (0.80ns)   --->   "%sub_ln590_87 = sub i12 8, i12 %F2_27"   --->   Operation 5174 'sub' 'sub_ln590_87' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5175 [1/1] (0.37ns)   --->   "%sh_amt_27 = select i1 %icmp_ln590_87, i12 %add_ln590_87, i12 %sub_ln590_87"   --->   Operation 5175 'select' 'sh_amt_27' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln590_27 = sext i12 %sh_amt_27"   --->   Operation 5176 'sext' 'sext_ln590_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5177 [1/1] (0.97ns)   --->   "%icmp_ln591_87 = icmp_eq  i12 %F2_27, i12 8"   --->   Operation 5177 'icmp' 'icmp_ln591_87' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5178 [1/1] (0.00ns)   --->   "%trunc_ln592_26 = trunc i54 %man_V_93"   --->   Operation 5178 'trunc' 'trunc_ln592_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5179 [1/1] (0.97ns)   --->   "%icmp_ln594_87 = icmp_ult  i12 %sh_amt_27, i12 54"   --->   Operation 5179 'icmp' 'icmp_ln594_87' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5180 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_27, i32 4, i32 11"   --->   Operation 5180 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5181 [1/1] (0.84ns)   --->   "%icmp_ln612_26 = icmp_eq  i8 %tmp_121, i8 0"   --->   Operation 5181 'icmp' 'icmp_ln612_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%zext_ln595_26 = zext i32 %sext_ln590_27"   --->   Operation 5182 'zext' 'zext_ln595_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%ashr_ln595_87 = ashr i54 %man_V_93, i54 %zext_ln595_26"   --->   Operation 5183 'ashr' 'ashr_ln595_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%trunc_ln595_26 = trunc i54 %ashr_ln595_87"   --->   Operation 5184 'trunc' 'trunc_ln595_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_90, i32 63"   --->   Operation 5185 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%select_ln597_25 = select i1 %tmp_122, i16 65535, i16 0"   --->   Operation 5186 'select' 'select_ln597_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%sext_ln590_27cast = trunc i32 %sext_ln590_27"   --->   Operation 5187 'trunc' 'sext_ln590_27cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%shl_ln613_87 = shl i16 %trunc_ln592_26, i16 %sext_ln590_27cast"   --->   Operation 5188 'shl' 'shl_ln613_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%xor_ln580_25 = xor i1 %icmp_ln580_90, i1 1"   --->   Operation 5189 'xor' 'xor_ln580_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln591_25 = and i1 %icmp_ln591_87, i1 %xor_ln580_25"   --->   Operation 5190 'and' 'and_ln591_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%select_ln591_3 = select i1 %and_ln591_25, i16 %trunc_ln592_26, i16 0"   --->   Operation 5191 'select' 'select_ln591_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5192 [1/1] (0.28ns)   --->   "%or_ln591_25 = or i1 %icmp_ln580_90, i1 %icmp_ln591_87"   --->   Operation 5192 'or' 'or_ln591_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_25)   --->   "%xor_ln591_25 = xor i1 %or_ln591_25, i1 1"   --->   Operation 5193 'xor' 'xor_ln591_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5194 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_25 = and i1 %icmp_ln590_87, i1 %xor_ln591_25"   --->   Operation 5194 'and' 'and_ln590_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%xor_ln594_4 = xor i1 %icmp_ln594_87, i1 1"   --->   Operation 5195 'xor' 'xor_ln594_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_29 = and i1 %and_ln590_25, i1 %xor_ln594_4"   --->   Operation 5196 'and' 'and_ln594_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5197 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_7 = select i1 %and_ln594_29, i16 %select_ln597_25, i16 %select_ln591_3"   --->   Operation 5197 'select' 'select_ln594_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%and_ln594_30 = and i1 %and_ln590_25, i1 %icmp_ln594_87"   --->   Operation 5198 'and' 'and_ln594_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5199 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_8 = select i1 %and_ln594_30, i16 %trunc_ln595_26, i16 %select_ln594_7"   --->   Operation 5199 'select' 'select_ln594_8' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_25)   --->   "%or_ln590_25 = or i1 %or_ln591_25, i1 %icmp_ln590_87"   --->   Operation 5200 'or' 'or_ln590_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_25)   --->   "%xor_ln590_25 = xor i1 %or_ln590_25, i1 1"   --->   Operation 5201 'xor' 'xor_ln590_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5202 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_25 = and i1 %icmp_ln612_26, i1 %xor_ln590_25"   --->   Operation 5202 'and' 'and_ln612_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_112)   --->   "%select_ln612_7 = select i1 %and_ln612_25, i16 %shl_ln613_87, i16 %select_ln594_8"   --->   Operation 5203 'select' 'select_ln612_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5204 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_112 = select i1 %icmp_ln580_90, i16 0, i16 %select_ln612_7"   --->   Operation 5204 'select' 'select_ln580_112' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5205 [2/2] (2.59ns)   --->   "%call_ret28 = call i128 @CORDIC_R, i16 %select_ln580_76, i16 %agg_tmp585_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:201]   --->   Operation 5205 'call' 'call_ret28' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5206 [2/2] (2.59ns)   --->   "%call_ret29 = call i128 @CORDIC_R, i16 %select_ln580_86, i16 %agg_tmp595_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:202]   --->   Operation 5206 'call' 'call_ret29' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5207 [2/2] (2.59ns)   --->   "%call_ret30 = call i128 @CORDIC_R, i16 %select_ln580_96, i16 %agg_tmp605_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:203]   --->   Operation 5207 'call' 'call_ret30' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5208 [2/2] (2.59ns)   --->   "%call_ret31 = call i128 @CORDIC_R, i16 %select_ln580_106, i16 %agg_tmp615_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:204]   --->   Operation 5208 'call' 'call_ret31' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 5209 [1/1] (0.00ns)   --->   "%ireg_91 = bitcast i64 %temp_c1_o1_13"   --->   Operation 5209 'bitcast' 'ireg_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5210 [1/1] (0.00ns)   --->   "%trunc_ln564_23 = trunc i64 %ireg_91"   --->   Operation 5210 'trunc' 'trunc_ln564_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5211 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_91, i32 63"   --->   Operation 5211 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5212 [1/1] (0.00ns)   --->   "%exp_tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_91, i32 52, i32 62"   --->   Operation 5212 'partselect' 'exp_tmp_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5213 [1/1] (0.00ns)   --->   "%zext_ln501_91 = zext i11 %exp_tmp_32"   --->   Operation 5213 'zext' 'zext_ln501_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5214 [1/1] (0.00ns)   --->   "%trunc_ln574_28 = trunc i64 %ireg_91"   --->   Operation 5214 'trunc' 'trunc_ln574_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5215 [1/1] (0.00ns)   --->   "%p_Result_196 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_28"   --->   Operation 5215 'bitconcatenate' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5216 [1/1] (0.00ns)   --->   "%zext_ln578_29 = zext i53 %p_Result_196"   --->   Operation 5216 'zext' 'zext_ln578_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5217 [1/1] (1.10ns)   --->   "%man_V_95 = sub i54 0, i54 %zext_ln578_29"   --->   Operation 5217 'sub' 'man_V_95' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5218 [1/1] (0.40ns)   --->   "%man_V_96 = select i1 %p_Result_195, i54 %man_V_95, i54 %zext_ln578_29"   --->   Operation 5218 'select' 'man_V_96' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5219 [1/1] (1.13ns)   --->   "%icmp_ln580_91 = icmp_eq  i63 %trunc_ln564_23, i63 0"   --->   Operation 5219 'icmp' 'icmp_ln580_91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5220 [1/1] (0.80ns)   --->   "%F2_28 = sub i12 1075, i12 %zext_ln501_91"   --->   Operation 5220 'sub' 'F2_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5221 [1/1] (0.97ns)   --->   "%icmp_ln590_88 = icmp_sgt  i12 %F2_28, i12 8"   --->   Operation 5221 'icmp' 'icmp_ln590_88' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5222 [1/1] (0.80ns)   --->   "%add_ln590_88 = add i12 %F2_28, i12 4088"   --->   Operation 5222 'add' 'add_ln590_88' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5223 [1/1] (0.80ns)   --->   "%sub_ln590_88 = sub i12 8, i12 %F2_28"   --->   Operation 5223 'sub' 'sub_ln590_88' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5224 [1/1] (0.37ns)   --->   "%sh_amt_28 = select i1 %icmp_ln590_88, i12 %add_ln590_88, i12 %sub_ln590_88"   --->   Operation 5224 'select' 'sh_amt_28' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5225 [1/1] (0.00ns)   --->   "%sext_ln590_28 = sext i12 %sh_amt_28"   --->   Operation 5225 'sext' 'sext_ln590_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5226 [1/1] (0.97ns)   --->   "%icmp_ln591_88 = icmp_eq  i12 %F2_28, i12 8"   --->   Operation 5226 'icmp' 'icmp_ln591_88' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5227 [1/1] (0.00ns)   --->   "%trunc_ln592_27 = trunc i54 %man_V_96"   --->   Operation 5227 'trunc' 'trunc_ln592_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5228 [1/1] (0.97ns)   --->   "%icmp_ln594_88 = icmp_ult  i12 %sh_amt_28, i12 54"   --->   Operation 5228 'icmp' 'icmp_ln594_88' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5229 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_28, i32 4, i32 11"   --->   Operation 5229 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5230 [1/1] (0.84ns)   --->   "%icmp_ln612_27 = icmp_eq  i8 %tmp_124, i8 0"   --->   Operation 5230 'icmp' 'icmp_ln612_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%zext_ln595_27 = zext i32 %sext_ln590_28"   --->   Operation 5231 'zext' 'zext_ln595_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%ashr_ln595_88 = ashr i54 %man_V_96, i54 %zext_ln595_27"   --->   Operation 5232 'ashr' 'ashr_ln595_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%trunc_ln595_27 = trunc i54 %ashr_ln595_88"   --->   Operation 5233 'trunc' 'trunc_ln595_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_91, i32 63"   --->   Operation 5234 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%select_ln597_26 = select i1 %tmp_125, i16 65535, i16 0"   --->   Operation 5235 'select' 'select_ln597_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%sext_ln590_28cast = trunc i32 %sext_ln590_28"   --->   Operation 5236 'trunc' 'sext_ln590_28cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%shl_ln613_88 = shl i16 %trunc_ln592_27, i16 %sext_ln590_28cast"   --->   Operation 5237 'shl' 'shl_ln613_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_115)   --->   "%xor_ln580_26 = xor i1 %icmp_ln580_91, i1 1"   --->   Operation 5238 'xor' 'xor_ln580_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_115)   --->   "%and_ln591_26 = and i1 %icmp_ln591_88, i1 %xor_ln580_26"   --->   Operation 5239 'and' 'and_ln591_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5240 [1/1] (0.28ns)   --->   "%or_ln591_26 = or i1 %icmp_ln580_91, i1 %icmp_ln591_88"   --->   Operation 5240 'or' 'or_ln591_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_26)   --->   "%xor_ln591_26 = xor i1 %or_ln591_26, i1 1"   --->   Operation 5241 'xor' 'xor_ln591_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5242 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_26 = and i1 %icmp_ln590_88, i1 %xor_ln591_26"   --->   Operation 5242 'and' 'and_ln590_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_114)   --->   "%and_ln594_31 = and i1 %and_ln590_26, i1 %icmp_ln594_88"   --->   Operation 5243 'and' 'and_ln594_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%or_ln590_26 = or i1 %or_ln591_26, i1 %icmp_ln590_88"   --->   Operation 5244 'or' 'or_ln590_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%xor_ln590_26 = xor i1 %or_ln590_26, i1 1"   --->   Operation 5245 'xor' 'xor_ln590_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5246 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_43)   --->   "%and_ln612_26 = and i1 %icmp_ln612_27, i1 %xor_ln590_26"   --->   Operation 5246 'and' 'and_ln612_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_116)   --->   "%select_ln580_113 = select i1 %icmp_ln580_91, i16 0, i16 %shl_ln613_88"   --->   Operation 5247 'select' 'select_ln580_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5248 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_43 = or i1 %icmp_ln580_91, i1 %and_ln612_26"   --->   Operation 5248 'or' 'or_ln580_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5249 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_114 = select i1 %and_ln594_31, i16 %trunc_ln595_27, i16 %select_ln597_26"   --->   Operation 5249 'select' 'select_ln580_114' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5250 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_115 = select i1 %and_ln591_26, i16 %trunc_ln592_27, i16 0"   --->   Operation 5250 'select' 'select_ln580_115' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5251 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_116 = select i1 %or_ln580_43, i16 %select_ln580_113, i16 %select_ln580_114"   --->   Operation 5251 'select' 'select_ln580_116' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_117)   --->   "%or_ln580_44 = or i1 %or_ln580_43, i1 %and_ln590_26"   --->   Operation 5252 'or' 'or_ln580_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5253 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_117 = select i1 %or_ln580_44, i16 %select_ln580_116, i16 %select_ln580_115"   --->   Operation 5253 'select' 'select_ln580_117' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 5254 [1/1] (0.62ns)   --->   "%store_ln214 = store i16 %select_ln580_111, i16 %agg_tmp726_0" [src/QRD.cpp:214]   --->   Operation 5254 'store' 'store_ln214' <Predicate = true> <Delay = 0.62>
ST_39 : Operation 5255 [1/1] (0.62ns)   --->   "%store_ln214 = store i16 %select_ln580_91, i16 %agg_tmp716_0" [src/QRD.cpp:214]   --->   Operation 5255 'store' 'store_ln214' <Predicate = true> <Delay = 0.62>
ST_39 : Operation 5256 [1/1] (0.42ns)   --->   "%store_ln214 = store i16 %select_ln580_101, i16 %mux_case_581" [src/QRD.cpp:214]   --->   Operation 5256 'store' 'store_ln214' <Predicate = true> <Delay = 0.42>

State 40 <SV = 8> <Delay = 15.4>
ST_40 : Operation 5257 [1/2] (8.61ns)   --->   "%call_ret28 = call i128 @CORDIC_R, i16 %select_ln580_76, i16 %agg_tmp585_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:201]   --->   Operation 5257 'call' 'call_ret28' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 5258 [1/1] (0.00ns)   --->   "%temp_c2_o1_12 = extractvalue i128 %call_ret28" [src/QRD.cpp:201]   --->   Operation 5258 'extractvalue' 'temp_c2_o1_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5259 [1/1] (0.00ns)   --->   "%temp_c2_o2_12 = extractvalue i128 %call_ret28" [src/QRD.cpp:201]   --->   Operation 5259 'extractvalue' 'temp_c2_o2_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5260 [1/2] (8.61ns)   --->   "%call_ret29 = call i128 @CORDIC_R, i16 %select_ln580_86, i16 %agg_tmp595_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:202]   --->   Operation 5260 'call' 'call_ret29' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 5261 [1/1] (0.00ns)   --->   "%temp_c3_o1_11 = extractvalue i128 %call_ret29" [src/QRD.cpp:202]   --->   Operation 5261 'extractvalue' 'temp_c3_o1_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5262 [1/1] (0.00ns)   --->   "%temp_c3_o2_11 = extractvalue i128 %call_ret29" [src/QRD.cpp:202]   --->   Operation 5262 'extractvalue' 'temp_c3_o2_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5263 [1/2] (8.61ns)   --->   "%call_ret30 = call i128 @CORDIC_R, i16 %select_ln580_96, i16 %agg_tmp605_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:203]   --->   Operation 5263 'call' 'call_ret30' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 5264 [1/1] (0.00ns)   --->   "%temp_c4_o1_8 = extractvalue i128 %call_ret30" [src/QRD.cpp:203]   --->   Operation 5264 'extractvalue' 'temp_c4_o1_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5265 [1/1] (0.00ns)   --->   "%temp_c4_o2_8 = extractvalue i128 %call_ret30" [src/QRD.cpp:203]   --->   Operation 5265 'extractvalue' 'temp_c4_o2_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5266 [1/2] (8.61ns)   --->   "%call_ret31 = call i128 @CORDIC_R, i16 %select_ln580_106, i16 %agg_tmp615_0_load, i16 %select_ln580_112, i8 %cordic_phase_V" [src/QRD.cpp:204]   --->   Operation 5266 'call' 'call_ret31' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 5267 [1/1] (0.00ns)   --->   "%temp_c5_o1_6 = extractvalue i128 %call_ret31" [src/QRD.cpp:204]   --->   Operation 5267 'extractvalue' 'temp_c5_o1_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5268 [1/1] (0.00ns)   --->   "%temp_c5_o2_6 = extractvalue i128 %call_ret31" [src/QRD.cpp:204]   --->   Operation 5268 'extractvalue' 'temp_c5_o2_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5269 [1/1] (0.00ns)   --->   "%ireg_92 = bitcast i64 %temp_c2_o1_12"   --->   Operation 5269 'bitcast' 'ireg_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5270 [1/1] (0.00ns)   --->   "%trunc_ln564_24 = trunc i64 %ireg_92"   --->   Operation 5270 'trunc' 'trunc_ln564_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5271 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_92, i32 63"   --->   Operation 5271 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5272 [1/1] (0.00ns)   --->   "%exp_tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_92, i32 52, i32 62"   --->   Operation 5272 'partselect' 'exp_tmp_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5273 [1/1] (0.00ns)   --->   "%zext_ln501_92 = zext i11 %exp_tmp_33"   --->   Operation 5273 'zext' 'zext_ln501_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5274 [1/1] (0.00ns)   --->   "%trunc_ln574_29 = trunc i64 %ireg_92"   --->   Operation 5274 'trunc' 'trunc_ln574_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5275 [1/1] (0.00ns)   --->   "%p_Result_198 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_29"   --->   Operation 5275 'bitconcatenate' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5276 [1/1] (0.00ns)   --->   "%zext_ln578_30 = zext i53 %p_Result_198"   --->   Operation 5276 'zext' 'zext_ln578_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5277 [1/1] (1.10ns)   --->   "%man_V_98 = sub i54 0, i54 %zext_ln578_30"   --->   Operation 5277 'sub' 'man_V_98' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5278 [1/1] (0.40ns)   --->   "%man_V_99 = select i1 %p_Result_197, i54 %man_V_98, i54 %zext_ln578_30"   --->   Operation 5278 'select' 'man_V_99' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5279 [1/1] (1.13ns)   --->   "%icmp_ln580_92 = icmp_eq  i63 %trunc_ln564_24, i63 0"   --->   Operation 5279 'icmp' 'icmp_ln580_92' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5280 [1/1] (0.80ns)   --->   "%F2_29 = sub i12 1075, i12 %zext_ln501_92"   --->   Operation 5280 'sub' 'F2_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5281 [1/1] (0.97ns)   --->   "%icmp_ln590_92 = icmp_sgt  i12 %F2_29, i12 8"   --->   Operation 5281 'icmp' 'icmp_ln590_92' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5282 [1/1] (0.80ns)   --->   "%add_ln590_92 = add i12 %F2_29, i12 4088"   --->   Operation 5282 'add' 'add_ln590_92' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5283 [1/1] (0.80ns)   --->   "%sub_ln590_92 = sub i12 8, i12 %F2_29"   --->   Operation 5283 'sub' 'sub_ln590_92' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5284 [1/1] (0.37ns)   --->   "%sh_amt_29 = select i1 %icmp_ln590_92, i12 %add_ln590_92, i12 %sub_ln590_92"   --->   Operation 5284 'select' 'sh_amt_29' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5285 [1/1] (0.00ns)   --->   "%sext_ln590_29 = sext i12 %sh_amt_29"   --->   Operation 5285 'sext' 'sext_ln590_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5286 [1/1] (0.97ns)   --->   "%icmp_ln591_92 = icmp_eq  i12 %F2_29, i12 8"   --->   Operation 5286 'icmp' 'icmp_ln591_92' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5287 [1/1] (0.00ns)   --->   "%trunc_ln592_28 = trunc i54 %man_V_99"   --->   Operation 5287 'trunc' 'trunc_ln592_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5288 [1/1] (0.97ns)   --->   "%icmp_ln594_92 = icmp_ult  i12 %sh_amt_29, i12 54"   --->   Operation 5288 'icmp' 'icmp_ln594_92' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5289 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_29, i32 4, i32 11"   --->   Operation 5289 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5290 [1/1] (0.84ns)   --->   "%icmp_ln612_28 = icmp_eq  i8 %tmp_127, i8 0"   --->   Operation 5290 'icmp' 'icmp_ln612_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%zext_ln595_28 = zext i32 %sext_ln590_29"   --->   Operation 5291 'zext' 'zext_ln595_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%ashr_ln595_92 = ashr i54 %man_V_99, i54 %zext_ln595_28"   --->   Operation 5292 'ashr' 'ashr_ln595_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%trunc_ln595_28 = trunc i54 %ashr_ln595_92"   --->   Operation 5293 'trunc' 'trunc_ln595_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_92, i32 63"   --->   Operation 5294 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%select_ln597_27 = select i1 %tmp_128, i16 65535, i16 0"   --->   Operation 5295 'select' 'select_ln597_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_121)   --->   "%sext_ln590_29cast = trunc i32 %sext_ln590_29"   --->   Operation 5296 'trunc' 'sext_ln590_29cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_121)   --->   "%shl_ln613_92 = shl i16 %trunc_ln592_28, i16 %sext_ln590_29cast"   --->   Operation 5297 'shl' 'shl_ln613_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%xor_ln580_27 = xor i1 %icmp_ln580_92, i1 1"   --->   Operation 5298 'xor' 'xor_ln580_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_120)   --->   "%and_ln591_27 = and i1 %icmp_ln591_92, i1 %xor_ln580_27"   --->   Operation 5299 'and' 'and_ln591_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5300 [1/1] (0.28ns)   --->   "%or_ln591_27 = or i1 %icmp_ln580_92, i1 %icmp_ln591_92"   --->   Operation 5300 'or' 'or_ln591_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_27)   --->   "%xor_ln591_27 = xor i1 %or_ln591_27, i1 1"   --->   Operation 5301 'xor' 'xor_ln591_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5302 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_27 = and i1 %icmp_ln590_92, i1 %xor_ln591_27"   --->   Operation 5302 'and' 'and_ln590_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_119)   --->   "%and_ln594_32 = and i1 %and_ln590_27, i1 %icmp_ln594_92"   --->   Operation 5303 'and' 'and_ln594_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%or_ln590_27 = or i1 %or_ln591_27, i1 %icmp_ln590_92"   --->   Operation 5304 'or' 'or_ln590_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%xor_ln590_27 = xor i1 %or_ln590_27, i1 1"   --->   Operation 5305 'xor' 'xor_ln590_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_45)   --->   "%and_ln612_27 = and i1 %icmp_ln612_28, i1 %xor_ln590_27"   --->   Operation 5306 'and' 'and_ln612_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_121)   --->   "%select_ln580_118 = select i1 %icmp_ln580_92, i16 0, i16 %shl_ln613_92"   --->   Operation 5307 'select' 'select_ln580_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5308 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_45 = or i1 %icmp_ln580_92, i1 %and_ln612_27"   --->   Operation 5308 'or' 'or_ln580_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5309 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_119 = select i1 %and_ln594_32, i16 %trunc_ln595_28, i16 %select_ln597_27"   --->   Operation 5309 'select' 'select_ln580_119' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5310 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_120 = select i1 %and_ln591_27, i16 %trunc_ln592_28, i16 0"   --->   Operation 5310 'select' 'select_ln580_120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5311 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_121 = select i1 %or_ln580_45, i16 %select_ln580_118, i16 %select_ln580_119"   --->   Operation 5311 'select' 'select_ln580_121' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_122)   --->   "%or_ln580_46 = or i1 %or_ln580_45, i1 %and_ln590_27"   --->   Operation 5312 'or' 'or_ln580_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5313 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_122 = select i1 %or_ln580_46, i16 %select_ln580_121, i16 %select_ln580_120"   --->   Operation 5313 'select' 'select_ln580_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5314 [1/1] (0.00ns)   --->   "%ireg_93 = bitcast i64 %temp_c2_o2_12"   --->   Operation 5314 'bitcast' 'ireg_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5315 [1/1] (0.00ns)   --->   "%trunc_ln564_25 = trunc i64 %ireg_93"   --->   Operation 5315 'trunc' 'trunc_ln564_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5316 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_93, i32 63"   --->   Operation 5316 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5317 [1/1] (0.00ns)   --->   "%exp_tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_93, i32 52, i32 62"   --->   Operation 5317 'partselect' 'exp_tmp_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln501_93 = zext i11 %exp_tmp_34"   --->   Operation 5318 'zext' 'zext_ln501_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5319 [1/1] (0.00ns)   --->   "%trunc_ln574_30 = trunc i64 %ireg_93"   --->   Operation 5319 'trunc' 'trunc_ln574_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5320 [1/1] (0.00ns)   --->   "%p_Result_200 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_30"   --->   Operation 5320 'bitconcatenate' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5321 [1/1] (0.00ns)   --->   "%zext_ln578_31 = zext i53 %p_Result_200"   --->   Operation 5321 'zext' 'zext_ln578_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5322 [1/1] (1.10ns)   --->   "%man_V_101 = sub i54 0, i54 %zext_ln578_31"   --->   Operation 5322 'sub' 'man_V_101' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5323 [1/1] (0.40ns)   --->   "%man_V_102 = select i1 %p_Result_199, i54 %man_V_101, i54 %zext_ln578_31"   --->   Operation 5323 'select' 'man_V_102' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5324 [1/1] (1.13ns)   --->   "%icmp_ln580_93 = icmp_eq  i63 %trunc_ln564_25, i63 0"   --->   Operation 5324 'icmp' 'icmp_ln580_93' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5325 [1/1] (0.80ns)   --->   "%F2_30 = sub i12 1075, i12 %zext_ln501_93"   --->   Operation 5325 'sub' 'F2_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5326 [1/1] (0.97ns)   --->   "%icmp_ln590_96 = icmp_sgt  i12 %F2_30, i12 8"   --->   Operation 5326 'icmp' 'icmp_ln590_96' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5327 [1/1] (0.80ns)   --->   "%add_ln590_96 = add i12 %F2_30, i12 4088"   --->   Operation 5327 'add' 'add_ln590_96' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5328 [1/1] (0.80ns)   --->   "%sub_ln590_96 = sub i12 8, i12 %F2_30"   --->   Operation 5328 'sub' 'sub_ln590_96' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5329 [1/1] (0.37ns)   --->   "%sh_amt_30 = select i1 %icmp_ln590_96, i12 %add_ln590_96, i12 %sub_ln590_96"   --->   Operation 5329 'select' 'sh_amt_30' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln590_30 = sext i12 %sh_amt_30"   --->   Operation 5330 'sext' 'sext_ln590_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5331 [1/1] (0.97ns)   --->   "%icmp_ln591_96 = icmp_eq  i12 %F2_30, i12 8"   --->   Operation 5331 'icmp' 'icmp_ln591_96' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5332 [1/1] (0.00ns)   --->   "%trunc_ln592_29 = trunc i54 %man_V_102"   --->   Operation 5332 'trunc' 'trunc_ln592_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5333 [1/1] (0.97ns)   --->   "%icmp_ln594_96 = icmp_ult  i12 %sh_amt_30, i12 54"   --->   Operation 5333 'icmp' 'icmp_ln594_96' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5334 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_30, i32 4, i32 11"   --->   Operation 5334 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5335 [1/1] (0.84ns)   --->   "%icmp_ln612_29 = icmp_eq  i8 %tmp_130, i8 0"   --->   Operation 5335 'icmp' 'icmp_ln612_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%zext_ln595_29 = zext i32 %sext_ln590_30"   --->   Operation 5336 'zext' 'zext_ln595_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%ashr_ln595_96 = ashr i54 %man_V_102, i54 %zext_ln595_29"   --->   Operation 5337 'ashr' 'ashr_ln595_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%trunc_ln595_29 = trunc i54 %ashr_ln595_96"   --->   Operation 5338 'trunc' 'trunc_ln595_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_93, i32 63"   --->   Operation 5339 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%select_ln597_28 = select i1 %tmp_131, i16 65535, i16 0"   --->   Operation 5340 'select' 'select_ln597_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_126)   --->   "%sext_ln590_30cast = trunc i32 %sext_ln590_30"   --->   Operation 5341 'trunc' 'sext_ln590_30cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_126)   --->   "%shl_ln613_96 = shl i16 %trunc_ln592_29, i16 %sext_ln590_30cast"   --->   Operation 5342 'shl' 'shl_ln613_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%xor_ln580_28 = xor i1 %icmp_ln580_93, i1 1"   --->   Operation 5343 'xor' 'xor_ln580_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_125)   --->   "%and_ln591_28 = and i1 %icmp_ln591_96, i1 %xor_ln580_28"   --->   Operation 5344 'and' 'and_ln591_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5345 [1/1] (0.28ns)   --->   "%or_ln591_28 = or i1 %icmp_ln580_93, i1 %icmp_ln591_96"   --->   Operation 5345 'or' 'or_ln591_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_28)   --->   "%xor_ln591_28 = xor i1 %or_ln591_28, i1 1"   --->   Operation 5346 'xor' 'xor_ln591_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5347 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_28 = and i1 %icmp_ln590_96, i1 %xor_ln591_28"   --->   Operation 5347 'and' 'and_ln590_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_124)   --->   "%and_ln594_33 = and i1 %and_ln590_28, i1 %icmp_ln594_96"   --->   Operation 5348 'and' 'and_ln594_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%or_ln590_28 = or i1 %or_ln591_28, i1 %icmp_ln590_96"   --->   Operation 5349 'or' 'or_ln590_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%xor_ln590_28 = xor i1 %or_ln590_28, i1 1"   --->   Operation 5350 'xor' 'xor_ln590_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_47)   --->   "%and_ln612_28 = and i1 %icmp_ln612_29, i1 %xor_ln590_28"   --->   Operation 5351 'and' 'and_ln612_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_126)   --->   "%select_ln580_123 = select i1 %icmp_ln580_93, i16 0, i16 %shl_ln613_96"   --->   Operation 5352 'select' 'select_ln580_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5353 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_47 = or i1 %icmp_ln580_93, i1 %and_ln612_28"   --->   Operation 5353 'or' 'or_ln580_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5354 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_124 = select i1 %and_ln594_33, i16 %trunc_ln595_29, i16 %select_ln597_28"   --->   Operation 5354 'select' 'select_ln580_124' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5355 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_125 = select i1 %and_ln591_28, i16 %trunc_ln592_29, i16 0"   --->   Operation 5355 'select' 'select_ln580_125' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5356 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_126 = select i1 %or_ln580_47, i16 %select_ln580_123, i16 %select_ln580_124"   --->   Operation 5356 'select' 'select_ln580_126' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_127)   --->   "%or_ln580_48 = or i1 %or_ln580_47, i1 %and_ln590_28"   --->   Operation 5357 'or' 'or_ln580_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5358 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_127 = select i1 %or_ln580_48, i16 %select_ln580_126, i16 %select_ln580_125"   --->   Operation 5358 'select' 'select_ln580_127' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5359 [1/1] (0.00ns)   --->   "%ireg_94 = bitcast i64 %temp_c3_o1_11"   --->   Operation 5359 'bitcast' 'ireg_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5360 [1/1] (0.00ns)   --->   "%trunc_ln564_26 = trunc i64 %ireg_94"   --->   Operation 5360 'trunc' 'trunc_ln564_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5361 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_94, i32 63"   --->   Operation 5361 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5362 [1/1] (0.00ns)   --->   "%exp_tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_94, i32 52, i32 62"   --->   Operation 5362 'partselect' 'exp_tmp_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5363 [1/1] (0.00ns)   --->   "%zext_ln501_94 = zext i11 %exp_tmp_35"   --->   Operation 5363 'zext' 'zext_ln501_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5364 [1/1] (0.00ns)   --->   "%trunc_ln574_31 = trunc i64 %ireg_94"   --->   Operation 5364 'trunc' 'trunc_ln574_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5365 [1/1] (0.00ns)   --->   "%p_Result_202 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_31"   --->   Operation 5365 'bitconcatenate' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5366 [1/1] (0.00ns)   --->   "%zext_ln578_32 = zext i53 %p_Result_202"   --->   Operation 5366 'zext' 'zext_ln578_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5367 [1/1] (1.10ns)   --->   "%man_V_104 = sub i54 0, i54 %zext_ln578_32"   --->   Operation 5367 'sub' 'man_V_104' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5368 [1/1] (0.40ns)   --->   "%man_V_105 = select i1 %p_Result_201, i54 %man_V_104, i54 %zext_ln578_32"   --->   Operation 5368 'select' 'man_V_105' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5369 [1/1] (1.13ns)   --->   "%icmp_ln580_94 = icmp_eq  i63 %trunc_ln564_26, i63 0"   --->   Operation 5369 'icmp' 'icmp_ln580_94' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5370 [1/1] (0.80ns)   --->   "%F2_31 = sub i12 1075, i12 %zext_ln501_94"   --->   Operation 5370 'sub' 'F2_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5371 [1/1] (0.97ns)   --->   "%icmp_ln590_100 = icmp_sgt  i12 %F2_31, i12 8"   --->   Operation 5371 'icmp' 'icmp_ln590_100' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5372 [1/1] (0.80ns)   --->   "%add_ln590_100 = add i12 %F2_31, i12 4088"   --->   Operation 5372 'add' 'add_ln590_100' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5373 [1/1] (0.80ns)   --->   "%sub_ln590_100 = sub i12 8, i12 %F2_31"   --->   Operation 5373 'sub' 'sub_ln590_100' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5374 [1/1] (0.37ns)   --->   "%sh_amt_31 = select i1 %icmp_ln590_100, i12 %add_ln590_100, i12 %sub_ln590_100"   --->   Operation 5374 'select' 'sh_amt_31' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln590_31 = sext i12 %sh_amt_31"   --->   Operation 5375 'sext' 'sext_ln590_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5376 [1/1] (0.97ns)   --->   "%icmp_ln591_100 = icmp_eq  i12 %F2_31, i12 8"   --->   Operation 5376 'icmp' 'icmp_ln591_100' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5377 [1/1] (0.00ns)   --->   "%trunc_ln592_30 = trunc i54 %man_V_105"   --->   Operation 5377 'trunc' 'trunc_ln592_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5378 [1/1] (0.97ns)   --->   "%icmp_ln594_100 = icmp_ult  i12 %sh_amt_31, i12 54"   --->   Operation 5378 'icmp' 'icmp_ln594_100' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5379 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_31, i32 4, i32 11"   --->   Operation 5379 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5380 [1/1] (0.84ns)   --->   "%icmp_ln612_30 = icmp_eq  i8 %tmp_133, i8 0"   --->   Operation 5380 'icmp' 'icmp_ln612_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%zext_ln595_30 = zext i32 %sext_ln590_31"   --->   Operation 5381 'zext' 'zext_ln595_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%ashr_ln595_100 = ashr i54 %man_V_105, i54 %zext_ln595_30"   --->   Operation 5382 'ashr' 'ashr_ln595_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%trunc_ln595_30 = trunc i54 %ashr_ln595_100"   --->   Operation 5383 'trunc' 'trunc_ln595_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_94, i32 63"   --->   Operation 5384 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%select_ln597_29 = select i1 %tmp_134, i16 65535, i16 0"   --->   Operation 5385 'select' 'select_ln597_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_131)   --->   "%sext_ln590_31cast = trunc i32 %sext_ln590_31"   --->   Operation 5386 'trunc' 'sext_ln590_31cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_131)   --->   "%shl_ln613_100 = shl i16 %trunc_ln592_30, i16 %sext_ln590_31cast"   --->   Operation 5387 'shl' 'shl_ln613_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%xor_ln580_29 = xor i1 %icmp_ln580_94, i1 1"   --->   Operation 5388 'xor' 'xor_ln580_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_130)   --->   "%and_ln591_29 = and i1 %icmp_ln591_100, i1 %xor_ln580_29"   --->   Operation 5389 'and' 'and_ln591_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5390 [1/1] (0.28ns)   --->   "%or_ln591_29 = or i1 %icmp_ln580_94, i1 %icmp_ln591_100"   --->   Operation 5390 'or' 'or_ln591_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_29)   --->   "%xor_ln591_29 = xor i1 %or_ln591_29, i1 1"   --->   Operation 5391 'xor' 'xor_ln591_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5392 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_29 = and i1 %icmp_ln590_100, i1 %xor_ln591_29"   --->   Operation 5392 'and' 'and_ln590_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_129)   --->   "%and_ln594_34 = and i1 %and_ln590_29, i1 %icmp_ln594_100"   --->   Operation 5393 'and' 'and_ln594_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%or_ln590_29 = or i1 %or_ln591_29, i1 %icmp_ln590_100"   --->   Operation 5394 'or' 'or_ln590_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%xor_ln590_29 = xor i1 %or_ln590_29, i1 1"   --->   Operation 5395 'xor' 'xor_ln590_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_49)   --->   "%and_ln612_29 = and i1 %icmp_ln612_30, i1 %xor_ln590_29"   --->   Operation 5396 'and' 'and_ln612_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_131)   --->   "%select_ln580_128 = select i1 %icmp_ln580_94, i16 0, i16 %shl_ln613_100"   --->   Operation 5397 'select' 'select_ln580_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5398 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_49 = or i1 %icmp_ln580_94, i1 %and_ln612_29"   --->   Operation 5398 'or' 'or_ln580_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5399 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_129 = select i1 %and_ln594_34, i16 %trunc_ln595_30, i16 %select_ln597_29"   --->   Operation 5399 'select' 'select_ln580_129' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5400 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_130 = select i1 %and_ln591_29, i16 %trunc_ln592_30, i16 0"   --->   Operation 5400 'select' 'select_ln580_130' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5401 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_131 = select i1 %or_ln580_49, i16 %select_ln580_128, i16 %select_ln580_129"   --->   Operation 5401 'select' 'select_ln580_131' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_132)   --->   "%or_ln580_50 = or i1 %or_ln580_49, i1 %and_ln590_29"   --->   Operation 5402 'or' 'or_ln580_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5403 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_132 = select i1 %or_ln580_50, i16 %select_ln580_131, i16 %select_ln580_130"   --->   Operation 5403 'select' 'select_ln580_132' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5404 [1/1] (0.00ns)   --->   "%ireg_95 = bitcast i64 %temp_c3_o2_11"   --->   Operation 5404 'bitcast' 'ireg_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5405 [1/1] (0.00ns)   --->   "%trunc_ln564_27 = trunc i64 %ireg_95"   --->   Operation 5405 'trunc' 'trunc_ln564_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5406 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_95, i32 63"   --->   Operation 5406 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5407 [1/1] (0.00ns)   --->   "%exp_tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_95, i32 52, i32 62"   --->   Operation 5407 'partselect' 'exp_tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5408 [1/1] (0.00ns)   --->   "%zext_ln501_95 = zext i11 %exp_tmp_36"   --->   Operation 5408 'zext' 'zext_ln501_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5409 [1/1] (0.00ns)   --->   "%trunc_ln574_32 = trunc i64 %ireg_95"   --->   Operation 5409 'trunc' 'trunc_ln574_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5410 [1/1] (0.00ns)   --->   "%p_Result_204 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_32"   --->   Operation 5410 'bitconcatenate' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5411 [1/1] (0.00ns)   --->   "%zext_ln578_33 = zext i53 %p_Result_204"   --->   Operation 5411 'zext' 'zext_ln578_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5412 [1/1] (1.10ns)   --->   "%man_V_107 = sub i54 0, i54 %zext_ln578_33"   --->   Operation 5412 'sub' 'man_V_107' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5413 [1/1] (0.40ns)   --->   "%man_V_108 = select i1 %p_Result_203, i54 %man_V_107, i54 %zext_ln578_33"   --->   Operation 5413 'select' 'man_V_108' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5414 [1/1] (1.13ns)   --->   "%icmp_ln580_95 = icmp_eq  i63 %trunc_ln564_27, i63 0"   --->   Operation 5414 'icmp' 'icmp_ln580_95' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5415 [1/1] (0.80ns)   --->   "%F2_32 = sub i12 1075, i12 %zext_ln501_95"   --->   Operation 5415 'sub' 'F2_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5416 [1/1] (0.97ns)   --->   "%icmp_ln590_104 = icmp_sgt  i12 %F2_32, i12 8"   --->   Operation 5416 'icmp' 'icmp_ln590_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5417 [1/1] (0.80ns)   --->   "%add_ln590_104 = add i12 %F2_32, i12 4088"   --->   Operation 5417 'add' 'add_ln590_104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5418 [1/1] (0.80ns)   --->   "%sub_ln590_104 = sub i12 8, i12 %F2_32"   --->   Operation 5418 'sub' 'sub_ln590_104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5419 [1/1] (0.37ns)   --->   "%sh_amt_32 = select i1 %icmp_ln590_104, i12 %add_ln590_104, i12 %sub_ln590_104"   --->   Operation 5419 'select' 'sh_amt_32' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln590_32 = sext i12 %sh_amt_32"   --->   Operation 5420 'sext' 'sext_ln590_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5421 [1/1] (0.97ns)   --->   "%icmp_ln591_104 = icmp_eq  i12 %F2_32, i12 8"   --->   Operation 5421 'icmp' 'icmp_ln591_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5422 [1/1] (0.00ns)   --->   "%trunc_ln592_31 = trunc i54 %man_V_108"   --->   Operation 5422 'trunc' 'trunc_ln592_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5423 [1/1] (0.97ns)   --->   "%icmp_ln594_104 = icmp_ult  i12 %sh_amt_32, i12 54"   --->   Operation 5423 'icmp' 'icmp_ln594_104' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5424 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_32, i32 4, i32 11"   --->   Operation 5424 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5425 [1/1] (0.84ns)   --->   "%icmp_ln612_31 = icmp_eq  i8 %tmp_136, i8 0"   --->   Operation 5425 'icmp' 'icmp_ln612_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%zext_ln595_31 = zext i32 %sext_ln590_32"   --->   Operation 5426 'zext' 'zext_ln595_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%ashr_ln595_104 = ashr i54 %man_V_108, i54 %zext_ln595_31"   --->   Operation 5427 'ashr' 'ashr_ln595_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%trunc_ln595_31 = trunc i54 %ashr_ln595_104"   --->   Operation 5428 'trunc' 'trunc_ln595_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_95, i32 63"   --->   Operation 5429 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%select_ln597_30 = select i1 %tmp_137, i16 65535, i16 0"   --->   Operation 5430 'select' 'select_ln597_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_136)   --->   "%sext_ln590_32cast = trunc i32 %sext_ln590_32"   --->   Operation 5431 'trunc' 'sext_ln590_32cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_136)   --->   "%shl_ln613_104 = shl i16 %trunc_ln592_31, i16 %sext_ln590_32cast"   --->   Operation 5432 'shl' 'shl_ln613_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%xor_ln580_30 = xor i1 %icmp_ln580_95, i1 1"   --->   Operation 5433 'xor' 'xor_ln580_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_135)   --->   "%and_ln591_30 = and i1 %icmp_ln591_104, i1 %xor_ln580_30"   --->   Operation 5434 'and' 'and_ln591_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5435 [1/1] (0.28ns)   --->   "%or_ln591_30 = or i1 %icmp_ln580_95, i1 %icmp_ln591_104"   --->   Operation 5435 'or' 'or_ln591_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_30)   --->   "%xor_ln591_30 = xor i1 %or_ln591_30, i1 1"   --->   Operation 5436 'xor' 'xor_ln591_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5437 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_30 = and i1 %icmp_ln590_104, i1 %xor_ln591_30"   --->   Operation 5437 'and' 'and_ln590_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_134)   --->   "%and_ln594_35 = and i1 %and_ln590_30, i1 %icmp_ln594_104"   --->   Operation 5438 'and' 'and_ln594_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5439 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%or_ln590_30 = or i1 %or_ln591_30, i1 %icmp_ln590_104"   --->   Operation 5439 'or' 'or_ln590_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%xor_ln590_30 = xor i1 %or_ln590_30, i1 1"   --->   Operation 5440 'xor' 'xor_ln590_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_51)   --->   "%and_ln612_30 = and i1 %icmp_ln612_31, i1 %xor_ln590_30"   --->   Operation 5441 'and' 'and_ln612_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_136)   --->   "%select_ln580_133 = select i1 %icmp_ln580_95, i16 0, i16 %shl_ln613_104"   --->   Operation 5442 'select' 'select_ln580_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5443 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_51 = or i1 %icmp_ln580_95, i1 %and_ln612_30"   --->   Operation 5443 'or' 'or_ln580_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5444 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_134 = select i1 %and_ln594_35, i16 %trunc_ln595_31, i16 %select_ln597_30"   --->   Operation 5444 'select' 'select_ln580_134' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5445 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_135 = select i1 %and_ln591_30, i16 %trunc_ln592_31, i16 0"   --->   Operation 5445 'select' 'select_ln580_135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5446 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_136 = select i1 %or_ln580_51, i16 %select_ln580_133, i16 %select_ln580_134"   --->   Operation 5446 'select' 'select_ln580_136' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_137)   --->   "%or_ln580_52 = or i1 %or_ln580_51, i1 %and_ln590_30"   --->   Operation 5447 'or' 'or_ln580_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5448 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_137 = select i1 %or_ln580_52, i16 %select_ln580_136, i16 %select_ln580_135"   --->   Operation 5448 'select' 'select_ln580_137' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5449 [1/1] (0.00ns)   --->   "%ireg_96 = bitcast i64 %temp_c4_o1_8"   --->   Operation 5449 'bitcast' 'ireg_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5450 [1/1] (0.00ns)   --->   "%trunc_ln564_28 = trunc i64 %ireg_96"   --->   Operation 5450 'trunc' 'trunc_ln564_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5451 [1/1] (0.00ns)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_96, i32 63"   --->   Operation 5451 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5452 [1/1] (0.00ns)   --->   "%exp_tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_96, i32 52, i32 62"   --->   Operation 5452 'partselect' 'exp_tmp_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5453 [1/1] (0.00ns)   --->   "%zext_ln501_96 = zext i11 %exp_tmp_37"   --->   Operation 5453 'zext' 'zext_ln501_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5454 [1/1] (0.00ns)   --->   "%trunc_ln574_33 = trunc i64 %ireg_96"   --->   Operation 5454 'trunc' 'trunc_ln574_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5455 [1/1] (0.00ns)   --->   "%p_Result_206 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_33"   --->   Operation 5455 'bitconcatenate' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5456 [1/1] (0.00ns)   --->   "%zext_ln578_34 = zext i53 %p_Result_206"   --->   Operation 5456 'zext' 'zext_ln578_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5457 [1/1] (1.10ns)   --->   "%man_V_110 = sub i54 0, i54 %zext_ln578_34"   --->   Operation 5457 'sub' 'man_V_110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5458 [1/1] (0.40ns)   --->   "%man_V_111 = select i1 %p_Result_205, i54 %man_V_110, i54 %zext_ln578_34"   --->   Operation 5458 'select' 'man_V_111' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5459 [1/1] (1.13ns)   --->   "%icmp_ln580_96 = icmp_eq  i63 %trunc_ln564_28, i63 0"   --->   Operation 5459 'icmp' 'icmp_ln580_96' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5460 [1/1] (0.80ns)   --->   "%F2_33 = sub i12 1075, i12 %zext_ln501_96"   --->   Operation 5460 'sub' 'F2_33' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5461 [1/1] (0.97ns)   --->   "%icmp_ln590_105 = icmp_sgt  i12 %F2_33, i12 8"   --->   Operation 5461 'icmp' 'icmp_ln590_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5462 [1/1] (0.80ns)   --->   "%add_ln590_105 = add i12 %F2_33, i12 4088"   --->   Operation 5462 'add' 'add_ln590_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5463 [1/1] (0.80ns)   --->   "%sub_ln590_105 = sub i12 8, i12 %F2_33"   --->   Operation 5463 'sub' 'sub_ln590_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5464 [1/1] (0.37ns)   --->   "%sh_amt_33 = select i1 %icmp_ln590_105, i12 %add_ln590_105, i12 %sub_ln590_105"   --->   Operation 5464 'select' 'sh_amt_33' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5465 [1/1] (0.00ns)   --->   "%sext_ln590_33 = sext i12 %sh_amt_33"   --->   Operation 5465 'sext' 'sext_ln590_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5466 [1/1] (0.97ns)   --->   "%icmp_ln591_105 = icmp_eq  i12 %F2_33, i12 8"   --->   Operation 5466 'icmp' 'icmp_ln591_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5467 [1/1] (0.00ns)   --->   "%trunc_ln592_32 = trunc i54 %man_V_111"   --->   Operation 5467 'trunc' 'trunc_ln592_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5468 [1/1] (0.97ns)   --->   "%icmp_ln594_105 = icmp_ult  i12 %sh_amt_33, i12 54"   --->   Operation 5468 'icmp' 'icmp_ln594_105' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5469 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_33, i32 4, i32 11"   --->   Operation 5469 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5470 [1/1] (0.84ns)   --->   "%icmp_ln612_32 = icmp_eq  i8 %tmp_139, i8 0"   --->   Operation 5470 'icmp' 'icmp_ln612_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5471 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%zext_ln595_32 = zext i32 %sext_ln590_33"   --->   Operation 5471 'zext' 'zext_ln595_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%ashr_ln595_105 = ashr i54 %man_V_111, i54 %zext_ln595_32"   --->   Operation 5472 'ashr' 'ashr_ln595_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%trunc_ln595_32 = trunc i54 %ashr_ln595_105"   --->   Operation 5473 'trunc' 'trunc_ln595_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_96, i32 63"   --->   Operation 5474 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%select_ln597_31 = select i1 %tmp_140, i16 65535, i16 0"   --->   Operation 5475 'select' 'select_ln597_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_141)   --->   "%sext_ln590_33cast = trunc i32 %sext_ln590_33"   --->   Operation 5476 'trunc' 'sext_ln590_33cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_141)   --->   "%shl_ln613_105 = shl i16 %trunc_ln592_32, i16 %sext_ln590_33cast"   --->   Operation 5477 'shl' 'shl_ln613_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%xor_ln580_31 = xor i1 %icmp_ln580_96, i1 1"   --->   Operation 5478 'xor' 'xor_ln580_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_140)   --->   "%and_ln591_31 = and i1 %icmp_ln591_105, i1 %xor_ln580_31"   --->   Operation 5479 'and' 'and_ln591_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5480 [1/1] (0.28ns)   --->   "%or_ln591_31 = or i1 %icmp_ln580_96, i1 %icmp_ln591_105"   --->   Operation 5480 'or' 'or_ln591_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_31)   --->   "%xor_ln591_31 = xor i1 %or_ln591_31, i1 1"   --->   Operation 5481 'xor' 'xor_ln591_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5482 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_31 = and i1 %icmp_ln590_105, i1 %xor_ln591_31"   --->   Operation 5482 'and' 'and_ln590_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_139)   --->   "%and_ln594_36 = and i1 %and_ln590_31, i1 %icmp_ln594_105"   --->   Operation 5483 'and' 'and_ln594_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%or_ln590_31 = or i1 %or_ln591_31, i1 %icmp_ln590_105"   --->   Operation 5484 'or' 'or_ln590_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%xor_ln590_31 = xor i1 %or_ln590_31, i1 1"   --->   Operation 5485 'xor' 'xor_ln590_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_53)   --->   "%and_ln612_31 = and i1 %icmp_ln612_32, i1 %xor_ln590_31"   --->   Operation 5486 'and' 'and_ln612_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_141)   --->   "%select_ln580_138 = select i1 %icmp_ln580_96, i16 0, i16 %shl_ln613_105"   --->   Operation 5487 'select' 'select_ln580_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5488 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_53 = or i1 %icmp_ln580_96, i1 %and_ln612_31"   --->   Operation 5488 'or' 'or_ln580_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5489 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_139 = select i1 %and_ln594_36, i16 %trunc_ln595_32, i16 %select_ln597_31"   --->   Operation 5489 'select' 'select_ln580_139' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5490 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_140 = select i1 %and_ln591_31, i16 %trunc_ln592_32, i16 0"   --->   Operation 5490 'select' 'select_ln580_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5491 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_141 = select i1 %or_ln580_53, i16 %select_ln580_138, i16 %select_ln580_139"   --->   Operation 5491 'select' 'select_ln580_141' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_142)   --->   "%or_ln580_54 = or i1 %or_ln580_53, i1 %and_ln590_31"   --->   Operation 5492 'or' 'or_ln580_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5493 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_142 = select i1 %or_ln580_54, i16 %select_ln580_141, i16 %select_ln580_140"   --->   Operation 5493 'select' 'select_ln580_142' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5494 [1/1] (0.00ns)   --->   "%ireg_97 = bitcast i64 %temp_c4_o2_8"   --->   Operation 5494 'bitcast' 'ireg_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5495 [1/1] (0.00ns)   --->   "%trunc_ln564_29 = trunc i64 %ireg_97"   --->   Operation 5495 'trunc' 'trunc_ln564_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5496 [1/1] (0.00ns)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_97, i32 63"   --->   Operation 5496 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5497 [1/1] (0.00ns)   --->   "%exp_tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_97, i32 52, i32 62"   --->   Operation 5497 'partselect' 'exp_tmp_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5498 [1/1] (0.00ns)   --->   "%zext_ln501_97 = zext i11 %exp_tmp_38"   --->   Operation 5498 'zext' 'zext_ln501_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5499 [1/1] (0.00ns)   --->   "%trunc_ln574_34 = trunc i64 %ireg_97"   --->   Operation 5499 'trunc' 'trunc_ln574_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5500 [1/1] (0.00ns)   --->   "%p_Result_208 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_34"   --->   Operation 5500 'bitconcatenate' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5501 [1/1] (0.00ns)   --->   "%zext_ln578_35 = zext i53 %p_Result_208"   --->   Operation 5501 'zext' 'zext_ln578_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5502 [1/1] (1.10ns)   --->   "%man_V_113 = sub i54 0, i54 %zext_ln578_35"   --->   Operation 5502 'sub' 'man_V_113' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5503 [1/1] (0.40ns)   --->   "%man_V_114 = select i1 %p_Result_207, i54 %man_V_113, i54 %zext_ln578_35"   --->   Operation 5503 'select' 'man_V_114' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5504 [1/1] (1.13ns)   --->   "%icmp_ln580_97 = icmp_eq  i63 %trunc_ln564_29, i63 0"   --->   Operation 5504 'icmp' 'icmp_ln580_97' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5505 [1/1] (0.80ns)   --->   "%F2_34 = sub i12 1075, i12 %zext_ln501_97"   --->   Operation 5505 'sub' 'F2_34' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5506 [1/1] (0.97ns)   --->   "%icmp_ln590_106 = icmp_sgt  i12 %F2_34, i12 8"   --->   Operation 5506 'icmp' 'icmp_ln590_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5507 [1/1] (0.80ns)   --->   "%add_ln590_106 = add i12 %F2_34, i12 4088"   --->   Operation 5507 'add' 'add_ln590_106' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5508 [1/1] (0.80ns)   --->   "%sub_ln590_106 = sub i12 8, i12 %F2_34"   --->   Operation 5508 'sub' 'sub_ln590_106' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5509 [1/1] (0.37ns)   --->   "%sh_amt_34 = select i1 %icmp_ln590_106, i12 %add_ln590_106, i12 %sub_ln590_106"   --->   Operation 5509 'select' 'sh_amt_34' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln590_34 = sext i12 %sh_amt_34"   --->   Operation 5510 'sext' 'sext_ln590_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5511 [1/1] (0.97ns)   --->   "%icmp_ln591_106 = icmp_eq  i12 %F2_34, i12 8"   --->   Operation 5511 'icmp' 'icmp_ln591_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5512 [1/1] (0.00ns)   --->   "%trunc_ln592_33 = trunc i54 %man_V_114"   --->   Operation 5512 'trunc' 'trunc_ln592_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5513 [1/1] (0.97ns)   --->   "%icmp_ln594_106 = icmp_ult  i12 %sh_amt_34, i12 54"   --->   Operation 5513 'icmp' 'icmp_ln594_106' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5514 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_34, i32 4, i32 11"   --->   Operation 5514 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5515 [1/1] (0.84ns)   --->   "%icmp_ln612_33 = icmp_eq  i8 %tmp_142, i8 0"   --->   Operation 5515 'icmp' 'icmp_ln612_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%zext_ln595_33 = zext i32 %sext_ln590_34"   --->   Operation 5516 'zext' 'zext_ln595_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%ashr_ln595_106 = ashr i54 %man_V_114, i54 %zext_ln595_33"   --->   Operation 5517 'ashr' 'ashr_ln595_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%trunc_ln595_33 = trunc i54 %ashr_ln595_106"   --->   Operation 5518 'trunc' 'trunc_ln595_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_97, i32 63"   --->   Operation 5519 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%select_ln597_32 = select i1 %tmp_143, i16 65535, i16 0"   --->   Operation 5520 'select' 'select_ln597_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_146)   --->   "%sext_ln590_34cast = trunc i32 %sext_ln590_34"   --->   Operation 5521 'trunc' 'sext_ln590_34cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_146)   --->   "%shl_ln613_106 = shl i16 %trunc_ln592_33, i16 %sext_ln590_34cast"   --->   Operation 5522 'shl' 'shl_ln613_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%xor_ln580_32 = xor i1 %icmp_ln580_97, i1 1"   --->   Operation 5523 'xor' 'xor_ln580_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_145)   --->   "%and_ln591_32 = and i1 %icmp_ln591_106, i1 %xor_ln580_32"   --->   Operation 5524 'and' 'and_ln591_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5525 [1/1] (0.28ns)   --->   "%or_ln591_32 = or i1 %icmp_ln580_97, i1 %icmp_ln591_106"   --->   Operation 5525 'or' 'or_ln591_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_32)   --->   "%xor_ln591_32 = xor i1 %or_ln591_32, i1 1"   --->   Operation 5526 'xor' 'xor_ln591_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5527 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_32 = and i1 %icmp_ln590_106, i1 %xor_ln591_32"   --->   Operation 5527 'and' 'and_ln590_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_144)   --->   "%and_ln594_37 = and i1 %and_ln590_32, i1 %icmp_ln594_106"   --->   Operation 5528 'and' 'and_ln594_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%or_ln590_32 = or i1 %or_ln591_32, i1 %icmp_ln590_106"   --->   Operation 5529 'or' 'or_ln590_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%xor_ln590_32 = xor i1 %or_ln590_32, i1 1"   --->   Operation 5530 'xor' 'xor_ln590_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_55)   --->   "%and_ln612_32 = and i1 %icmp_ln612_33, i1 %xor_ln590_32"   --->   Operation 5531 'and' 'and_ln612_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_146)   --->   "%select_ln580_143 = select i1 %icmp_ln580_97, i16 0, i16 %shl_ln613_106"   --->   Operation 5532 'select' 'select_ln580_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5533 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_55 = or i1 %icmp_ln580_97, i1 %and_ln612_32"   --->   Operation 5533 'or' 'or_ln580_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5534 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_144 = select i1 %and_ln594_37, i16 %trunc_ln595_33, i16 %select_ln597_32"   --->   Operation 5534 'select' 'select_ln580_144' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5535 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_145 = select i1 %and_ln591_32, i16 %trunc_ln592_33, i16 0"   --->   Operation 5535 'select' 'select_ln580_145' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5536 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_146 = select i1 %or_ln580_55, i16 %select_ln580_143, i16 %select_ln580_144"   --->   Operation 5536 'select' 'select_ln580_146' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_147)   --->   "%or_ln580_56 = or i1 %or_ln580_55, i1 %and_ln590_32"   --->   Operation 5537 'or' 'or_ln580_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5538 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_147 = select i1 %or_ln580_56, i16 %select_ln580_146, i16 %select_ln580_145"   --->   Operation 5538 'select' 'select_ln580_147' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5539 [1/1] (0.00ns)   --->   "%ireg_98 = bitcast i64 %temp_c5_o1_6"   --->   Operation 5539 'bitcast' 'ireg_98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5540 [1/1] (0.00ns)   --->   "%trunc_ln564_30 = trunc i64 %ireg_98"   --->   Operation 5540 'trunc' 'trunc_ln564_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5541 [1/1] (0.00ns)   --->   "%p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_98, i32 63"   --->   Operation 5541 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5542 [1/1] (0.00ns)   --->   "%exp_tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_98, i32 52, i32 62"   --->   Operation 5542 'partselect' 'exp_tmp_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5543 [1/1] (0.00ns)   --->   "%zext_ln501_98 = zext i11 %exp_tmp_39"   --->   Operation 5543 'zext' 'zext_ln501_98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5544 [1/1] (0.00ns)   --->   "%trunc_ln574_35 = trunc i64 %ireg_98"   --->   Operation 5544 'trunc' 'trunc_ln574_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5545 [1/1] (0.00ns)   --->   "%p_Result_210 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_35"   --->   Operation 5545 'bitconcatenate' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5546 [1/1] (0.00ns)   --->   "%zext_ln578_36 = zext i53 %p_Result_210"   --->   Operation 5546 'zext' 'zext_ln578_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5547 [1/1] (1.10ns)   --->   "%man_V_116 = sub i54 0, i54 %zext_ln578_36"   --->   Operation 5547 'sub' 'man_V_116' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5548 [1/1] (0.40ns)   --->   "%man_V_117 = select i1 %p_Result_209, i54 %man_V_116, i54 %zext_ln578_36"   --->   Operation 5548 'select' 'man_V_117' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5549 [1/1] (1.13ns)   --->   "%icmp_ln580_98 = icmp_eq  i63 %trunc_ln564_30, i63 0"   --->   Operation 5549 'icmp' 'icmp_ln580_98' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5550 [1/1] (0.80ns)   --->   "%F2_35 = sub i12 1075, i12 %zext_ln501_98"   --->   Operation 5550 'sub' 'F2_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5551 [1/1] (0.97ns)   --->   "%icmp_ln590_107 = icmp_sgt  i12 %F2_35, i12 8"   --->   Operation 5551 'icmp' 'icmp_ln590_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5552 [1/1] (0.80ns)   --->   "%add_ln590_107 = add i12 %F2_35, i12 4088"   --->   Operation 5552 'add' 'add_ln590_107' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5553 [1/1] (0.80ns)   --->   "%sub_ln590_107 = sub i12 8, i12 %F2_35"   --->   Operation 5553 'sub' 'sub_ln590_107' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5554 [1/1] (0.37ns)   --->   "%sh_amt_35 = select i1 %icmp_ln590_107, i12 %add_ln590_107, i12 %sub_ln590_107"   --->   Operation 5554 'select' 'sh_amt_35' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5555 [1/1] (0.00ns)   --->   "%sext_ln590_35 = sext i12 %sh_amt_35"   --->   Operation 5555 'sext' 'sext_ln590_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5556 [1/1] (0.97ns)   --->   "%icmp_ln591_107 = icmp_eq  i12 %F2_35, i12 8"   --->   Operation 5556 'icmp' 'icmp_ln591_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5557 [1/1] (0.00ns)   --->   "%trunc_ln592_34 = trunc i54 %man_V_117"   --->   Operation 5557 'trunc' 'trunc_ln592_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5558 [1/1] (0.97ns)   --->   "%icmp_ln594_107 = icmp_ult  i12 %sh_amt_35, i12 54"   --->   Operation 5558 'icmp' 'icmp_ln594_107' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5559 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_35, i32 4, i32 11"   --->   Operation 5559 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5560 [1/1] (0.84ns)   --->   "%icmp_ln612_34 = icmp_eq  i8 %tmp_145, i8 0"   --->   Operation 5560 'icmp' 'icmp_ln612_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%zext_ln595_34 = zext i32 %sext_ln590_35"   --->   Operation 5561 'zext' 'zext_ln595_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%ashr_ln595_107 = ashr i54 %man_V_117, i54 %zext_ln595_34"   --->   Operation 5562 'ashr' 'ashr_ln595_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%trunc_ln595_34 = trunc i54 %ashr_ln595_107"   --->   Operation 5563 'trunc' 'trunc_ln595_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_98, i32 63"   --->   Operation 5564 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%select_ln597_33 = select i1 %tmp_146, i16 65535, i16 0"   --->   Operation 5565 'select' 'select_ln597_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_151)   --->   "%sext_ln590_35cast = trunc i32 %sext_ln590_35"   --->   Operation 5566 'trunc' 'sext_ln590_35cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_151)   --->   "%shl_ln613_107 = shl i16 %trunc_ln592_34, i16 %sext_ln590_35cast"   --->   Operation 5567 'shl' 'shl_ln613_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%xor_ln580_33 = xor i1 %icmp_ln580_98, i1 1"   --->   Operation 5568 'xor' 'xor_ln580_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_150)   --->   "%and_ln591_33 = and i1 %icmp_ln591_107, i1 %xor_ln580_33"   --->   Operation 5569 'and' 'and_ln591_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5570 [1/1] (0.28ns)   --->   "%or_ln591_33 = or i1 %icmp_ln580_98, i1 %icmp_ln591_107"   --->   Operation 5570 'or' 'or_ln591_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_33)   --->   "%xor_ln591_33 = xor i1 %or_ln591_33, i1 1"   --->   Operation 5571 'xor' 'xor_ln591_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5572 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_33 = and i1 %icmp_ln590_107, i1 %xor_ln591_33"   --->   Operation 5572 'and' 'and_ln590_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_149)   --->   "%and_ln594_38 = and i1 %and_ln590_33, i1 %icmp_ln594_107"   --->   Operation 5573 'and' 'and_ln594_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%or_ln590_33 = or i1 %or_ln591_33, i1 %icmp_ln590_107"   --->   Operation 5574 'or' 'or_ln590_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%xor_ln590_33 = xor i1 %or_ln590_33, i1 1"   --->   Operation 5575 'xor' 'xor_ln590_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_57)   --->   "%and_ln612_33 = and i1 %icmp_ln612_34, i1 %xor_ln590_33"   --->   Operation 5576 'and' 'and_ln612_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_151)   --->   "%select_ln580_148 = select i1 %icmp_ln580_98, i16 0, i16 %shl_ln613_107"   --->   Operation 5577 'select' 'select_ln580_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5578 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_57 = or i1 %icmp_ln580_98, i1 %and_ln612_33"   --->   Operation 5578 'or' 'or_ln580_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5579 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_149 = select i1 %and_ln594_38, i16 %trunc_ln595_34, i16 %select_ln597_33"   --->   Operation 5579 'select' 'select_ln580_149' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5580 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_150 = select i1 %and_ln591_33, i16 %trunc_ln592_34, i16 0"   --->   Operation 5580 'select' 'select_ln580_150' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5581 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_151 = select i1 %or_ln580_57, i16 %select_ln580_148, i16 %select_ln580_149"   --->   Operation 5581 'select' 'select_ln580_151' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_152)   --->   "%or_ln580_58 = or i1 %or_ln580_57, i1 %and_ln590_33"   --->   Operation 5582 'or' 'or_ln580_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5583 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_152 = select i1 %or_ln580_58, i16 %select_ln580_151, i16 %select_ln580_150"   --->   Operation 5583 'select' 'select_ln580_152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5584 [1/1] (0.00ns)   --->   "%ireg_99 = bitcast i64 %temp_c5_o2_6"   --->   Operation 5584 'bitcast' 'ireg_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5585 [1/1] (0.00ns)   --->   "%trunc_ln564_31 = trunc i64 %ireg_99"   --->   Operation 5585 'trunc' 'trunc_ln564_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5586 [1/1] (0.00ns)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_99, i32 63"   --->   Operation 5586 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5587 [1/1] (0.00ns)   --->   "%exp_tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_99, i32 52, i32 62"   --->   Operation 5587 'partselect' 'exp_tmp_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5588 [1/1] (0.00ns)   --->   "%zext_ln501_99 = zext i11 %exp_tmp_40"   --->   Operation 5588 'zext' 'zext_ln501_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5589 [1/1] (0.00ns)   --->   "%trunc_ln574_36 = trunc i64 %ireg_99"   --->   Operation 5589 'trunc' 'trunc_ln574_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5590 [1/1] (0.00ns)   --->   "%p_Result_212 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_36"   --->   Operation 5590 'bitconcatenate' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5591 [1/1] (0.00ns)   --->   "%zext_ln578_37 = zext i53 %p_Result_212"   --->   Operation 5591 'zext' 'zext_ln578_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5592 [1/1] (1.10ns)   --->   "%man_V_119 = sub i54 0, i54 %zext_ln578_37"   --->   Operation 5592 'sub' 'man_V_119' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5593 [1/1] (0.40ns)   --->   "%man_V_120 = select i1 %p_Result_211, i54 %man_V_119, i54 %zext_ln578_37"   --->   Operation 5593 'select' 'man_V_120' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5594 [1/1] (1.13ns)   --->   "%icmp_ln580_99 = icmp_eq  i63 %trunc_ln564_31, i63 0"   --->   Operation 5594 'icmp' 'icmp_ln580_99' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5595 [1/1] (0.80ns)   --->   "%F2_36 = sub i12 1075, i12 %zext_ln501_99"   --->   Operation 5595 'sub' 'F2_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5596 [1/1] (0.97ns)   --->   "%icmp_ln590_108 = icmp_sgt  i12 %F2_36, i12 8"   --->   Operation 5596 'icmp' 'icmp_ln590_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5597 [1/1] (0.80ns)   --->   "%add_ln590_108 = add i12 %F2_36, i12 4088"   --->   Operation 5597 'add' 'add_ln590_108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5598 [1/1] (0.80ns)   --->   "%sub_ln590_108 = sub i12 8, i12 %F2_36"   --->   Operation 5598 'sub' 'sub_ln590_108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5599 [1/1] (0.37ns)   --->   "%sh_amt_36 = select i1 %icmp_ln590_108, i12 %add_ln590_108, i12 %sub_ln590_108"   --->   Operation 5599 'select' 'sh_amt_36' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5600 [1/1] (0.00ns)   --->   "%sext_ln590_36 = sext i12 %sh_amt_36"   --->   Operation 5600 'sext' 'sext_ln590_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5601 [1/1] (0.97ns)   --->   "%icmp_ln591_108 = icmp_eq  i12 %F2_36, i12 8"   --->   Operation 5601 'icmp' 'icmp_ln591_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5602 [1/1] (0.00ns)   --->   "%trunc_ln592_35 = trunc i54 %man_V_120"   --->   Operation 5602 'trunc' 'trunc_ln592_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5603 [1/1] (0.97ns)   --->   "%icmp_ln594_108 = icmp_ult  i12 %sh_amt_36, i12 54"   --->   Operation 5603 'icmp' 'icmp_ln594_108' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5604 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_36, i32 4, i32 11"   --->   Operation 5604 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5605 [1/1] (0.84ns)   --->   "%icmp_ln612_35 = icmp_eq  i8 %tmp_148, i8 0"   --->   Operation 5605 'icmp' 'icmp_ln612_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%zext_ln595_35 = zext i32 %sext_ln590_36"   --->   Operation 5606 'zext' 'zext_ln595_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%ashr_ln595_108 = ashr i54 %man_V_120, i54 %zext_ln595_35"   --->   Operation 5607 'ashr' 'ashr_ln595_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_9)   --->   "%trunc_ln595_35 = trunc i54 %ashr_ln595_108"   --->   Operation 5608 'trunc' 'trunc_ln595_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_10)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_99, i32 63"   --->   Operation 5609 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_10)   --->   "%select_ln597_34 = select i1 %tmp_149, i16 65535, i16 0"   --->   Operation 5610 'select' 'select_ln597_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_10)   --->   "%sext_ln590_36cast = trunc i32 %sext_ln590_36"   --->   Operation 5611 'trunc' 'sext_ln590_36cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_10)   --->   "%shl_ln613_108 = shl i16 %trunc_ln592_35, i16 %sext_ln590_36cast"   --->   Operation 5612 'shl' 'shl_ln613_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%xor_ln580_34 = xor i1 %icmp_ln580_99, i1 1"   --->   Operation 5613 'xor' 'xor_ln580_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%and_ln591_34 = and i1 %icmp_ln591_108, i1 %xor_ln580_34"   --->   Operation 5614 'and' 'and_ln591_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5615 [1/1] (0.28ns)   --->   "%or_ln591_34 = or i1 %icmp_ln580_99, i1 %icmp_ln591_108"   --->   Operation 5615 'or' 'or_ln591_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_34)   --->   "%xor_ln591_34 = xor i1 %or_ln591_34, i1 1"   --->   Operation 5616 'xor' 'xor_ln591_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5617 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_34 = and i1 %icmp_ln590_108, i1 %xor_ln591_34"   --->   Operation 5617 'and' 'and_ln590_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5618 [1/1] (0.28ns)   --->   "%and_ln594_39 = and i1 %and_ln590_34, i1 %icmp_ln594_108"   --->   Operation 5618 'and' 'and_ln594_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_3)   --->   "%xor_ln594_5 = xor i1 %icmp_ln594_108, i1 1"   --->   Operation 5619 'xor' 'xor_ln594_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_3)   --->   "%and_ln594_40 = and i1 %and_ln590_34, i1 %xor_ln594_5"   --->   Operation 5620 'and' 'and_ln594_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_34)   --->   "%or_ln590_34 = or i1 %or_ln591_34, i1 %icmp_ln590_108"   --->   Operation 5621 'or' 'or_ln590_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_34)   --->   "%xor_ln590_34 = xor i1 %or_ln590_34, i1 1"   --->   Operation 5622 'xor' 'xor_ln590_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5623 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_34 = and i1 %icmp_ln612_35, i1 %xor_ln590_34"   --->   Operation 5623 'and' 'and_ln612_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node select_ln612_10)   --->   "%select_ln612_8 = select i1 %and_ln612_34, i16 %shl_ln613_108, i16 %select_ln597_34"   --->   Operation 5624 'select' 'select_ln612_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5625 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_3 = or i1 %and_ln612_34, i1 %and_ln594_40"   --->   Operation 5625 'or' 'or_ln612_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5626 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln612_9 = select i1 %and_ln594_39, i16 %trunc_ln595_35, i16 %trunc_ln592_35"   --->   Operation 5626 'select' 'select_ln612_9' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node or_ln612_5)   --->   "%or_ln612_4 = or i1 %and_ln594_39, i1 %and_ln591_34"   --->   Operation 5627 'or' 'or_ln612_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5628 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln612_10 = select i1 %or_ln612_3, i16 %select_ln612_8, i16 %select_ln612_9"   --->   Operation 5628 'select' 'select_ln612_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5629 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln612_5 = or i1 %or_ln612_3, i1 %or_ln612_4"   --->   Operation 5629 'or' 'or_ln612_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5630 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln612_11 = select i1 %or_ln612_5, i16 %select_ln612_10, i16 0"   --->   Operation 5630 'select' 'select_ln612_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 5631 [1/1] (0.62ns)   --->   "%store_ln214 = store i16 %select_ln612_11, i16 %agg_tmp729_0" [src/QRD.cpp:214]   --->   Operation 5631 'store' 'store_ln214' <Predicate = true> <Delay = 0.62>
ST_40 : Operation 5632 [1/1] (0.62ns)   --->   "%store_ln214 = store i16 %select_ln580_137, i16 %agg_tmp719_0" [src/QRD.cpp:214]   --->   Operation 5632 'store' 'store_ln214' <Predicate = true> <Delay = 0.62>
ST_40 : Operation 5633 [1/1] (0.42ns)   --->   "%store_ln214 = store i16 %select_ln580_147, i16 %mux_case_782" [src/QRD.cpp:214]   --->   Operation 5633 'store' 'store_ln214' <Predicate = true> <Delay = 0.42>
ST_40 : Operation 5634 [1/1] (0.42ns)   --->   "%br_ln214 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2583" [src/QRD.cpp:214]   --->   Operation 5634 'br' 'br_ln214' <Predicate = true> <Delay = 0.42>

State 41 <SV = 9> <Delay = 4.69>
ST_41 : Operation 5635 [1/1] (0.00ns)   --->   "%agg_tmp711_0 = phi i16 %p_0_0_03302209821022112, void %arrayidx681270.0.0.024456.exit, i16 %select_ln580_127, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2535_ifconv"   --->   Operation 5635 'phi' 'agg_tmp711_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5636 [1/1] (0.00ns)   --->   "%agg_tmp708_0 = phi i16 %p_0_0_03303209921012113, void %arrayidx681270.0.0.024456.exit, i16 %select_ln580_81, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2535_ifconv"   --->   Operation 5636 'phi' 'agg_tmp708_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5637 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i_8" [src/QRD.cpp:217]   --->   Operation 5637 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5638 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_11, i32 3" [src/QRD.cpp:214]   --->   Operation 5638 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5639 [1/1] (0.00ns)   --->   "%empty_291 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 5639 'speclooptripcount' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5640 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_152, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2583.split, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2595_ifconv" [src/QRD.cpp:214]   --->   Operation 5640 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5641 [1/1] (0.00ns)   --->   "%mux_case_581_load_1 = load i16 %mux_case_581" [src/QRD.cpp:215]   --->   Operation 5641 'load' 'mux_case_581_load_1' <Predicate = (!tmp_152)> <Delay = 0.00>
ST_41 : Operation 5642 [1/1] (0.00ns)   --->   "%mux_case_782_load_1 = load i16 %mux_case_782" [src/QRD.cpp:215]   --->   Operation 5642 'load' 'mux_case_782_load_1' <Predicate = (!tmp_152)> <Delay = 0.00>
ST_41 : Operation 5643 [1/1] (0.72ns)   --->   "%icmp_ln215 = icmp_eq  i4 %i_11, i4 6" [src/QRD.cpp:215]   --->   Operation 5643 'icmp' 'icmp_ln215' <Predicate = (!tmp_152)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5644 [1/1] (0.35ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i16 %agg_tmp711_0, i16 %agg_tmp708_0" [src/QRD.cpp:215]   --->   Operation 5644 'select' 'select_ln215' <Predicate = (!tmp_152)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5645 [1/1] (0.35ns)   --->   "%select_ln215_1 = select i1 %icmp_ln215, i16 %mux_case_782_load_1, i16 %mux_case_581_load_1" [src/QRD.cpp:215]   --->   Operation 5645 'select' 'select_ln215_1' <Predicate = (!tmp_152)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 5646 [2/2] (3.61ns)   --->   "%call_ret32 = call i128 @CORDIC_V, i16 %select_ln215, i16 %select_ln215_1, i8 %cordic_phase_V" [src/QRD.cpp:215]   --->   Operation 5646 'call' 'call_ret32' <Predicate = (!tmp_152)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5647 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5647 'alloca' 'j' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5648 [1/1] (0.00ns)   --->   "%conv_i_i_i10571_lcssa514 = alloca i32 1"   --->   Operation 5648 'alloca' 'conv_i_i_i10571_lcssa514' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5649 [1/1] (0.00ns)   --->   "%conv_i_i_i10575_lcssa516 = alloca i32 1"   --->   Operation 5649 'alloca' 'conv_i_i_i10575_lcssa516' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5650 [1/1] (0.00ns)   --->   "%conv_i_i_i10579_lcssa518 = alloca i32 1"   --->   Operation 5650 'alloca' 'conv_i_i_i10579_lcssa518' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5651 [1/1] (0.00ns)   --->   "%conv_i_i_i105713_lcssa520 = alloca i32 1"   --->   Operation 5651 'alloca' 'conv_i_i_i105713_lcssa520' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5652 [1/1] (0.00ns)   --->   "%conv_i_i_i105717_lcssa522 = alloca i32 1"   --->   Operation 5652 'alloca' 'conv_i_i_i105717_lcssa522' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5653 [1/1] (0.00ns)   --->   "%conv_i_i_i105721_lcssa524 = alloca i32 1"   --->   Operation 5653 'alloca' 'conv_i_i_i105721_lcssa524' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5654 [1/1] (0.00ns)   --->   "%conv_i_i_i105725_lcssa526 = alloca i32 1"   --->   Operation 5654 'alloca' 'conv_i_i_i105725_lcssa526' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5655 [1/1] (0.00ns)   --->   "%conv_i_i_i105729_lcssa528 = alloca i32 1"   --->   Operation 5655 'alloca' 'conv_i_i_i105729_lcssa528' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5656 [1/1] (0.00ns)   --->   "%conv_i_i_i68933_lcssa530 = alloca i32 1"   --->   Operation 5656 'alloca' 'conv_i_i_i68933_lcssa530' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5657 [1/1] (0.00ns)   --->   "%conv_i_i_i64337_lcssa532 = alloca i32 1"   --->   Operation 5657 'alloca' 'conv_i_i_i64337_lcssa532' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5658 [1/1] (0.00ns)   --->   "%conv_i_i_i59741_lcssa534 = alloca i32 1"   --->   Operation 5658 'alloca' 'conv_i_i_i59741_lcssa534' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5659 [1/1] (0.00ns)   --->   "%conv_i_i_i55145_lcssa536 = alloca i32 1"   --->   Operation 5659 'alloca' 'conv_i_i_i55145_lcssa536' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5660 [1/1] (0.00ns)   --->   "%conv_i_i_i50549_lcssa538 = alloca i32 1"   --->   Operation 5660 'alloca' 'conv_i_i_i50549_lcssa538' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5661 [1/1] (0.00ns)   --->   "%conv_i_i_i45953_lcssa540 = alloca i32 1"   --->   Operation 5661 'alloca' 'conv_i_i_i45953_lcssa540' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5662 [1/1] (0.00ns)   --->   "%conv_i_i_i41357_lcssa542 = alloca i32 1"   --->   Operation 5662 'alloca' 'conv_i_i_i41357_lcssa542' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5663 [1/1] (0.00ns)   --->   "%conv_i_i_i36961_lcssa544 = alloca i32 1"   --->   Operation 5663 'alloca' 'conv_i_i_i36961_lcssa544' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5664 [1/1] (0.00ns)   --->   "%conv_i_i_i68965_lcssa546 = alloca i32 1"   --->   Operation 5664 'alloca' 'conv_i_i_i68965_lcssa546' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5665 [1/1] (0.00ns)   --->   "%conv_i_i_i64369_lcssa548 = alloca i32 1"   --->   Operation 5665 'alloca' 'conv_i_i_i64369_lcssa548' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5666 [1/1] (0.00ns)   --->   "%conv_i_i_i59773_lcssa550 = alloca i32 1"   --->   Operation 5666 'alloca' 'conv_i_i_i59773_lcssa550' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5667 [1/1] (0.00ns)   --->   "%conv_i_i_i55177_lcssa552 = alloca i32 1"   --->   Operation 5667 'alloca' 'conv_i_i_i55177_lcssa552' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5668 [1/1] (0.00ns)   --->   "%conv_i_i_i50581_lcssa554 = alloca i32 1"   --->   Operation 5668 'alloca' 'conv_i_i_i50581_lcssa554' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5669 [1/1] (0.00ns)   --->   "%conv_i_i_i45985_lcssa556 = alloca i32 1"   --->   Operation 5669 'alloca' 'conv_i_i_i45985_lcssa556' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5670 [1/1] (0.00ns)   --->   "%conv_i_i_i41389_lcssa558 = alloca i32 1"   --->   Operation 5670 'alloca' 'conv_i_i_i41389_lcssa558' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5671 [1/1] (0.00ns)   --->   "%conv_i_i_i36993_lcssa560 = alloca i32 1"   --->   Operation 5671 'alloca' 'conv_i_i_i36993_lcssa560' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5672 [1/1] (0.00ns)   --->   "%conv_i_i_i68997_lcssa562 = alloca i32 1"   --->   Operation 5672 'alloca' 'conv_i_i_i68997_lcssa562' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5673 [1/1] (0.00ns)   --->   "%conv_i_i_i643101_lcssa564 = alloca i32 1"   --->   Operation 5673 'alloca' 'conv_i_i_i643101_lcssa564' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5674 [1/1] (0.00ns)   --->   "%conv_i_i_i597105_lcssa566 = alloca i32 1"   --->   Operation 5674 'alloca' 'conv_i_i_i597105_lcssa566' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5675 [1/1] (0.00ns)   --->   "%conv_i_i_i551109_lcssa568 = alloca i32 1"   --->   Operation 5675 'alloca' 'conv_i_i_i551109_lcssa568' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5676 [1/1] (0.00ns)   --->   "%conv_i_i_i505113_lcssa570 = alloca i32 1"   --->   Operation 5676 'alloca' 'conv_i_i_i505113_lcssa570' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5677 [1/1] (0.00ns)   --->   "%conv_i_i_i459117_lcssa572 = alloca i32 1"   --->   Operation 5677 'alloca' 'conv_i_i_i459117_lcssa572' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5678 [1/1] (0.00ns)   --->   "%conv_i_i_i413121_lcssa574 = alloca i32 1"   --->   Operation 5678 'alloca' 'conv_i_i_i413121_lcssa574' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5679 [1/1] (0.00ns)   --->   "%conv_i_i_i369125_lcssa576 = alloca i32 1"   --->   Operation 5679 'alloca' 'conv_i_i_i369125_lcssa576' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5680 [1/1] (0.00ns)   --->   "%conv_i_i_i689129_lcssa578 = alloca i32 1"   --->   Operation 5680 'alloca' 'conv_i_i_i689129_lcssa578' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5681 [1/1] (0.00ns)   --->   "%conv_i_i_i643133_lcssa580 = alloca i32 1"   --->   Operation 5681 'alloca' 'conv_i_i_i643133_lcssa580' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5682 [1/1] (0.00ns)   --->   "%conv_i_i_i597137_lcssa582 = alloca i32 1"   --->   Operation 5682 'alloca' 'conv_i_i_i597137_lcssa582' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5683 [1/1] (0.00ns)   --->   "%conv_i_i_i551141_lcssa584 = alloca i32 1"   --->   Operation 5683 'alloca' 'conv_i_i_i551141_lcssa584' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5684 [1/1] (0.00ns)   --->   "%conv_i_i_i505145_lcssa586 = alloca i32 1"   --->   Operation 5684 'alloca' 'conv_i_i_i505145_lcssa586' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5685 [1/1] (0.00ns)   --->   "%conv_i_i_i459149_lcssa588 = alloca i32 1"   --->   Operation 5685 'alloca' 'conv_i_i_i459149_lcssa588' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5686 [1/1] (0.00ns)   --->   "%conv_i_i_i413153_lcssa590 = alloca i32 1"   --->   Operation 5686 'alloca' 'conv_i_i_i413153_lcssa590' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5687 [1/1] (0.00ns)   --->   "%conv_i_i_i369157_lcssa592 = alloca i32 1"   --->   Operation 5687 'alloca' 'conv_i_i_i369157_lcssa592' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5688 [1/1] (0.00ns)   --->   "%conv_i_i_i689161_lcssa594 = alloca i32 1"   --->   Operation 5688 'alloca' 'conv_i_i_i689161_lcssa594' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5689 [1/1] (0.00ns)   --->   "%conv_i_i_i643165_lcssa596 = alloca i32 1"   --->   Operation 5689 'alloca' 'conv_i_i_i643165_lcssa596' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5690 [1/1] (0.00ns)   --->   "%conv_i_i_i597169_lcssa598 = alloca i32 1"   --->   Operation 5690 'alloca' 'conv_i_i_i597169_lcssa598' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5691 [1/1] (0.00ns)   --->   "%conv_i_i_i551173_lcssa600 = alloca i32 1"   --->   Operation 5691 'alloca' 'conv_i_i_i551173_lcssa600' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5692 [1/1] (0.00ns)   --->   "%conv_i_i_i505177_lcssa602 = alloca i32 1"   --->   Operation 5692 'alloca' 'conv_i_i_i505177_lcssa602' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5693 [1/1] (0.00ns)   --->   "%conv_i_i_i459181_lcssa604 = alloca i32 1"   --->   Operation 5693 'alloca' 'conv_i_i_i459181_lcssa604' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5694 [1/1] (0.00ns)   --->   "%conv_i_i_i413185_lcssa606 = alloca i32 1"   --->   Operation 5694 'alloca' 'conv_i_i_i413185_lcssa606' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5695 [1/1] (0.00ns)   --->   "%conv_i_i_i369189_lcssa608 = alloca i32 1"   --->   Operation 5695 'alloca' 'conv_i_i_i369189_lcssa608' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5696 [1/1] (0.00ns)   --->   "%conv_i_i_i689193_lcssa610 = alloca i32 1"   --->   Operation 5696 'alloca' 'conv_i_i_i689193_lcssa610' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5697 [1/1] (0.00ns)   --->   "%conv_i_i_i643197_lcssa612 = alloca i32 1"   --->   Operation 5697 'alloca' 'conv_i_i_i643197_lcssa612' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5698 [1/1] (0.00ns)   --->   "%conv_i_i_i597201_lcssa614 = alloca i32 1"   --->   Operation 5698 'alloca' 'conv_i_i_i597201_lcssa614' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5699 [1/1] (0.00ns)   --->   "%conv_i_i_i551205_lcssa616 = alloca i32 1"   --->   Operation 5699 'alloca' 'conv_i_i_i551205_lcssa616' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5700 [1/1] (0.00ns)   --->   "%conv_i_i_i505209_lcssa618 = alloca i32 1"   --->   Operation 5700 'alloca' 'conv_i_i_i505209_lcssa618' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5701 [1/1] (0.00ns)   --->   "%conv_i_i_i459213_lcssa620 = alloca i32 1"   --->   Operation 5701 'alloca' 'conv_i_i_i459213_lcssa620' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5702 [1/1] (0.00ns)   --->   "%conv_i_i_i413217_lcssa622 = alloca i32 1"   --->   Operation 5702 'alloca' 'conv_i_i_i413217_lcssa622' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5703 [1/1] (0.00ns)   --->   "%conv_i_i_i369221_lcssa624 = alloca i32 1"   --->   Operation 5703 'alloca' 'conv_i_i_i369221_lcssa624' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5704 [1/1] (0.00ns)   --->   "%conv_i_i_i689225_lcssa626 = alloca i32 1"   --->   Operation 5704 'alloca' 'conv_i_i_i689225_lcssa626' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5705 [1/1] (0.00ns)   --->   "%conv_i_i_i643229_lcssa628 = alloca i32 1"   --->   Operation 5705 'alloca' 'conv_i_i_i643229_lcssa628' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5706 [1/1] (0.00ns)   --->   "%conv_i_i_i597233_lcssa630 = alloca i32 1"   --->   Operation 5706 'alloca' 'conv_i_i_i597233_lcssa630' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5707 [1/1] (0.00ns)   --->   "%conv_i_i_i551237_lcssa632 = alloca i32 1"   --->   Operation 5707 'alloca' 'conv_i_i_i551237_lcssa632' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5708 [1/1] (0.00ns)   --->   "%conv_i_i_i505241_lcssa634 = alloca i32 1"   --->   Operation 5708 'alloca' 'conv_i_i_i505241_lcssa634' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5709 [1/1] (0.00ns)   --->   "%conv_i_i_i459245_lcssa636 = alloca i32 1"   --->   Operation 5709 'alloca' 'conv_i_i_i459245_lcssa636' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5710 [1/1] (0.00ns)   --->   "%conv_i_i_i413249_lcssa638 = alloca i32 1"   --->   Operation 5710 'alloca' 'conv_i_i_i413249_lcssa638' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5711 [1/1] (0.00ns)   --->   "%conv_i_i_i369253_lcssa640 = alloca i32 1"   --->   Operation 5711 'alloca' 'conv_i_i_i369253_lcssa640' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5712 [1/1] (0.00ns)   --->   "%conv_i_i_i689257_lcssa642 = alloca i32 1"   --->   Operation 5712 'alloca' 'conv_i_i_i689257_lcssa642' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5713 [1/1] (0.00ns)   --->   "%conv_i_i_i643261_lcssa644 = alloca i32 1"   --->   Operation 5713 'alloca' 'conv_i_i_i643261_lcssa644' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5714 [1/1] (0.00ns)   --->   "%conv_i_i_i597265_lcssa646 = alloca i32 1"   --->   Operation 5714 'alloca' 'conv_i_i_i597265_lcssa646' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5715 [1/1] (0.00ns)   --->   "%conv_i_i_i551269_lcssa648 = alloca i32 1"   --->   Operation 5715 'alloca' 'conv_i_i_i551269_lcssa648' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5716 [1/1] (0.00ns)   --->   "%conv_i_i_i505273_lcssa650 = alloca i32 1"   --->   Operation 5716 'alloca' 'conv_i_i_i505273_lcssa650' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5717 [1/1] (0.00ns)   --->   "%conv_i_i_i459277_lcssa652 = alloca i32 1"   --->   Operation 5717 'alloca' 'conv_i_i_i459277_lcssa652' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5718 [1/1] (0.00ns)   --->   "%conv_i_i_i413281_lcssa654 = alloca i32 1"   --->   Operation 5718 'alloca' 'conv_i_i_i413281_lcssa654' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5719 [1/1] (0.00ns)   --->   "%conv_i_i_i369285_lcssa656 = alloca i32 1"   --->   Operation 5719 'alloca' 'conv_i_i_i369285_lcssa656' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5720 [1/1] (0.00ns)   --->   "%conv_i_i_i1011289_lcssa658 = alloca i32 1"   --->   Operation 5720 'alloca' 'conv_i_i_i1011289_lcssa658' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5721 [1/1] (0.00ns)   --->   "%conv_i_i_i1011293_lcssa660 = alloca i32 1"   --->   Operation 5721 'alloca' 'conv_i_i_i1011293_lcssa660' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5722 [1/1] (0.00ns)   --->   "%conv_i_i_i1011297_lcssa662 = alloca i32 1"   --->   Operation 5722 'alloca' 'conv_i_i_i1011297_lcssa662' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5723 [1/1] (0.00ns)   --->   "%conv_i_i_i1011301_lcssa664 = alloca i32 1"   --->   Operation 5723 'alloca' 'conv_i_i_i1011301_lcssa664' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5724 [1/1] (0.00ns)   --->   "%conv_i_i_i1011305_lcssa666 = alloca i32 1"   --->   Operation 5724 'alloca' 'conv_i_i_i1011305_lcssa666' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5725 [1/1] (0.00ns)   --->   "%conv_i_i_i1011309_lcssa668 = alloca i32 1"   --->   Operation 5725 'alloca' 'conv_i_i_i1011309_lcssa668' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5726 [1/1] (0.00ns)   --->   "%conv_i_i_i1011313_lcssa670 = alloca i32 1"   --->   Operation 5726 'alloca' 'conv_i_i_i1011313_lcssa670' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5727 [1/1] (0.00ns)   --->   "%conv_i_i_i1011317_lcssa672 = alloca i32 1"   --->   Operation 5727 'alloca' 'conv_i_i_i1011317_lcssa672' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5728 [1/1] (0.00ns)   --->   "%conv_i_i_i965321_lcssa674 = alloca i32 1"   --->   Operation 5728 'alloca' 'conv_i_i_i965321_lcssa674' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5729 [1/1] (0.00ns)   --->   "%conv_i_i_i965325_lcssa676 = alloca i32 1"   --->   Operation 5729 'alloca' 'conv_i_i_i965325_lcssa676' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5730 [1/1] (0.00ns)   --->   "%conv_i_i_i965329_lcssa678 = alloca i32 1"   --->   Operation 5730 'alloca' 'conv_i_i_i965329_lcssa678' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5731 [1/1] (0.00ns)   --->   "%conv_i_i_i965333_lcssa680 = alloca i32 1"   --->   Operation 5731 'alloca' 'conv_i_i_i965333_lcssa680' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5732 [1/1] (0.00ns)   --->   "%conv_i_i_i965337_lcssa682 = alloca i32 1"   --->   Operation 5732 'alloca' 'conv_i_i_i965337_lcssa682' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5733 [1/1] (0.00ns)   --->   "%conv_i_i_i965341_lcssa684 = alloca i32 1"   --->   Operation 5733 'alloca' 'conv_i_i_i965341_lcssa684' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5734 [1/1] (0.00ns)   --->   "%conv_i_i_i965345_lcssa686 = alloca i32 1"   --->   Operation 5734 'alloca' 'conv_i_i_i965345_lcssa686' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5735 [1/1] (0.00ns)   --->   "%conv_i_i_i965349_lcssa688 = alloca i32 1"   --->   Operation 5735 'alloca' 'conv_i_i_i965349_lcssa688' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5736 [1/1] (0.00ns)   --->   "%conv_i_i_i919353_lcssa690 = alloca i32 1"   --->   Operation 5736 'alloca' 'conv_i_i_i919353_lcssa690' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5737 [1/1] (0.00ns)   --->   "%conv_i_i_i919357_lcssa692 = alloca i32 1"   --->   Operation 5737 'alloca' 'conv_i_i_i919357_lcssa692' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5738 [1/1] (0.00ns)   --->   "%conv_i_i_i919361_lcssa694 = alloca i32 1"   --->   Operation 5738 'alloca' 'conv_i_i_i919361_lcssa694' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5739 [1/1] (0.00ns)   --->   "%conv_i_i_i919365_lcssa696 = alloca i32 1"   --->   Operation 5739 'alloca' 'conv_i_i_i919365_lcssa696' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5740 [1/1] (0.00ns)   --->   "%conv_i_i_i919369_lcssa698 = alloca i32 1"   --->   Operation 5740 'alloca' 'conv_i_i_i919369_lcssa698' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5741 [1/1] (0.00ns)   --->   "%conv_i_i_i919373_lcssa700 = alloca i32 1"   --->   Operation 5741 'alloca' 'conv_i_i_i919373_lcssa700' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5742 [1/1] (0.00ns)   --->   "%conv_i_i_i919377_lcssa702 = alloca i32 1"   --->   Operation 5742 'alloca' 'conv_i_i_i919377_lcssa702' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5743 [1/1] (0.00ns)   --->   "%conv_i_i_i919381_lcssa704 = alloca i32 1"   --->   Operation 5743 'alloca' 'conv_i_i_i919381_lcssa704' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5744 [1/1] (0.00ns)   --->   "%conv_i_i_i873385_lcssa706 = alloca i32 1"   --->   Operation 5744 'alloca' 'conv_i_i_i873385_lcssa706' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5745 [1/1] (0.00ns)   --->   "%conv_i_i_i873389_lcssa708 = alloca i32 1"   --->   Operation 5745 'alloca' 'conv_i_i_i873389_lcssa708' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5746 [1/1] (0.00ns)   --->   "%conv_i_i_i873393_lcssa710 = alloca i32 1"   --->   Operation 5746 'alloca' 'conv_i_i_i873393_lcssa710' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5747 [1/1] (0.00ns)   --->   "%conv_i_i_i873397_lcssa712 = alloca i32 1"   --->   Operation 5747 'alloca' 'conv_i_i_i873397_lcssa712' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5748 [1/1] (0.00ns)   --->   "%conv_i_i_i873401_lcssa714 = alloca i32 1"   --->   Operation 5748 'alloca' 'conv_i_i_i873401_lcssa714' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5749 [1/1] (0.00ns)   --->   "%conv_i_i_i873405_lcssa716 = alloca i32 1"   --->   Operation 5749 'alloca' 'conv_i_i_i873405_lcssa716' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5750 [1/1] (0.00ns)   --->   "%conv_i_i_i873409_lcssa718 = alloca i32 1"   --->   Operation 5750 'alloca' 'conv_i_i_i873409_lcssa718' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5751 [1/1] (0.00ns)   --->   "%conv_i_i_i873413_lcssa720 = alloca i32 1"   --->   Operation 5751 'alloca' 'conv_i_i_i873413_lcssa720' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5752 [1/1] (0.00ns)   --->   "%conv_i_i_i827417_lcssa722 = alloca i32 1"   --->   Operation 5752 'alloca' 'conv_i_i_i827417_lcssa722' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5753 [1/1] (0.00ns)   --->   "%conv_i_i_i827421_lcssa724 = alloca i32 1"   --->   Operation 5753 'alloca' 'conv_i_i_i827421_lcssa724' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5754 [1/1] (0.00ns)   --->   "%conv_i_i_i827425_lcssa726 = alloca i32 1"   --->   Operation 5754 'alloca' 'conv_i_i_i827425_lcssa726' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5755 [1/1] (0.00ns)   --->   "%conv_i_i_i827429_lcssa728 = alloca i32 1"   --->   Operation 5755 'alloca' 'conv_i_i_i827429_lcssa728' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5756 [1/1] (0.00ns)   --->   "%conv_i_i_i827433_lcssa730 = alloca i32 1"   --->   Operation 5756 'alloca' 'conv_i_i_i827433_lcssa730' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5757 [1/1] (0.00ns)   --->   "%conv_i_i_i827437_lcssa732 = alloca i32 1"   --->   Operation 5757 'alloca' 'conv_i_i_i827437_lcssa732' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5758 [1/1] (0.00ns)   --->   "%conv_i_i_i827441_lcssa734 = alloca i32 1"   --->   Operation 5758 'alloca' 'conv_i_i_i827441_lcssa734' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5759 [1/1] (0.00ns)   --->   "%conv_i_i_i827445_lcssa736 = alloca i32 1"   --->   Operation 5759 'alloca' 'conv_i_i_i827445_lcssa736' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5760 [1/1] (0.00ns)   --->   "%conv_i_i_i781449_lcssa738 = alloca i32 1"   --->   Operation 5760 'alloca' 'conv_i_i_i781449_lcssa738' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5761 [1/1] (0.00ns)   --->   "%conv_i_i_i781453_lcssa740 = alloca i32 1"   --->   Operation 5761 'alloca' 'conv_i_i_i781453_lcssa740' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5762 [1/1] (0.00ns)   --->   "%conv_i_i_i781457_lcssa742 = alloca i32 1"   --->   Operation 5762 'alloca' 'conv_i_i_i781457_lcssa742' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5763 [1/1] (0.00ns)   --->   "%conv_i_i_i781461_lcssa744 = alloca i32 1"   --->   Operation 5763 'alloca' 'conv_i_i_i781461_lcssa744' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5764 [1/1] (0.00ns)   --->   "%conv_i_i_i781465_lcssa746 = alloca i32 1"   --->   Operation 5764 'alloca' 'conv_i_i_i781465_lcssa746' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5765 [1/1] (0.00ns)   --->   "%conv_i_i_i781469_lcssa748 = alloca i32 1"   --->   Operation 5765 'alloca' 'conv_i_i_i781469_lcssa748' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5766 [1/1] (0.00ns)   --->   "%conv_i_i_i781473_lcssa750 = alloca i32 1"   --->   Operation 5766 'alloca' 'conv_i_i_i781473_lcssa750' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5767 [1/1] (0.00ns)   --->   "%conv_i_i_i781477_lcssa752 = alloca i32 1"   --->   Operation 5767 'alloca' 'conv_i_i_i781477_lcssa752' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5768 [1/1] (0.00ns)   --->   "%conv_i_i_i735481_lcssa754 = alloca i32 1"   --->   Operation 5768 'alloca' 'conv_i_i_i735481_lcssa754' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5769 [1/1] (0.00ns)   --->   "%conv_i_i_i735485_lcssa756 = alloca i32 1"   --->   Operation 5769 'alloca' 'conv_i_i_i735485_lcssa756' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5770 [1/1] (0.00ns)   --->   "%conv_i_i_i735489_lcssa758 = alloca i32 1"   --->   Operation 5770 'alloca' 'conv_i_i_i735489_lcssa758' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5771 [1/1] (0.00ns)   --->   "%conv_i_i_i735493_lcssa760 = alloca i32 1"   --->   Operation 5771 'alloca' 'conv_i_i_i735493_lcssa760' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5772 [1/1] (0.00ns)   --->   "%conv_i_i_i735497_lcssa762 = alloca i32 1"   --->   Operation 5772 'alloca' 'conv_i_i_i735497_lcssa762' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5773 [1/1] (0.00ns)   --->   "%conv_i_i_i735501_lcssa764 = alloca i32 1"   --->   Operation 5773 'alloca' 'conv_i_i_i735501_lcssa764' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5774 [1/1] (0.00ns)   --->   "%conv_i_i_i735505_lcssa766 = alloca i32 1"   --->   Operation 5774 'alloca' 'conv_i_i_i735505_lcssa766' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5775 [1/1] (0.00ns)   --->   "%conv_i_i_i735509_lcssa768 = alloca i32 1"   --->   Operation 5775 'alloca' 'conv_i_i_i735509_lcssa768' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5776 [2/2] (3.61ns)   --->   "%call_ret33 = call i128 @CORDIC_V, i16 %agg_tmp708_0, i16 %agg_tmp711_0, i8 %cordic_phase_V" [src/QRD.cpp:221]   --->   Operation 5776 'call' 'call_ret33' <Predicate = (tmp_152)> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 5777 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i735509_lcssa768" [src/QRD.cpp:267]   --->   Operation 5777 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5778 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735505_lcssa766" [src/QRD.cpp:267]   --->   Operation 5778 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5779 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735501_lcssa764" [src/QRD.cpp:267]   --->   Operation 5779 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5780 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735497_lcssa762" [src/QRD.cpp:267]   --->   Operation 5780 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5781 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735493_lcssa760" [src/QRD.cpp:267]   --->   Operation 5781 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5782 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735489_lcssa758" [src/QRD.cpp:267]   --->   Operation 5782 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5783 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735485_lcssa756" [src/QRD.cpp:267]   --->   Operation 5783 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5784 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i735481_lcssa754" [src/QRD.cpp:267]   --->   Operation 5784 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5785 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781477_lcssa752" [src/QRD.cpp:267]   --->   Operation 5785 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5786 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i781473_lcssa750" [src/QRD.cpp:267]   --->   Operation 5786 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5787 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781469_lcssa748" [src/QRD.cpp:267]   --->   Operation 5787 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5788 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781465_lcssa746" [src/QRD.cpp:267]   --->   Operation 5788 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5789 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781461_lcssa744" [src/QRD.cpp:267]   --->   Operation 5789 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5790 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781457_lcssa742" [src/QRD.cpp:267]   --->   Operation 5790 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5791 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781453_lcssa740" [src/QRD.cpp:267]   --->   Operation 5791 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5792 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i781449_lcssa738" [src/QRD.cpp:267]   --->   Operation 5792 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5793 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827445_lcssa736" [src/QRD.cpp:267]   --->   Operation 5793 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5794 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827441_lcssa734" [src/QRD.cpp:267]   --->   Operation 5794 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5795 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i827437_lcssa732" [src/QRD.cpp:267]   --->   Operation 5795 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5796 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827433_lcssa730" [src/QRD.cpp:267]   --->   Operation 5796 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5797 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827429_lcssa728" [src/QRD.cpp:267]   --->   Operation 5797 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5798 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827425_lcssa726" [src/QRD.cpp:267]   --->   Operation 5798 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5799 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827421_lcssa724" [src/QRD.cpp:267]   --->   Operation 5799 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5800 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i827417_lcssa722" [src/QRD.cpp:267]   --->   Operation 5800 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5801 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873413_lcssa720" [src/QRD.cpp:267]   --->   Operation 5801 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5802 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873409_lcssa718" [src/QRD.cpp:267]   --->   Operation 5802 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5803 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873405_lcssa716" [src/QRD.cpp:267]   --->   Operation 5803 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5804 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i873401_lcssa714" [src/QRD.cpp:267]   --->   Operation 5804 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5805 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873397_lcssa712" [src/QRD.cpp:267]   --->   Operation 5805 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5806 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873393_lcssa710" [src/QRD.cpp:267]   --->   Operation 5806 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5807 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873389_lcssa708" [src/QRD.cpp:267]   --->   Operation 5807 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5808 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i873385_lcssa706" [src/QRD.cpp:267]   --->   Operation 5808 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5809 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919381_lcssa704" [src/QRD.cpp:267]   --->   Operation 5809 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5810 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919377_lcssa702" [src/QRD.cpp:267]   --->   Operation 5810 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5811 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919373_lcssa700" [src/QRD.cpp:267]   --->   Operation 5811 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5812 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919369_lcssa698" [src/QRD.cpp:267]   --->   Operation 5812 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5813 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i919365_lcssa696" [src/QRD.cpp:267]   --->   Operation 5813 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5814 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919361_lcssa694" [src/QRD.cpp:267]   --->   Operation 5814 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5815 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919357_lcssa692" [src/QRD.cpp:267]   --->   Operation 5815 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5816 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i919353_lcssa690" [src/QRD.cpp:267]   --->   Operation 5816 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5817 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965349_lcssa688" [src/QRD.cpp:267]   --->   Operation 5817 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5818 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965345_lcssa686" [src/QRD.cpp:267]   --->   Operation 5818 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5819 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965341_lcssa684" [src/QRD.cpp:267]   --->   Operation 5819 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5820 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965337_lcssa682" [src/QRD.cpp:267]   --->   Operation 5820 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5821 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965333_lcssa680" [src/QRD.cpp:267]   --->   Operation 5821 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5822 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i965329_lcssa678" [src/QRD.cpp:267]   --->   Operation 5822 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5823 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965325_lcssa676" [src/QRD.cpp:267]   --->   Operation 5823 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5824 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i965321_lcssa674" [src/QRD.cpp:267]   --->   Operation 5824 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5825 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011317_lcssa672" [src/QRD.cpp:267]   --->   Operation 5825 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5826 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011313_lcssa670" [src/QRD.cpp:267]   --->   Operation 5826 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5827 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011309_lcssa668" [src/QRD.cpp:267]   --->   Operation 5827 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5828 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011305_lcssa666" [src/QRD.cpp:267]   --->   Operation 5828 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5829 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011301_lcssa664" [src/QRD.cpp:267]   --->   Operation 5829 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5830 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011297_lcssa662" [src/QRD.cpp:267]   --->   Operation 5830 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5831 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i1011293_lcssa660" [src/QRD.cpp:267]   --->   Operation 5831 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5832 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i1011289_lcssa658" [src/QRD.cpp:267]   --->   Operation 5832 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5833 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i105729_lcssa528" [src/QRD.cpp:267]   --->   Operation 5833 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5834 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i105725_lcssa526" [src/QRD.cpp:267]   --->   Operation 5834 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5835 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i105721_lcssa524" [src/QRD.cpp:267]   --->   Operation 5835 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5836 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i105717_lcssa522" [src/QRD.cpp:267]   --->   Operation 5836 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5837 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i105713_lcssa520" [src/QRD.cpp:267]   --->   Operation 5837 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5838 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i10579_lcssa518" [src/QRD.cpp:267]   --->   Operation 5838 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5839 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 0, i16 %conv_i_i_i10575_lcssa516" [src/QRD.cpp:267]   --->   Operation 5839 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5840 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 256, i16 %conv_i_i_i10571_lcssa514" [src/QRD.cpp:267]   --->   Operation 5840 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.00>
ST_41 : Operation 5841 [1/1] (0.42ns)   --->   "%store_ln267 = store i4 0, i4 %j" [src/QRD.cpp:267]   --->   Operation 5841 'store' 'store_ln267' <Predicate = (tmp_152)> <Delay = 0.42>

State 42 <SV = 10> <Delay = 12.6>
ST_42 : Operation 5842 [1/1] (0.00ns)   --->   "%agg_tmp716_0_load_1 = load i16 %agg_tmp716_0" [src/QRD.cpp:216]   --->   Operation 5842 'load' 'agg_tmp716_0_load_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_42 : Operation 5843 [1/1] (0.00ns)   --->   "%agg_tmp719_0_load_1 = load i16 %agg_tmp719_0" [src/QRD.cpp:216]   --->   Operation 5843 'load' 'agg_tmp719_0_load_1' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_42 : Operation 5844 [1/1] (0.00ns)   --->   "%agg_tmp726_0_load_1 = load i16 %agg_tmp726_0" [src/QRD.cpp:216]   --->   Operation 5844 'load' 'agg_tmp726_0_load_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_42 : Operation 5845 [1/1] (0.00ns)   --->   "%agg_tmp729_0_load_1 = load i16 %agg_tmp729_0" [src/QRD.cpp:216]   --->   Operation 5845 'load' 'agg_tmp729_0_load_1' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_42 : Operation 5846 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/QRD.cpp:130]   --->   Operation 5846 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5847 [1/2] (8.61ns)   --->   "%call_ret32 = call i128 @CORDIC_V, i16 %select_ln215, i16 %select_ln215_1, i8 %cordic_phase_V" [src/QRD.cpp:215]   --->   Operation 5847 'call' 'call_ret32' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 5848 [1/1] (0.00ns)   --->   "%temp_c1_o1_14 = extractvalue i128 %call_ret32" [src/QRD.cpp:215]   --->   Operation 5848 'extractvalue' 'temp_c1_o1_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5849 [1/1] (0.00ns)   --->   "%temp_c1_o2_6 = extractvalue i128 %call_ret32" [src/QRD.cpp:215]   --->   Operation 5849 'extractvalue' 'temp_c1_o2_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5850 [1/1] (0.35ns)   --->   "%select_ln216 = select i1 %icmp_ln215, i16 %agg_tmp719_0_load_1, i16 %agg_tmp716_0_load_1" [src/QRD.cpp:216]   --->   Operation 5850 'select' 'select_ln216' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5851 [1/1] (0.35ns)   --->   "%select_ln216_1 = select i1 %icmp_ln215, i16 %agg_tmp729_0_load_1, i16 %agg_tmp726_0_load_1" [src/QRD.cpp:216]   --->   Operation 5851 'select' 'select_ln216_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5852 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i64 %temp_c1_o2_6" [src/QRD.cpp:216]   --->   Operation 5852 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5853 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i64 %bitcast_ln216" [src/QRD.cpp:216]   --->   Operation 5853 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5854 [1/1] (0.37ns)   --->   "%ireg_100 = xor i64 %bitcast_ln216, i64 9223372036854775808" [src/QRD.cpp:216]   --->   Operation 5854 'xor' 'ireg_100' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5855 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln216, i32 63"   --->   Operation 5855 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5856 [1/1] (0.00ns)   --->   "%exp_tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_100, i32 52, i32 62"   --->   Operation 5856 'partselect' 'exp_tmp_50' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5857 [1/1] (0.00ns)   --->   "%zext_ln501_103 = zext i11 %exp_tmp_50"   --->   Operation 5857 'zext' 'zext_ln501_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5858 [1/1] (0.00ns)   --->   "%trunc_ln574_45 = trunc i64 %ireg_100"   --->   Operation 5858 'trunc' 'trunc_ln574_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5859 [1/1] (0.00ns)   --->   "%p_Result_213 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_45"   --->   Operation 5859 'bitconcatenate' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5860 [1/1] (0.00ns)   --->   "%zext_ln578_41 = zext i53 %p_Result_213"   --->   Operation 5860 'zext' 'zext_ln578_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5861 [1/1] (1.10ns)   --->   "%man_V_148 = sub i54 0, i54 %zext_ln578_41"   --->   Operation 5861 'sub' 'man_V_148' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5862 [1/1] (0.40ns)   --->   "%man_V_149 = select i1 %tmp_175, i54 %zext_ln578_41, i54 %man_V_148"   --->   Operation 5862 'select' 'man_V_149' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5863 [1/1] (1.13ns)   --->   "%icmp_ln580_103 = icmp_eq  i63 %trunc_ln216, i63 0"   --->   Operation 5863 'icmp' 'icmp_ln580_103' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5864 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_103, void, void %ap_fixed_base.exit4039"   --->   Operation 5864 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_42 : Operation 5865 [1/1] (0.80ns)   --->   "%F2_46 = sub i12 1075, i12 %zext_ln501_103"   --->   Operation 5865 'sub' 'F2_46' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5866 [1/1] (0.97ns)   --->   "%icmp_ln590_116 = icmp_sgt  i12 %F2_46, i12 8"   --->   Operation 5866 'icmp' 'icmp_ln590_116' <Predicate = (!icmp_ln580_103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5867 [1/1] (0.80ns)   --->   "%add_ln590_116 = add i12 %F2_46, i12 4088"   --->   Operation 5867 'add' 'add_ln590_116' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5868 [1/1] (0.80ns)   --->   "%sub_ln590_116 = sub i12 8, i12 %F2_46"   --->   Operation 5868 'sub' 'sub_ln590_116' <Predicate = (!icmp_ln580_103)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5869 [1/1] (0.37ns)   --->   "%sh_amt_46 = select i1 %icmp_ln590_116, i12 %add_ln590_116, i12 %sub_ln590_116"   --->   Operation 5869 'select' 'sh_amt_46' <Predicate = (!icmp_ln580_103)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5870 [1/1] (0.00ns)   --->   "%sext_ln590_46 = sext i12 %sh_amt_46"   --->   Operation 5870 'sext' 'sext_ln590_46' <Predicate = (!icmp_ln580_103)> <Delay = 0.00>
ST_42 : Operation 5871 [1/1] (0.97ns)   --->   "%icmp_ln591_116 = icmp_eq  i12 %F2_46, i12 8"   --->   Operation 5871 'icmp' 'icmp_ln591_116' <Predicate = (!icmp_ln580_103)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5872 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_116, void, void"   --->   Operation 5872 'br' 'br_ln191' <Predicate = (!icmp_ln580_103)> <Delay = 0.00>
ST_42 : Operation 5873 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_116, void, void"   --->   Operation 5873 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116)> <Delay = 0.00>
ST_42 : Operation 5874 [1/1] (0.00ns)   --->   "%trunc_ln611_4 = trunc i54 %man_V_149"   --->   Operation 5874 'trunc' 'trunc_ln611_4' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.00>
ST_42 : Operation 5875 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_46, i32 4, i32 11"   --->   Operation 5875 'partselect' 'tmp_181' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.00>
ST_42 : Operation 5876 [1/1] (0.84ns)   --->   "%icmp_ln612_46 = icmp_eq  i8 %tmp_181, i8 0"   --->   Operation 5876 'icmp' 'icmp_ln612_46' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5877 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_46, void %ap_fixed_base.exit4039, void"   --->   Operation 5877 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116)> <Delay = 0.57>
ST_42 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln590_46cast = trunc i31 %sext_ln590_46"   --->   Operation 5878 'trunc' 'sext_ln590_46cast' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.00>
ST_42 : Operation 5879 [1/1] (0.90ns)   --->   "%shl_ln613_116 = shl i16 %trunc_ln611_4, i16 %sext_ln590_46cast"   --->   Operation 5879 'shl' 'shl_ln613_116' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5880 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4039"   --->   Operation 5880 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & !icmp_ln590_116 & icmp_ln612_46)> <Delay = 0.57>
ST_42 : Operation 5881 [1/1] (0.97ns)   --->   "%icmp_ln594_116 = icmp_ult  i12 %sh_amt_46, i12 54"   --->   Operation 5881 'icmp' 'icmp_ln594_116' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5882 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_116, void, void"   --->   Operation 5882 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116)> <Delay = 0.00>
ST_42 : Operation 5883 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_100, i32 63"   --->   Operation 5883 'bitselect' 'tmp_183' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.00>
ST_42 : Operation 5884 [1/1] (0.17ns)   --->   "%select_ln597_46 = select i1 %tmp_183, i16 65535, i16 0"   --->   Operation 5884 'select' 'select_ln597_46' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 5885 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4039"   --->   Operation 5885 'br' 'br_ln0' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & !icmp_ln594_116)> <Delay = 0.57>
ST_42 : Operation 5886 [1/1] (0.00ns)   --->   "%trunc_ln595_51 = trunc i12 %sh_amt_46"   --->   Operation 5886 'trunc' 'trunc_ln595_51' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_42 : Operation 5887 [1/1] (0.00ns)   --->   "%zext_ln595_46 = zext i6 %trunc_ln595_51"   --->   Operation 5887 'zext' 'zext_ln595_46' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_42 : Operation 5888 [1/1] (1.50ns)   --->   "%ashr_ln595_116 = ashr i54 %man_V_149, i54 %zext_ln595_46"   --->   Operation 5888 'ashr' 'ashr_ln595_116' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5889 [1/1] (0.00ns)   --->   "%trunc_ln595_52 = trunc i54 %ashr_ln595_116"   --->   Operation 5889 'trunc' 'trunc_ln595_52' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.00>
ST_42 : Operation 5890 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4039"   --->   Operation 5890 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & !icmp_ln591_116 & icmp_ln590_116 & icmp_ln594_116)> <Delay = 0.57>
ST_42 : Operation 5891 [1/1] (0.00ns)   --->   "%trunc_ln592_46 = trunc i54 %man_V_149"   --->   Operation 5891 'trunc' 'trunc_ln592_46' <Predicate = (!icmp_ln580_103 & icmp_ln591_116)> <Delay = 0.00>
ST_42 : Operation 5892 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4039"   --->   Operation 5892 'br' 'br_ln191' <Predicate = (!icmp_ln580_103 & icmp_ln591_116)> <Delay = 0.57>

State 43 <SV = 11> <Delay = 2.59>
ST_43 : Operation 5893 [1/1] (0.00ns)   --->   "%this_V_25_0 = phi i16 %trunc_ln592_46, void, i16 %select_ln597_46, void, i16 %trunc_ln595_52, void, i16 %shl_ln613_116, void, i16 0, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2583.split, i16 0, void"   --->   Operation 5893 'phi' 'this_V_25_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5894 [2/2] (2.59ns)   --->   "%call_ret34 = call i128 @CORDIC_R, i16 %select_ln216, i16 %select_ln216_1, i16 %this_V_25_0, i8 %cordic_phase_V" [src/QRD.cpp:216]   --->   Operation 5894 'call' 'call_ret34' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 12> <Delay = 8.61>
ST_44 : Operation 5895 [1/2] (8.61ns)   --->   "%call_ret34 = call i128 @CORDIC_R, i16 %select_ln216, i16 %select_ln216_1, i16 %this_V_25_0, i8 %cordic_phase_V" [src/QRD.cpp:216]   --->   Operation 5895 'call' 'call_ret34' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 5896 [1/1] (0.00ns)   --->   "%temp_c2_o1_13 = extractvalue i128 %call_ret34" [src/QRD.cpp:216]   --->   Operation 5896 'extractvalue' 'temp_c2_o1_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5897 [1/1] (0.00ns)   --->   "%temp_c2_o2_13 = extractvalue i128 %call_ret34" [src/QRD.cpp:216]   --->   Operation 5897 'extractvalue' 'temp_c2_o2_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5898 [1/1] (0.00ns)   --->   "%ireg_101 = bitcast i64 %temp_c1_o1_14"   --->   Operation 5898 'bitcast' 'ireg_101' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5899 [1/1] (0.00ns)   --->   "%trunc_ln564_38 = trunc i64 %ireg_101"   --->   Operation 5899 'trunc' 'trunc_ln564_38' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5900 [1/1] (0.00ns)   --->   "%p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_101, i32 63"   --->   Operation 5900 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5901 [1/1] (0.00ns)   --->   "%exp_tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_101, i32 52, i32 62"   --->   Operation 5901 'partselect' 'exp_tmp_51' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5902 [1/1] (0.00ns)   --->   "%zext_ln501_106 = zext i11 %exp_tmp_51"   --->   Operation 5902 'zext' 'zext_ln501_106' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5903 [1/1] (0.00ns)   --->   "%trunc_ln574_46 = trunc i64 %ireg_101"   --->   Operation 5903 'trunc' 'trunc_ln574_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5904 [1/1] (0.00ns)   --->   "%p_Result_215 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_46"   --->   Operation 5904 'bitconcatenate' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5905 [1/1] (0.00ns)   --->   "%zext_ln578_46 = zext i53 %p_Result_215"   --->   Operation 5905 'zext' 'zext_ln578_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5906 [1/1] (1.10ns)   --->   "%man_V_155 = sub i54 0, i54 %zext_ln578_46"   --->   Operation 5906 'sub' 'man_V_155' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5907 [1/1] (0.40ns)   --->   "%man_V_158 = select i1 %p_Result_214, i54 %man_V_155, i54 %zext_ln578_46"   --->   Operation 5907 'select' 'man_V_158' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5908 [1/1] (1.13ns)   --->   "%icmp_ln580_106 = icmp_eq  i63 %trunc_ln564_38, i63 0"   --->   Operation 5908 'icmp' 'icmp_ln580_106' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5909 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580_106, void, void %ap_fixed_base.exit4010"   --->   Operation 5909 'br' 'br_ln191' <Predicate = true> <Delay = 0.57>
ST_44 : Operation 5910 [1/1] (0.80ns)   --->   "%F2_50 = sub i12 1075, i12 %zext_ln501_106"   --->   Operation 5910 'sub' 'F2_50' <Predicate = (!icmp_ln580_106)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5911 [1/1] (0.97ns)   --->   "%icmp_ln590_117 = icmp_sgt  i12 %F2_50, i12 8"   --->   Operation 5911 'icmp' 'icmp_ln590_117' <Predicate = (!icmp_ln580_106)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5912 [1/1] (0.80ns)   --->   "%add_ln590_117 = add i12 %F2_50, i12 4088"   --->   Operation 5912 'add' 'add_ln590_117' <Predicate = (!icmp_ln580_106)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5913 [1/1] (0.80ns)   --->   "%sub_ln590_117 = sub i12 8, i12 %F2_50"   --->   Operation 5913 'sub' 'sub_ln590_117' <Predicate = (!icmp_ln580_106)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5914 [1/1] (0.37ns)   --->   "%sh_amt_50 = select i1 %icmp_ln590_117, i12 %add_ln590_117, i12 %sub_ln590_117"   --->   Operation 5914 'select' 'sh_amt_50' <Predicate = (!icmp_ln580_106)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln590_50 = sext i12 %sh_amt_50"   --->   Operation 5915 'sext' 'sext_ln590_50' <Predicate = (!icmp_ln580_106)> <Delay = 0.00>
ST_44 : Operation 5916 [1/1] (0.97ns)   --->   "%icmp_ln591_117 = icmp_eq  i12 %F2_50, i12 8"   --->   Operation 5916 'icmp' 'icmp_ln591_117' <Predicate = (!icmp_ln580_106)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5917 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_117, void, void"   --->   Operation 5917 'br' 'br_ln191' <Predicate = (!icmp_ln580_106)> <Delay = 0.00>
ST_44 : Operation 5918 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_117, void, void"   --->   Operation 5918 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117)> <Delay = 0.00>
ST_44 : Operation 5919 [1/1] (0.00ns)   --->   "%trunc_ln611_8 = trunc i54 %man_V_158"   --->   Operation 5919 'trunc' 'trunc_ln611_8' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.00>
ST_44 : Operation 5920 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_50, i32 4, i32 11"   --->   Operation 5920 'partselect' 'tmp_192' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.00>
ST_44 : Operation 5921 [1/1] (0.84ns)   --->   "%icmp_ln612_50 = icmp_eq  i8 %tmp_192, i8 0"   --->   Operation 5921 'icmp' 'icmp_ln612_50' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5922 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612_50, void %ap_fixed_base.exit4010, void"   --->   Operation 5922 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117)> <Delay = 0.57>
ST_44 : Operation 5923 [1/1] (0.00ns)   --->   "%sext_ln590_50cast = trunc i31 %sext_ln590_50"   --->   Operation 5923 'trunc' 'sext_ln590_50cast' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.00>
ST_44 : Operation 5924 [1/1] (0.90ns)   --->   "%shl_ln613_117 = shl i16 %trunc_ln611_8, i16 %sext_ln590_50cast"   --->   Operation 5924 'shl' 'shl_ln613_117' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5925 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4010"   --->   Operation 5925 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & !icmp_ln590_117 & icmp_ln612_50)> <Delay = 0.57>
ST_44 : Operation 5926 [1/1] (0.97ns)   --->   "%icmp_ln594_117 = icmp_ult  i12 %sh_amt_50, i12 54"   --->   Operation 5926 'icmp' 'icmp_ln594_117' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5927 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_117, void, void"   --->   Operation 5927 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117)> <Delay = 0.00>
ST_44 : Operation 5928 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_101, i32 63"   --->   Operation 5928 'bitselect' 'tmp_194' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.00>
ST_44 : Operation 5929 [1/1] (0.17ns)   --->   "%select_ln597_50 = select i1 %tmp_194, i16 65535, i16 0"   --->   Operation 5929 'select' 'select_ln597_50' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 5930 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit4010"   --->   Operation 5930 'br' 'br_ln0' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & !icmp_ln594_117)> <Delay = 0.57>
ST_44 : Operation 5931 [1/1] (0.00ns)   --->   "%trunc_ln595_59 = trunc i12 %sh_amt_50"   --->   Operation 5931 'trunc' 'trunc_ln595_59' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_44 : Operation 5932 [1/1] (0.00ns)   --->   "%zext_ln595_50 = zext i6 %trunc_ln595_59"   --->   Operation 5932 'zext' 'zext_ln595_50' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_44 : Operation 5933 [1/1] (1.50ns)   --->   "%ashr_ln595_117 = ashr i54 %man_V_158, i54 %zext_ln595_50"   --->   Operation 5933 'ashr' 'ashr_ln595_117' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5934 [1/1] (0.00ns)   --->   "%trunc_ln595_60 = trunc i54 %ashr_ln595_117"   --->   Operation 5934 'trunc' 'trunc_ln595_60' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.00>
ST_44 : Operation 5935 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4010"   --->   Operation 5935 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & !icmp_ln591_117 & icmp_ln590_117 & icmp_ln594_117)> <Delay = 0.57>
ST_44 : Operation 5936 [1/1] (0.00ns)   --->   "%trunc_ln592_50 = trunc i54 %man_V_158"   --->   Operation 5936 'trunc' 'trunc_ln592_50' <Predicate = (!icmp_ln580_106 & icmp_ln591_117)> <Delay = 0.00>
ST_44 : Operation 5937 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit4010"   --->   Operation 5937 'br' 'br_ln191' <Predicate = (!icmp_ln580_106 & icmp_ln591_117)> <Delay = 0.57>

State 45 <SV = 13> <Delay = 4.28>
ST_45 : Operation 5938 [1/1] (0.00ns)   --->   "%storemerge5_i4009 = phi i16 %trunc_ln592_50, void, i16 %select_ln597_50, void, i16 %trunc_ln595_60, void, i16 %shl_ln613_117, void, i16 0, void %ap_fixed_base.exit4039, i16 0, void"   --->   Operation 5938 'phi' 'storemerge5_i4009' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5939 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i4 %i_11" [src/QRD.cpp:217]   --->   Operation 5939 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5940 [1/1] (0.58ns)   --->   "%icmp_ln217 = icmp_eq  i3 %trunc_ln217, i3 4" [src/QRD.cpp:217]   --->   Operation 5940 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5941 [1/1] (0.00ns)   --->   "%ireg_102 = bitcast i64 %temp_c2_o1_13"   --->   Operation 5941 'bitcast' 'ireg_102' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5942 [1/1] (0.00ns)   --->   "%trunc_ln564_41 = trunc i64 %ireg_102"   --->   Operation 5942 'trunc' 'trunc_ln564_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5943 [1/1] (0.00ns)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 5943 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5944 [1/1] (0.00ns)   --->   "%exp_tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_102, i32 52, i32 62"   --->   Operation 5944 'partselect' 'exp_tmp_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5945 [1/1] (0.00ns)   --->   "%zext_ln501_108 = zext i11 %exp_tmp_53"   --->   Operation 5945 'zext' 'zext_ln501_108' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5946 [1/1] (0.00ns)   --->   "%trunc_ln574_49 = trunc i64 %ireg_102"   --->   Operation 5946 'trunc' 'trunc_ln574_49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5947 [1/1] (0.00ns)   --->   "%p_Result_217 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_49"   --->   Operation 5947 'bitconcatenate' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5948 [1/1] (0.00ns)   --->   "%zext_ln578_49 = zext i53 %p_Result_217"   --->   Operation 5948 'zext' 'zext_ln578_49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5949 [1/1] (1.10ns)   --->   "%man_V_184 = sub i54 0, i54 %zext_ln578_49"   --->   Operation 5949 'sub' 'man_V_184' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5950 [1/1] (0.40ns)   --->   "%man_V_187 = select i1 %p_Result_216, i54 %man_V_184, i54 %zext_ln578_49"   --->   Operation 5950 'select' 'man_V_187' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5951 [1/1] (1.13ns)   --->   "%icmp_ln580_108 = icmp_eq  i63 %trunc_ln564_41, i63 0"   --->   Operation 5951 'icmp' 'icmp_ln580_108' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5952 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %arrayidx681270.0.0.024456.case.7, void %arrayidx676269.0.0.024355.exit.thread" [src/QRD.cpp:217]   --->   Operation 5952 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5953 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_108, void, void %arrayidx681270.0.0.024456.case.7.ap_fixed_base.exit3923_crit_edge"   --->   Operation 5953 'br' 'br_ln191' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5954 [1/1] (0.80ns)   --->   "%F2_56 = sub i12 1075, i12 %zext_ln501_108"   --->   Operation 5954 'sub' 'F2_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5955 [1/1] (0.97ns)   --->   "%icmp_ln590_119 = icmp_sgt  i12 %F2_56, i12 8"   --->   Operation 5955 'icmp' 'icmp_ln590_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5956 [1/1] (0.80ns)   --->   "%add_ln590_119 = add i12 %F2_56, i12 4088"   --->   Operation 5956 'add' 'add_ln590_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5957 [1/1] (0.80ns)   --->   "%sub_ln590_119 = sub i12 8, i12 %F2_56"   --->   Operation 5957 'sub' 'sub_ln590_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5958 [1/1] (0.37ns)   --->   "%sh_amt_56 = select i1 %icmp_ln590_119, i12 %add_ln590_119, i12 %sub_ln590_119"   --->   Operation 5958 'select' 'sh_amt_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln590_56 = sext i12 %sh_amt_56"   --->   Operation 5959 'sext' 'sext_ln590_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 5960 [1/1] (0.97ns)   --->   "%icmp_ln591_119 = icmp_eq  i12 %F2_56, i12 8"   --->   Operation 5960 'icmp' 'icmp_ln591_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5961 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_119, void, void"   --->   Operation 5961 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 5962 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_119, void, void"   --->   Operation 5962 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119)> <Delay = 0.00>
ST_45 : Operation 5963 [1/1] (0.00ns)   --->   "%trunc_ln611_14 = trunc i54 %man_V_187"   --->   Operation 5963 'trunc' 'trunc_ln611_14' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_45 : Operation 5964 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_56, i32 4, i32 11"   --->   Operation 5964 'partselect' 'tmp_210' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_45 : Operation 5965 [1/1] (0.84ns)   --->   "%icmp_ln612_56 = icmp_eq  i8 %tmp_210, i8 0"   --->   Operation 5965 'icmp' 'icmp_ln612_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5966 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_56, void %.ap_fixed_base.exit3923_crit_edge, void"   --->   Operation 5966 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119)> <Delay = 0.00>
ST_45 : Operation 5967 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp719_0"   --->   Operation 5967 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & !icmp_ln612_56)> <Delay = 0.62>
ST_45 : Operation 5968 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3923"   --->   Operation 5968 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & !icmp_ln612_56)> <Delay = 0.00>
ST_45 : Operation 5969 [1/1] (0.00ns)   --->   "%sext_ln590_56cast = trunc i31 %sext_ln590_56"   --->   Operation 5969 'trunc' 'sext_ln590_56cast' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.00>
ST_45 : Operation 5970 [1/1] (0.90ns)   --->   "%shl_ln613_119 = shl i16 %trunc_ln611_14, i16 %sext_ln590_56cast"   --->   Operation 5970 'shl' 'shl_ln613_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5971 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_119, i16 %agg_tmp719_0"   --->   Operation 5971 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.62>
ST_45 : Operation 5972 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3923"   --->   Operation 5972 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & !icmp_ln590_119 & icmp_ln612_56)> <Delay = 0.00>
ST_45 : Operation 5973 [1/1] (0.97ns)   --->   "%icmp_ln594_119 = icmp_ult  i12 %sh_amt_56, i12 54"   --->   Operation 5973 'icmp' 'icmp_ln594_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5974 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_119, void, void"   --->   Operation 5974 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119)> <Delay = 0.00>
ST_45 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 5975 'bitselect' 'tmp_213' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5976 [1/1] (0.17ns)   --->   "%select_ln597_56 = select i1 %tmp_213, i16 65535, i16 0"   --->   Operation 5976 'select' 'select_ln597_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 5977 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_56, i16 %agg_tmp719_0"   --->   Operation 5977 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.62>
ST_45 : Operation 5978 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit3923"   --->   Operation 5978 'br' 'br_ln0' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & !icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5979 [1/1] (0.00ns)   --->   "%trunc_ln595_71 = trunc i12 %sh_amt_56"   --->   Operation 5979 'trunc' 'trunc_ln595_71' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5980 [1/1] (0.00ns)   --->   "%zext_ln595_56 = zext i6 %trunc_ln595_71"   --->   Operation 5980 'zext' 'zext_ln595_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5981 [1/1] (1.50ns)   --->   "%ashr_ln595_119 = ashr i54 %man_V_187, i54 %zext_ln595_56"   --->   Operation 5981 'ashr' 'ashr_ln595_119' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5982 [1/1] (0.00ns)   --->   "%trunc_ln595_72 = trunc i54 %ashr_ln595_119"   --->   Operation 5982 'trunc' 'trunc_ln595_72' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5983 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_72, i16 %agg_tmp719_0"   --->   Operation 5983 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.62>
ST_45 : Operation 5984 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3923"   --->   Operation 5984 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_119 & icmp_ln590_119 & icmp_ln594_119)> <Delay = 0.00>
ST_45 : Operation 5985 [1/1] (0.00ns)   --->   "%trunc_ln592_56 = trunc i54 %man_V_187"   --->   Operation 5985 'trunc' 'trunc_ln592_56' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & icmp_ln591_119)> <Delay = 0.00>
ST_45 : Operation 5986 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_56, i16 %agg_tmp719_0"   --->   Operation 5986 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & icmp_ln591_119)> <Delay = 0.62>
ST_45 : Operation 5987 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3923"   --->   Operation 5987 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_108 & icmp_ln591_119)> <Delay = 0.00>
ST_45 : Operation 5988 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp719_0"   --->   Operation 5988 'store' 'store_ln191' <Predicate = (!icmp_ln217 & icmp_ln580_108)> <Delay = 0.62>
ST_45 : Operation 5989 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3923"   --->   Operation 5989 'br' 'br_ln191' <Predicate = (!icmp_ln217 & icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 5990 [1/1] (0.00ns)   --->   "%ireg_104 = bitcast i64 %temp_c2_o2_13"   --->   Operation 5990 'bitcast' 'ireg_104' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5991 [1/1] (0.00ns)   --->   "%trunc_ln564_50 = trunc i64 %ireg_104"   --->   Operation 5991 'trunc' 'trunc_ln564_50' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5992 [1/1] (0.00ns)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_104, i32 63"   --->   Operation 5992 'bitselect' 'p_Result_220' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5993 [1/1] (0.00ns)   --->   "%exp_tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_104, i32 52, i32 62"   --->   Operation 5993 'partselect' 'exp_tmp_117' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5994 [1/1] (0.00ns)   --->   "%zext_ln501_111 = zext i11 %exp_tmp_117"   --->   Operation 5994 'zext' 'zext_ln501_111' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5995 [1/1] (0.00ns)   --->   "%trunc_ln574_58 = trunc i64 %ireg_104"   --->   Operation 5995 'trunc' 'trunc_ln574_58' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5996 [1/1] (0.00ns)   --->   "%p_Result_221 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_58"   --->   Operation 5996 'bitconcatenate' 'p_Result_221' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5997 [1/1] (0.00ns)   --->   "%zext_ln578_58 = zext i53 %p_Result_221"   --->   Operation 5997 'zext' 'zext_ln578_58' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 5998 [1/1] (1.10ns)   --->   "%man_V_265 = sub i54 0, i54 %zext_ln578_58"   --->   Operation 5998 'sub' 'man_V_265' <Predicate = (!icmp_ln217)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5999 [1/1] (0.40ns)   --->   "%man_V_268 = select i1 %p_Result_220, i54 %man_V_265, i54 %zext_ln578_58"   --->   Operation 5999 'select' 'man_V_268' <Predicate = (!icmp_ln217)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6000 [1/1] (1.13ns)   --->   "%icmp_ln580_111 = icmp_eq  i63 %trunc_ln564_50, i63 0"   --->   Operation 6000 'icmp' 'icmp_ln580_111' <Predicate = (!icmp_ln217)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6001 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_111, void, void %ap_fixed_base.exit3923.arrayidx681270.0.0.024456.exit_crit_edge"   --->   Operation 6001 'br' 'br_ln191' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6002 [1/1] (0.80ns)   --->   "%F2_66 = sub i12 1075, i12 %zext_ln501_111"   --->   Operation 6002 'sub' 'F2_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6003 [1/1] (0.97ns)   --->   "%icmp_ln590_121 = icmp_sgt  i12 %F2_66, i12 8"   --->   Operation 6003 'icmp' 'icmp_ln590_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6004 [1/1] (0.80ns)   --->   "%add_ln590_121 = add i12 %F2_66, i12 4088"   --->   Operation 6004 'add' 'add_ln590_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6005 [1/1] (0.80ns)   --->   "%sub_ln590_121 = sub i12 8, i12 %F2_66"   --->   Operation 6005 'sub' 'sub_ln590_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6006 [1/1] (0.37ns)   --->   "%sh_amt_66 = select i1 %icmp_ln590_121, i12 %add_ln590_121, i12 %sub_ln590_121"   --->   Operation 6006 'select' 'sh_amt_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6007 [1/1] (0.00ns)   --->   "%sext_ln590_66 = sext i12 %sh_amt_66"   --->   Operation 6007 'sext' 'sext_ln590_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.00>
ST_45 : Operation 6008 [1/1] (0.97ns)   --->   "%icmp_ln591_121 = icmp_eq  i12 %F2_66, i12 8"   --->   Operation 6008 'icmp' 'icmp_ln591_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6009 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_121, void, void"   --->   Operation 6009 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111)> <Delay = 0.00>
ST_45 : Operation 6010 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_121, void, void"   --->   Operation 6010 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121)> <Delay = 0.00>
ST_45 : Operation 6011 [1/1] (0.00ns)   --->   "%trunc_ln611_24 = trunc i54 %man_V_268"   --->   Operation 6011 'trunc' 'trunc_ln611_24' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_45 : Operation 6012 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_66, i32 4, i32 11"   --->   Operation 6012 'partselect' 'tmp_240' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_45 : Operation 6013 [1/1] (0.84ns)   --->   "%icmp_ln612_66 = icmp_eq  i8 %tmp_240, i8 0"   --->   Operation 6013 'icmp' 'icmp_ln612_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6014 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_66, void %.arrayidx681270.0.0.024456.exit_crit_edge, void"   --->   Operation 6014 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121)> <Delay = 0.00>
ST_45 : Operation 6015 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp729_0"   --->   Operation 6015 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.62>
ST_45 : Operation 6016 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_782"   --->   Operation 6016 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.42>
ST_45 : Operation 6017 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6017 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & !icmp_ln612_66)> <Delay = 0.42>
ST_45 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln590_66cast = trunc i31 %sext_ln590_66"   --->   Operation 6018 'trunc' 'sext_ln590_66cast' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.00>
ST_45 : Operation 6019 [1/1] (0.90ns)   --->   "%shl_ln613_121 = shl i16 %trunc_ln611_24, i16 %sext_ln590_66cast"   --->   Operation 6019 'shl' 'shl_ln613_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6020 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_121, i16 %agg_tmp729_0"   --->   Operation 6020 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.62>
ST_45 : Operation 6021 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_782"   --->   Operation 6021 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.42>
ST_45 : Operation 6022 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6022 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & !icmp_ln590_121 & icmp_ln612_66)> <Delay = 0.42>
ST_45 : Operation 6023 [1/1] (0.97ns)   --->   "%icmp_ln594_121 = icmp_ult  i12 %sh_amt_66, i12 54"   --->   Operation 6023 'icmp' 'icmp_ln594_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6024 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_121, void, void"   --->   Operation 6024 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121)> <Delay = 0.00>
ST_45 : Operation 6025 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_104, i32 63"   --->   Operation 6025 'bitselect' 'tmp_242' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.00>
ST_45 : Operation 6026 [1/1] (0.17ns)   --->   "%select_ln597_66 = select i1 %tmp_242, i16 65535, i16 0"   --->   Operation 6026 'select' 'select_ln597_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6027 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_66, i16 %agg_tmp729_0"   --->   Operation 6027 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.62>
ST_45 : Operation 6028 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_782"   --->   Operation 6028 'store' 'store_ln0' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.42>
ST_45 : Operation 6029 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6029 'br' 'br_ln0' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & !icmp_ln594_121)> <Delay = 0.42>
ST_45 : Operation 6030 [1/1] (0.00ns)   --->   "%trunc_ln595_91 = trunc i12 %sh_amt_66"   --->   Operation 6030 'trunc' 'trunc_ln595_91' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_45 : Operation 6031 [1/1] (0.00ns)   --->   "%zext_ln595_66 = zext i6 %trunc_ln595_91"   --->   Operation 6031 'zext' 'zext_ln595_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_45 : Operation 6032 [1/1] (1.50ns)   --->   "%ashr_ln595_121 = ashr i54 %man_V_268, i54 %zext_ln595_66"   --->   Operation 6032 'ashr' 'ashr_ln595_121' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6033 [1/1] (0.00ns)   --->   "%trunc_ln595_92 = trunc i54 %ashr_ln595_121"   --->   Operation 6033 'trunc' 'trunc_ln595_92' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.00>
ST_45 : Operation 6034 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_92, i16 %agg_tmp729_0"   --->   Operation 6034 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.62>
ST_45 : Operation 6035 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_782"   --->   Operation 6035 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.42>
ST_45 : Operation 6036 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6036 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & !icmp_ln591_121 & icmp_ln590_121 & icmp_ln594_121)> <Delay = 0.42>
ST_45 : Operation 6037 [1/1] (0.00ns)   --->   "%trunc_ln592_66 = trunc i54 %man_V_268"   --->   Operation 6037 'trunc' 'trunc_ln592_66' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & icmp_ln591_121)> <Delay = 0.00>
ST_45 : Operation 6038 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_66, i16 %agg_tmp729_0"   --->   Operation 6038 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & icmp_ln591_121)> <Delay = 0.62>
ST_45 : Operation 6039 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_782"   --->   Operation 6039 'store' 'store_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & icmp_ln591_121)> <Delay = 0.42>
ST_45 : Operation 6040 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6040 'br' 'br_ln191' <Predicate = (!icmp_ln217 & !icmp_ln580_111 & icmp_ln591_121)> <Delay = 0.42>
ST_45 : Operation 6041 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp729_0"   --->   Operation 6041 'store' 'store_ln191' <Predicate = (!icmp_ln217 & icmp_ln580_111)> <Delay = 0.62>
ST_45 : Operation 6042 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_782"   --->   Operation 6042 'store' 'store_ln191' <Predicate = (!icmp_ln217 & icmp_ln580_111)> <Delay = 0.42>
ST_45 : Operation 6043 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6043 'br' 'br_ln191' <Predicate = (!icmp_ln217 & icmp_ln580_111)> <Delay = 0.42>
ST_45 : Operation 6044 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_108, void, void %arrayidx676269.0.0.024355.exit.thread.ap_fixed_base.exit3981_crit_edge"   --->   Operation 6044 'br' 'br_ln191' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6045 [1/1] (0.80ns)   --->   "%F2_55 = sub i12 1075, i12 %zext_ln501_108"   --->   Operation 6045 'sub' 'F2_55' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6046 [1/1] (0.97ns)   --->   "%icmp_ln590_118 = icmp_sgt  i12 %F2_55, i12 8"   --->   Operation 6046 'icmp' 'icmp_ln590_118' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6047 [1/1] (0.80ns)   --->   "%add_ln590_118 = add i12 %F2_55, i12 4088"   --->   Operation 6047 'add' 'add_ln590_118' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6048 [1/1] (0.80ns)   --->   "%sub_ln590_118 = sub i12 8, i12 %F2_55"   --->   Operation 6048 'sub' 'sub_ln590_118' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6049 [1/1] (0.37ns)   --->   "%sh_amt_55 = select i1 %icmp_ln590_118, i12 %add_ln590_118, i12 %sub_ln590_118"   --->   Operation 6049 'select' 'sh_amt_55' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6050 [1/1] (0.00ns)   --->   "%sext_ln590_55 = sext i12 %sh_amt_55"   --->   Operation 6050 'sext' 'sext_ln590_55' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 6051 [1/1] (0.97ns)   --->   "%icmp_ln591_118 = icmp_eq  i12 %F2_55, i12 8"   --->   Operation 6051 'icmp' 'icmp_ln591_118' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6052 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_118, void, void"   --->   Operation 6052 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 6053 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_118, void, void"   --->   Operation 6053 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118)> <Delay = 0.00>
ST_45 : Operation 6054 [1/1] (0.00ns)   --->   "%trunc_ln611_13 = trunc i54 %man_V_187"   --->   Operation 6054 'trunc' 'trunc_ln611_13' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_45 : Operation 6055 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_55, i32 4, i32 11"   --->   Operation 6055 'partselect' 'tmp_209' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_45 : Operation 6056 [1/1] (0.84ns)   --->   "%icmp_ln612_55 = icmp_eq  i8 %tmp_209, i8 0"   --->   Operation 6056 'icmp' 'icmp_ln612_55' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6057 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_55, void %.ap_fixed_base.exit3981_crit_edge, void"   --->   Operation 6057 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118)> <Delay = 0.00>
ST_45 : Operation 6058 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp716_0"   --->   Operation 6058 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & !icmp_ln612_55)> <Delay = 0.62>
ST_45 : Operation 6059 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3981"   --->   Operation 6059 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & !icmp_ln612_55)> <Delay = 0.00>
ST_45 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln590_55cast = trunc i31 %sext_ln590_55"   --->   Operation 6060 'trunc' 'sext_ln590_55cast' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.00>
ST_45 : Operation 6061 [1/1] (0.90ns)   --->   "%shl_ln613_118 = shl i16 %trunc_ln611_13, i16 %sext_ln590_55cast"   --->   Operation 6061 'shl' 'shl_ln613_118' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6062 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_118, i16 %agg_tmp716_0"   --->   Operation 6062 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.62>
ST_45 : Operation 6063 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3981"   --->   Operation 6063 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & !icmp_ln590_118 & icmp_ln612_55)> <Delay = 0.00>
ST_45 : Operation 6064 [1/1] (0.97ns)   --->   "%icmp_ln594_118 = icmp_ult  i12 %sh_amt_55, i12 54"   --->   Operation 6064 'icmp' 'icmp_ln594_118' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6065 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_118, void, void"   --->   Operation 6065 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118)> <Delay = 0.00>
ST_45 : Operation 6066 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_102, i32 63"   --->   Operation 6066 'bitselect' 'tmp_212' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6067 [1/1] (0.17ns)   --->   "%select_ln597_55 = select i1 %tmp_212, i16 65535, i16 0"   --->   Operation 6067 'select' 'select_ln597_55' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6068 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_55, i16 %agg_tmp716_0"   --->   Operation 6068 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.62>
ST_45 : Operation 6069 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit3981"   --->   Operation 6069 'br' 'br_ln0' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & !icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6070 [1/1] (0.00ns)   --->   "%trunc_ln595_69 = trunc i12 %sh_amt_55"   --->   Operation 6070 'trunc' 'trunc_ln595_69' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6071 [1/1] (0.00ns)   --->   "%zext_ln595_55 = zext i6 %trunc_ln595_69"   --->   Operation 6071 'zext' 'zext_ln595_55' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6072 [1/1] (1.50ns)   --->   "%ashr_ln595_118 = ashr i54 %man_V_187, i54 %zext_ln595_55"   --->   Operation 6072 'ashr' 'ashr_ln595_118' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6073 [1/1] (0.00ns)   --->   "%trunc_ln595_70 = trunc i54 %ashr_ln595_118"   --->   Operation 6073 'trunc' 'trunc_ln595_70' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6074 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_70, i16 %agg_tmp716_0"   --->   Operation 6074 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.62>
ST_45 : Operation 6075 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3981"   --->   Operation 6075 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & !icmp_ln591_118 & icmp_ln590_118 & icmp_ln594_118)> <Delay = 0.00>
ST_45 : Operation 6076 [1/1] (0.00ns)   --->   "%trunc_ln592_55 = trunc i54 %man_V_187"   --->   Operation 6076 'trunc' 'trunc_ln592_55' <Predicate = (icmp_ln217 & !icmp_ln580_108 & icmp_ln591_118)> <Delay = 0.00>
ST_45 : Operation 6077 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_55, i16 %agg_tmp716_0"   --->   Operation 6077 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & icmp_ln591_118)> <Delay = 0.62>
ST_45 : Operation 6078 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3981"   --->   Operation 6078 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_108 & icmp_ln591_118)> <Delay = 0.00>
ST_45 : Operation 6079 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp716_0"   --->   Operation 6079 'store' 'store_ln191' <Predicate = (icmp_ln217 & icmp_ln580_108)> <Delay = 0.62>
ST_45 : Operation 6080 [1/1] (0.00ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit3981"   --->   Operation 6080 'br' 'br_ln191' <Predicate = (icmp_ln217 & icmp_ln580_108)> <Delay = 0.00>
ST_45 : Operation 6081 [1/1] (0.00ns)   --->   "%ireg_103 = bitcast i64 %temp_c2_o2_13"   --->   Operation 6081 'bitcast' 'ireg_103' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6082 [1/1] (0.00ns)   --->   "%trunc_ln564_49 = trunc i64 %ireg_103"   --->   Operation 6082 'trunc' 'trunc_ln564_49' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6083 [1/1] (0.00ns)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_103, i32 63"   --->   Operation 6083 'bitselect' 'p_Result_218' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6084 [1/1] (0.00ns)   --->   "%exp_tmp_116 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_103, i32 52, i32 62"   --->   Operation 6084 'partselect' 'exp_tmp_116' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6085 [1/1] (0.00ns)   --->   "%zext_ln501_110 = zext i11 %exp_tmp_116"   --->   Operation 6085 'zext' 'zext_ln501_110' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6086 [1/1] (0.00ns)   --->   "%trunc_ln574_57 = trunc i64 %ireg_103"   --->   Operation 6086 'trunc' 'trunc_ln574_57' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6087 [1/1] (0.00ns)   --->   "%p_Result_219 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_57"   --->   Operation 6087 'bitconcatenate' 'p_Result_219' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6088 [1/1] (0.00ns)   --->   "%zext_ln578_57 = zext i53 %p_Result_219"   --->   Operation 6088 'zext' 'zext_ln578_57' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6089 [1/1] (1.10ns)   --->   "%man_V_258 = sub i54 0, i54 %zext_ln578_57"   --->   Operation 6089 'sub' 'man_V_258' <Predicate = (icmp_ln217)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6090 [1/1] (0.40ns)   --->   "%man_V_261 = select i1 %p_Result_218, i54 %man_V_258, i54 %zext_ln578_57"   --->   Operation 6090 'select' 'man_V_261' <Predicate = (icmp_ln217)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6091 [1/1] (1.13ns)   --->   "%icmp_ln580_110 = icmp_eq  i63 %trunc_ln564_49, i63 0"   --->   Operation 6091 'icmp' 'icmp_ln580_110' <Predicate = (icmp_ln217)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6092 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln580_110, void, void %ap_fixed_base.exit3981.arrayidx681270.0.0.024456.exit_crit_edge"   --->   Operation 6092 'br' 'br_ln191' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_45 : Operation 6093 [1/1] (0.80ns)   --->   "%F2_65 = sub i12 1075, i12 %zext_ln501_110"   --->   Operation 6093 'sub' 'F2_65' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6094 [1/1] (0.97ns)   --->   "%icmp_ln590_120 = icmp_sgt  i12 %F2_65, i12 8"   --->   Operation 6094 'icmp' 'icmp_ln590_120' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6095 [1/1] (0.80ns)   --->   "%add_ln590_120 = add i12 %F2_65, i12 4088"   --->   Operation 6095 'add' 'add_ln590_120' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6096 [1/1] (0.80ns)   --->   "%sub_ln590_120 = sub i12 8, i12 %F2_65"   --->   Operation 6096 'sub' 'sub_ln590_120' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6097 [1/1] (0.37ns)   --->   "%sh_amt_65 = select i1 %icmp_ln590_120, i12 %add_ln590_120, i12 %sub_ln590_120"   --->   Operation 6097 'select' 'sh_amt_65' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6098 [1/1] (0.00ns)   --->   "%sext_ln590_65 = sext i12 %sh_amt_65"   --->   Operation 6098 'sext' 'sext_ln590_65' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.00>
ST_45 : Operation 6099 [1/1] (0.97ns)   --->   "%icmp_ln591_120 = icmp_eq  i12 %F2_65, i12 8"   --->   Operation 6099 'icmp' 'icmp_ln591_120' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6100 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591_120, void, void"   --->   Operation 6100 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110)> <Delay = 0.00>
ST_45 : Operation 6101 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590_120, void, void"   --->   Operation 6101 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120)> <Delay = 0.00>
ST_45 : Operation 6102 [1/1] (0.00ns)   --->   "%trunc_ln611_23 = trunc i54 %man_V_261"   --->   Operation 6102 'trunc' 'trunc_ln611_23' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_45 : Operation 6103 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_65, i32 4, i32 11"   --->   Operation 6103 'partselect' 'tmp_239' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_45 : Operation 6104 [1/1] (0.84ns)   --->   "%icmp_ln612_65 = icmp_eq  i8 %tmp_239, i8 0"   --->   Operation 6104 'icmp' 'icmp_ln612_65' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6105 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln612_65, void %.arrayidx681270.0.0.024456.exit_crit_edge708, void"   --->   Operation 6105 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120)> <Delay = 0.00>
ST_45 : Operation 6106 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp726_0"   --->   Operation 6106 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.62>
ST_45 : Operation 6107 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_581"   --->   Operation 6107 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.42>
ST_45 : Operation 6108 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6108 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & !icmp_ln612_65)> <Delay = 0.42>
ST_45 : Operation 6109 [1/1] (0.00ns)   --->   "%sext_ln590_65cast = trunc i31 %sext_ln590_65"   --->   Operation 6109 'trunc' 'sext_ln590_65cast' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.00>
ST_45 : Operation 6110 [1/1] (0.90ns)   --->   "%shl_ln613_120 = shl i16 %trunc_ln611_23, i16 %sext_ln590_65cast"   --->   Operation 6110 'shl' 'shl_ln613_120' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6111 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %shl_ln613_120, i16 %agg_tmp726_0"   --->   Operation 6111 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.62>
ST_45 : Operation 6112 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_581"   --->   Operation 6112 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.42>
ST_45 : Operation 6113 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6113 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & !icmp_ln590_120 & icmp_ln612_65)> <Delay = 0.42>
ST_45 : Operation 6114 [1/1] (0.97ns)   --->   "%icmp_ln594_120 = icmp_ult  i12 %sh_amt_65, i12 54"   --->   Operation 6114 'icmp' 'icmp_ln594_120' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6115 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594_120, void, void"   --->   Operation 6115 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120)> <Delay = 0.00>
ST_45 : Operation 6116 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_103, i32 63"   --->   Operation 6116 'bitselect' 'tmp_241' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.00>
ST_45 : Operation 6117 [1/1] (0.17ns)   --->   "%select_ln597_65 = select i1 %tmp_241, i16 65535, i16 0"   --->   Operation 6117 'select' 'select_ln597_65' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 6118 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %select_ln597_65, i16 %agg_tmp726_0"   --->   Operation 6118 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.62>
ST_45 : Operation 6119 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %mux_case_581"   --->   Operation 6119 'store' 'store_ln0' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.42>
ST_45 : Operation 6120 [1/1] (0.42ns)   --->   "%br_ln0 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6120 'br' 'br_ln0' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & !icmp_ln594_120)> <Delay = 0.42>
ST_45 : Operation 6121 [1/1] (0.00ns)   --->   "%trunc_ln595_89 = trunc i12 %sh_amt_65"   --->   Operation 6121 'trunc' 'trunc_ln595_89' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_45 : Operation 6122 [1/1] (0.00ns)   --->   "%zext_ln595_65 = zext i6 %trunc_ln595_89"   --->   Operation 6122 'zext' 'zext_ln595_65' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_45 : Operation 6123 [1/1] (1.50ns)   --->   "%ashr_ln595_120 = ashr i54 %man_V_261, i54 %zext_ln595_65"   --->   Operation 6123 'ashr' 'ashr_ln595_120' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 6124 [1/1] (0.00ns)   --->   "%trunc_ln595_90 = trunc i54 %ashr_ln595_120"   --->   Operation 6124 'trunc' 'trunc_ln595_90' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.00>
ST_45 : Operation 6125 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln595_90, i16 %agg_tmp726_0"   --->   Operation 6125 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.62>
ST_45 : Operation 6126 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_581"   --->   Operation 6126 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.42>
ST_45 : Operation 6127 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6127 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & !icmp_ln591_120 & icmp_ln590_120 & icmp_ln594_120)> <Delay = 0.42>
ST_45 : Operation 6128 [1/1] (0.00ns)   --->   "%trunc_ln592_65 = trunc i54 %man_V_261"   --->   Operation 6128 'trunc' 'trunc_ln592_65' <Predicate = (icmp_ln217 & !icmp_ln580_110 & icmp_ln591_120)> <Delay = 0.00>
ST_45 : Operation 6129 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 %trunc_ln592_65, i16 %agg_tmp726_0"   --->   Operation 6129 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & icmp_ln591_120)> <Delay = 0.62>
ST_45 : Operation 6130 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_581"   --->   Operation 6130 'store' 'store_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & icmp_ln591_120)> <Delay = 0.42>
ST_45 : Operation 6131 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6131 'br' 'br_ln191' <Predicate = (icmp_ln217 & !icmp_ln580_110 & icmp_ln591_120)> <Delay = 0.42>
ST_45 : Operation 6132 [1/1] (0.62ns)   --->   "%store_ln191 = store i16 0, i16 %agg_tmp726_0"   --->   Operation 6132 'store' 'store_ln191' <Predicate = (icmp_ln217 & icmp_ln580_110)> <Delay = 0.62>
ST_45 : Operation 6133 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 0, i16 %mux_case_581"   --->   Operation 6133 'store' 'store_ln191' <Predicate = (icmp_ln217 & icmp_ln580_110)> <Delay = 0.42>
ST_45 : Operation 6134 [1/1] (0.42ns)   --->   "%br_ln191 = br void %arrayidx681270.0.0.024456.exit"   --->   Operation 6134 'br' 'br_ln191' <Predicate = (icmp_ln217 & icmp_ln580_110)> <Delay = 0.42>

State 46 <SV = 14> <Delay = 1.22>
ST_46 : Operation 6135 [1/1] (0.00ns)   --->   "%p_0_0_03303209921012113 = phi i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %agg_tmp708_0, void, i16 %agg_tmp708_0, void, i16 %agg_tmp708_0, void, i16 %agg_tmp708_0, void, i16 %storemerge5_i4009, void %ap_fixed_base.exit3981.arrayidx681270.0.0.024456.exit_crit_edge, i16 %storemerge5_i4009, void %.arrayidx681270.0.0.024456.exit_crit_edge708, i16 %agg_tmp708_0, void %ap_fixed_base.exit3923.arrayidx681270.0.0.024456.exit_crit_edge, i16 %agg_tmp708_0, void %.arrayidx681270.0.0.024456.exit_crit_edge"   --->   Operation 6135 'phi' 'p_0_0_03303209921012113' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 6136 [1/1] (0.00ns)   --->   "%p_0_0_03302209821022112 = phi i16 %agg_tmp711_0, void, i16 %agg_tmp711_0, void, i16 %agg_tmp711_0, void, i16 %agg_tmp711_0, void, i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %storemerge5_i4009, void, i16 %agg_tmp711_0, void %ap_fixed_base.exit3981.arrayidx681270.0.0.024456.exit_crit_edge, i16 %agg_tmp711_0, void %.arrayidx681270.0.0.024456.exit_crit_edge708, i16 %storemerge5_i4009, void %ap_fixed_base.exit3923.arrayidx681270.0.0.024456.exit_crit_edge, i16 %storemerge5_i4009, void %.arrayidx681270.0.0.024456.exit_crit_edge"   --->   Operation 6136 'phi' 'p_0_0_03302209821022112' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 6137 [1/1] (0.79ns)   --->   "%add_ln214 = add i4 %i_11, i4 2" [src/QRD.cpp:214]   --->   Operation 6137 'add' 'add_ln214' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 6138 [1/1] (0.42ns)   --->   "%store_ln214 = store i4 %add_ln214, i4 %i_8" [src/QRD.cpp:214]   --->   Operation 6138 'store' 'store_ln214' <Predicate = true> <Delay = 0.42>
ST_46 : Operation 6139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2583"   --->   Operation 6139 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 47 <SV = 10> <Delay = 17.4>
ST_47 : Operation 6140 [1/1] (0.00ns)   --->   "%agg_tmp716_0_load = load i16 %agg_tmp716_0" [src/QRD.cpp:222]   --->   Operation 6140 'load' 'agg_tmp716_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6141 [1/1] (0.00ns)   --->   "%agg_tmp719_0_load = load i16 %agg_tmp719_0" [src/QRD.cpp:222]   --->   Operation 6141 'load' 'agg_tmp719_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6142 [1/1] (0.00ns)   --->   "%agg_tmp726_0_load = load i16 %agg_tmp726_0" [src/QRD.cpp:223]   --->   Operation 6142 'load' 'agg_tmp726_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6143 [1/1] (0.00ns)   --->   "%agg_tmp729_0_load = load i16 %agg_tmp729_0" [src/QRD.cpp:223]   --->   Operation 6143 'load' 'agg_tmp729_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6144 [1/2] (8.61ns)   --->   "%call_ret33 = call i128 @CORDIC_V, i16 %agg_tmp708_0, i16 %agg_tmp711_0, i8 %cordic_phase_V" [src/QRD.cpp:221]   --->   Operation 6144 'call' 'call_ret33' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 6145 [1/1] (0.00ns)   --->   "%temp_c1_o1_15 = extractvalue i128 %call_ret33" [src/QRD.cpp:221]   --->   Operation 6145 'extractvalue' 'temp_c1_o1_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6146 [1/1] (0.00ns)   --->   "%temp_c1_o2_7 = extractvalue i128 %call_ret33" [src/QRD.cpp:221]   --->   Operation 6146 'extractvalue' 'temp_c1_o2_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6147 [1/1] (0.00ns)   --->   "%bitcast_ln222 = bitcast i64 %temp_c1_o2_7" [src/QRD.cpp:222]   --->   Operation 6147 'bitcast' 'bitcast_ln222' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6148 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i64 %bitcast_ln222" [src/QRD.cpp:222]   --->   Operation 6148 'trunc' 'trunc_ln222' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6149 [1/1] (0.37ns)   --->   "%ireg_105 = xor i64 %bitcast_ln222, i64 9223372036854775808" [src/QRD.cpp:222]   --->   Operation 6149 'xor' 'ireg_105' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6150 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln222, i32 63"   --->   Operation 6150 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6151 [1/1] (0.00ns)   --->   "%exp_tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_105, i32 52, i32 62"   --->   Operation 6151 'partselect' 'exp_tmp_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6152 [1/1] (0.00ns)   --->   "%zext_ln501_100 = zext i11 %exp_tmp_42"   --->   Operation 6152 'zext' 'zext_ln501_100' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6153 [1/1] (0.00ns)   --->   "%trunc_ln574_38 = trunc i64 %ireg_105"   --->   Operation 6153 'trunc' 'trunc_ln574_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6154 [1/1] (0.00ns)   --->   "%p_Result_222 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_38"   --->   Operation 6154 'bitconcatenate' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6155 [1/1] (0.00ns)   --->   "%zext_ln578_38 = zext i53 %p_Result_222"   --->   Operation 6155 'zext' 'zext_ln578_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6156 [1/1] (1.10ns)   --->   "%man_V_125 = sub i54 0, i54 %zext_ln578_38"   --->   Operation 6156 'sub' 'man_V_125' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6157 [1/1] (0.40ns)   --->   "%man_V_128 = select i1 %tmp_154, i54 %zext_ln578_38, i54 %man_V_125"   --->   Operation 6157 'select' 'man_V_128' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6158 [1/1] (1.13ns)   --->   "%icmp_ln580_100 = icmp_eq  i63 %trunc_ln222, i63 0"   --->   Operation 6158 'icmp' 'icmp_ln580_100' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6159 [1/1] (0.80ns)   --->   "%F2_39 = sub i12 1075, i12 %zext_ln501_100"   --->   Operation 6159 'sub' 'F2_39' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6160 [1/1] (0.97ns)   --->   "%icmp_ln590_109 = icmp_sgt  i12 %F2_39, i12 8"   --->   Operation 6160 'icmp' 'icmp_ln590_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6161 [1/1] (0.80ns)   --->   "%add_ln590_109 = add i12 %F2_39, i12 4088"   --->   Operation 6161 'add' 'add_ln590_109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6162 [1/1] (0.80ns)   --->   "%sub_ln590_109 = sub i12 8, i12 %F2_39"   --->   Operation 6162 'sub' 'sub_ln590_109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6163 [1/1] (0.37ns)   --->   "%sh_amt_39 = select i1 %icmp_ln590_109, i12 %add_ln590_109, i12 %sub_ln590_109"   --->   Operation 6163 'select' 'sh_amt_39' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln590_39 = sext i12 %sh_amt_39"   --->   Operation 6164 'sext' 'sext_ln590_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6165 [1/1] (0.97ns)   --->   "%icmp_ln591_109 = icmp_eq  i12 %F2_39, i12 8"   --->   Operation 6165 'icmp' 'icmp_ln591_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6166 [1/1] (0.00ns)   --->   "%trunc_ln592_37 = trunc i54 %man_V_128"   --->   Operation 6166 'trunc' 'trunc_ln592_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6167 [1/1] (0.97ns)   --->   "%icmp_ln594_109 = icmp_ult  i12 %sh_amt_39, i12 54"   --->   Operation 6167 'icmp' 'icmp_ln594_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6168 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_39, i32 4, i32 11"   --->   Operation 6168 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6169 [1/1] (0.84ns)   --->   "%icmp_ln612_37 = icmp_eq  i8 %tmp_155, i8 0"   --->   Operation 6169 'icmp' 'icmp_ln612_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_10)   --->   "%zext_ln595_36 = zext i32 %sext_ln590_39"   --->   Operation 6170 'zext' 'zext_ln595_36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_10)   --->   "%ashr_ln595_109 = ashr i54 %man_V_128, i54 %zext_ln595_36"   --->   Operation 6171 'ashr' 'ashr_ln595_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_10)   --->   "%trunc_ln595_38 = trunc i54 %ashr_ln595_109"   --->   Operation 6172 'trunc' 'trunc_ln595_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_105, i32 63"   --->   Operation 6173 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%select_ln597_36 = select i1 %tmp_156, i16 65535, i16 0"   --->   Operation 6174 'select' 'select_ln597_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%sext_ln590_39cast = trunc i32 %sext_ln590_39"   --->   Operation 6175 'trunc' 'sext_ln590_39cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%shl_ln613_109 = shl i16 %trunc_ln592_37, i16 %sext_ln590_39cast"   --->   Operation 6176 'shl' 'shl_ln613_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%xor_ln580_35 = xor i1 %icmp_ln580_100, i1 1"   --->   Operation 6177 'xor' 'xor_ln580_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%and_ln591_35 = and i1 %icmp_ln591_109, i1 %xor_ln580_35"   --->   Operation 6178 'and' 'and_ln591_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%select_ln591_4 = select i1 %and_ln591_35, i16 %trunc_ln592_37, i16 0"   --->   Operation 6179 'select' 'select_ln591_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6180 [1/1] (0.28ns)   --->   "%or_ln591_35 = or i1 %icmp_ln580_100, i1 %icmp_ln591_109"   --->   Operation 6180 'or' 'or_ln591_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_35)   --->   "%xor_ln591_35 = xor i1 %or_ln591_35, i1 1"   --->   Operation 6181 'xor' 'xor_ln591_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6182 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_35 = and i1 %icmp_ln590_109, i1 %xor_ln591_35"   --->   Operation 6182 'and' 'and_ln590_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%xor_ln594_6 = xor i1 %icmp_ln594_109, i1 1"   --->   Operation 6183 'xor' 'xor_ln594_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%and_ln594_41 = and i1 %and_ln590_35, i1 %xor_ln594_6"   --->   Operation 6184 'and' 'and_ln594_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln594_9 = select i1 %and_ln594_41, i16 %select_ln597_36, i16 %select_ln591_4"   --->   Operation 6185 'select' 'select_ln594_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_10)   --->   "%and_ln594_42 = and i1 %and_ln590_35, i1 %icmp_ln594_109"   --->   Operation 6186 'and' 'and_ln594_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6187 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln594_10 = select i1 %and_ln594_42, i16 %trunc_ln595_38, i16 %select_ln594_9"   --->   Operation 6187 'select' 'select_ln594_10' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6188 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_35)   --->   "%or_ln590_35 = or i1 %or_ln591_35, i1 %icmp_ln590_109"   --->   Operation 6188 'or' 'or_ln590_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_35)   --->   "%xor_ln590_35 = xor i1 %or_ln590_35, i1 1"   --->   Operation 6189 'xor' 'xor_ln590_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6190 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln612_35 = and i1 %icmp_ln612_37, i1 %xor_ln590_35"   --->   Operation 6190 'and' 'and_ln612_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_153)   --->   "%select_ln612_12 = select i1 %and_ln612_35, i16 %shl_ln613_109, i16 %select_ln594_10"   --->   Operation 6191 'select' 'select_ln612_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6192 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_153 = select i1 %icmp_ln580_100, i16 0, i16 %select_ln612_12"   --->   Operation 6192 'select' 'select_ln580_153' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6193 [2/2] (2.59ns)   --->   "%call_ret35 = call i128 @CORDIC_R, i16 %agg_tmp716_0_load, i16 %agg_tmp719_0_load, i16 %select_ln580_153, i8 %cordic_phase_V" [src/QRD.cpp:222]   --->   Operation 6193 'call' 'call_ret35' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 6194 [2/2] (2.59ns)   --->   "%call_ret36 = call i128 @CORDIC_R, i16 %agg_tmp726_0_load, i16 %agg_tmp729_0_load, i16 %select_ln580_153, i8 %cordic_phase_V" [src/QRD.cpp:223]   --->   Operation 6194 'call' 'call_ret36' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 6195 [1/1] (0.00ns)   --->   "%ireg_106 = bitcast i64 %temp_c1_o1_15"   --->   Operation 6195 'bitcast' 'ireg_106' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6196 [1/1] (0.00ns)   --->   "%trunc_ln564_32 = trunc i64 %ireg_106"   --->   Operation 6196 'trunc' 'trunc_ln564_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6197 [1/1] (0.00ns)   --->   "%p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_106, i32 63"   --->   Operation 6197 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6198 [1/1] (0.00ns)   --->   "%exp_tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_106, i32 52, i32 62"   --->   Operation 6198 'partselect' 'exp_tmp_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6199 [1/1] (0.00ns)   --->   "%zext_ln501_101 = zext i11 %exp_tmp_43"   --->   Operation 6199 'zext' 'zext_ln501_101' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6200 [1/1] (0.00ns)   --->   "%trunc_ln574_39 = trunc i64 %ireg_106"   --->   Operation 6200 'trunc' 'trunc_ln574_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6201 [1/1] (0.00ns)   --->   "%p_Result_224 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_39"   --->   Operation 6201 'bitconcatenate' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6202 [1/1] (0.00ns)   --->   "%zext_ln578_39 = zext i53 %p_Result_224"   --->   Operation 6202 'zext' 'zext_ln578_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6203 [1/1] (1.10ns)   --->   "%man_V_130 = sub i54 0, i54 %zext_ln578_39"   --->   Operation 6203 'sub' 'man_V_130' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6204 [1/1] (0.40ns)   --->   "%man_V_131 = select i1 %p_Result_223, i54 %man_V_130, i54 %zext_ln578_39"   --->   Operation 6204 'select' 'man_V_131' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6205 [1/1] (1.13ns)   --->   "%icmp_ln580_101 = icmp_eq  i63 %trunc_ln564_32, i63 0"   --->   Operation 6205 'icmp' 'icmp_ln580_101' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6206 [1/1] (0.80ns)   --->   "%F2_40 = sub i12 1075, i12 %zext_ln501_101"   --->   Operation 6206 'sub' 'F2_40' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6207 [1/1] (0.97ns)   --->   "%icmp_ln590_110 = icmp_sgt  i12 %F2_40, i12 8"   --->   Operation 6207 'icmp' 'icmp_ln590_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6208 [1/1] (0.80ns)   --->   "%add_ln590_110 = add i12 %F2_40, i12 4088"   --->   Operation 6208 'add' 'add_ln590_110' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6209 [1/1] (0.80ns)   --->   "%sub_ln590_110 = sub i12 8, i12 %F2_40"   --->   Operation 6209 'sub' 'sub_ln590_110' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6210 [1/1] (0.37ns)   --->   "%sh_amt_40 = select i1 %icmp_ln590_110, i12 %add_ln590_110, i12 %sub_ln590_110"   --->   Operation 6210 'select' 'sh_amt_40' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6211 [1/1] (0.00ns)   --->   "%sext_ln590_40 = sext i12 %sh_amt_40"   --->   Operation 6211 'sext' 'sext_ln590_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6212 [1/1] (0.97ns)   --->   "%icmp_ln591_110 = icmp_eq  i12 %F2_40, i12 8"   --->   Operation 6212 'icmp' 'icmp_ln591_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6213 [1/1] (0.00ns)   --->   "%trunc_ln592_38 = trunc i54 %man_V_131"   --->   Operation 6213 'trunc' 'trunc_ln592_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6214 [1/1] (0.97ns)   --->   "%icmp_ln594_110 = icmp_ult  i12 %sh_amt_40, i12 54"   --->   Operation 6214 'icmp' 'icmp_ln594_110' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6215 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_40, i32 4, i32 11"   --->   Operation 6215 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6216 [1/1] (0.84ns)   --->   "%icmp_ln612_38 = icmp_eq  i8 %tmp_158, i8 0"   --->   Operation 6216 'icmp' 'icmp_ln612_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%zext_ln595_37 = zext i32 %sext_ln590_40"   --->   Operation 6217 'zext' 'zext_ln595_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%ashr_ln595_110 = ashr i54 %man_V_131, i54 %zext_ln595_37"   --->   Operation 6218 'ashr' 'ashr_ln595_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%trunc_ln595_39 = trunc i54 %ashr_ln595_110"   --->   Operation 6219 'trunc' 'trunc_ln595_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_106, i32 63"   --->   Operation 6220 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%select_ln597_37 = select i1 %tmp_159, i16 65535, i16 0"   --->   Operation 6221 'select' 'select_ln597_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%sext_ln590_40cast = trunc i32 %sext_ln590_40"   --->   Operation 6222 'trunc' 'sext_ln590_40cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%shl_ln613_110 = shl i16 %trunc_ln592_38, i16 %sext_ln590_40cast"   --->   Operation 6223 'shl' 'shl_ln613_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_156)   --->   "%xor_ln580_36 = xor i1 %icmp_ln580_101, i1 1"   --->   Operation 6224 'xor' 'xor_ln580_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_156)   --->   "%and_ln591_36 = and i1 %icmp_ln591_110, i1 %xor_ln580_36"   --->   Operation 6225 'and' 'and_ln591_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6226 [1/1] (0.28ns)   --->   "%or_ln591_36 = or i1 %icmp_ln580_101, i1 %icmp_ln591_110"   --->   Operation 6226 'or' 'or_ln591_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_36)   --->   "%xor_ln591_36 = xor i1 %or_ln591_36, i1 1"   --->   Operation 6227 'xor' 'xor_ln591_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6228 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_36 = and i1 %icmp_ln590_110, i1 %xor_ln591_36"   --->   Operation 6228 'and' 'and_ln590_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6229 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_155)   --->   "%and_ln594_43 = and i1 %and_ln590_36, i1 %icmp_ln594_110"   --->   Operation 6229 'and' 'and_ln594_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%or_ln590_36 = or i1 %or_ln591_36, i1 %icmp_ln590_110"   --->   Operation 6230 'or' 'or_ln590_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%xor_ln590_36 = xor i1 %or_ln590_36, i1 1"   --->   Operation 6231 'xor' 'xor_ln590_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_59)   --->   "%and_ln612_36 = and i1 %icmp_ln612_38, i1 %xor_ln590_36"   --->   Operation 6232 'and' 'and_ln612_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_157)   --->   "%select_ln580_154 = select i1 %icmp_ln580_101, i16 0, i16 %shl_ln613_110"   --->   Operation 6233 'select' 'select_ln580_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6234 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_59 = or i1 %icmp_ln580_101, i1 %and_ln612_36"   --->   Operation 6234 'or' 'or_ln580_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6235 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_155 = select i1 %and_ln594_43, i16 %trunc_ln595_39, i16 %select_ln597_37"   --->   Operation 6235 'select' 'select_ln580_155' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6236 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_156 = select i1 %and_ln591_36, i16 %trunc_ln592_38, i16 0"   --->   Operation 6236 'select' 'select_ln580_156' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6237 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_157 = select i1 %or_ln580_59, i16 %select_ln580_154, i16 %select_ln580_155"   --->   Operation 6237 'select' 'select_ln580_157' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_158)   --->   "%or_ln580_60 = or i1 %or_ln580_59, i1 %and_ln590_36"   --->   Operation 6238 'or' 'or_ln580_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 6239 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_158 = select i1 %or_ln580_60, i16 %select_ln580_157, i16 %select_ln580_156"   --->   Operation 6239 'select' 'select_ln580_158' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 11> <Delay = 18.1>
ST_48 : Operation 6240 [1/2] (8.61ns)   --->   "%call_ret35 = call i128 @CORDIC_R, i16 %agg_tmp716_0_load, i16 %agg_tmp719_0_load, i16 %select_ln580_153, i8 %cordic_phase_V" [src/QRD.cpp:222]   --->   Operation 6240 'call' 'call_ret35' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 6241 [1/1] (0.00ns)   --->   "%temp_c2_o1_14 = extractvalue i128 %call_ret35" [src/QRD.cpp:222]   --->   Operation 6241 'extractvalue' 'temp_c2_o1_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6242 [1/1] (0.00ns)   --->   "%temp_c2_o2_14 = extractvalue i128 %call_ret35" [src/QRD.cpp:222]   --->   Operation 6242 'extractvalue' 'temp_c2_o2_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6243 [1/2] (8.61ns)   --->   "%call_ret36 = call i128 @CORDIC_R, i16 %agg_tmp726_0_load, i16 %agg_tmp729_0_load, i16 %select_ln580_153, i8 %cordic_phase_V" [src/QRD.cpp:223]   --->   Operation 6243 'call' 'call_ret36' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 6244 [1/1] (0.00ns)   --->   "%temp_c3_o1_12 = extractvalue i128 %call_ret36" [src/QRD.cpp:223]   --->   Operation 6244 'extractvalue' 'temp_c3_o1_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6245 [1/1] (0.00ns)   --->   "%temp_c3_o2_12 = extractvalue i128 %call_ret36" [src/QRD.cpp:223]   --->   Operation 6245 'extractvalue' 'temp_c3_o2_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6246 [1/1] (0.00ns)   --->   "%ireg_107 = bitcast i64 %temp_c2_o1_14"   --->   Operation 6246 'bitcast' 'ireg_107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6247 [1/1] (0.00ns)   --->   "%trunc_ln564_33 = trunc i64 %ireg_107"   --->   Operation 6247 'trunc' 'trunc_ln564_33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6248 [1/1] (0.00ns)   --->   "%p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_107, i32 63"   --->   Operation 6248 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6249 [1/1] (0.00ns)   --->   "%exp_tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_107, i32 52, i32 62"   --->   Operation 6249 'partselect' 'exp_tmp_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6250 [1/1] (0.00ns)   --->   "%zext_ln501_102 = zext i11 %exp_tmp_45"   --->   Operation 6250 'zext' 'zext_ln501_102' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6251 [1/1] (0.00ns)   --->   "%trunc_ln574_40 = trunc i64 %ireg_107"   --->   Operation 6251 'trunc' 'trunc_ln574_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6252 [1/1] (0.00ns)   --->   "%p_Result_226 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_40"   --->   Operation 6252 'bitconcatenate' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6253 [1/1] (0.00ns)   --->   "%zext_ln578_40 = zext i53 %p_Result_226"   --->   Operation 6253 'zext' 'zext_ln578_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6254 [1/1] (1.10ns)   --->   "%man_V_133 = sub i54 0, i54 %zext_ln578_40"   --->   Operation 6254 'sub' 'man_V_133' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6255 [1/1] (0.40ns)   --->   "%man_V_134 = select i1 %p_Result_225, i54 %man_V_133, i54 %zext_ln578_40"   --->   Operation 6255 'select' 'man_V_134' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6256 [1/1] (1.13ns)   --->   "%icmp_ln580_102 = icmp_eq  i63 %trunc_ln564_33, i63 0"   --->   Operation 6256 'icmp' 'icmp_ln580_102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6257 [1/1] (0.80ns)   --->   "%F2_41 = sub i12 1075, i12 %zext_ln501_102"   --->   Operation 6257 'sub' 'F2_41' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6258 [1/1] (0.97ns)   --->   "%icmp_ln590_111 = icmp_sgt  i12 %F2_41, i12 8"   --->   Operation 6258 'icmp' 'icmp_ln590_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6259 [1/1] (0.80ns)   --->   "%add_ln590_111 = add i12 %F2_41, i12 4088"   --->   Operation 6259 'add' 'add_ln590_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6260 [1/1] (0.80ns)   --->   "%sub_ln590_111 = sub i12 8, i12 %F2_41"   --->   Operation 6260 'sub' 'sub_ln590_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6261 [1/1] (0.37ns)   --->   "%sh_amt_41 = select i1 %icmp_ln590_111, i12 %add_ln590_111, i12 %sub_ln590_111"   --->   Operation 6261 'select' 'sh_amt_41' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6262 [1/1] (0.00ns)   --->   "%sext_ln590_41 = sext i12 %sh_amt_41"   --->   Operation 6262 'sext' 'sext_ln590_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6263 [1/1] (0.97ns)   --->   "%icmp_ln591_111 = icmp_eq  i12 %F2_41, i12 8"   --->   Operation 6263 'icmp' 'icmp_ln591_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6264 [1/1] (0.00ns)   --->   "%trunc_ln592_39 = trunc i54 %man_V_134"   --->   Operation 6264 'trunc' 'trunc_ln592_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6265 [1/1] (0.97ns)   --->   "%icmp_ln594_111 = icmp_ult  i12 %sh_amt_41, i12 54"   --->   Operation 6265 'icmp' 'icmp_ln594_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6266 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_41, i32 4, i32 11"   --->   Operation 6266 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6267 [1/1] (0.84ns)   --->   "%icmp_ln612_39 = icmp_eq  i8 %tmp_161, i8 0"   --->   Operation 6267 'icmp' 'icmp_ln612_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%zext_ln595_38 = zext i32 %sext_ln590_41"   --->   Operation 6268 'zext' 'zext_ln595_38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%ashr_ln595_111 = ashr i54 %man_V_134, i54 %zext_ln595_38"   --->   Operation 6269 'ashr' 'ashr_ln595_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%trunc_ln595_40 = trunc i54 %ashr_ln595_111"   --->   Operation 6270 'trunc' 'trunc_ln595_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6271 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_107, i32 63"   --->   Operation 6271 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%select_ln597_38 = select i1 %tmp_162, i16 65535, i16 0"   --->   Operation 6272 'select' 'select_ln597_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_162)   --->   "%sext_ln590_41cast = trunc i32 %sext_ln590_41"   --->   Operation 6273 'trunc' 'sext_ln590_41cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6274 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_162)   --->   "%shl_ln613_111 = shl i16 %trunc_ln592_39, i16 %sext_ln590_41cast"   --->   Operation 6274 'shl' 'shl_ln613_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%xor_ln580_37 = xor i1 %icmp_ln580_102, i1 1"   --->   Operation 6275 'xor' 'xor_ln580_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_161)   --->   "%and_ln591_37 = and i1 %icmp_ln591_111, i1 %xor_ln580_37"   --->   Operation 6276 'and' 'and_ln591_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6277 [1/1] (0.28ns)   --->   "%or_ln591_37 = or i1 %icmp_ln580_102, i1 %icmp_ln591_111"   --->   Operation 6277 'or' 'or_ln591_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_37)   --->   "%xor_ln591_37 = xor i1 %or_ln591_37, i1 1"   --->   Operation 6278 'xor' 'xor_ln591_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6279 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_37 = and i1 %icmp_ln590_111, i1 %xor_ln591_37"   --->   Operation 6279 'and' 'and_ln590_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_160)   --->   "%and_ln594_44 = and i1 %and_ln590_37, i1 %icmp_ln594_111"   --->   Operation 6280 'and' 'and_ln594_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%or_ln590_37 = or i1 %or_ln591_37, i1 %icmp_ln590_111"   --->   Operation 6281 'or' 'or_ln590_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%xor_ln590_37 = xor i1 %or_ln590_37, i1 1"   --->   Operation 6282 'xor' 'xor_ln590_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_61)   --->   "%and_ln612_37 = and i1 %icmp_ln612_39, i1 %xor_ln590_37"   --->   Operation 6283 'and' 'and_ln612_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_162)   --->   "%select_ln580_159 = select i1 %icmp_ln580_102, i16 0, i16 %shl_ln613_111"   --->   Operation 6284 'select' 'select_ln580_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6285 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_61 = or i1 %icmp_ln580_102, i1 %and_ln612_37"   --->   Operation 6285 'or' 'or_ln580_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6286 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_160 = select i1 %and_ln594_44, i16 %trunc_ln595_40, i16 %select_ln597_38"   --->   Operation 6286 'select' 'select_ln580_160' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6287 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_161 = select i1 %and_ln591_37, i16 %trunc_ln592_39, i16 0"   --->   Operation 6287 'select' 'select_ln580_161' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6288 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_162 = select i1 %or_ln580_61, i16 %select_ln580_159, i16 %select_ln580_160"   --->   Operation 6288 'select' 'select_ln580_162' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_163)   --->   "%or_ln580_62 = or i1 %or_ln580_61, i1 %and_ln590_37"   --->   Operation 6289 'or' 'or_ln580_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6290 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_163 = select i1 %or_ln580_62, i16 %select_ln580_162, i16 %select_ln580_161"   --->   Operation 6290 'select' 'select_ln580_163' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6291 [1/1] (0.00ns)   --->   "%ireg_108 = bitcast i64 %temp_c2_o2_14"   --->   Operation 6291 'bitcast' 'ireg_108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6292 [1/1] (0.00ns)   --->   "%trunc_ln564_34 = trunc i64 %ireg_108"   --->   Operation 6292 'trunc' 'trunc_ln564_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6293 [1/1] (0.00ns)   --->   "%p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_108, i32 63"   --->   Operation 6293 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6294 [1/1] (0.00ns)   --->   "%exp_tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_108, i32 52, i32 62"   --->   Operation 6294 'partselect' 'exp_tmp_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6295 [1/1] (0.00ns)   --->   "%zext_ln501_104 = zext i11 %exp_tmp_46"   --->   Operation 6295 'zext' 'zext_ln501_104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6296 [1/1] (0.00ns)   --->   "%trunc_ln574_41 = trunc i64 %ireg_108"   --->   Operation 6296 'trunc' 'trunc_ln574_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6297 [1/1] (0.00ns)   --->   "%p_Result_228 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_41"   --->   Operation 6297 'bitconcatenate' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6298 [1/1] (0.00ns)   --->   "%zext_ln578_42 = zext i53 %p_Result_228"   --->   Operation 6298 'zext' 'zext_ln578_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6299 [1/1] (1.10ns)   --->   "%man_V_136 = sub i54 0, i54 %zext_ln578_42"   --->   Operation 6299 'sub' 'man_V_136' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6300 [1/1] (0.40ns)   --->   "%man_V_137 = select i1 %p_Result_227, i54 %man_V_136, i54 %zext_ln578_42"   --->   Operation 6300 'select' 'man_V_137' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6301 [1/1] (1.13ns)   --->   "%icmp_ln580_104 = icmp_eq  i63 %trunc_ln564_34, i63 0"   --->   Operation 6301 'icmp' 'icmp_ln580_104' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6302 [1/1] (0.80ns)   --->   "%F2_42 = sub i12 1075, i12 %zext_ln501_104"   --->   Operation 6302 'sub' 'F2_42' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6303 [1/1] (0.97ns)   --->   "%icmp_ln590_112 = icmp_sgt  i12 %F2_42, i12 8"   --->   Operation 6303 'icmp' 'icmp_ln590_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6304 [1/1] (0.80ns)   --->   "%add_ln590_112 = add i12 %F2_42, i12 4088"   --->   Operation 6304 'add' 'add_ln590_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6305 [1/1] (0.80ns)   --->   "%sub_ln590_112 = sub i12 8, i12 %F2_42"   --->   Operation 6305 'sub' 'sub_ln590_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6306 [1/1] (0.37ns)   --->   "%sh_amt_42 = select i1 %icmp_ln590_112, i12 %add_ln590_112, i12 %sub_ln590_112"   --->   Operation 6306 'select' 'sh_amt_42' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6307 [1/1] (0.00ns)   --->   "%sext_ln590_42 = sext i12 %sh_amt_42"   --->   Operation 6307 'sext' 'sext_ln590_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6308 [1/1] (0.97ns)   --->   "%icmp_ln591_112 = icmp_eq  i12 %F2_42, i12 8"   --->   Operation 6308 'icmp' 'icmp_ln591_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6309 [1/1] (0.00ns)   --->   "%trunc_ln592_40 = trunc i54 %man_V_137"   --->   Operation 6309 'trunc' 'trunc_ln592_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6310 [1/1] (0.97ns)   --->   "%icmp_ln594_112 = icmp_ult  i12 %sh_amt_42, i12 54"   --->   Operation 6310 'icmp' 'icmp_ln594_112' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6311 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_42, i32 4, i32 11"   --->   Operation 6311 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6312 [1/1] (0.84ns)   --->   "%icmp_ln612_40 = icmp_eq  i8 %tmp_164, i8 0"   --->   Operation 6312 'icmp' 'icmp_ln612_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%zext_ln595_39 = zext i32 %sext_ln590_42"   --->   Operation 6313 'zext' 'zext_ln595_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%ashr_ln595_112 = ashr i54 %man_V_137, i54 %zext_ln595_39"   --->   Operation 6314 'ashr' 'ashr_ln595_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%trunc_ln595_41 = trunc i54 %ashr_ln595_112"   --->   Operation 6315 'trunc' 'trunc_ln595_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_108, i32 63"   --->   Operation 6316 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%select_ln597_39 = select i1 %tmp_165, i16 65535, i16 0"   --->   Operation 6317 'select' 'select_ln597_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_167)   --->   "%sext_ln590_42cast = trunc i32 %sext_ln590_42"   --->   Operation 6318 'trunc' 'sext_ln590_42cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_167)   --->   "%shl_ln613_112 = shl i16 %trunc_ln592_40, i16 %sext_ln590_42cast"   --->   Operation 6319 'shl' 'shl_ln613_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%xor_ln580_38 = xor i1 %icmp_ln580_104, i1 1"   --->   Operation 6320 'xor' 'xor_ln580_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_166)   --->   "%and_ln591_38 = and i1 %icmp_ln591_112, i1 %xor_ln580_38"   --->   Operation 6321 'and' 'and_ln591_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6322 [1/1] (0.28ns)   --->   "%or_ln591_38 = or i1 %icmp_ln580_104, i1 %icmp_ln591_112"   --->   Operation 6322 'or' 'or_ln591_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_38)   --->   "%xor_ln591_38 = xor i1 %or_ln591_38, i1 1"   --->   Operation 6323 'xor' 'xor_ln591_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6324 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_38 = and i1 %icmp_ln590_112, i1 %xor_ln591_38"   --->   Operation 6324 'and' 'and_ln590_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6325 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_165)   --->   "%and_ln594_45 = and i1 %and_ln590_38, i1 %icmp_ln594_112"   --->   Operation 6325 'and' 'and_ln594_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%or_ln590_38 = or i1 %or_ln591_38, i1 %icmp_ln590_112"   --->   Operation 6326 'or' 'or_ln590_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%xor_ln590_38 = xor i1 %or_ln590_38, i1 1"   --->   Operation 6327 'xor' 'xor_ln590_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_63)   --->   "%and_ln612_38 = and i1 %icmp_ln612_40, i1 %xor_ln590_38"   --->   Operation 6328 'and' 'and_ln612_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_167)   --->   "%select_ln580_164 = select i1 %icmp_ln580_104, i16 0, i16 %shl_ln613_112"   --->   Operation 6329 'select' 'select_ln580_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6330 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_63 = or i1 %icmp_ln580_104, i1 %and_ln612_38"   --->   Operation 6330 'or' 'or_ln580_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6331 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_165 = select i1 %and_ln594_45, i16 %trunc_ln595_41, i16 %select_ln597_39"   --->   Operation 6331 'select' 'select_ln580_165' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6332 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_166 = select i1 %and_ln591_38, i16 %trunc_ln592_40, i16 0"   --->   Operation 6332 'select' 'select_ln580_166' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6333 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_167 = select i1 %or_ln580_63, i16 %select_ln580_164, i16 %select_ln580_165"   --->   Operation 6333 'select' 'select_ln580_167' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_168)   --->   "%or_ln580_64 = or i1 %or_ln580_63, i1 %and_ln590_38"   --->   Operation 6334 'or' 'or_ln580_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6335 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_168 = select i1 %or_ln580_64, i16 %select_ln580_167, i16 %select_ln580_166"   --->   Operation 6335 'select' 'select_ln580_168' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6336 [1/1] (0.00ns)   --->   "%ireg_109 = bitcast i64 %temp_c3_o1_12"   --->   Operation 6336 'bitcast' 'ireg_109' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6337 [1/1] (0.00ns)   --->   "%trunc_ln564_35 = trunc i64 %ireg_109"   --->   Operation 6337 'trunc' 'trunc_ln564_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6338 [1/1] (0.00ns)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_109, i32 63"   --->   Operation 6338 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6339 [1/1] (0.00ns)   --->   "%exp_tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_109, i32 52, i32 62"   --->   Operation 6339 'partselect' 'exp_tmp_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6340 [1/1] (0.00ns)   --->   "%zext_ln501_105 = zext i11 %exp_tmp_47"   --->   Operation 6340 'zext' 'zext_ln501_105' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6341 [1/1] (0.00ns)   --->   "%trunc_ln574_42 = trunc i64 %ireg_109"   --->   Operation 6341 'trunc' 'trunc_ln574_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6342 [1/1] (0.00ns)   --->   "%p_Result_230 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_42"   --->   Operation 6342 'bitconcatenate' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6343 [1/1] (0.00ns)   --->   "%zext_ln578_43 = zext i53 %p_Result_230"   --->   Operation 6343 'zext' 'zext_ln578_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6344 [1/1] (1.10ns)   --->   "%man_V_139 = sub i54 0, i54 %zext_ln578_43"   --->   Operation 6344 'sub' 'man_V_139' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6345 [1/1] (0.40ns)   --->   "%man_V_140 = select i1 %p_Result_229, i54 %man_V_139, i54 %zext_ln578_43"   --->   Operation 6345 'select' 'man_V_140' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6346 [1/1] (1.13ns)   --->   "%icmp_ln580_105 = icmp_eq  i63 %trunc_ln564_35, i63 0"   --->   Operation 6346 'icmp' 'icmp_ln580_105' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6347 [1/1] (0.80ns)   --->   "%F2_43 = sub i12 1075, i12 %zext_ln501_105"   --->   Operation 6347 'sub' 'F2_43' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6348 [1/1] (0.97ns)   --->   "%icmp_ln590_113 = icmp_sgt  i12 %F2_43, i12 8"   --->   Operation 6348 'icmp' 'icmp_ln590_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6349 [1/1] (0.80ns)   --->   "%add_ln590_113 = add i12 %F2_43, i12 4088"   --->   Operation 6349 'add' 'add_ln590_113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6350 [1/1] (0.80ns)   --->   "%sub_ln590_113 = sub i12 8, i12 %F2_43"   --->   Operation 6350 'sub' 'sub_ln590_113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6351 [1/1] (0.37ns)   --->   "%sh_amt_43 = select i1 %icmp_ln590_113, i12 %add_ln590_113, i12 %sub_ln590_113"   --->   Operation 6351 'select' 'sh_amt_43' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6352 [1/1] (0.00ns)   --->   "%sext_ln590_43 = sext i12 %sh_amt_43"   --->   Operation 6352 'sext' 'sext_ln590_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6353 [1/1] (0.97ns)   --->   "%icmp_ln591_113 = icmp_eq  i12 %F2_43, i12 8"   --->   Operation 6353 'icmp' 'icmp_ln591_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6354 [1/1] (0.00ns)   --->   "%trunc_ln592_41 = trunc i54 %man_V_140"   --->   Operation 6354 'trunc' 'trunc_ln592_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6355 [1/1] (0.97ns)   --->   "%icmp_ln594_113 = icmp_ult  i12 %sh_amt_43, i12 54"   --->   Operation 6355 'icmp' 'icmp_ln594_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6356 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_43, i32 4, i32 11"   --->   Operation 6356 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6357 [1/1] (0.84ns)   --->   "%icmp_ln612_41 = icmp_eq  i8 %tmp_167, i8 0"   --->   Operation 6357 'icmp' 'icmp_ln612_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%zext_ln595_40 = zext i32 %sext_ln590_43"   --->   Operation 6358 'zext' 'zext_ln595_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%ashr_ln595_113 = ashr i54 %man_V_140, i54 %zext_ln595_40"   --->   Operation 6359 'ashr' 'ashr_ln595_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%trunc_ln595_42 = trunc i54 %ashr_ln595_113"   --->   Operation 6360 'trunc' 'trunc_ln595_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_109, i32 63"   --->   Operation 6361 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%select_ln597_40 = select i1 %tmp_168, i16 65535, i16 0"   --->   Operation 6362 'select' 'select_ln597_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_172)   --->   "%sext_ln590_43cast = trunc i32 %sext_ln590_43"   --->   Operation 6363 'trunc' 'sext_ln590_43cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_172)   --->   "%shl_ln613_113 = shl i16 %trunc_ln592_41, i16 %sext_ln590_43cast"   --->   Operation 6364 'shl' 'shl_ln613_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%xor_ln580_39 = xor i1 %icmp_ln580_105, i1 1"   --->   Operation 6365 'xor' 'xor_ln580_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_171)   --->   "%and_ln591_39 = and i1 %icmp_ln591_113, i1 %xor_ln580_39"   --->   Operation 6366 'and' 'and_ln591_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6367 [1/1] (0.28ns)   --->   "%or_ln591_39 = or i1 %icmp_ln580_105, i1 %icmp_ln591_113"   --->   Operation 6367 'or' 'or_ln591_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6368 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_39)   --->   "%xor_ln591_39 = xor i1 %or_ln591_39, i1 1"   --->   Operation 6368 'xor' 'xor_ln591_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6369 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_39 = and i1 %icmp_ln590_113, i1 %xor_ln591_39"   --->   Operation 6369 'and' 'and_ln590_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_170)   --->   "%and_ln594_46 = and i1 %and_ln590_39, i1 %icmp_ln594_113"   --->   Operation 6370 'and' 'and_ln594_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%or_ln590_39 = or i1 %or_ln591_39, i1 %icmp_ln590_113"   --->   Operation 6371 'or' 'or_ln590_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6372 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%xor_ln590_39 = xor i1 %or_ln590_39, i1 1"   --->   Operation 6372 'xor' 'xor_ln590_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_65)   --->   "%and_ln612_39 = and i1 %icmp_ln612_41, i1 %xor_ln590_39"   --->   Operation 6373 'and' 'and_ln612_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_172)   --->   "%select_ln580_169 = select i1 %icmp_ln580_105, i16 0, i16 %shl_ln613_113"   --->   Operation 6374 'select' 'select_ln580_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6375 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_65 = or i1 %icmp_ln580_105, i1 %and_ln612_39"   --->   Operation 6375 'or' 'or_ln580_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6376 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_170 = select i1 %and_ln594_46, i16 %trunc_ln595_42, i16 %select_ln597_40"   --->   Operation 6376 'select' 'select_ln580_170' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6377 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_171 = select i1 %and_ln591_39, i16 %trunc_ln592_41, i16 0"   --->   Operation 6377 'select' 'select_ln580_171' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6378 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_172 = select i1 %or_ln580_65, i16 %select_ln580_169, i16 %select_ln580_170"   --->   Operation 6378 'select' 'select_ln580_172' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_173)   --->   "%or_ln580_66 = or i1 %or_ln580_65, i1 %and_ln590_39"   --->   Operation 6379 'or' 'or_ln580_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6380 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_173 = select i1 %or_ln580_66, i16 %select_ln580_172, i16 %select_ln580_171"   --->   Operation 6380 'select' 'select_ln580_173' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6381 [1/1] (0.00ns)   --->   "%ireg_110 = bitcast i64 %temp_c3_o2_12"   --->   Operation 6381 'bitcast' 'ireg_110' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6382 [1/1] (0.00ns)   --->   "%trunc_ln564_36 = trunc i64 %ireg_110"   --->   Operation 6382 'trunc' 'trunc_ln564_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6383 [1/1] (0.00ns)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_110, i32 63"   --->   Operation 6383 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6384 [1/1] (0.00ns)   --->   "%exp_tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_110, i32 52, i32 62"   --->   Operation 6384 'partselect' 'exp_tmp_48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6385 [1/1] (0.00ns)   --->   "%zext_ln501_107 = zext i11 %exp_tmp_48"   --->   Operation 6385 'zext' 'zext_ln501_107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6386 [1/1] (0.00ns)   --->   "%trunc_ln574_43 = trunc i64 %ireg_110"   --->   Operation 6386 'trunc' 'trunc_ln574_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6387 [1/1] (0.00ns)   --->   "%p_Result_232 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_43"   --->   Operation 6387 'bitconcatenate' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6388 [1/1] (0.00ns)   --->   "%zext_ln578_44 = zext i53 %p_Result_232"   --->   Operation 6388 'zext' 'zext_ln578_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6389 [1/1] (1.10ns)   --->   "%man_V_142 = sub i54 0, i54 %zext_ln578_44"   --->   Operation 6389 'sub' 'man_V_142' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6390 [1/1] (0.40ns)   --->   "%man_V_143 = select i1 %p_Result_231, i54 %man_V_142, i54 %zext_ln578_44"   --->   Operation 6390 'select' 'man_V_143' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6391 [1/1] (1.13ns)   --->   "%icmp_ln580_107 = icmp_eq  i63 %trunc_ln564_36, i63 0"   --->   Operation 6391 'icmp' 'icmp_ln580_107' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6392 [1/1] (0.80ns)   --->   "%F2_44 = sub i12 1075, i12 %zext_ln501_107"   --->   Operation 6392 'sub' 'F2_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6393 [1/1] (0.97ns)   --->   "%icmp_ln590_114 = icmp_sgt  i12 %F2_44, i12 8"   --->   Operation 6393 'icmp' 'icmp_ln590_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6394 [1/1] (0.80ns)   --->   "%add_ln590_114 = add i12 %F2_44, i12 4088"   --->   Operation 6394 'add' 'add_ln590_114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6395 [1/1] (0.80ns)   --->   "%sub_ln590_114 = sub i12 8, i12 %F2_44"   --->   Operation 6395 'sub' 'sub_ln590_114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6396 [1/1] (0.37ns)   --->   "%sh_amt_44 = select i1 %icmp_ln590_114, i12 %add_ln590_114, i12 %sub_ln590_114"   --->   Operation 6396 'select' 'sh_amt_44' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6397 [1/1] (0.00ns)   --->   "%sext_ln590_44 = sext i12 %sh_amt_44"   --->   Operation 6397 'sext' 'sext_ln590_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6398 [1/1] (0.97ns)   --->   "%icmp_ln591_114 = icmp_eq  i12 %F2_44, i12 8"   --->   Operation 6398 'icmp' 'icmp_ln591_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6399 [1/1] (0.00ns)   --->   "%trunc_ln592_42 = trunc i54 %man_V_143"   --->   Operation 6399 'trunc' 'trunc_ln592_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6400 [1/1] (0.97ns)   --->   "%icmp_ln594_114 = icmp_ult  i12 %sh_amt_44, i12 54"   --->   Operation 6400 'icmp' 'icmp_ln594_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6401 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_44, i32 4, i32 11"   --->   Operation 6401 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6402 [1/1] (0.84ns)   --->   "%icmp_ln612_42 = icmp_eq  i8 %tmp_170, i8 0"   --->   Operation 6402 'icmp' 'icmp_ln612_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%zext_ln595_41 = zext i32 %sext_ln590_44"   --->   Operation 6403 'zext' 'zext_ln595_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%ashr_ln595_114 = ashr i54 %man_V_143, i54 %zext_ln595_41"   --->   Operation 6404 'ashr' 'ashr_ln595_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%trunc_ln595_43 = trunc i54 %ashr_ln595_114"   --->   Operation 6405 'trunc' 'trunc_ln595_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_110, i32 63"   --->   Operation 6406 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%select_ln597_41 = select i1 %tmp_171, i16 65535, i16 0"   --->   Operation 6407 'select' 'select_ln597_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_177)   --->   "%sext_ln590_44cast = trunc i32 %sext_ln590_44"   --->   Operation 6408 'trunc' 'sext_ln590_44cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_177)   --->   "%shl_ln613_114 = shl i16 %trunc_ln592_42, i16 %sext_ln590_44cast"   --->   Operation 6409 'shl' 'shl_ln613_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%xor_ln580_40 = xor i1 %icmp_ln580_107, i1 1"   --->   Operation 6410 'xor' 'xor_ln580_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_176)   --->   "%and_ln591_40 = and i1 %icmp_ln591_114, i1 %xor_ln580_40"   --->   Operation 6411 'and' 'and_ln591_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6412 [1/1] (0.28ns)   --->   "%or_ln591_40 = or i1 %icmp_ln580_107, i1 %icmp_ln591_114"   --->   Operation 6412 'or' 'or_ln591_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_40)   --->   "%xor_ln591_40 = xor i1 %or_ln591_40, i1 1"   --->   Operation 6413 'xor' 'xor_ln591_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6414 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_40 = and i1 %icmp_ln590_114, i1 %xor_ln591_40"   --->   Operation 6414 'and' 'and_ln590_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_175)   --->   "%and_ln594_47 = and i1 %and_ln590_40, i1 %icmp_ln594_114"   --->   Operation 6415 'and' 'and_ln594_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%or_ln590_40 = or i1 %or_ln591_40, i1 %icmp_ln590_114"   --->   Operation 6416 'or' 'or_ln590_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%xor_ln590_40 = xor i1 %or_ln590_40, i1 1"   --->   Operation 6417 'xor' 'xor_ln590_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_67)   --->   "%and_ln612_40 = and i1 %icmp_ln612_42, i1 %xor_ln590_40"   --->   Operation 6418 'and' 'and_ln612_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6419 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_177)   --->   "%select_ln580_174 = select i1 %icmp_ln580_107, i16 0, i16 %shl_ln613_114"   --->   Operation 6419 'select' 'select_ln580_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6420 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_67 = or i1 %icmp_ln580_107, i1 %and_ln612_40"   --->   Operation 6420 'or' 'or_ln580_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6421 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_175 = select i1 %and_ln594_47, i16 %trunc_ln595_43, i16 %select_ln597_41"   --->   Operation 6421 'select' 'select_ln580_175' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6422 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_176 = select i1 %and_ln591_40, i16 %trunc_ln592_42, i16 0"   --->   Operation 6422 'select' 'select_ln580_176' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6423 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_177 = select i1 %or_ln580_67, i16 %select_ln580_174, i16 %select_ln580_175"   --->   Operation 6423 'select' 'select_ln580_177' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_178)   --->   "%or_ln580_68 = or i1 %or_ln580_67, i1 %and_ln590_40"   --->   Operation 6424 'or' 'or_ln580_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 6425 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_178 = select i1 %or_ln580_68, i16 %select_ln580_177, i16 %select_ln580_176"   --->   Operation 6425 'select' 'select_ln580_178' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 6426 [2/2] (3.61ns)   --->   "%call_ret = call i128 @CORDIC_V, i16 %select_ln580_168, i16 %select_ln580_178, i8 %cordic_phase_V" [src/QRD.cpp:230]   --->   Operation 6426 'call' 'call_ret' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 12> <Delay = 15.8>
ST_49 : Operation 6427 [1/1] (0.00ns)   --->   "%mux_case_581_load = load i16 %mux_case_581"   --->   Operation 6427 'load' 'mux_case_581_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6428 [1/1] (0.00ns)   --->   "%mux_case_782_load = load i16 %mux_case_782"   --->   Operation 6428 'load' 'mux_case_782_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6429 [1/1] (0.00ns)   --->   "%mux_case_1118_load = load i16 %mux_case_1118"   --->   Operation 6429 'load' 'mux_case_1118_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6430 [1/1] (0.00ns)   --->   "%HH_7_1_4_load = load i16 %HH_7_1_4"   --->   Operation 6430 'load' 'HH_7_1_4_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6431 [1/1] (0.00ns)   --->   "%HH_3_1_4_load = load i16 %HH_3_1_4"   --->   Operation 6431 'load' 'HH_3_1_4_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6432 [1/1] (0.00ns)   --->   "%HH_6_0_2_load = load i16 %HH_6_0_2"   --->   Operation 6432 'load' 'HH_6_0_2_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6433 [1/1] (0.00ns)   --->   "%HH_2_0_2_load = load i16 %HH_2_0_2"   --->   Operation 6433 'load' 'HH_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6434 [1/1] (0.00ns)   --->   "%HH_7_0_0_load = load i16 %HH_7_0_0"   --->   Operation 6434 'load' 'HH_7_0_0_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6435 [1/1] (0.00ns)   --->   "%HH_5_0_0_load = load i16 %HH_5_0_0"   --->   Operation 6435 'load' 'HH_5_0_0_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6436 [1/1] (0.00ns)   --->   "%HH_3_0_0_load = load i16 %HH_3_0_0"   --->   Operation 6436 'load' 'HH_3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6437 [1/1] (0.00ns)   --->   "%HH_1_0_0_load = load i16 %HH_1_0_0"   --->   Operation 6437 'load' 'HH_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6438 [1/2] (8.61ns)   --->   "%call_ret = call i128 @CORDIC_V, i16 %select_ln580_168, i16 %select_ln580_178, i8 %cordic_phase_V" [src/QRD.cpp:230]   --->   Operation 6438 'call' 'call_ret' <Predicate = true> <Delay = 8.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 6439 [1/1] (0.00ns)   --->   "%temp_c1_o1_16 = extractvalue i128 %call_ret" [src/QRD.cpp:230]   --->   Operation 6439 'extractvalue' 'temp_c1_o1_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6440 [1/1] (0.00ns)   --->   "%ireg_111 = bitcast i64 %temp_c1_o1_16"   --->   Operation 6440 'bitcast' 'ireg_111' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6441 [1/1] (0.00ns)   --->   "%trunc_ln564_37 = trunc i64 %ireg_111"   --->   Operation 6441 'trunc' 'trunc_ln564_37' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6442 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_111, i32 63"   --->   Operation 6442 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6443 [1/1] (0.00ns)   --->   "%exp_tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_111, i32 52, i32 62"   --->   Operation 6443 'partselect' 'exp_tmp_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6444 [1/1] (0.00ns)   --->   "%zext_ln501_109 = zext i11 %exp_tmp_49"   --->   Operation 6444 'zext' 'zext_ln501_109' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6445 [1/1] (0.00ns)   --->   "%trunc_ln574_44 = trunc i64 %ireg_111"   --->   Operation 6445 'trunc' 'trunc_ln574_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6446 [1/1] (0.00ns)   --->   "%p_Result_234 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_44"   --->   Operation 6446 'bitconcatenate' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6447 [1/1] (0.00ns)   --->   "%zext_ln578_45 = zext i53 %p_Result_234"   --->   Operation 6447 'zext' 'zext_ln578_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6448 [1/1] (1.10ns)   --->   "%man_V_145 = sub i54 0, i54 %zext_ln578_45"   --->   Operation 6448 'sub' 'man_V_145' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6449 [1/1] (0.40ns)   --->   "%man_V_146 = select i1 %p_Result_233, i54 %man_V_145, i54 %zext_ln578_45"   --->   Operation 6449 'select' 'man_V_146' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6450 [1/1] (1.13ns)   --->   "%icmp_ln580_109 = icmp_eq  i63 %trunc_ln564_37, i63 0"   --->   Operation 6450 'icmp' 'icmp_ln580_109' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6451 [1/1] (0.80ns)   --->   "%F2_45 = sub i12 1075, i12 %zext_ln501_109"   --->   Operation 6451 'sub' 'F2_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6452 [1/1] (0.97ns)   --->   "%icmp_ln590_115 = icmp_sgt  i12 %F2_45, i12 8"   --->   Operation 6452 'icmp' 'icmp_ln590_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6453 [1/1] (0.80ns)   --->   "%add_ln590_115 = add i12 %F2_45, i12 4088"   --->   Operation 6453 'add' 'add_ln590_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6454 [1/1] (0.80ns)   --->   "%sub_ln590_115 = sub i12 8, i12 %F2_45"   --->   Operation 6454 'sub' 'sub_ln590_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6455 [1/1] (0.37ns)   --->   "%sh_amt_45 = select i1 %icmp_ln590_115, i12 %add_ln590_115, i12 %sub_ln590_115"   --->   Operation 6455 'select' 'sh_amt_45' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6456 [1/1] (0.00ns)   --->   "%sext_ln590_45 = sext i12 %sh_amt_45"   --->   Operation 6456 'sext' 'sext_ln590_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6457 [1/1] (0.97ns)   --->   "%icmp_ln591_115 = icmp_eq  i12 %F2_45, i12 8"   --->   Operation 6457 'icmp' 'icmp_ln591_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6458 [1/1] (0.00ns)   --->   "%trunc_ln592_43 = trunc i54 %man_V_146"   --->   Operation 6458 'trunc' 'trunc_ln592_43' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6459 [1/1] (0.97ns)   --->   "%icmp_ln594_115 = icmp_ult  i12 %sh_amt_45, i12 54"   --->   Operation 6459 'icmp' 'icmp_ln594_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6460 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_45, i32 4, i32 11"   --->   Operation 6460 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6461 [1/1] (0.84ns)   --->   "%icmp_ln612_43 = icmp_eq  i8 %tmp_173, i8 0"   --->   Operation 6461 'icmp' 'icmp_ln612_43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%zext_ln595_42 = zext i32 %sext_ln590_45"   --->   Operation 6462 'zext' 'zext_ln595_42' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6463 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%ashr_ln595_115 = ashr i54 %man_V_146, i54 %zext_ln595_42"   --->   Operation 6463 'ashr' 'ashr_ln595_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6464 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%trunc_ln595_44 = trunc i54 %ashr_ln595_115"   --->   Operation 6464 'trunc' 'trunc_ln595_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_111, i32 63"   --->   Operation 6465 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%select_ln597_42 = select i1 %tmp_174, i16 65535, i16 0"   --->   Operation 6466 'select' 'select_ln597_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_182)   --->   "%sext_ln590_45cast = trunc i32 %sext_ln590_45"   --->   Operation 6467 'trunc' 'sext_ln590_45cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_182)   --->   "%shl_ln613_115 = shl i16 %trunc_ln592_43, i16 %sext_ln590_45cast"   --->   Operation 6468 'shl' 'shl_ln613_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6469 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%xor_ln580_41 = xor i1 %icmp_ln580_109, i1 1"   --->   Operation 6469 'xor' 'xor_ln580_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6470 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_181)   --->   "%and_ln591_41 = and i1 %icmp_ln591_115, i1 %xor_ln580_41"   --->   Operation 6470 'and' 'and_ln591_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6471 [1/1] (0.28ns)   --->   "%or_ln591_41 = or i1 %icmp_ln580_109, i1 %icmp_ln591_115"   --->   Operation 6471 'or' 'or_ln591_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_41)   --->   "%xor_ln591_41 = xor i1 %or_ln591_41, i1 1"   --->   Operation 6472 'xor' 'xor_ln591_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6473 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_41 = and i1 %icmp_ln590_115, i1 %xor_ln591_41"   --->   Operation 6473 'and' 'and_ln590_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_180)   --->   "%and_ln594_48 = and i1 %and_ln590_41, i1 %icmp_ln594_115"   --->   Operation 6474 'and' 'and_ln594_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%or_ln590_41 = or i1 %or_ln591_41, i1 %icmp_ln590_115"   --->   Operation 6475 'or' 'or_ln590_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%xor_ln590_41 = xor i1 %or_ln590_41, i1 1"   --->   Operation 6476 'xor' 'xor_ln590_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_69)   --->   "%and_ln612_41 = and i1 %icmp_ln612_43, i1 %xor_ln590_41"   --->   Operation 6477 'and' 'and_ln612_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_182)   --->   "%select_ln580_179 = select i1 %icmp_ln580_109, i16 0, i16 %shl_ln613_115"   --->   Operation 6478 'select' 'select_ln580_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6479 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_69 = or i1 %icmp_ln580_109, i1 %and_ln612_41"   --->   Operation 6479 'or' 'or_ln580_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6480 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_180 = select i1 %and_ln594_48, i16 %trunc_ln595_44, i16 %select_ln597_42"   --->   Operation 6480 'select' 'select_ln580_180' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6481 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_181 = select i1 %and_ln591_41, i16 %trunc_ln592_43, i16 0"   --->   Operation 6481 'select' 'select_ln580_181' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6482 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_182 = select i1 %or_ln580_69, i16 %select_ln580_179, i16 %select_ln580_180"   --->   Operation 6482 'select' 'select_ln580_182' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_183)   --->   "%or_ln580_70 = or i1 %or_ln580_69, i1 %and_ln590_41"   --->   Operation 6483 'or' 'or_ln580_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 6484 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_183 = select i1 %or_ln580_70, i16 %select_ln580_182, i16 %select_ln580_181"   --->   Operation 6484 'select' 'select_ln580_183' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 6485 [2/2] (1.37ns)   --->   "%call_ln191 = call void @QRD_Pipeline_LOOP_01, i16 %select_ln580_14, i16 %select_ln580_19, i16 %select_ln580_29, i16 %select_ln580_39, i16 %HH_2_0_2_load, i16 %select_ln580_117, i16 %select_ln580_122, i16 %select_ln580_132, i16 %select_ln580_158, i16 %select_ln580_163, i16 %HH_6_0_2_load, i16 %select_ln580_183, i16 %HH_1_0_0_load, i16 %select_ln580_49, i16 %select_ln580_55, i16 %select_ln580_65, i16 %HH_3_0_0_load, i16 %HH_3_1_4_load, i16 %select_ln580_142, i16 %select_ln580_152, i16 %HH_5_0_0_load, i16 %mux_case_1118_load, i16 %mux_case_581_load, i16 %select_ln580_173, i16 %HH_7_0_0_load, i16 %HH_7_1_4_load, i16 %mux_case_782_load, i16 %p_0_0_03279958_lcssa1088_loc, i16 %p_0_0_03279955_lcssa1086_loc, i16 %p_0_0_03279952_lcssa1084_loc, i16 %p_0_0_03279949_lcssa1082_loc, i16 %p_0_0_03279947_lcssa1080_loc, i16 %p_0_0_03279944_lcssa1078_loc, i16 %p_0_0_03279941_lcssa1076_loc, i16 %p_0_0_03279938_lcssa1074_loc, i16 %p_0_0_03279934_lcssa1072_loc, i16 %p_0_0_03279931_lcssa1070_loc, i16 %p_0_0_03279928_lcssa1068_loc, i16 %p_0_0_03279925_lcssa1066_loc, i16 %p_0_0_03279922_lcssa1064_loc, i16 %p_0_0_03279919_lcssa1062_loc, i16 %p_0_0_03279916_lcssa1060_loc, i16 %p_0_0_03279913_lcssa1058_loc, i16 %conv_i_i_i2390910_lcssa1056_loc, i16 %conv_i_i_i2390907_lcssa1054_loc, i16 %conv_i_i_i2390904_lcssa1052_loc, i16 %conv_i_i_i2390901_lcssa1050_loc, i16 %conv_i_i_i2390899_lcssa1048_loc, i16 %conv_i_i_i2390896_lcssa1046_loc, i16 %conv_i_i_i2390893_lcssa1044_loc, i16 %conv_i_i_i2390890_lcssa1042_loc, i16 %conv_i_i_i2390886_lcssa1040_loc, i16 %conv_i_i_i2390883_lcssa1038_loc, i16 %conv_i_i_i2390880_lcssa1036_loc, i16 %conv_i_i_i2390877_lcssa1034_loc, i16 %conv_i_i_i2390874_lcssa1032_loc, i16 %conv_i_i_i2390871_lcssa1030_loc, i16 %conv_i_i_i2390868_lcssa1028_loc, i16 %conv_i_i_i2390865_lcssa1026_loc, i16 %p_0_0_03278862_lcssa1024_loc, i16 %p_0_0_03278859_lcssa1022_loc, i16 %p_0_0_03278856_lcssa1020_loc, i16 %p_0_0_03278853_lcssa1018_loc, i16 %p_0_0_03278851_lcssa1016_loc, i16 %p_0_0_03278848_lcssa1014_loc, i16 %p_0_0_03278845_lcssa1012_loc, i16 %p_0_0_03278842_lcssa1010_loc, i16 %p_0_0_03278838_lcssa1008_loc, i16 %p_0_0_03278835_lcssa1006_loc, i16 %p_0_0_03278832_lcssa1004_loc, i16 %p_0_0_03278829_lcssa1002_loc, i16 %p_0_0_03278826_lcssa1000_loc, i16 %p_0_0_03278823_lcssa998_loc, i16 %p_0_0_03278820_lcssa996_loc, i16 %p_0_0_03278817_lcssa994_loc, i16 %p_0_0_03279814_lcssa992_loc, i16 %p_0_0_03279811_lcssa990_loc, i16 %p_0_0_03279808_lcssa988_loc, i16 %p_0_0_03279805_lcssa986_loc, i16 %p_0_0_03279803_lcssa984_loc, i16 %p_0_0_03279800_lcssa982_loc, i16 %p_0_0_03279797_lcssa980_loc, i16 %p_0_0_03279794_lcssa978_loc, i16 %p_0_0_03279790_lcssa976_loc, i16 %p_0_0_03279787_lcssa974_loc, i16 %p_0_0_03279784_lcssa972_loc, i16 %p_0_0_03279781_lcssa970_loc, i16 %p_0_0_03279778_lcssa968_loc, i16 %p_0_0_03279775_lcssa966_loc, i16 %p_0_0_03279772_lcssa964_loc, i16 %p_0_0_03279769_lcssa962_loc"   --->   Operation 6485 'call' 'call_ln191' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 13> <Delay = 0.42>
ST_50 : Operation 6486 [1/2] (0.42ns)   --->   "%call_ln191 = call void @QRD_Pipeline_LOOP_01, i16 %select_ln580_14, i16 %select_ln580_19, i16 %select_ln580_29, i16 %select_ln580_39, i16 %HH_2_0_2_load, i16 %select_ln580_117, i16 %select_ln580_122, i16 %select_ln580_132, i16 %select_ln580_158, i16 %select_ln580_163, i16 %HH_6_0_2_load, i16 %select_ln580_183, i16 %HH_1_0_0_load, i16 %select_ln580_49, i16 %select_ln580_55, i16 %select_ln580_65, i16 %HH_3_0_0_load, i16 %HH_3_1_4_load, i16 %select_ln580_142, i16 %select_ln580_152, i16 %HH_5_0_0_load, i16 %mux_case_1118_load, i16 %mux_case_581_load, i16 %select_ln580_173, i16 %HH_7_0_0_load, i16 %HH_7_1_4_load, i16 %mux_case_782_load, i16 %p_0_0_03279958_lcssa1088_loc, i16 %p_0_0_03279955_lcssa1086_loc, i16 %p_0_0_03279952_lcssa1084_loc, i16 %p_0_0_03279949_lcssa1082_loc, i16 %p_0_0_03279947_lcssa1080_loc, i16 %p_0_0_03279944_lcssa1078_loc, i16 %p_0_0_03279941_lcssa1076_loc, i16 %p_0_0_03279938_lcssa1074_loc, i16 %p_0_0_03279934_lcssa1072_loc, i16 %p_0_0_03279931_lcssa1070_loc, i16 %p_0_0_03279928_lcssa1068_loc, i16 %p_0_0_03279925_lcssa1066_loc, i16 %p_0_0_03279922_lcssa1064_loc, i16 %p_0_0_03279919_lcssa1062_loc, i16 %p_0_0_03279916_lcssa1060_loc, i16 %p_0_0_03279913_lcssa1058_loc, i16 %conv_i_i_i2390910_lcssa1056_loc, i16 %conv_i_i_i2390907_lcssa1054_loc, i16 %conv_i_i_i2390904_lcssa1052_loc, i16 %conv_i_i_i2390901_lcssa1050_loc, i16 %conv_i_i_i2390899_lcssa1048_loc, i16 %conv_i_i_i2390896_lcssa1046_loc, i16 %conv_i_i_i2390893_lcssa1044_loc, i16 %conv_i_i_i2390890_lcssa1042_loc, i16 %conv_i_i_i2390886_lcssa1040_loc, i16 %conv_i_i_i2390883_lcssa1038_loc, i16 %conv_i_i_i2390880_lcssa1036_loc, i16 %conv_i_i_i2390877_lcssa1034_loc, i16 %conv_i_i_i2390874_lcssa1032_loc, i16 %conv_i_i_i2390871_lcssa1030_loc, i16 %conv_i_i_i2390868_lcssa1028_loc, i16 %conv_i_i_i2390865_lcssa1026_loc, i16 %p_0_0_03278862_lcssa1024_loc, i16 %p_0_0_03278859_lcssa1022_loc, i16 %p_0_0_03278856_lcssa1020_loc, i16 %p_0_0_03278853_lcssa1018_loc, i16 %p_0_0_03278851_lcssa1016_loc, i16 %p_0_0_03278848_lcssa1014_loc, i16 %p_0_0_03278845_lcssa1012_loc, i16 %p_0_0_03278842_lcssa1010_loc, i16 %p_0_0_03278838_lcssa1008_loc, i16 %p_0_0_03278835_lcssa1006_loc, i16 %p_0_0_03278832_lcssa1004_loc, i16 %p_0_0_03278829_lcssa1002_loc, i16 %p_0_0_03278826_lcssa1000_loc, i16 %p_0_0_03278823_lcssa998_loc, i16 %p_0_0_03278820_lcssa996_loc, i16 %p_0_0_03278817_lcssa994_loc, i16 %p_0_0_03279814_lcssa992_loc, i16 %p_0_0_03279811_lcssa990_loc, i16 %p_0_0_03279808_lcssa988_loc, i16 %p_0_0_03279805_lcssa986_loc, i16 %p_0_0_03279803_lcssa984_loc, i16 %p_0_0_03279800_lcssa982_loc, i16 %p_0_0_03279797_lcssa980_loc, i16 %p_0_0_03279794_lcssa978_loc, i16 %p_0_0_03279790_lcssa976_loc, i16 %p_0_0_03279787_lcssa974_loc, i16 %p_0_0_03279784_lcssa972_loc, i16 %p_0_0_03279781_lcssa970_loc, i16 %p_0_0_03279778_lcssa968_loc, i16 %p_0_0_03279775_lcssa966_loc, i16 %p_0_0_03279772_lcssa964_loc, i16 %p_0_0_03279769_lcssa962_loc"   --->   Operation 6486 'call' 'call_ln191' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 14> <Delay = 2.67>
ST_51 : Operation 6487 [1/1] (0.00ns)   --->   "%p_0_0_03279958_lcssa1088_loc_load = load i16 %p_0_0_03279958_lcssa1088_loc"   --->   Operation 6487 'load' 'p_0_0_03279958_lcssa1088_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6488 [1/1] (0.00ns)   --->   "%p_0_0_03279955_lcssa1086_loc_load = load i16 %p_0_0_03279955_lcssa1086_loc"   --->   Operation 6488 'load' 'p_0_0_03279955_lcssa1086_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6489 [1/1] (0.00ns)   --->   "%p_0_0_03279952_lcssa1084_loc_load = load i16 %p_0_0_03279952_lcssa1084_loc"   --->   Operation 6489 'load' 'p_0_0_03279952_lcssa1084_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6490 [1/1] (0.00ns)   --->   "%p_0_0_03279949_lcssa1082_loc_load = load i16 %p_0_0_03279949_lcssa1082_loc"   --->   Operation 6490 'load' 'p_0_0_03279949_lcssa1082_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6491 [1/1] (0.00ns)   --->   "%p_0_0_03279947_lcssa1080_loc_load = load i16 %p_0_0_03279947_lcssa1080_loc"   --->   Operation 6491 'load' 'p_0_0_03279947_lcssa1080_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6492 [1/1] (0.00ns)   --->   "%p_0_0_03279944_lcssa1078_loc_load = load i16 %p_0_0_03279944_lcssa1078_loc"   --->   Operation 6492 'load' 'p_0_0_03279944_lcssa1078_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6493 [1/1] (0.00ns)   --->   "%p_0_0_03279941_lcssa1076_loc_load = load i16 %p_0_0_03279941_lcssa1076_loc"   --->   Operation 6493 'load' 'p_0_0_03279941_lcssa1076_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6494 [1/1] (0.00ns)   --->   "%p_0_0_03279938_lcssa1074_loc_load = load i16 %p_0_0_03279938_lcssa1074_loc"   --->   Operation 6494 'load' 'p_0_0_03279938_lcssa1074_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6495 [1/1] (0.00ns)   --->   "%p_0_0_03279934_lcssa1072_loc_load = load i16 %p_0_0_03279934_lcssa1072_loc"   --->   Operation 6495 'load' 'p_0_0_03279934_lcssa1072_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6496 [1/1] (0.00ns)   --->   "%p_0_0_03279931_lcssa1070_loc_load = load i16 %p_0_0_03279931_lcssa1070_loc"   --->   Operation 6496 'load' 'p_0_0_03279931_lcssa1070_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6497 [1/1] (0.00ns)   --->   "%p_0_0_03279928_lcssa1068_loc_load = load i16 %p_0_0_03279928_lcssa1068_loc"   --->   Operation 6497 'load' 'p_0_0_03279928_lcssa1068_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6498 [1/1] (0.00ns)   --->   "%p_0_0_03279925_lcssa1066_loc_load = load i16 %p_0_0_03279925_lcssa1066_loc"   --->   Operation 6498 'load' 'p_0_0_03279925_lcssa1066_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6499 [1/1] (0.00ns)   --->   "%p_0_0_03279922_lcssa1064_loc_load = load i16 %p_0_0_03279922_lcssa1064_loc"   --->   Operation 6499 'load' 'p_0_0_03279922_lcssa1064_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6500 [1/1] (0.00ns)   --->   "%p_0_0_03279919_lcssa1062_loc_load = load i16 %p_0_0_03279919_lcssa1062_loc"   --->   Operation 6500 'load' 'p_0_0_03279919_lcssa1062_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6501 [1/1] (0.00ns)   --->   "%p_0_0_03279916_lcssa1060_loc_load = load i16 %p_0_0_03279916_lcssa1060_loc"   --->   Operation 6501 'load' 'p_0_0_03279916_lcssa1060_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6502 [1/1] (0.00ns)   --->   "%p_0_0_03279913_lcssa1058_loc_load = load i16 %p_0_0_03279913_lcssa1058_loc"   --->   Operation 6502 'load' 'p_0_0_03279913_lcssa1058_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6503 [1/1] (0.00ns)   --->   "%conv_i_i_i2390910_lcssa1056_loc_load = load i16 %conv_i_i_i2390910_lcssa1056_loc"   --->   Operation 6503 'load' 'conv_i_i_i2390910_lcssa1056_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6504 [1/1] (0.00ns)   --->   "%conv_i_i_i2390907_lcssa1054_loc_load = load i16 %conv_i_i_i2390907_lcssa1054_loc"   --->   Operation 6504 'load' 'conv_i_i_i2390907_lcssa1054_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6505 [1/1] (0.00ns)   --->   "%conv_i_i_i2390904_lcssa1052_loc_load = load i16 %conv_i_i_i2390904_lcssa1052_loc"   --->   Operation 6505 'load' 'conv_i_i_i2390904_lcssa1052_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6506 [1/1] (0.00ns)   --->   "%conv_i_i_i2390901_lcssa1050_loc_load = load i16 %conv_i_i_i2390901_lcssa1050_loc"   --->   Operation 6506 'load' 'conv_i_i_i2390901_lcssa1050_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6507 [1/1] (0.00ns)   --->   "%conv_i_i_i2390899_lcssa1048_loc_load = load i16 %conv_i_i_i2390899_lcssa1048_loc"   --->   Operation 6507 'load' 'conv_i_i_i2390899_lcssa1048_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6508 [1/1] (0.00ns)   --->   "%conv_i_i_i2390896_lcssa1046_loc_load = load i16 %conv_i_i_i2390896_lcssa1046_loc"   --->   Operation 6508 'load' 'conv_i_i_i2390896_lcssa1046_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6509 [1/1] (0.00ns)   --->   "%conv_i_i_i2390893_lcssa1044_loc_load = load i16 %conv_i_i_i2390893_lcssa1044_loc"   --->   Operation 6509 'load' 'conv_i_i_i2390893_lcssa1044_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6510 [1/1] (0.00ns)   --->   "%conv_i_i_i2390890_lcssa1042_loc_load = load i16 %conv_i_i_i2390890_lcssa1042_loc"   --->   Operation 6510 'load' 'conv_i_i_i2390890_lcssa1042_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6511 [1/1] (0.00ns)   --->   "%conv_i_i_i2390886_lcssa1040_loc_load = load i16 %conv_i_i_i2390886_lcssa1040_loc"   --->   Operation 6511 'load' 'conv_i_i_i2390886_lcssa1040_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6512 [1/1] (0.00ns)   --->   "%conv_i_i_i2390883_lcssa1038_loc_load = load i16 %conv_i_i_i2390883_lcssa1038_loc"   --->   Operation 6512 'load' 'conv_i_i_i2390883_lcssa1038_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6513 [1/1] (0.00ns)   --->   "%conv_i_i_i2390880_lcssa1036_loc_load = load i16 %conv_i_i_i2390880_lcssa1036_loc"   --->   Operation 6513 'load' 'conv_i_i_i2390880_lcssa1036_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6514 [1/1] (0.00ns)   --->   "%conv_i_i_i2390877_lcssa1034_loc_load = load i16 %conv_i_i_i2390877_lcssa1034_loc"   --->   Operation 6514 'load' 'conv_i_i_i2390877_lcssa1034_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6515 [1/1] (0.00ns)   --->   "%conv_i_i_i2390874_lcssa1032_loc_load = load i16 %conv_i_i_i2390874_lcssa1032_loc"   --->   Operation 6515 'load' 'conv_i_i_i2390874_lcssa1032_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6516 [1/1] (0.00ns)   --->   "%conv_i_i_i2390871_lcssa1030_loc_load = load i16 %conv_i_i_i2390871_lcssa1030_loc"   --->   Operation 6516 'load' 'conv_i_i_i2390871_lcssa1030_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6517 [1/1] (0.00ns)   --->   "%conv_i_i_i2390868_lcssa1028_loc_load = load i16 %conv_i_i_i2390868_lcssa1028_loc"   --->   Operation 6517 'load' 'conv_i_i_i2390868_lcssa1028_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6518 [1/1] (0.00ns)   --->   "%conv_i_i_i2390865_lcssa1026_loc_load = load i16 %conv_i_i_i2390865_lcssa1026_loc"   --->   Operation 6518 'load' 'conv_i_i_i2390865_lcssa1026_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6519 [1/1] (0.00ns)   --->   "%p_0_0_03278862_lcssa1024_loc_load = load i16 %p_0_0_03278862_lcssa1024_loc"   --->   Operation 6519 'load' 'p_0_0_03278862_lcssa1024_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6520 [1/1] (0.00ns)   --->   "%p_0_0_03278859_lcssa1022_loc_load = load i16 %p_0_0_03278859_lcssa1022_loc"   --->   Operation 6520 'load' 'p_0_0_03278859_lcssa1022_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6521 [1/1] (0.00ns)   --->   "%p_0_0_03278856_lcssa1020_loc_load = load i16 %p_0_0_03278856_lcssa1020_loc"   --->   Operation 6521 'load' 'p_0_0_03278856_lcssa1020_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6522 [1/1] (0.00ns)   --->   "%p_0_0_03278853_lcssa1018_loc_load = load i16 %p_0_0_03278853_lcssa1018_loc"   --->   Operation 6522 'load' 'p_0_0_03278853_lcssa1018_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6523 [1/1] (0.00ns)   --->   "%p_0_0_03278851_lcssa1016_loc_load = load i16 %p_0_0_03278851_lcssa1016_loc"   --->   Operation 6523 'load' 'p_0_0_03278851_lcssa1016_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6524 [1/1] (0.00ns)   --->   "%p_0_0_03278848_lcssa1014_loc_load = load i16 %p_0_0_03278848_lcssa1014_loc"   --->   Operation 6524 'load' 'p_0_0_03278848_lcssa1014_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6525 [1/1] (0.00ns)   --->   "%p_0_0_03278845_lcssa1012_loc_load = load i16 %p_0_0_03278845_lcssa1012_loc"   --->   Operation 6525 'load' 'p_0_0_03278845_lcssa1012_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6526 [1/1] (0.00ns)   --->   "%p_0_0_03278842_lcssa1010_loc_load = load i16 %p_0_0_03278842_lcssa1010_loc"   --->   Operation 6526 'load' 'p_0_0_03278842_lcssa1010_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6527 [1/1] (0.00ns)   --->   "%p_0_0_03278838_lcssa1008_loc_load = load i16 %p_0_0_03278838_lcssa1008_loc"   --->   Operation 6527 'load' 'p_0_0_03278838_lcssa1008_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6528 [1/1] (0.00ns)   --->   "%p_0_0_03278835_lcssa1006_loc_load = load i16 %p_0_0_03278835_lcssa1006_loc"   --->   Operation 6528 'load' 'p_0_0_03278835_lcssa1006_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6529 [1/1] (0.00ns)   --->   "%p_0_0_03278832_lcssa1004_loc_load = load i16 %p_0_0_03278832_lcssa1004_loc"   --->   Operation 6529 'load' 'p_0_0_03278832_lcssa1004_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6530 [1/1] (0.00ns)   --->   "%p_0_0_03278829_lcssa1002_loc_load = load i16 %p_0_0_03278829_lcssa1002_loc"   --->   Operation 6530 'load' 'p_0_0_03278829_lcssa1002_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6531 [1/1] (0.00ns)   --->   "%p_0_0_03278826_lcssa1000_loc_load = load i16 %p_0_0_03278826_lcssa1000_loc"   --->   Operation 6531 'load' 'p_0_0_03278826_lcssa1000_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6532 [1/1] (0.00ns)   --->   "%p_0_0_03278823_lcssa998_loc_load = load i16 %p_0_0_03278823_lcssa998_loc"   --->   Operation 6532 'load' 'p_0_0_03278823_lcssa998_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6533 [1/1] (0.00ns)   --->   "%p_0_0_03278820_lcssa996_loc_load = load i16 %p_0_0_03278820_lcssa996_loc"   --->   Operation 6533 'load' 'p_0_0_03278820_lcssa996_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6534 [1/1] (0.00ns)   --->   "%p_0_0_03278817_lcssa994_loc_load = load i16 %p_0_0_03278817_lcssa994_loc"   --->   Operation 6534 'load' 'p_0_0_03278817_lcssa994_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6535 [1/1] (0.00ns)   --->   "%p_0_0_03279814_lcssa992_loc_load = load i16 %p_0_0_03279814_lcssa992_loc"   --->   Operation 6535 'load' 'p_0_0_03279814_lcssa992_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6536 [1/1] (0.00ns)   --->   "%p_0_0_03279811_lcssa990_loc_load = load i16 %p_0_0_03279811_lcssa990_loc"   --->   Operation 6536 'load' 'p_0_0_03279811_lcssa990_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6537 [1/1] (0.00ns)   --->   "%p_0_0_03279808_lcssa988_loc_load = load i16 %p_0_0_03279808_lcssa988_loc"   --->   Operation 6537 'load' 'p_0_0_03279808_lcssa988_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6538 [1/1] (0.00ns)   --->   "%p_0_0_03279805_lcssa986_loc_load = load i16 %p_0_0_03279805_lcssa986_loc"   --->   Operation 6538 'load' 'p_0_0_03279805_lcssa986_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6539 [1/1] (0.00ns)   --->   "%p_0_0_03279803_lcssa984_loc_load = load i16 %p_0_0_03279803_lcssa984_loc"   --->   Operation 6539 'load' 'p_0_0_03279803_lcssa984_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6540 [1/1] (0.00ns)   --->   "%p_0_0_03279800_lcssa982_loc_load = load i16 %p_0_0_03279800_lcssa982_loc"   --->   Operation 6540 'load' 'p_0_0_03279800_lcssa982_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6541 [1/1] (0.00ns)   --->   "%p_0_0_03279797_lcssa980_loc_load = load i16 %p_0_0_03279797_lcssa980_loc"   --->   Operation 6541 'load' 'p_0_0_03279797_lcssa980_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6542 [1/1] (0.00ns)   --->   "%p_0_0_03279794_lcssa978_loc_load = load i16 %p_0_0_03279794_lcssa978_loc"   --->   Operation 6542 'load' 'p_0_0_03279794_lcssa978_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6543 [1/1] (0.00ns)   --->   "%p_0_0_03279790_lcssa976_loc_load = load i16 %p_0_0_03279790_lcssa976_loc"   --->   Operation 6543 'load' 'p_0_0_03279790_lcssa976_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6544 [1/1] (0.00ns)   --->   "%p_0_0_03279787_lcssa974_loc_load = load i16 %p_0_0_03279787_lcssa974_loc"   --->   Operation 6544 'load' 'p_0_0_03279787_lcssa974_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6545 [1/1] (0.00ns)   --->   "%p_0_0_03279784_lcssa972_loc_load = load i16 %p_0_0_03279784_lcssa972_loc"   --->   Operation 6545 'load' 'p_0_0_03279784_lcssa972_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6546 [1/1] (0.00ns)   --->   "%p_0_0_03279781_lcssa970_loc_load = load i16 %p_0_0_03279781_lcssa970_loc"   --->   Operation 6546 'load' 'p_0_0_03279781_lcssa970_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6547 [1/1] (0.00ns)   --->   "%p_0_0_03279778_lcssa968_loc_load = load i16 %p_0_0_03279778_lcssa968_loc"   --->   Operation 6547 'load' 'p_0_0_03279778_lcssa968_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6548 [1/1] (0.00ns)   --->   "%p_0_0_03279775_lcssa966_loc_load = load i16 %p_0_0_03279775_lcssa966_loc"   --->   Operation 6548 'load' 'p_0_0_03279775_lcssa966_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6549 [1/1] (0.00ns)   --->   "%p_0_0_03279772_lcssa964_loc_load = load i16 %p_0_0_03279772_lcssa964_loc"   --->   Operation 6549 'load' 'p_0_0_03279772_lcssa964_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6550 [1/1] (0.00ns)   --->   "%p_0_0_03279769_lcssa962_loc_load = load i16 %p_0_0_03279769_lcssa962_loc"   --->   Operation 6550 'load' 'p_0_0_03279769_lcssa962_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6551 [2/2] (2.67ns)   --->   "%call_ln0 = call void @QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6, i16 %R, i16 %p_0_0_03279800_lcssa982_loc_load, i16 %conv_i_i_i2390896_lcssa1046_loc_load, i16 %p_0_0_03279797_lcssa980_loc_load, i16 %conv_i_i_i2390893_lcssa1044_loc_load, i16 %p_0_0_03279794_lcssa978_loc_load, i16 %conv_i_i_i2390890_lcssa1042_loc_load, i16 %p_0_0_03279803_lcssa984_loc_load, i16 %conv_i_i_i2390899_lcssa1048_loc_load, i16 %p_0_0_03278848_lcssa1014_loc_load, i16 %p_0_0_03279944_lcssa1078_loc_load, i16 %p_0_0_03278845_lcssa1012_loc_load, i16 %p_0_0_03279941_lcssa1076_loc_load, i16 %p_0_0_03278842_lcssa1010_loc_load, i16 %p_0_0_03279938_lcssa1074_loc_load, i16 %p_0_0_03278851_lcssa1016_loc_load, i16 %p_0_0_03279947_lcssa1080_loc_load, i16 %p_0_0_03279787_lcssa974_loc_load, i16 %conv_i_i_i2390883_lcssa1038_loc_load, i16 %p_0_0_03279784_lcssa972_loc_load, i16 %conv_i_i_i2390880_lcssa1036_loc_load, i16 %p_0_0_03279781_lcssa970_loc_load, i16 %conv_i_i_i2390877_lcssa1034_loc_load, i16 %p_0_0_03279790_lcssa976_loc_load, i16 %conv_i_i_i2390886_lcssa1040_loc_load, i16 %p_0_0_03278835_lcssa1006_loc_load, i16 %p_0_0_03279931_lcssa1070_loc_load, i16 %p_0_0_03278832_lcssa1004_loc_load, i16 %p_0_0_03279928_lcssa1068_loc_load, i16 %p_0_0_03278829_lcssa1002_loc_load, i16 %p_0_0_03279925_lcssa1066_loc_load, i16 %p_0_0_03278838_lcssa1008_loc_load, i16 %p_0_0_03279934_lcssa1072_loc_load, i16 %p_0_0_03279775_lcssa966_loc_load, i16 %conv_i_i_i2390871_lcssa1030_loc_load, i16 %p_0_0_03279772_lcssa964_loc_load, i16 %conv_i_i_i2390868_lcssa1028_loc_load, i16 %p_0_0_03279769_lcssa962_loc_load, i16 %conv_i_i_i2390865_lcssa1026_loc_load, i16 %p_0_0_03279778_lcssa968_loc_load, i16 %conv_i_i_i2390874_lcssa1032_loc_load, i16 %p_0_0_03278823_lcssa998_loc_load, i16 %p_0_0_03279919_lcssa1062_loc_load, i16 %p_0_0_03278820_lcssa996_loc_load, i16 %p_0_0_03279916_lcssa1060_loc_load, i16 %p_0_0_03278817_lcssa994_loc_load, i16 %p_0_0_03279913_lcssa1058_loc_load, i16 %p_0_0_03278826_lcssa1000_loc_load, i16 %p_0_0_03279922_lcssa1064_loc_load, i16 %p_0_0_03279811_lcssa990_loc_load, i16 %conv_i_i_i2390907_lcssa1054_loc_load, i16 %p_0_0_03279808_lcssa988_loc_load, i16 %conv_i_i_i2390904_lcssa1052_loc_load, i16 %p_0_0_03279805_lcssa986_loc_load, i16 %conv_i_i_i2390901_lcssa1050_loc_load, i16 %p_0_0_03279814_lcssa992_loc_load, i16 %conv_i_i_i2390910_lcssa1056_loc_load, i16 %p_0_0_03278859_lcssa1022_loc_load, i16 %p_0_0_03279955_lcssa1086_loc_load, i16 %p_0_0_03278856_lcssa1020_loc_load, i16 %p_0_0_03279952_lcssa1084_loc_load, i16 %p_0_0_03278853_lcssa1018_loc_load, i16 %p_0_0_03279949_lcssa1082_loc_load, i16 %p_0_0_03278862_lcssa1024_loc_load, i16 %p_0_0_03279958_lcssa1088_loc_load"   --->   Operation 6551 'call' 'call_ln0' <Predicate = true> <Delay = 2.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 6552 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279958_lcssa1088_loc_load, i16 %conv_i_i_i369285_lcssa656" [src/QRD.cpp:267]   --->   Operation 6552 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6553 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278862_lcssa1024_loc_load, i16 %conv_i_i_i413281_lcssa654" [src/QRD.cpp:267]   --->   Operation 6553 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6554 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279949_lcssa1082_loc_load, i16 %conv_i_i_i459277_lcssa652" [src/QRD.cpp:267]   --->   Operation 6554 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6555 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278853_lcssa1018_loc_load, i16 %conv_i_i_i505273_lcssa650" [src/QRD.cpp:267]   --->   Operation 6555 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6556 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279952_lcssa1084_loc_load, i16 %conv_i_i_i551269_lcssa648" [src/QRD.cpp:267]   --->   Operation 6556 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6557 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278856_lcssa1020_loc_load, i16 %conv_i_i_i597265_lcssa646" [src/QRD.cpp:267]   --->   Operation 6557 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6558 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279955_lcssa1086_loc_load, i16 %conv_i_i_i643261_lcssa644" [src/QRD.cpp:267]   --->   Operation 6558 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6559 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278859_lcssa1022_loc_load, i16 %conv_i_i_i689257_lcssa642" [src/QRD.cpp:267]   --->   Operation 6559 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6560 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390910_lcssa1056_loc_load, i16 %conv_i_i_i369253_lcssa640" [src/QRD.cpp:267]   --->   Operation 6560 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6561 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279814_lcssa992_loc_load, i16 %conv_i_i_i413249_lcssa638" [src/QRD.cpp:267]   --->   Operation 6561 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6562 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390901_lcssa1050_loc_load, i16 %conv_i_i_i459245_lcssa636" [src/QRD.cpp:267]   --->   Operation 6562 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6563 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279805_lcssa986_loc_load, i16 %conv_i_i_i505241_lcssa634" [src/QRD.cpp:267]   --->   Operation 6563 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6564 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390904_lcssa1052_loc_load, i16 %conv_i_i_i551237_lcssa632" [src/QRD.cpp:267]   --->   Operation 6564 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6565 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279808_lcssa988_loc_load, i16 %conv_i_i_i597233_lcssa630" [src/QRD.cpp:267]   --->   Operation 6565 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6566 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390907_lcssa1054_loc_load, i16 %conv_i_i_i643229_lcssa628" [src/QRD.cpp:267]   --->   Operation 6566 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6567 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279811_lcssa990_loc_load, i16 %conv_i_i_i689225_lcssa626" [src/QRD.cpp:267]   --->   Operation 6567 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6568 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279922_lcssa1064_loc_load, i16 %conv_i_i_i369221_lcssa624" [src/QRD.cpp:267]   --->   Operation 6568 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6569 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278826_lcssa1000_loc_load, i16 %conv_i_i_i413217_lcssa622" [src/QRD.cpp:267]   --->   Operation 6569 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6570 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279913_lcssa1058_loc_load, i16 %conv_i_i_i459213_lcssa620" [src/QRD.cpp:267]   --->   Operation 6570 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6571 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278817_lcssa994_loc_load, i16 %conv_i_i_i505209_lcssa618" [src/QRD.cpp:267]   --->   Operation 6571 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6572 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279916_lcssa1060_loc_load, i16 %conv_i_i_i551205_lcssa616" [src/QRD.cpp:267]   --->   Operation 6572 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6573 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278820_lcssa996_loc_load, i16 %conv_i_i_i597201_lcssa614" [src/QRD.cpp:267]   --->   Operation 6573 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6574 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279919_lcssa1062_loc_load, i16 %conv_i_i_i643197_lcssa612" [src/QRD.cpp:267]   --->   Operation 6574 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6575 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278823_lcssa998_loc_load, i16 %conv_i_i_i689193_lcssa610" [src/QRD.cpp:267]   --->   Operation 6575 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6576 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390874_lcssa1032_loc_load, i16 %conv_i_i_i369189_lcssa608" [src/QRD.cpp:267]   --->   Operation 6576 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6577 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279778_lcssa968_loc_load, i16 %conv_i_i_i413185_lcssa606" [src/QRD.cpp:267]   --->   Operation 6577 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6578 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390865_lcssa1026_loc_load, i16 %conv_i_i_i459181_lcssa604" [src/QRD.cpp:267]   --->   Operation 6578 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6579 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279769_lcssa962_loc_load, i16 %conv_i_i_i505177_lcssa602" [src/QRD.cpp:267]   --->   Operation 6579 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6580 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390868_lcssa1028_loc_load, i16 %conv_i_i_i551173_lcssa600" [src/QRD.cpp:267]   --->   Operation 6580 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6581 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279772_lcssa964_loc_load, i16 %conv_i_i_i597169_lcssa598" [src/QRD.cpp:267]   --->   Operation 6581 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6582 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390871_lcssa1030_loc_load, i16 %conv_i_i_i643165_lcssa596" [src/QRD.cpp:267]   --->   Operation 6582 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6583 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279775_lcssa966_loc_load, i16 %conv_i_i_i689161_lcssa594" [src/QRD.cpp:267]   --->   Operation 6583 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6584 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279934_lcssa1072_loc_load, i16 %conv_i_i_i369157_lcssa592" [src/QRD.cpp:267]   --->   Operation 6584 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6585 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278838_lcssa1008_loc_load, i16 %conv_i_i_i413153_lcssa590" [src/QRD.cpp:267]   --->   Operation 6585 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6586 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279925_lcssa1066_loc_load, i16 %conv_i_i_i459149_lcssa588" [src/QRD.cpp:267]   --->   Operation 6586 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6587 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278829_lcssa1002_loc_load, i16 %conv_i_i_i505145_lcssa586" [src/QRD.cpp:267]   --->   Operation 6587 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6588 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279928_lcssa1068_loc_load, i16 %conv_i_i_i551141_lcssa584" [src/QRD.cpp:267]   --->   Operation 6588 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6589 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278832_lcssa1004_loc_load, i16 %conv_i_i_i597137_lcssa582" [src/QRD.cpp:267]   --->   Operation 6589 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6590 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279931_lcssa1070_loc_load, i16 %conv_i_i_i643133_lcssa580" [src/QRD.cpp:267]   --->   Operation 6590 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6591 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278835_lcssa1006_loc_load, i16 %conv_i_i_i689129_lcssa578" [src/QRD.cpp:267]   --->   Operation 6591 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6592 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390886_lcssa1040_loc_load, i16 %conv_i_i_i369125_lcssa576" [src/QRD.cpp:267]   --->   Operation 6592 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6593 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279790_lcssa976_loc_load, i16 %conv_i_i_i413121_lcssa574" [src/QRD.cpp:267]   --->   Operation 6593 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6594 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390877_lcssa1034_loc_load, i16 %conv_i_i_i459117_lcssa572" [src/QRD.cpp:267]   --->   Operation 6594 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6595 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279781_lcssa970_loc_load, i16 %conv_i_i_i505113_lcssa570" [src/QRD.cpp:267]   --->   Operation 6595 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6596 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390880_lcssa1036_loc_load, i16 %conv_i_i_i551109_lcssa568" [src/QRD.cpp:267]   --->   Operation 6596 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6597 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279784_lcssa972_loc_load, i16 %conv_i_i_i597105_lcssa566" [src/QRD.cpp:267]   --->   Operation 6597 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6598 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390883_lcssa1038_loc_load, i16 %conv_i_i_i643101_lcssa564" [src/QRD.cpp:267]   --->   Operation 6598 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6599 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279787_lcssa974_loc_load, i16 %conv_i_i_i68997_lcssa562" [src/QRD.cpp:267]   --->   Operation 6599 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6600 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279947_lcssa1080_loc_load, i16 %conv_i_i_i36993_lcssa560" [src/QRD.cpp:267]   --->   Operation 6600 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6601 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278851_lcssa1016_loc_load, i16 %conv_i_i_i41389_lcssa558" [src/QRD.cpp:267]   --->   Operation 6601 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6602 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279938_lcssa1074_loc_load, i16 %conv_i_i_i45985_lcssa556" [src/QRD.cpp:267]   --->   Operation 6602 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6603 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278842_lcssa1010_loc_load, i16 %conv_i_i_i50581_lcssa554" [src/QRD.cpp:267]   --->   Operation 6603 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6604 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279941_lcssa1076_loc_load, i16 %conv_i_i_i55177_lcssa552" [src/QRD.cpp:267]   --->   Operation 6604 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6605 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278845_lcssa1012_loc_load, i16 %conv_i_i_i59773_lcssa550" [src/QRD.cpp:267]   --->   Operation 6605 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6606 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279944_lcssa1078_loc_load, i16 %conv_i_i_i64369_lcssa548" [src/QRD.cpp:267]   --->   Operation 6606 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6607 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03278848_lcssa1014_loc_load, i16 %conv_i_i_i68965_lcssa546" [src/QRD.cpp:267]   --->   Operation 6607 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6608 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390899_lcssa1048_loc_load, i16 %conv_i_i_i36961_lcssa544" [src/QRD.cpp:267]   --->   Operation 6608 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6609 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279803_lcssa984_loc_load, i16 %conv_i_i_i41357_lcssa542" [src/QRD.cpp:267]   --->   Operation 6609 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6610 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390890_lcssa1042_loc_load, i16 %conv_i_i_i45953_lcssa540" [src/QRD.cpp:267]   --->   Operation 6610 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6611 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279794_lcssa978_loc_load, i16 %conv_i_i_i50549_lcssa538" [src/QRD.cpp:267]   --->   Operation 6611 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6612 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390893_lcssa1044_loc_load, i16 %conv_i_i_i55145_lcssa536" [src/QRD.cpp:267]   --->   Operation 6612 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6613 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279797_lcssa980_loc_load, i16 %conv_i_i_i59741_lcssa534" [src/QRD.cpp:267]   --->   Operation 6613 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6614 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %conv_i_i_i2390896_lcssa1046_loc_load, i16 %conv_i_i_i64337_lcssa532" [src/QRD.cpp:267]   --->   Operation 6614 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6615 [1/1] (0.00ns)   --->   "%store_ln267 = store i16 %p_0_0_03279800_lcssa982_loc_load, i16 %conv_i_i_i68933_lcssa530" [src/QRD.cpp:267]   --->   Operation 6615 'store' 'store_ln267' <Predicate = true> <Delay = 0.00>

State 52 <SV = 15> <Delay = 0.00>
ST_52 : Operation 6616 [1/2] (0.00ns)   --->   "%call_ln0 = call void @QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6, i16 %R, i16 %p_0_0_03279800_lcssa982_loc_load, i16 %conv_i_i_i2390896_lcssa1046_loc_load, i16 %p_0_0_03279797_lcssa980_loc_load, i16 %conv_i_i_i2390893_lcssa1044_loc_load, i16 %p_0_0_03279794_lcssa978_loc_load, i16 %conv_i_i_i2390890_lcssa1042_loc_load, i16 %p_0_0_03279803_lcssa984_loc_load, i16 %conv_i_i_i2390899_lcssa1048_loc_load, i16 %p_0_0_03278848_lcssa1014_loc_load, i16 %p_0_0_03279944_lcssa1078_loc_load, i16 %p_0_0_03278845_lcssa1012_loc_load, i16 %p_0_0_03279941_lcssa1076_loc_load, i16 %p_0_0_03278842_lcssa1010_loc_load, i16 %p_0_0_03279938_lcssa1074_loc_load, i16 %p_0_0_03278851_lcssa1016_loc_load, i16 %p_0_0_03279947_lcssa1080_loc_load, i16 %p_0_0_03279787_lcssa974_loc_load, i16 %conv_i_i_i2390883_lcssa1038_loc_load, i16 %p_0_0_03279784_lcssa972_loc_load, i16 %conv_i_i_i2390880_lcssa1036_loc_load, i16 %p_0_0_03279781_lcssa970_loc_load, i16 %conv_i_i_i2390877_lcssa1034_loc_load, i16 %p_0_0_03279790_lcssa976_loc_load, i16 %conv_i_i_i2390886_lcssa1040_loc_load, i16 %p_0_0_03278835_lcssa1006_loc_load, i16 %p_0_0_03279931_lcssa1070_loc_load, i16 %p_0_0_03278832_lcssa1004_loc_load, i16 %p_0_0_03279928_lcssa1068_loc_load, i16 %p_0_0_03278829_lcssa1002_loc_load, i16 %p_0_0_03279925_lcssa1066_loc_load, i16 %p_0_0_03278838_lcssa1008_loc_load, i16 %p_0_0_03279934_lcssa1072_loc_load, i16 %p_0_0_03279775_lcssa966_loc_load, i16 %conv_i_i_i2390871_lcssa1030_loc_load, i16 %p_0_0_03279772_lcssa964_loc_load, i16 %conv_i_i_i2390868_lcssa1028_loc_load, i16 %p_0_0_03279769_lcssa962_loc_load, i16 %conv_i_i_i2390865_lcssa1026_loc_load, i16 %p_0_0_03279778_lcssa968_loc_load, i16 %conv_i_i_i2390874_lcssa1032_loc_load, i16 %p_0_0_03278823_lcssa998_loc_load, i16 %p_0_0_03279919_lcssa1062_loc_load, i16 %p_0_0_03278820_lcssa996_loc_load, i16 %p_0_0_03279916_lcssa1060_loc_load, i16 %p_0_0_03278817_lcssa994_loc_load, i16 %p_0_0_03279913_lcssa1058_loc_load, i16 %p_0_0_03278826_lcssa1000_loc_load, i16 %p_0_0_03279922_lcssa1064_loc_load, i16 %p_0_0_03279811_lcssa990_loc_load, i16 %conv_i_i_i2390907_lcssa1054_loc_load, i16 %p_0_0_03279808_lcssa988_loc_load, i16 %conv_i_i_i2390904_lcssa1052_loc_load, i16 %p_0_0_03279805_lcssa986_loc_load, i16 %conv_i_i_i2390901_lcssa1050_loc_load, i16 %p_0_0_03279814_lcssa992_loc_load, i16 %conv_i_i_i2390910_lcssa1056_loc_load, i16 %p_0_0_03278859_lcssa1022_loc_load, i16 %p_0_0_03279955_lcssa1086_loc_load, i16 %p_0_0_03278856_lcssa1020_loc_load, i16 %p_0_0_03279952_lcssa1084_loc_load, i16 %p_0_0_03278853_lcssa1018_loc_load, i16 %p_0_0_03279949_lcssa1082_loc_load, i16 %p_0_0_03278862_lcssa1024_loc_load, i16 %p_0_0_03279958_lcssa1088_loc_load"   --->   Operation 6616 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 6617 [1/1] (0.00ns)   --->   "%br_ln267 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2382" [src/QRD.cpp:267]   --->   Operation 6617 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>

State 53 <SV = 16> <Delay = 1.22>
ST_53 : Operation 6618 [1/1] (0.00ns)   --->   "%i_13 = load i4 %j" [src/QRD.cpp:267]   --->   Operation 6618 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6619 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i4 %i_13" [src/QRD.cpp:267]   --->   Operation 6619 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6620 [1/1] (0.72ns)   --->   "%icmp_ln267 = icmp_eq  i4 %i_13, i4 8" [src/QRD.cpp:267]   --->   Operation 6620 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6621 [1/1] (0.00ns)   --->   "%empty_292 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 6621 'speclooptripcount' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6622 [1/1] (0.79ns)   --->   "%add_ln267 = add i4 %i_13, i4 1" [src/QRD.cpp:267]   --->   Operation 6622 'add' 'add_ln267' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6623 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %.split17, void %.preheader.preheader" [src/QRD.cpp:267]   --->   Operation 6623 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6624 [2/2] (0.42ns)   --->   "%call_ln267 = call void @QRD_Pipeline_VITIS_LOOP_268_8, i3 %trunc_ln267, i3 %trunc_ln267, i3 %trunc_ln267, i16 %conv_i_i_i735509_lcssa768, i16 %conv_i_i_i735505_lcssa766, i16 %conv_i_i_i735501_lcssa764, i16 %conv_i_i_i735497_lcssa762, i16 %conv_i_i_i735493_lcssa760, i16 %conv_i_i_i735489_lcssa758, i16 %conv_i_i_i735485_lcssa756, i16 %conv_i_i_i735481_lcssa754, i16 %conv_i_i_i781477_lcssa752, i16 %conv_i_i_i781473_lcssa750, i16 %conv_i_i_i781469_lcssa748, i16 %conv_i_i_i781465_lcssa746, i16 %conv_i_i_i781461_lcssa744, i16 %conv_i_i_i781457_lcssa742, i16 %conv_i_i_i781453_lcssa740, i16 %conv_i_i_i781449_lcssa738, i16 %conv_i_i_i827445_lcssa736, i16 %conv_i_i_i827441_lcssa734, i16 %conv_i_i_i827437_lcssa732, i16 %conv_i_i_i827433_lcssa730, i16 %conv_i_i_i827429_lcssa728, i16 %conv_i_i_i827425_lcssa726, i16 %conv_i_i_i827421_lcssa724, i16 %conv_i_i_i827417_lcssa722, i16 %conv_i_i_i873413_lcssa720, i16 %conv_i_i_i873409_lcssa718, i16 %conv_i_i_i873405_lcssa716, i16 %conv_i_i_i873401_lcssa714, i16 %conv_i_i_i873397_lcssa712, i16 %conv_i_i_i873393_lcssa710, i16 %conv_i_i_i873389_lcssa708, i16 %conv_i_i_i873385_lcssa706, i16 %conv_i_i_i919381_lcssa704, i16 %conv_i_i_i919377_lcssa702, i16 %conv_i_i_i919373_lcssa700, i16 %conv_i_i_i919369_lcssa698, i16 %conv_i_i_i919365_lcssa696, i16 %conv_i_i_i919361_lcssa694, i16 %conv_i_i_i919357_lcssa692, i16 %conv_i_i_i919353_lcssa690, i16 %conv_i_i_i965349_lcssa688, i16 %conv_i_i_i965345_lcssa686, i16 %conv_i_i_i965341_lcssa684, i16 %conv_i_i_i965337_lcssa682, i16 %conv_i_i_i965333_lcssa680, i16 %conv_i_i_i965329_lcssa678, i16 %conv_i_i_i965325_lcssa676, i16 %conv_i_i_i965321_lcssa674, i16 %conv_i_i_i1011317_lcssa672, i16 %conv_i_i_i1011313_lcssa670, i16 %conv_i_i_i1011309_lcssa668, i16 %conv_i_i_i1011305_lcssa666, i16 %conv_i_i_i1011301_lcssa664, i16 %conv_i_i_i1011297_lcssa662, i16 %conv_i_i_i1011293_lcssa660, i16 %conv_i_i_i1011289_lcssa658, i16 %conv_i_i_i369285_lcssa656, i16 %conv_i_i_i413281_lcssa654, i16 %conv_i_i_i459277_lcssa652, i16 %conv_i_i_i505273_lcssa650, i16 %conv_i_i_i551269_lcssa648, i16 %conv_i_i_i597265_lcssa646, i16 %conv_i_i_i643261_lcssa644, i16 %conv_i_i_i689257_lcssa642, i16 %conv_i_i_i369253_lcssa640, i16 %conv_i_i_i413249_lcssa638, i16 %conv_i_i_i459245_lcssa636, i16 %conv_i_i_i505241_lcssa634, i16 %conv_i_i_i551237_lcssa632, i16 %conv_i_i_i597233_lcssa630, i16 %conv_i_i_i643229_lcssa628, i16 %conv_i_i_i689225_lcssa626, i16 %conv_i_i_i369221_lcssa624, i16 %conv_i_i_i413217_lcssa622, i16 %conv_i_i_i459213_lcssa620, i16 %conv_i_i_i505209_lcssa618, i16 %conv_i_i_i551205_lcssa616, i16 %conv_i_i_i597201_lcssa614, i16 %conv_i_i_i643197_lcssa612, i16 %conv_i_i_i689193_lcssa610, i16 %conv_i_i_i369189_lcssa608, i16 %conv_i_i_i413185_lcssa606, i16 %conv_i_i_i459181_lcssa604, i16 %conv_i_i_i505177_lcssa602, i16 %conv_i_i_i551173_lcssa600, i16 %conv_i_i_i597169_lcssa598, i16 %conv_i_i_i643165_lcssa596, i16 %conv_i_i_i689161_lcssa594, i16 %conv_i_i_i369157_lcssa592, i16 %conv_i_i_i413153_lcssa590, i16 %conv_i_i_i459149_lcssa588, i16 %conv_i_i_i505145_lcssa586, i16 %conv_i_i_i551141_lcssa584, i16 %conv_i_i_i597137_lcssa582, i16 %conv_i_i_i643133_lcssa580, i16 %conv_i_i_i689129_lcssa578, i16 %conv_i_i_i369125_lcssa576, i16 %conv_i_i_i413121_lcssa574, i16 %conv_i_i_i459117_lcssa572, i16 %conv_i_i_i505113_lcssa570, i16 %conv_i_i_i551109_lcssa568, i16 %conv_i_i_i597105_lcssa566, i16 %conv_i_i_i643101_lcssa564, i16 %conv_i_i_i68997_lcssa562, i16 %conv_i_i_i36993_lcssa560, i16 %conv_i_i_i41389_lcssa558, i16 %conv_i_i_i45985_lcssa556, i16 %conv_i_i_i50581_lcssa554, i16 %conv_i_i_i55177_lcssa552, i16 %conv_i_i_i59773_lcssa550, i16 %conv_i_i_i64369_lcssa548, i16 %conv_i_i_i68965_lcssa546, i16 %conv_i_i_i36961_lcssa544, i16 %conv_i_i_i41357_lcssa542, i16 %conv_i_i_i45953_lcssa540, i16 %conv_i_i_i50549_lcssa538, i16 %conv_i_i_i55145_lcssa536, i16 %conv_i_i_i59741_lcssa534, i16 %conv_i_i_i64337_lcssa532, i16 %conv_i_i_i68933_lcssa530, i16 %conv_i_i_i105729_lcssa528, i16 %conv_i_i_i105725_lcssa526, i16 %conv_i_i_i105721_lcssa524, i16 %conv_i_i_i105717_lcssa522, i16 %conv_i_i_i105713_lcssa520, i16 %conv_i_i_i10579_lcssa518, i16 %conv_i_i_i10575_lcssa516, i16 %conv_i_i_i10571_lcssa514" [src/QRD.cpp:267]   --->   Operation 6624 'call' 'call_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 6625 [1/1] (0.42ns)   --->   "%store_ln267 = store i4 %add_ln267, i4 %j" [src/QRD.cpp:267]   --->   Operation 6625 'store' 'store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.42>
ST_53 : Operation 6626 [1/1] (0.00ns)   --->   "%Y_0_addr = getelementptr i16 %Y_0, i64 0, i64 0"   --->   Operation 6626 'getelementptr' 'Y_0_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6627 [2/2] (0.67ns)   --->   "%Y_0_load = load i3 %Y_0_addr"   --->   Operation 6627 'load' 'Y_0_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6628 [1/1] (0.00ns)   --->   "%Y_1_addr = getelementptr i16 %Y_1, i64 0, i64 0"   --->   Operation 6628 'getelementptr' 'Y_1_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6629 [2/2] (0.67ns)   --->   "%Y_1_load = load i3 %Y_1_addr"   --->   Operation 6629 'load' 'Y_1_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6630 [1/1] (0.00ns)   --->   "%Y_2_addr = getelementptr i16 %Y_2, i64 0, i64 0"   --->   Operation 6630 'getelementptr' 'Y_2_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6631 [2/2] (0.67ns)   --->   "%Y_2_load = load i3 %Y_2_addr"   --->   Operation 6631 'load' 'Y_2_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6632 [1/1] (0.00ns)   --->   "%Y_3_addr = getelementptr i16 %Y_3, i64 0, i64 0"   --->   Operation 6632 'getelementptr' 'Y_3_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6633 [2/2] (0.67ns)   --->   "%Y_3_load = load i3 %Y_3_addr"   --->   Operation 6633 'load' 'Y_3_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6634 [1/1] (0.00ns)   --->   "%Y_4_addr = getelementptr i16 %Y_4, i64 0, i64 0"   --->   Operation 6634 'getelementptr' 'Y_4_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6635 [2/2] (0.67ns)   --->   "%Y_4_load = load i3 %Y_4_addr"   --->   Operation 6635 'load' 'Y_4_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6636 [1/1] (0.00ns)   --->   "%Y_5_addr = getelementptr i16 %Y_5, i64 0, i64 0"   --->   Operation 6636 'getelementptr' 'Y_5_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6637 [2/2] (0.67ns)   --->   "%Y_5_load = load i3 %Y_5_addr"   --->   Operation 6637 'load' 'Y_5_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6638 [1/1] (0.00ns)   --->   "%Y_6_addr = getelementptr i16 %Y_6, i64 0, i64 0"   --->   Operation 6638 'getelementptr' 'Y_6_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6639 [2/2] (0.67ns)   --->   "%Y_6_load = load i3 %Y_6_addr"   --->   Operation 6639 'load' 'Y_6_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6640 [1/1] (0.00ns)   --->   "%Y_7_addr = getelementptr i16 %Y_7, i64 0, i64 0"   --->   Operation 6640 'getelementptr' 'Y_7_addr' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6641 [2/2] (0.67ns)   --->   "%Y_7_load = load i3 %Y_7_addr"   --->   Operation 6641 'load' 'Y_7_load' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6642 [1/1] (0.00ns)   --->   "%Y_0_addr_1 = getelementptr i16 %Y_0, i64 0, i64 1"   --->   Operation 6642 'getelementptr' 'Y_0_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6643 [2/2] (0.67ns)   --->   "%Y_0_load_1 = load i3 %Y_0_addr_1"   --->   Operation 6643 'load' 'Y_0_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6644 [1/1] (0.00ns)   --->   "%Y_1_addr_1 = getelementptr i16 %Y_1, i64 0, i64 1"   --->   Operation 6644 'getelementptr' 'Y_1_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6645 [2/2] (0.67ns)   --->   "%Y_1_load_1 = load i3 %Y_1_addr_1"   --->   Operation 6645 'load' 'Y_1_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6646 [1/1] (0.00ns)   --->   "%Y_2_addr_1 = getelementptr i16 %Y_2, i64 0, i64 1"   --->   Operation 6646 'getelementptr' 'Y_2_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6647 [2/2] (0.67ns)   --->   "%Y_2_load_1 = load i3 %Y_2_addr_1"   --->   Operation 6647 'load' 'Y_2_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6648 [1/1] (0.00ns)   --->   "%Y_3_addr_1 = getelementptr i16 %Y_3, i64 0, i64 1"   --->   Operation 6648 'getelementptr' 'Y_3_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6649 [2/2] (0.67ns)   --->   "%Y_3_load_1 = load i3 %Y_3_addr_1"   --->   Operation 6649 'load' 'Y_3_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6650 [1/1] (0.00ns)   --->   "%Y_4_addr_1 = getelementptr i16 %Y_4, i64 0, i64 1"   --->   Operation 6650 'getelementptr' 'Y_4_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6651 [2/2] (0.67ns)   --->   "%Y_4_load_1 = load i3 %Y_4_addr_1"   --->   Operation 6651 'load' 'Y_4_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6652 [1/1] (0.00ns)   --->   "%Y_5_addr_1 = getelementptr i16 %Y_5, i64 0, i64 1"   --->   Operation 6652 'getelementptr' 'Y_5_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6653 [2/2] (0.67ns)   --->   "%Y_5_load_1 = load i3 %Y_5_addr_1"   --->   Operation 6653 'load' 'Y_5_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6654 [1/1] (0.00ns)   --->   "%Y_6_addr_1 = getelementptr i16 %Y_6, i64 0, i64 1"   --->   Operation 6654 'getelementptr' 'Y_6_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6655 [2/2] (0.67ns)   --->   "%Y_6_load_1 = load i3 %Y_6_addr_1"   --->   Operation 6655 'load' 'Y_6_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 6656 [1/1] (0.00ns)   --->   "%Y_7_addr_1 = getelementptr i16 %Y_7, i64 0, i64 1"   --->   Operation 6656 'getelementptr' 'Y_7_addr_1' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_53 : Operation 6657 [2/2] (0.67ns)   --->   "%Y_7_load_1 = load i3 %Y_7_addr_1"   --->   Operation 6657 'load' 'Y_7_load_1' <Predicate = (icmp_ln267)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 54 <SV = 17> <Delay = 0.00>
ST_54 : Operation 6658 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/QRD.cpp:130]   --->   Operation 6658 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6659 [1/2] (0.00ns)   --->   "%call_ln267 = call void @QRD_Pipeline_VITIS_LOOP_268_8, i3 %trunc_ln267, i3 %trunc_ln267, i3 %trunc_ln267, i16 %conv_i_i_i735509_lcssa768, i16 %conv_i_i_i735505_lcssa766, i16 %conv_i_i_i735501_lcssa764, i16 %conv_i_i_i735497_lcssa762, i16 %conv_i_i_i735493_lcssa760, i16 %conv_i_i_i735489_lcssa758, i16 %conv_i_i_i735485_lcssa756, i16 %conv_i_i_i735481_lcssa754, i16 %conv_i_i_i781477_lcssa752, i16 %conv_i_i_i781473_lcssa750, i16 %conv_i_i_i781469_lcssa748, i16 %conv_i_i_i781465_lcssa746, i16 %conv_i_i_i781461_lcssa744, i16 %conv_i_i_i781457_lcssa742, i16 %conv_i_i_i781453_lcssa740, i16 %conv_i_i_i781449_lcssa738, i16 %conv_i_i_i827445_lcssa736, i16 %conv_i_i_i827441_lcssa734, i16 %conv_i_i_i827437_lcssa732, i16 %conv_i_i_i827433_lcssa730, i16 %conv_i_i_i827429_lcssa728, i16 %conv_i_i_i827425_lcssa726, i16 %conv_i_i_i827421_lcssa724, i16 %conv_i_i_i827417_lcssa722, i16 %conv_i_i_i873413_lcssa720, i16 %conv_i_i_i873409_lcssa718, i16 %conv_i_i_i873405_lcssa716, i16 %conv_i_i_i873401_lcssa714, i16 %conv_i_i_i873397_lcssa712, i16 %conv_i_i_i873393_lcssa710, i16 %conv_i_i_i873389_lcssa708, i16 %conv_i_i_i873385_lcssa706, i16 %conv_i_i_i919381_lcssa704, i16 %conv_i_i_i919377_lcssa702, i16 %conv_i_i_i919373_lcssa700, i16 %conv_i_i_i919369_lcssa698, i16 %conv_i_i_i919365_lcssa696, i16 %conv_i_i_i919361_lcssa694, i16 %conv_i_i_i919357_lcssa692, i16 %conv_i_i_i919353_lcssa690, i16 %conv_i_i_i965349_lcssa688, i16 %conv_i_i_i965345_lcssa686, i16 %conv_i_i_i965341_lcssa684, i16 %conv_i_i_i965337_lcssa682, i16 %conv_i_i_i965333_lcssa680, i16 %conv_i_i_i965329_lcssa678, i16 %conv_i_i_i965325_lcssa676, i16 %conv_i_i_i965321_lcssa674, i16 %conv_i_i_i1011317_lcssa672, i16 %conv_i_i_i1011313_lcssa670, i16 %conv_i_i_i1011309_lcssa668, i16 %conv_i_i_i1011305_lcssa666, i16 %conv_i_i_i1011301_lcssa664, i16 %conv_i_i_i1011297_lcssa662, i16 %conv_i_i_i1011293_lcssa660, i16 %conv_i_i_i1011289_lcssa658, i16 %conv_i_i_i369285_lcssa656, i16 %conv_i_i_i413281_lcssa654, i16 %conv_i_i_i459277_lcssa652, i16 %conv_i_i_i505273_lcssa650, i16 %conv_i_i_i551269_lcssa648, i16 %conv_i_i_i597265_lcssa646, i16 %conv_i_i_i643261_lcssa644, i16 %conv_i_i_i689257_lcssa642, i16 %conv_i_i_i369253_lcssa640, i16 %conv_i_i_i413249_lcssa638, i16 %conv_i_i_i459245_lcssa636, i16 %conv_i_i_i505241_lcssa634, i16 %conv_i_i_i551237_lcssa632, i16 %conv_i_i_i597233_lcssa630, i16 %conv_i_i_i643229_lcssa628, i16 %conv_i_i_i689225_lcssa626, i16 %conv_i_i_i369221_lcssa624, i16 %conv_i_i_i413217_lcssa622, i16 %conv_i_i_i459213_lcssa620, i16 %conv_i_i_i505209_lcssa618, i16 %conv_i_i_i551205_lcssa616, i16 %conv_i_i_i597201_lcssa614, i16 %conv_i_i_i643197_lcssa612, i16 %conv_i_i_i689193_lcssa610, i16 %conv_i_i_i369189_lcssa608, i16 %conv_i_i_i413185_lcssa606, i16 %conv_i_i_i459181_lcssa604, i16 %conv_i_i_i505177_lcssa602, i16 %conv_i_i_i551173_lcssa600, i16 %conv_i_i_i597169_lcssa598, i16 %conv_i_i_i643165_lcssa596, i16 %conv_i_i_i689161_lcssa594, i16 %conv_i_i_i369157_lcssa592, i16 %conv_i_i_i413153_lcssa590, i16 %conv_i_i_i459149_lcssa588, i16 %conv_i_i_i505145_lcssa586, i16 %conv_i_i_i551141_lcssa584, i16 %conv_i_i_i597137_lcssa582, i16 %conv_i_i_i643133_lcssa580, i16 %conv_i_i_i689129_lcssa578, i16 %conv_i_i_i369125_lcssa576, i16 %conv_i_i_i413121_lcssa574, i16 %conv_i_i_i459117_lcssa572, i16 %conv_i_i_i505113_lcssa570, i16 %conv_i_i_i551109_lcssa568, i16 %conv_i_i_i597105_lcssa566, i16 %conv_i_i_i643101_lcssa564, i16 %conv_i_i_i68997_lcssa562, i16 %conv_i_i_i36993_lcssa560, i16 %conv_i_i_i41389_lcssa558, i16 %conv_i_i_i45985_lcssa556, i16 %conv_i_i_i50581_lcssa554, i16 %conv_i_i_i55177_lcssa552, i16 %conv_i_i_i59773_lcssa550, i16 %conv_i_i_i64369_lcssa548, i16 %conv_i_i_i68965_lcssa546, i16 %conv_i_i_i36961_lcssa544, i16 %conv_i_i_i41357_lcssa542, i16 %conv_i_i_i45953_lcssa540, i16 %conv_i_i_i50549_lcssa538, i16 %conv_i_i_i55145_lcssa536, i16 %conv_i_i_i59741_lcssa534, i16 %conv_i_i_i64337_lcssa532, i16 %conv_i_i_i68933_lcssa530, i16 %conv_i_i_i105729_lcssa528, i16 %conv_i_i_i105725_lcssa526, i16 %conv_i_i_i105721_lcssa524, i16 %conv_i_i_i105717_lcssa522, i16 %conv_i_i_i105713_lcssa520, i16 %conv_i_i_i10579_lcssa518, i16 %conv_i_i_i10575_lcssa516, i16 %conv_i_i_i10571_lcssa514" [src/QRD.cpp:267]   --->   Operation 6659 'call' 'call_ln267' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 6660 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2382"   --->   Operation 6660 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 55 <SV = 17> <Delay = 0.67>
ST_55 : Operation 6661 [1/2] (0.67ns)   --->   "%Y_0_load = load i3 %Y_0_addr"   --->   Operation 6661 'load' 'Y_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6662 [1/2] (0.67ns)   --->   "%Y_1_load = load i3 %Y_1_addr"   --->   Operation 6662 'load' 'Y_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6663 [1/2] (0.67ns)   --->   "%Y_2_load = load i3 %Y_2_addr"   --->   Operation 6663 'load' 'Y_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6664 [1/2] (0.67ns)   --->   "%Y_3_load = load i3 %Y_3_addr"   --->   Operation 6664 'load' 'Y_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6665 [1/2] (0.67ns)   --->   "%Y_4_load = load i3 %Y_4_addr"   --->   Operation 6665 'load' 'Y_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6666 [1/2] (0.67ns)   --->   "%Y_5_load = load i3 %Y_5_addr"   --->   Operation 6666 'load' 'Y_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6667 [1/2] (0.67ns)   --->   "%Y_6_load = load i3 %Y_6_addr"   --->   Operation 6667 'load' 'Y_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6668 [1/2] (0.67ns)   --->   "%Y_7_load = load i3 %Y_7_addr"   --->   Operation 6668 'load' 'Y_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6669 [1/2] (0.67ns)   --->   "%Y_0_load_1 = load i3 %Y_0_addr_1"   --->   Operation 6669 'load' 'Y_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6670 [1/2] (0.67ns)   --->   "%Y_1_load_1 = load i3 %Y_1_addr_1"   --->   Operation 6670 'load' 'Y_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6671 [1/2] (0.67ns)   --->   "%Y_2_load_1 = load i3 %Y_2_addr_1"   --->   Operation 6671 'load' 'Y_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6672 [1/2] (0.67ns)   --->   "%Y_3_load_1 = load i3 %Y_3_addr_1"   --->   Operation 6672 'load' 'Y_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6673 [1/2] (0.67ns)   --->   "%Y_4_load_1 = load i3 %Y_4_addr_1"   --->   Operation 6673 'load' 'Y_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6674 [1/2] (0.67ns)   --->   "%Y_5_load_1 = load i3 %Y_5_addr_1"   --->   Operation 6674 'load' 'Y_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6675 [1/2] (0.67ns)   --->   "%Y_6_load_1 = load i3 %Y_6_addr_1"   --->   Operation 6675 'load' 'Y_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6676 [1/2] (0.67ns)   --->   "%Y_7_load_1 = load i3 %Y_7_addr_1"   --->   Operation 6676 'load' 'Y_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6677 [1/1] (0.00ns)   --->   "%Y_0_addr_2 = getelementptr i16 %Y_0, i64 0, i64 2"   --->   Operation 6677 'getelementptr' 'Y_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6678 [2/2] (0.67ns)   --->   "%Y_0_load_2 = load i3 %Y_0_addr_2"   --->   Operation 6678 'load' 'Y_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6679 [1/1] (0.00ns)   --->   "%Y_1_addr_2 = getelementptr i16 %Y_1, i64 0, i64 2"   --->   Operation 6679 'getelementptr' 'Y_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6680 [2/2] (0.67ns)   --->   "%Y_1_load_2 = load i3 %Y_1_addr_2"   --->   Operation 6680 'load' 'Y_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6681 [1/1] (0.00ns)   --->   "%Y_2_addr_2 = getelementptr i16 %Y_2, i64 0, i64 2"   --->   Operation 6681 'getelementptr' 'Y_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6682 [2/2] (0.67ns)   --->   "%Y_2_load_2 = load i3 %Y_2_addr_2"   --->   Operation 6682 'load' 'Y_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6683 [1/1] (0.00ns)   --->   "%Y_3_addr_2 = getelementptr i16 %Y_3, i64 0, i64 2"   --->   Operation 6683 'getelementptr' 'Y_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6684 [2/2] (0.67ns)   --->   "%Y_3_load_2 = load i3 %Y_3_addr_2"   --->   Operation 6684 'load' 'Y_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6685 [1/1] (0.00ns)   --->   "%Y_4_addr_2 = getelementptr i16 %Y_4, i64 0, i64 2"   --->   Operation 6685 'getelementptr' 'Y_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6686 [2/2] (0.67ns)   --->   "%Y_4_load_2 = load i3 %Y_4_addr_2"   --->   Operation 6686 'load' 'Y_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6687 [1/1] (0.00ns)   --->   "%Y_5_addr_2 = getelementptr i16 %Y_5, i64 0, i64 2"   --->   Operation 6687 'getelementptr' 'Y_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6688 [2/2] (0.67ns)   --->   "%Y_5_load_2 = load i3 %Y_5_addr_2"   --->   Operation 6688 'load' 'Y_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6689 [1/1] (0.00ns)   --->   "%Y_6_addr_2 = getelementptr i16 %Y_6, i64 0, i64 2"   --->   Operation 6689 'getelementptr' 'Y_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6690 [2/2] (0.67ns)   --->   "%Y_6_load_2 = load i3 %Y_6_addr_2"   --->   Operation 6690 'load' 'Y_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6691 [1/1] (0.00ns)   --->   "%Y_7_addr_2 = getelementptr i16 %Y_7, i64 0, i64 2"   --->   Operation 6691 'getelementptr' 'Y_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6692 [2/2] (0.67ns)   --->   "%Y_7_load_2 = load i3 %Y_7_addr_2"   --->   Operation 6692 'load' 'Y_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6693 [1/1] (0.00ns)   --->   "%Y_0_addr_3 = getelementptr i16 %Y_0, i64 0, i64 3"   --->   Operation 6693 'getelementptr' 'Y_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6694 [2/2] (0.67ns)   --->   "%Y_0_load_3 = load i3 %Y_0_addr_3"   --->   Operation 6694 'load' 'Y_0_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6695 [1/1] (0.00ns)   --->   "%Y_1_addr_3 = getelementptr i16 %Y_1, i64 0, i64 3"   --->   Operation 6695 'getelementptr' 'Y_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6696 [2/2] (0.67ns)   --->   "%Y_1_load_3 = load i3 %Y_1_addr_3"   --->   Operation 6696 'load' 'Y_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6697 [1/1] (0.00ns)   --->   "%Y_2_addr_3 = getelementptr i16 %Y_2, i64 0, i64 3"   --->   Operation 6697 'getelementptr' 'Y_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6698 [2/2] (0.67ns)   --->   "%Y_2_load_3 = load i3 %Y_2_addr_3"   --->   Operation 6698 'load' 'Y_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6699 [1/1] (0.00ns)   --->   "%Y_3_addr_3 = getelementptr i16 %Y_3, i64 0, i64 3"   --->   Operation 6699 'getelementptr' 'Y_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6700 [2/2] (0.67ns)   --->   "%Y_3_load_3 = load i3 %Y_3_addr_3"   --->   Operation 6700 'load' 'Y_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6701 [1/1] (0.00ns)   --->   "%Y_4_addr_3 = getelementptr i16 %Y_4, i64 0, i64 3"   --->   Operation 6701 'getelementptr' 'Y_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6702 [2/2] (0.67ns)   --->   "%Y_4_load_3 = load i3 %Y_4_addr_3"   --->   Operation 6702 'load' 'Y_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6703 [1/1] (0.00ns)   --->   "%Y_5_addr_3 = getelementptr i16 %Y_5, i64 0, i64 3"   --->   Operation 6703 'getelementptr' 'Y_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6704 [2/2] (0.67ns)   --->   "%Y_5_load_3 = load i3 %Y_5_addr_3"   --->   Operation 6704 'load' 'Y_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6705 [1/1] (0.00ns)   --->   "%Y_6_addr_3 = getelementptr i16 %Y_6, i64 0, i64 3"   --->   Operation 6705 'getelementptr' 'Y_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6706 [2/2] (0.67ns)   --->   "%Y_6_load_3 = load i3 %Y_6_addr_3"   --->   Operation 6706 'load' 'Y_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 6707 [1/1] (0.00ns)   --->   "%Y_7_addr_3 = getelementptr i16 %Y_7, i64 0, i64 3"   --->   Operation 6707 'getelementptr' 'Y_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6708 [2/2] (0.67ns)   --->   "%Y_7_load_3 = load i3 %Y_7_addr_3"   --->   Operation 6708 'load' 'Y_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 56 <SV = 18> <Delay = 0.67>
ST_56 : Operation 6709 [1/2] (0.67ns)   --->   "%Y_0_load_2 = load i3 %Y_0_addr_2"   --->   Operation 6709 'load' 'Y_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6710 [1/2] (0.67ns)   --->   "%Y_1_load_2 = load i3 %Y_1_addr_2"   --->   Operation 6710 'load' 'Y_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6711 [1/2] (0.67ns)   --->   "%Y_2_load_2 = load i3 %Y_2_addr_2"   --->   Operation 6711 'load' 'Y_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6712 [1/2] (0.67ns)   --->   "%Y_3_load_2 = load i3 %Y_3_addr_2"   --->   Operation 6712 'load' 'Y_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6713 [1/2] (0.67ns)   --->   "%Y_4_load_2 = load i3 %Y_4_addr_2"   --->   Operation 6713 'load' 'Y_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6714 [1/2] (0.67ns)   --->   "%Y_5_load_2 = load i3 %Y_5_addr_2"   --->   Operation 6714 'load' 'Y_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6715 [1/2] (0.67ns)   --->   "%Y_6_load_2 = load i3 %Y_6_addr_2"   --->   Operation 6715 'load' 'Y_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6716 [1/2] (0.67ns)   --->   "%Y_7_load_2 = load i3 %Y_7_addr_2"   --->   Operation 6716 'load' 'Y_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6717 [1/2] (0.67ns)   --->   "%Y_0_load_3 = load i3 %Y_0_addr_3"   --->   Operation 6717 'load' 'Y_0_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6718 [1/2] (0.67ns)   --->   "%Y_1_load_3 = load i3 %Y_1_addr_3"   --->   Operation 6718 'load' 'Y_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6719 [1/2] (0.67ns)   --->   "%Y_2_load_3 = load i3 %Y_2_addr_3"   --->   Operation 6719 'load' 'Y_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6720 [1/2] (0.67ns)   --->   "%Y_3_load_3 = load i3 %Y_3_addr_3"   --->   Operation 6720 'load' 'Y_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6721 [1/2] (0.67ns)   --->   "%Y_4_load_3 = load i3 %Y_4_addr_3"   --->   Operation 6721 'load' 'Y_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6722 [1/2] (0.67ns)   --->   "%Y_5_load_3 = load i3 %Y_5_addr_3"   --->   Operation 6722 'load' 'Y_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6723 [1/2] (0.67ns)   --->   "%Y_6_load_3 = load i3 %Y_6_addr_3"   --->   Operation 6723 'load' 'Y_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6724 [1/2] (0.67ns)   --->   "%Y_7_load_3 = load i3 %Y_7_addr_3"   --->   Operation 6724 'load' 'Y_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6725 [1/1] (0.00ns)   --->   "%Y_0_addr_4 = getelementptr i16 %Y_0, i64 0, i64 4"   --->   Operation 6725 'getelementptr' 'Y_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6726 [2/2] (0.67ns)   --->   "%Y_0_load_4 = load i3 %Y_0_addr_4"   --->   Operation 6726 'load' 'Y_0_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6727 [1/1] (0.00ns)   --->   "%Y_1_addr_4 = getelementptr i16 %Y_1, i64 0, i64 4"   --->   Operation 6727 'getelementptr' 'Y_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6728 [2/2] (0.67ns)   --->   "%Y_1_load_4 = load i3 %Y_1_addr_4"   --->   Operation 6728 'load' 'Y_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6729 [1/1] (0.00ns)   --->   "%Y_2_addr_4 = getelementptr i16 %Y_2, i64 0, i64 4"   --->   Operation 6729 'getelementptr' 'Y_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6730 [2/2] (0.67ns)   --->   "%Y_2_load_4 = load i3 %Y_2_addr_4"   --->   Operation 6730 'load' 'Y_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6731 [1/1] (0.00ns)   --->   "%Y_3_addr_4 = getelementptr i16 %Y_3, i64 0, i64 4"   --->   Operation 6731 'getelementptr' 'Y_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6732 [2/2] (0.67ns)   --->   "%Y_3_load_4 = load i3 %Y_3_addr_4"   --->   Operation 6732 'load' 'Y_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6733 [1/1] (0.00ns)   --->   "%Y_4_addr_4 = getelementptr i16 %Y_4, i64 0, i64 4"   --->   Operation 6733 'getelementptr' 'Y_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6734 [2/2] (0.67ns)   --->   "%Y_4_load_4 = load i3 %Y_4_addr_4"   --->   Operation 6734 'load' 'Y_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6735 [1/1] (0.00ns)   --->   "%Y_5_addr_4 = getelementptr i16 %Y_5, i64 0, i64 4"   --->   Operation 6735 'getelementptr' 'Y_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6736 [2/2] (0.67ns)   --->   "%Y_5_load_4 = load i3 %Y_5_addr_4"   --->   Operation 6736 'load' 'Y_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6737 [1/1] (0.00ns)   --->   "%Y_6_addr_4 = getelementptr i16 %Y_6, i64 0, i64 4"   --->   Operation 6737 'getelementptr' 'Y_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6738 [2/2] (0.67ns)   --->   "%Y_6_load_4 = load i3 %Y_6_addr_4"   --->   Operation 6738 'load' 'Y_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6739 [1/1] (0.00ns)   --->   "%Y_7_addr_4 = getelementptr i16 %Y_7, i64 0, i64 4"   --->   Operation 6739 'getelementptr' 'Y_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6740 [2/2] (0.67ns)   --->   "%Y_7_load_4 = load i3 %Y_7_addr_4"   --->   Operation 6740 'load' 'Y_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6741 [1/1] (0.00ns)   --->   "%Y_0_addr_5 = getelementptr i16 %Y_0, i64 0, i64 5"   --->   Operation 6741 'getelementptr' 'Y_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6742 [2/2] (0.67ns)   --->   "%Y_0_load_5 = load i3 %Y_0_addr_5"   --->   Operation 6742 'load' 'Y_0_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6743 [1/1] (0.00ns)   --->   "%Y_1_addr_5 = getelementptr i16 %Y_1, i64 0, i64 5"   --->   Operation 6743 'getelementptr' 'Y_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6744 [2/2] (0.67ns)   --->   "%Y_1_load_5 = load i3 %Y_1_addr_5"   --->   Operation 6744 'load' 'Y_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6745 [1/1] (0.00ns)   --->   "%Y_2_addr_5 = getelementptr i16 %Y_2, i64 0, i64 5"   --->   Operation 6745 'getelementptr' 'Y_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6746 [2/2] (0.67ns)   --->   "%Y_2_load_5 = load i3 %Y_2_addr_5"   --->   Operation 6746 'load' 'Y_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6747 [1/1] (0.00ns)   --->   "%Y_3_addr_5 = getelementptr i16 %Y_3, i64 0, i64 5"   --->   Operation 6747 'getelementptr' 'Y_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6748 [2/2] (0.67ns)   --->   "%Y_3_load_5 = load i3 %Y_3_addr_5"   --->   Operation 6748 'load' 'Y_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6749 [1/1] (0.00ns)   --->   "%Y_4_addr_5 = getelementptr i16 %Y_4, i64 0, i64 5"   --->   Operation 6749 'getelementptr' 'Y_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6750 [2/2] (0.67ns)   --->   "%Y_4_load_5 = load i3 %Y_4_addr_5"   --->   Operation 6750 'load' 'Y_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6751 [1/1] (0.00ns)   --->   "%Y_5_addr_5 = getelementptr i16 %Y_5, i64 0, i64 5"   --->   Operation 6751 'getelementptr' 'Y_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6752 [2/2] (0.67ns)   --->   "%Y_5_load_5 = load i3 %Y_5_addr_5"   --->   Operation 6752 'load' 'Y_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6753 [1/1] (0.00ns)   --->   "%Y_6_addr_5 = getelementptr i16 %Y_6, i64 0, i64 5"   --->   Operation 6753 'getelementptr' 'Y_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6754 [2/2] (0.67ns)   --->   "%Y_6_load_5 = load i3 %Y_6_addr_5"   --->   Operation 6754 'load' 'Y_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 6755 [1/1] (0.00ns)   --->   "%Y_7_addr_5 = getelementptr i16 %Y_7, i64 0, i64 5"   --->   Operation 6755 'getelementptr' 'Y_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6756 [2/2] (0.67ns)   --->   "%Y_7_load_5 = load i3 %Y_7_addr_5"   --->   Operation 6756 'load' 'Y_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 57 <SV = 19> <Delay = 0.67>
ST_57 : Operation 6757 [1/2] (0.67ns)   --->   "%Y_0_load_4 = load i3 %Y_0_addr_4"   --->   Operation 6757 'load' 'Y_0_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6758 [1/2] (0.67ns)   --->   "%Y_1_load_4 = load i3 %Y_1_addr_4"   --->   Operation 6758 'load' 'Y_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6759 [1/2] (0.67ns)   --->   "%Y_2_load_4 = load i3 %Y_2_addr_4"   --->   Operation 6759 'load' 'Y_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6760 [1/2] (0.67ns)   --->   "%Y_3_load_4 = load i3 %Y_3_addr_4"   --->   Operation 6760 'load' 'Y_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6761 [1/2] (0.67ns)   --->   "%Y_4_load_4 = load i3 %Y_4_addr_4"   --->   Operation 6761 'load' 'Y_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6762 [1/2] (0.67ns)   --->   "%Y_5_load_4 = load i3 %Y_5_addr_4"   --->   Operation 6762 'load' 'Y_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6763 [1/2] (0.67ns)   --->   "%Y_6_load_4 = load i3 %Y_6_addr_4"   --->   Operation 6763 'load' 'Y_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6764 [1/2] (0.67ns)   --->   "%Y_7_load_4 = load i3 %Y_7_addr_4"   --->   Operation 6764 'load' 'Y_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6765 [1/2] (0.67ns)   --->   "%Y_0_load_5 = load i3 %Y_0_addr_5"   --->   Operation 6765 'load' 'Y_0_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6766 [1/2] (0.67ns)   --->   "%Y_1_load_5 = load i3 %Y_1_addr_5"   --->   Operation 6766 'load' 'Y_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6767 [1/2] (0.67ns)   --->   "%Y_2_load_5 = load i3 %Y_2_addr_5"   --->   Operation 6767 'load' 'Y_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6768 [1/2] (0.67ns)   --->   "%Y_3_load_5 = load i3 %Y_3_addr_5"   --->   Operation 6768 'load' 'Y_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6769 [1/2] (0.67ns)   --->   "%Y_4_load_5 = load i3 %Y_4_addr_5"   --->   Operation 6769 'load' 'Y_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6770 [1/2] (0.67ns)   --->   "%Y_5_load_5 = load i3 %Y_5_addr_5"   --->   Operation 6770 'load' 'Y_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6771 [1/2] (0.67ns)   --->   "%Y_6_load_5 = load i3 %Y_6_addr_5"   --->   Operation 6771 'load' 'Y_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6772 [1/2] (0.67ns)   --->   "%Y_7_load_5 = load i3 %Y_7_addr_5"   --->   Operation 6772 'load' 'Y_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6773 [1/1] (0.00ns)   --->   "%Y_0_addr_6 = getelementptr i16 %Y_0, i64 0, i64 6"   --->   Operation 6773 'getelementptr' 'Y_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6774 [2/2] (0.67ns)   --->   "%Y_0_load_6 = load i3 %Y_0_addr_6"   --->   Operation 6774 'load' 'Y_0_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6775 [1/1] (0.00ns)   --->   "%Y_1_addr_6 = getelementptr i16 %Y_1, i64 0, i64 6"   --->   Operation 6775 'getelementptr' 'Y_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6776 [2/2] (0.67ns)   --->   "%Y_1_load_6 = load i3 %Y_1_addr_6"   --->   Operation 6776 'load' 'Y_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6777 [1/1] (0.00ns)   --->   "%Y_2_addr_6 = getelementptr i16 %Y_2, i64 0, i64 6"   --->   Operation 6777 'getelementptr' 'Y_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6778 [2/2] (0.67ns)   --->   "%Y_2_load_6 = load i3 %Y_2_addr_6"   --->   Operation 6778 'load' 'Y_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6779 [1/1] (0.00ns)   --->   "%Y_3_addr_6 = getelementptr i16 %Y_3, i64 0, i64 6"   --->   Operation 6779 'getelementptr' 'Y_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6780 [2/2] (0.67ns)   --->   "%Y_3_load_6 = load i3 %Y_3_addr_6"   --->   Operation 6780 'load' 'Y_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6781 [1/1] (0.00ns)   --->   "%Y_4_addr_6 = getelementptr i16 %Y_4, i64 0, i64 6"   --->   Operation 6781 'getelementptr' 'Y_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6782 [2/2] (0.67ns)   --->   "%Y_4_load_6 = load i3 %Y_4_addr_6"   --->   Operation 6782 'load' 'Y_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6783 [1/1] (0.00ns)   --->   "%Y_5_addr_6 = getelementptr i16 %Y_5, i64 0, i64 6"   --->   Operation 6783 'getelementptr' 'Y_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6784 [2/2] (0.67ns)   --->   "%Y_5_load_6 = load i3 %Y_5_addr_6"   --->   Operation 6784 'load' 'Y_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6785 [1/1] (0.00ns)   --->   "%Y_6_addr_6 = getelementptr i16 %Y_6, i64 0, i64 6"   --->   Operation 6785 'getelementptr' 'Y_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6786 [2/2] (0.67ns)   --->   "%Y_6_load_6 = load i3 %Y_6_addr_6"   --->   Operation 6786 'load' 'Y_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6787 [1/1] (0.00ns)   --->   "%Y_7_addr_6 = getelementptr i16 %Y_7, i64 0, i64 6"   --->   Operation 6787 'getelementptr' 'Y_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6788 [2/2] (0.67ns)   --->   "%Y_7_load_6 = load i3 %Y_7_addr_6"   --->   Operation 6788 'load' 'Y_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6789 [1/1] (0.00ns)   --->   "%Y_0_addr_7 = getelementptr i16 %Y_0, i64 0, i64 7"   --->   Operation 6789 'getelementptr' 'Y_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6790 [2/2] (0.67ns)   --->   "%Y_0_load_7 = load i3 %Y_0_addr_7"   --->   Operation 6790 'load' 'Y_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6791 [1/1] (0.00ns)   --->   "%Y_1_addr_7 = getelementptr i16 %Y_1, i64 0, i64 7"   --->   Operation 6791 'getelementptr' 'Y_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6792 [2/2] (0.67ns)   --->   "%Y_1_load_7 = load i3 %Y_1_addr_7"   --->   Operation 6792 'load' 'Y_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6793 [1/1] (0.00ns)   --->   "%Y_2_addr_7 = getelementptr i16 %Y_2, i64 0, i64 7"   --->   Operation 6793 'getelementptr' 'Y_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6794 [2/2] (0.67ns)   --->   "%Y_2_load_7 = load i3 %Y_2_addr_7"   --->   Operation 6794 'load' 'Y_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6795 [1/1] (0.00ns)   --->   "%Y_3_addr_7 = getelementptr i16 %Y_3, i64 0, i64 7"   --->   Operation 6795 'getelementptr' 'Y_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6796 [2/2] (0.67ns)   --->   "%Y_3_load_7 = load i3 %Y_3_addr_7"   --->   Operation 6796 'load' 'Y_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6797 [1/1] (0.00ns)   --->   "%Y_4_addr_7 = getelementptr i16 %Y_4, i64 0, i64 7"   --->   Operation 6797 'getelementptr' 'Y_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6798 [2/2] (0.67ns)   --->   "%Y_4_load_7 = load i3 %Y_4_addr_7"   --->   Operation 6798 'load' 'Y_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6799 [1/1] (0.00ns)   --->   "%Y_5_addr_7 = getelementptr i16 %Y_5, i64 0, i64 7"   --->   Operation 6799 'getelementptr' 'Y_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6800 [2/2] (0.67ns)   --->   "%Y_5_load_7 = load i3 %Y_5_addr_7"   --->   Operation 6800 'load' 'Y_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6801 [1/1] (0.00ns)   --->   "%Y_6_addr_7 = getelementptr i16 %Y_6, i64 0, i64 7"   --->   Operation 6801 'getelementptr' 'Y_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6802 [2/2] (0.67ns)   --->   "%Y_6_load_7 = load i3 %Y_6_addr_7"   --->   Operation 6802 'load' 'Y_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_57 : Operation 6803 [1/1] (0.00ns)   --->   "%Y_7_addr_7 = getelementptr i16 %Y_7, i64 0, i64 7"   --->   Operation 6803 'getelementptr' 'Y_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6804 [2/2] (0.67ns)   --->   "%Y_7_load_7 = load i3 %Y_7_addr_7"   --->   Operation 6804 'load' 'Y_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 58 <SV = 20> <Delay = 1.93>
ST_58 : Operation 6805 [1/1] (0.00ns)   --->   "%conv_i_i_i10571_lcssa514_load = load i16 %conv_i_i_i10571_lcssa514"   --->   Operation 6805 'load' 'conv_i_i_i10571_lcssa514_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6806 [1/1] (0.00ns)   --->   "%conv_i_i_i10575_lcssa516_load = load i16 %conv_i_i_i10575_lcssa516"   --->   Operation 6806 'load' 'conv_i_i_i10575_lcssa516_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6807 [1/1] (0.00ns)   --->   "%conv_i_i_i10579_lcssa518_load = load i16 %conv_i_i_i10579_lcssa518"   --->   Operation 6807 'load' 'conv_i_i_i10579_lcssa518_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6808 [1/1] (0.00ns)   --->   "%conv_i_i_i105713_lcssa520_load = load i16 %conv_i_i_i105713_lcssa520"   --->   Operation 6808 'load' 'conv_i_i_i105713_lcssa520_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6809 [1/1] (0.00ns)   --->   "%conv_i_i_i105717_lcssa522_load = load i16 %conv_i_i_i105717_lcssa522"   --->   Operation 6809 'load' 'conv_i_i_i105717_lcssa522_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6810 [1/1] (0.00ns)   --->   "%conv_i_i_i105721_lcssa524_load = load i16 %conv_i_i_i105721_lcssa524"   --->   Operation 6810 'load' 'conv_i_i_i105721_lcssa524_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6811 [1/1] (0.00ns)   --->   "%conv_i_i_i105725_lcssa526_load = load i16 %conv_i_i_i105725_lcssa526"   --->   Operation 6811 'load' 'conv_i_i_i105725_lcssa526_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6812 [1/1] (0.00ns)   --->   "%conv_i_i_i105729_lcssa528_load = load i16 %conv_i_i_i105729_lcssa528"   --->   Operation 6812 'load' 'conv_i_i_i105729_lcssa528_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6813 [1/1] (0.00ns)   --->   "%conv_i_i_i1011289_lcssa658_load = load i16 %conv_i_i_i1011289_lcssa658"   --->   Operation 6813 'load' 'conv_i_i_i1011289_lcssa658_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6814 [1/1] (0.00ns)   --->   "%conv_i_i_i1011293_lcssa660_load = load i16 %conv_i_i_i1011293_lcssa660"   --->   Operation 6814 'load' 'conv_i_i_i1011293_lcssa660_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6815 [1/1] (0.00ns)   --->   "%conv_i_i_i1011297_lcssa662_load = load i16 %conv_i_i_i1011297_lcssa662"   --->   Operation 6815 'load' 'conv_i_i_i1011297_lcssa662_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6816 [1/1] (0.00ns)   --->   "%conv_i_i_i1011301_lcssa664_load = load i16 %conv_i_i_i1011301_lcssa664"   --->   Operation 6816 'load' 'conv_i_i_i1011301_lcssa664_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6817 [1/1] (0.00ns)   --->   "%conv_i_i_i1011305_lcssa666_load = load i16 %conv_i_i_i1011305_lcssa666"   --->   Operation 6817 'load' 'conv_i_i_i1011305_lcssa666_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6818 [1/1] (0.00ns)   --->   "%conv_i_i_i1011309_lcssa668_load = load i16 %conv_i_i_i1011309_lcssa668"   --->   Operation 6818 'load' 'conv_i_i_i1011309_lcssa668_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6819 [1/1] (0.00ns)   --->   "%conv_i_i_i1011313_lcssa670_load = load i16 %conv_i_i_i1011313_lcssa670"   --->   Operation 6819 'load' 'conv_i_i_i1011313_lcssa670_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6820 [1/1] (0.00ns)   --->   "%conv_i_i_i1011317_lcssa672_load = load i16 %conv_i_i_i1011317_lcssa672"   --->   Operation 6820 'load' 'conv_i_i_i1011317_lcssa672_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6821 [1/1] (0.00ns)   --->   "%conv_i_i_i965321_lcssa674_load = load i16 %conv_i_i_i965321_lcssa674"   --->   Operation 6821 'load' 'conv_i_i_i965321_lcssa674_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6822 [1/1] (0.00ns)   --->   "%conv_i_i_i965325_lcssa676_load = load i16 %conv_i_i_i965325_lcssa676"   --->   Operation 6822 'load' 'conv_i_i_i965325_lcssa676_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6823 [1/1] (0.00ns)   --->   "%conv_i_i_i965329_lcssa678_load = load i16 %conv_i_i_i965329_lcssa678"   --->   Operation 6823 'load' 'conv_i_i_i965329_lcssa678_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6824 [1/1] (0.00ns)   --->   "%conv_i_i_i965333_lcssa680_load = load i16 %conv_i_i_i965333_lcssa680"   --->   Operation 6824 'load' 'conv_i_i_i965333_lcssa680_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6825 [1/1] (0.00ns)   --->   "%conv_i_i_i965337_lcssa682_load = load i16 %conv_i_i_i965337_lcssa682"   --->   Operation 6825 'load' 'conv_i_i_i965337_lcssa682_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6826 [1/1] (0.00ns)   --->   "%conv_i_i_i965341_lcssa684_load = load i16 %conv_i_i_i965341_lcssa684"   --->   Operation 6826 'load' 'conv_i_i_i965341_lcssa684_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6827 [1/1] (0.00ns)   --->   "%conv_i_i_i965345_lcssa686_load = load i16 %conv_i_i_i965345_lcssa686"   --->   Operation 6827 'load' 'conv_i_i_i965345_lcssa686_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6828 [1/1] (0.00ns)   --->   "%conv_i_i_i965349_lcssa688_load = load i16 %conv_i_i_i965349_lcssa688"   --->   Operation 6828 'load' 'conv_i_i_i965349_lcssa688_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6829 [1/1] (0.00ns)   --->   "%conv_i_i_i919353_lcssa690_load = load i16 %conv_i_i_i919353_lcssa690"   --->   Operation 6829 'load' 'conv_i_i_i919353_lcssa690_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6830 [1/1] (0.00ns)   --->   "%conv_i_i_i919357_lcssa692_load = load i16 %conv_i_i_i919357_lcssa692"   --->   Operation 6830 'load' 'conv_i_i_i919357_lcssa692_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6831 [1/1] (0.00ns)   --->   "%conv_i_i_i919361_lcssa694_load = load i16 %conv_i_i_i919361_lcssa694"   --->   Operation 6831 'load' 'conv_i_i_i919361_lcssa694_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6832 [1/1] (0.00ns)   --->   "%conv_i_i_i919365_lcssa696_load = load i16 %conv_i_i_i919365_lcssa696"   --->   Operation 6832 'load' 'conv_i_i_i919365_lcssa696_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6833 [1/1] (0.00ns)   --->   "%conv_i_i_i919369_lcssa698_load = load i16 %conv_i_i_i919369_lcssa698"   --->   Operation 6833 'load' 'conv_i_i_i919369_lcssa698_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6834 [1/1] (0.00ns)   --->   "%conv_i_i_i919373_lcssa700_load = load i16 %conv_i_i_i919373_lcssa700"   --->   Operation 6834 'load' 'conv_i_i_i919373_lcssa700_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6835 [1/1] (0.00ns)   --->   "%conv_i_i_i919377_lcssa702_load = load i16 %conv_i_i_i919377_lcssa702"   --->   Operation 6835 'load' 'conv_i_i_i919377_lcssa702_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6836 [1/1] (0.00ns)   --->   "%conv_i_i_i919381_lcssa704_load = load i16 %conv_i_i_i919381_lcssa704"   --->   Operation 6836 'load' 'conv_i_i_i919381_lcssa704_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6837 [1/1] (0.00ns)   --->   "%conv_i_i_i873385_lcssa706_load = load i16 %conv_i_i_i873385_lcssa706"   --->   Operation 6837 'load' 'conv_i_i_i873385_lcssa706_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6838 [1/1] (0.00ns)   --->   "%conv_i_i_i873389_lcssa708_load = load i16 %conv_i_i_i873389_lcssa708"   --->   Operation 6838 'load' 'conv_i_i_i873389_lcssa708_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6839 [1/1] (0.00ns)   --->   "%conv_i_i_i873393_lcssa710_load = load i16 %conv_i_i_i873393_lcssa710"   --->   Operation 6839 'load' 'conv_i_i_i873393_lcssa710_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6840 [1/1] (0.00ns)   --->   "%conv_i_i_i873397_lcssa712_load = load i16 %conv_i_i_i873397_lcssa712"   --->   Operation 6840 'load' 'conv_i_i_i873397_lcssa712_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6841 [1/1] (0.00ns)   --->   "%conv_i_i_i873401_lcssa714_load = load i16 %conv_i_i_i873401_lcssa714"   --->   Operation 6841 'load' 'conv_i_i_i873401_lcssa714_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6842 [1/1] (0.00ns)   --->   "%conv_i_i_i873405_lcssa716_load = load i16 %conv_i_i_i873405_lcssa716"   --->   Operation 6842 'load' 'conv_i_i_i873405_lcssa716_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6843 [1/1] (0.00ns)   --->   "%conv_i_i_i873409_lcssa718_load = load i16 %conv_i_i_i873409_lcssa718"   --->   Operation 6843 'load' 'conv_i_i_i873409_lcssa718_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6844 [1/1] (0.00ns)   --->   "%conv_i_i_i873413_lcssa720_load = load i16 %conv_i_i_i873413_lcssa720"   --->   Operation 6844 'load' 'conv_i_i_i873413_lcssa720_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6845 [1/1] (0.00ns)   --->   "%conv_i_i_i827417_lcssa722_load = load i16 %conv_i_i_i827417_lcssa722"   --->   Operation 6845 'load' 'conv_i_i_i827417_lcssa722_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6846 [1/1] (0.00ns)   --->   "%conv_i_i_i827421_lcssa724_load = load i16 %conv_i_i_i827421_lcssa724"   --->   Operation 6846 'load' 'conv_i_i_i827421_lcssa724_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6847 [1/1] (0.00ns)   --->   "%conv_i_i_i827425_lcssa726_load = load i16 %conv_i_i_i827425_lcssa726"   --->   Operation 6847 'load' 'conv_i_i_i827425_lcssa726_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6848 [1/1] (0.00ns)   --->   "%conv_i_i_i827429_lcssa728_load = load i16 %conv_i_i_i827429_lcssa728"   --->   Operation 6848 'load' 'conv_i_i_i827429_lcssa728_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6849 [1/1] (0.00ns)   --->   "%conv_i_i_i827433_lcssa730_load = load i16 %conv_i_i_i827433_lcssa730"   --->   Operation 6849 'load' 'conv_i_i_i827433_lcssa730_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6850 [1/1] (0.00ns)   --->   "%conv_i_i_i827437_lcssa732_load = load i16 %conv_i_i_i827437_lcssa732"   --->   Operation 6850 'load' 'conv_i_i_i827437_lcssa732_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6851 [1/1] (0.00ns)   --->   "%conv_i_i_i827441_lcssa734_load = load i16 %conv_i_i_i827441_lcssa734"   --->   Operation 6851 'load' 'conv_i_i_i827441_lcssa734_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6852 [1/1] (0.00ns)   --->   "%conv_i_i_i827445_lcssa736_load = load i16 %conv_i_i_i827445_lcssa736"   --->   Operation 6852 'load' 'conv_i_i_i827445_lcssa736_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6853 [1/1] (0.00ns)   --->   "%conv_i_i_i781449_lcssa738_load = load i16 %conv_i_i_i781449_lcssa738"   --->   Operation 6853 'load' 'conv_i_i_i781449_lcssa738_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6854 [1/1] (0.00ns)   --->   "%conv_i_i_i781453_lcssa740_load = load i16 %conv_i_i_i781453_lcssa740"   --->   Operation 6854 'load' 'conv_i_i_i781453_lcssa740_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6855 [1/1] (0.00ns)   --->   "%conv_i_i_i781457_lcssa742_load = load i16 %conv_i_i_i781457_lcssa742"   --->   Operation 6855 'load' 'conv_i_i_i781457_lcssa742_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6856 [1/1] (0.00ns)   --->   "%conv_i_i_i781461_lcssa744_load = load i16 %conv_i_i_i781461_lcssa744"   --->   Operation 6856 'load' 'conv_i_i_i781461_lcssa744_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6857 [1/1] (0.00ns)   --->   "%conv_i_i_i781465_lcssa746_load = load i16 %conv_i_i_i781465_lcssa746"   --->   Operation 6857 'load' 'conv_i_i_i781465_lcssa746_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6858 [1/1] (0.00ns)   --->   "%conv_i_i_i781469_lcssa748_load = load i16 %conv_i_i_i781469_lcssa748"   --->   Operation 6858 'load' 'conv_i_i_i781469_lcssa748_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6859 [1/1] (0.00ns)   --->   "%conv_i_i_i781473_lcssa750_load = load i16 %conv_i_i_i781473_lcssa750"   --->   Operation 6859 'load' 'conv_i_i_i781473_lcssa750_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6860 [1/1] (0.00ns)   --->   "%conv_i_i_i781477_lcssa752_load = load i16 %conv_i_i_i781477_lcssa752"   --->   Operation 6860 'load' 'conv_i_i_i781477_lcssa752_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6861 [1/1] (0.00ns)   --->   "%conv_i_i_i735481_lcssa754_load = load i16 %conv_i_i_i735481_lcssa754"   --->   Operation 6861 'load' 'conv_i_i_i735481_lcssa754_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6862 [1/1] (0.00ns)   --->   "%conv_i_i_i735485_lcssa756_load = load i16 %conv_i_i_i735485_lcssa756"   --->   Operation 6862 'load' 'conv_i_i_i735485_lcssa756_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6863 [1/1] (0.00ns)   --->   "%conv_i_i_i735489_lcssa758_load = load i16 %conv_i_i_i735489_lcssa758"   --->   Operation 6863 'load' 'conv_i_i_i735489_lcssa758_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6864 [1/1] (0.00ns)   --->   "%conv_i_i_i735493_lcssa760_load = load i16 %conv_i_i_i735493_lcssa760"   --->   Operation 6864 'load' 'conv_i_i_i735493_lcssa760_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6865 [1/1] (0.00ns)   --->   "%conv_i_i_i735497_lcssa762_load = load i16 %conv_i_i_i735497_lcssa762"   --->   Operation 6865 'load' 'conv_i_i_i735497_lcssa762_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6866 [1/1] (0.00ns)   --->   "%conv_i_i_i735501_lcssa764_load = load i16 %conv_i_i_i735501_lcssa764"   --->   Operation 6866 'load' 'conv_i_i_i735501_lcssa764_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6867 [1/1] (0.00ns)   --->   "%conv_i_i_i735505_lcssa766_load = load i16 %conv_i_i_i735505_lcssa766"   --->   Operation 6867 'load' 'conv_i_i_i735505_lcssa766_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6868 [1/1] (0.00ns)   --->   "%conv_i_i_i735509_lcssa768_load = load i16 %conv_i_i_i735509_lcssa768"   --->   Operation 6868 'load' 'conv_i_i_i735509_lcssa768_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6869 [1/2] (0.67ns)   --->   "%Y_0_load_6 = load i3 %Y_0_addr_6"   --->   Operation 6869 'load' 'Y_0_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6870 [1/2] (0.67ns)   --->   "%Y_1_load_6 = load i3 %Y_1_addr_6"   --->   Operation 6870 'load' 'Y_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6871 [1/2] (0.67ns)   --->   "%Y_2_load_6 = load i3 %Y_2_addr_6"   --->   Operation 6871 'load' 'Y_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6872 [1/2] (0.67ns)   --->   "%Y_3_load_6 = load i3 %Y_3_addr_6"   --->   Operation 6872 'load' 'Y_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6873 [1/2] (0.67ns)   --->   "%Y_4_load_6 = load i3 %Y_4_addr_6"   --->   Operation 6873 'load' 'Y_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6874 [1/2] (0.67ns)   --->   "%Y_5_load_6 = load i3 %Y_5_addr_6"   --->   Operation 6874 'load' 'Y_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6875 [1/2] (0.67ns)   --->   "%Y_6_load_6 = load i3 %Y_6_addr_6"   --->   Operation 6875 'load' 'Y_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6876 [1/2] (0.67ns)   --->   "%Y_7_load_6 = load i3 %Y_7_addr_6"   --->   Operation 6876 'load' 'Y_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6877 [1/2] (0.67ns)   --->   "%Y_0_load_7 = load i3 %Y_0_addr_7"   --->   Operation 6877 'load' 'Y_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6878 [1/2] (0.67ns)   --->   "%Y_1_load_7 = load i3 %Y_1_addr_7"   --->   Operation 6878 'load' 'Y_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6879 [1/2] (0.67ns)   --->   "%Y_2_load_7 = load i3 %Y_2_addr_7"   --->   Operation 6879 'load' 'Y_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6880 [1/2] (0.67ns)   --->   "%Y_3_load_7 = load i3 %Y_3_addr_7"   --->   Operation 6880 'load' 'Y_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6881 [1/2] (0.67ns)   --->   "%Y_4_load_7 = load i3 %Y_4_addr_7"   --->   Operation 6881 'load' 'Y_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6882 [1/2] (0.67ns)   --->   "%Y_5_load_7 = load i3 %Y_5_addr_7"   --->   Operation 6882 'load' 'Y_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6883 [1/2] (0.67ns)   --->   "%Y_6_load_7 = load i3 %Y_6_addr_7"   --->   Operation 6883 'load' 'Y_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6884 [1/2] (0.67ns)   --->   "%Y_7_load_7 = load i3 %Y_7_addr_7"   --->   Operation 6884 'load' 'Y_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 6885 [2/2] (1.25ns)   --->   "%call_ln1169 = call void @QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10, i16 %Q, i16 %conv_i_i_i10571_lcssa514_load, i16 %conv_i_i_i1011289_lcssa658_load, i16 %conv_i_i_i965321_lcssa674_load, i16 %conv_i_i_i919353_lcssa690_load, i16 %conv_i_i_i873385_lcssa706_load, i16 %conv_i_i_i827417_lcssa722_load, i16 %conv_i_i_i781449_lcssa738_load, i16 %conv_i_i_i735481_lcssa754_load, i16 %conv_i_i_i10575_lcssa516_load, i16 %conv_i_i_i1011293_lcssa660_load, i16 %conv_i_i_i965325_lcssa676_load, i16 %conv_i_i_i919357_lcssa692_load, i16 %conv_i_i_i873389_lcssa708_load, i16 %conv_i_i_i827421_lcssa724_load, i16 %conv_i_i_i781453_lcssa740_load, i16 %conv_i_i_i735485_lcssa756_load, i16 %conv_i_i_i10579_lcssa518_load, i16 %conv_i_i_i1011297_lcssa662_load, i16 %conv_i_i_i965329_lcssa678_load, i16 %conv_i_i_i919361_lcssa694_load, i16 %conv_i_i_i873393_lcssa710_load, i16 %conv_i_i_i827425_lcssa726_load, i16 %conv_i_i_i781457_lcssa742_load, i16 %conv_i_i_i735489_lcssa758_load, i16 %conv_i_i_i105713_lcssa520_load, i16 %conv_i_i_i1011301_lcssa664_load, i16 %conv_i_i_i965333_lcssa680_load, i16 %conv_i_i_i919365_lcssa696_load, i16 %conv_i_i_i873397_lcssa712_load, i16 %conv_i_i_i827429_lcssa728_load, i16 %conv_i_i_i781461_lcssa744_load, i16 %conv_i_i_i735493_lcssa760_load, i16 %conv_i_i_i105717_lcssa522_load, i16 %conv_i_i_i1011305_lcssa666_load, i16 %conv_i_i_i965337_lcssa682_load, i16 %conv_i_i_i919369_lcssa698_load, i16 %conv_i_i_i873401_lcssa714_load, i16 %conv_i_i_i827433_lcssa730_load, i16 %conv_i_i_i781465_lcssa746_load, i16 %conv_i_i_i735497_lcssa762_load, i16 %conv_i_i_i105721_lcssa524_load, i16 %conv_i_i_i1011309_lcssa668_load, i16 %conv_i_i_i965341_lcssa684_load, i16 %conv_i_i_i919373_lcssa700_load, i16 %conv_i_i_i873405_lcssa716_load, i16 %conv_i_i_i827437_lcssa732_load, i16 %conv_i_i_i781469_lcssa748_load, i16 %conv_i_i_i735501_lcssa764_load, i16 %conv_i_i_i105725_lcssa526_load, i16 %conv_i_i_i1011313_lcssa670_load, i16 %conv_i_i_i965345_lcssa686_load, i16 %conv_i_i_i919377_lcssa702_load, i16 %conv_i_i_i873409_lcssa718_load, i16 %conv_i_i_i827441_lcssa734_load, i16 %conv_i_i_i781473_lcssa750_load, i16 %conv_i_i_i735505_lcssa766_load, i16 %conv_i_i_i105729_lcssa528_load, i16 %conv_i_i_i1011317_lcssa672_load, i16 %conv_i_i_i965349_lcssa688_load, i16 %conv_i_i_i919381_lcssa704_load, i16 %conv_i_i_i873413_lcssa720_load, i16 %conv_i_i_i827445_lcssa736_load, i16 %conv_i_i_i781477_lcssa752_load, i16 %conv_i_i_i735509_lcssa768_load, i16 %Y_0_load, i16 %Y_1_load, i16 %Y_2_load, i16 %Y_3_load, i16 %Y_4_load, i16 %Y_5_load, i16 %Y_6_load, i16 %Y_7_load, i16 %Y_0_load_1, i16 %Y_1_load_1, i16 %Y_2_load_1, i16 %Y_3_load_1, i16 %Y_4_load_1, i16 %Y_5_load_1, i16 %Y_6_load_1, i16 %Y_7_load_1, i16 %Y_0_load_2, i16 %Y_1_load_2, i16 %Y_2_load_2, i16 %Y_3_load_2, i16 %Y_4_load_2, i16 %Y_5_load_2, i16 %Y_6_load_2, i16 %Y_7_load_2, i16 %Y_0_load_3, i16 %Y_1_load_3, i16 %Y_2_load_3, i16 %Y_3_load_3, i16 %Y_4_load_3, i16 %Y_5_load_3, i16 %Y_6_load_3, i16 %Y_7_load_3, i16 %Y_0_load_4, i16 %Y_1_load_4, i16 %Y_2_load_4, i16 %Y_3_load_4, i16 %Y_4_load_4, i16 %Y_5_load_4, i16 %Y_6_load_4, i16 %Y_7_load_4, i16 %Y_0_load_5, i16 %Y_1_load_5, i16 %Y_2_load_5, i16 %Y_3_load_5, i16 %Y_4_load_5, i16 %Y_5_load_5, i16 %Y_6_load_5, i16 %Y_7_load_5, i16 %Y_0_load_6, i16 %Y_1_load_6, i16 %Y_2_load_6, i16 %Y_3_load_6, i16 %Y_4_load_6, i16 %Y_5_load_6, i16 %Y_6_load_6, i16 %Y_7_load_6, i16 %Y_0_load_7, i16 %Y_1_load_7, i16 %Y_2_load_7, i16 %Y_3_load_7, i16 %Y_4_load_7, i16 %Y_5_load_7, i16 %Y_6_load_7, i16 %Y_7_load_7"   --->   Operation 6885 'call' 'call_ln1169' <Predicate = true> <Delay = 1.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 21> <Delay = 0.00>
ST_59 : Operation 6886 [1/2] (0.00ns)   --->   "%call_ln1169 = call void @QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10, i16 %Q, i16 %conv_i_i_i10571_lcssa514_load, i16 %conv_i_i_i1011289_lcssa658_load, i16 %conv_i_i_i965321_lcssa674_load, i16 %conv_i_i_i919353_lcssa690_load, i16 %conv_i_i_i873385_lcssa706_load, i16 %conv_i_i_i827417_lcssa722_load, i16 %conv_i_i_i781449_lcssa738_load, i16 %conv_i_i_i735481_lcssa754_load, i16 %conv_i_i_i10575_lcssa516_load, i16 %conv_i_i_i1011293_lcssa660_load, i16 %conv_i_i_i965325_lcssa676_load, i16 %conv_i_i_i919357_lcssa692_load, i16 %conv_i_i_i873389_lcssa708_load, i16 %conv_i_i_i827421_lcssa724_load, i16 %conv_i_i_i781453_lcssa740_load, i16 %conv_i_i_i735485_lcssa756_load, i16 %conv_i_i_i10579_lcssa518_load, i16 %conv_i_i_i1011297_lcssa662_load, i16 %conv_i_i_i965329_lcssa678_load, i16 %conv_i_i_i919361_lcssa694_load, i16 %conv_i_i_i873393_lcssa710_load, i16 %conv_i_i_i827425_lcssa726_load, i16 %conv_i_i_i781457_lcssa742_load, i16 %conv_i_i_i735489_lcssa758_load, i16 %conv_i_i_i105713_lcssa520_load, i16 %conv_i_i_i1011301_lcssa664_load, i16 %conv_i_i_i965333_lcssa680_load, i16 %conv_i_i_i919365_lcssa696_load, i16 %conv_i_i_i873397_lcssa712_load, i16 %conv_i_i_i827429_lcssa728_load, i16 %conv_i_i_i781461_lcssa744_load, i16 %conv_i_i_i735493_lcssa760_load, i16 %conv_i_i_i105717_lcssa522_load, i16 %conv_i_i_i1011305_lcssa666_load, i16 %conv_i_i_i965337_lcssa682_load, i16 %conv_i_i_i919369_lcssa698_load, i16 %conv_i_i_i873401_lcssa714_load, i16 %conv_i_i_i827433_lcssa730_load, i16 %conv_i_i_i781465_lcssa746_load, i16 %conv_i_i_i735497_lcssa762_load, i16 %conv_i_i_i105721_lcssa524_load, i16 %conv_i_i_i1011309_lcssa668_load, i16 %conv_i_i_i965341_lcssa684_load, i16 %conv_i_i_i919373_lcssa700_load, i16 %conv_i_i_i873405_lcssa716_load, i16 %conv_i_i_i827437_lcssa732_load, i16 %conv_i_i_i781469_lcssa748_load, i16 %conv_i_i_i735501_lcssa764_load, i16 %conv_i_i_i105725_lcssa526_load, i16 %conv_i_i_i1011313_lcssa670_load, i16 %conv_i_i_i965345_lcssa686_load, i16 %conv_i_i_i919377_lcssa702_load, i16 %conv_i_i_i873409_lcssa718_load, i16 %conv_i_i_i827441_lcssa734_load, i16 %conv_i_i_i781473_lcssa750_load, i16 %conv_i_i_i735505_lcssa766_load, i16 %conv_i_i_i105729_lcssa528_load, i16 %conv_i_i_i1011317_lcssa672_load, i16 %conv_i_i_i965349_lcssa688_load, i16 %conv_i_i_i919381_lcssa704_load, i16 %conv_i_i_i873413_lcssa720_load, i16 %conv_i_i_i827445_lcssa736_load, i16 %conv_i_i_i781477_lcssa752_load, i16 %conv_i_i_i735509_lcssa768_load, i16 %Y_0_load, i16 %Y_1_load, i16 %Y_2_load, i16 %Y_3_load, i16 %Y_4_load, i16 %Y_5_load, i16 %Y_6_load, i16 %Y_7_load, i16 %Y_0_load_1, i16 %Y_1_load_1, i16 %Y_2_load_1, i16 %Y_3_load_1, i16 %Y_4_load_1, i16 %Y_5_load_1, i16 %Y_6_load_1, i16 %Y_7_load_1, i16 %Y_0_load_2, i16 %Y_1_load_2, i16 %Y_2_load_2, i16 %Y_3_load_2, i16 %Y_4_load_2, i16 %Y_5_load_2, i16 %Y_6_load_2, i16 %Y_7_load_2, i16 %Y_0_load_3, i16 %Y_1_load_3, i16 %Y_2_load_3, i16 %Y_3_load_3, i16 %Y_4_load_3, i16 %Y_5_load_3, i16 %Y_6_load_3, i16 %Y_7_load_3, i16 %Y_0_load_4, i16 %Y_1_load_4, i16 %Y_2_load_4, i16 %Y_3_load_4, i16 %Y_4_load_4, i16 %Y_5_load_4, i16 %Y_6_load_4, i16 %Y_7_load_4, i16 %Y_0_load_5, i16 %Y_1_load_5, i16 %Y_2_load_5, i16 %Y_3_load_5, i16 %Y_4_load_5, i16 %Y_5_load_5, i16 %Y_6_load_5, i16 %Y_7_load_5, i16 %Y_0_load_6, i16 %Y_1_load_6, i16 %Y_2_load_6, i16 %Y_3_load_6, i16 %Y_4_load_6, i16 %Y_5_load_6, i16 %Y_6_load_6, i16 %Y_7_load_6, i16 %Y_0_load_7, i16 %Y_1_load_7, i16 %Y_2_load_7, i16 %Y_3_load_7, i16 %Y_4_load_7, i16 %Y_5_load_7, i16 %Y_6_load_7, i16 %Y_7_load_7"   --->   Operation 6886 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 6887 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6887 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 0.623ns
The critical path consists of the following:
	'alloca' operation ('HH_0_1_0') [68]  (0 ns)
	'store' operation ('store_ln132', src/QRD.cpp:132) of variable 'p_read_31' on local variable 'HH_0_1_0' [181]  (0.623 ns)

 <State 2>: 4.29ns
The critical path consists of the following:
	'phi' operation ('HH_0_0_0') with incoming values : ('p_read32') ('shl_ln613_13') ('select_ln597_53') ('trunc_ln595_66') ('trunc_ln592_53') [208]  (0 ns)
	'mux' operation ('agg_tmp', src/QRD.cpp:134) [246]  (0.672 ns)
	'call' operation ('call_ret1', src/QRD.cpp:134) to 'CORDIC_V' [248]  (3.62 ns)

 <State 3>: 12.7ns
The critical path consists of the following:
	'call' operation ('call_ret1', src/QRD.cpp:134) to 'CORDIC_V' [248]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:135) [255]  (0.379 ns)
	'sub' operation ('F2') [267]  (0.809 ns)
	'icmp' operation ('icmp_ln590') [268]  (0.976 ns)
	'select' operation ('sh_amt') [271]  (0.375 ns)
	'ashr' operation ('ashr_ln595') [296]  (1.51 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_0') with incoming values : ('shl_ln613') ('select_ln597_35') ('trunc_ln595_37') ('trunc_ln592_15') [303]  (0 ns)
	'call' operation ('call_ret4', src/QRD.cpp:135) to 'CORDIC_R' [304]  (2.6 ns)

 <State 5>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/QRD.cpp:135) to 'CORDIC_R' [304]  (8.61 ns)

 <State 6>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_3_0') with incoming values : ('shl_ln613_7') ('select_ln597_45') ('trunc_ln595_50') ('trunc_ln592_45') [347]  (0 ns)
	'call' operation ('call_ret7', src/QRD.cpp:136) to 'CORDIC_R' [348]  (2.6 ns)

 <State 7>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret7', src/QRD.cpp:136) to 'CORDIC_R' [348]  (8.61 ns)

 <State 8>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_6_0') with incoming values : ('shl_ln613_10') ('select_ln597_49') ('trunc_ln595_58') ('trunc_ln592_49') [391]  (0 ns)
	'call' operation ('call_ret10', src/QRD.cpp:137) to 'CORDIC_R' [392]  (2.6 ns)

 <State 9>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret10', src/QRD.cpp:137) to 'CORDIC_R' [392]  (8.61 ns)

 <State 10>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [1299]  (0.809 ns)
	'icmp' operation ('icmp_ln590_29') [1300]  (0.976 ns)
	'select' operation ('sh_amt') [1303]  (0.375 ns)
	'ashr' operation ('ashr_ln595_29') [1333]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_120' on local variable 'HH_0_2_0' [1335]  (0.623 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln132', src/QRD.cpp:132) [1892]  (0.797 ns)
	'store' operation ('store_ln132', src/QRD.cpp:132) of variable 'add_ln132', src/QRD.cpp:132 on local variable 'i' [1893]  (0.427 ns)

 <State 12>: 4.42ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:146) on local variable 'i' [1962]  (0 ns)
	'icmp' operation ('icmp_ln146', src/QRD.cpp:146) [1988]  (0.446 ns)
	'select' operation ('select_ln146', src/QRD.cpp:146) [1989]  (0.357 ns)
	'call' operation ('call_ret3', src/QRD.cpp:146) to 'CORDIC_V' [1991]  (3.62 ns)

 <State 13>: 12.7ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/QRD.cpp:146) to 'CORDIC_V' [1991]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:147) [1998]  (0.379 ns)
	'sub' operation ('F2') [2010]  (0.809 ns)
	'icmp' operation ('icmp_ln590_6') [2011]  (0.976 ns)
	'select' operation ('sh_amt') [2014]  (0.375 ns)
	'ashr' operation ('ashr_ln595_6') [2039]  (1.51 ns)

 <State 14>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_2_0') with incoming values : ('shl_ln613_6') ('select_ln597_43') ('trunc_ln595_46') ('trunc_ln592_36') [2046]  (0 ns)
	'call' operation ('call_ret6', src/QRD.cpp:147) to 'CORDIC_R' [2049]  (2.6 ns)

 <State 15>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret6', src/QRD.cpp:147) to 'CORDIC_R' [2049]  (8.61 ns)

 <State 16>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_5_0') with incoming values : ('shl_ln613_9') ('select_ln597_47') ('trunc_ln595_54') ('trunc_ln592_47') [2092]  (0 ns)
	'call' operation ('call_ret9', src/QRD.cpp:148) to 'CORDIC_R' [2095]  (2.6 ns)

 <State 17>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret9', src/QRD.cpp:148) to 'CORDIC_R' [2095]  (8.61 ns)

 <State 18>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_8_0') with incoming values : ('shl_ln613_12') ('select_ln597_51') ('trunc_ln595_62') ('trunc_ln592_51') [2138]  (0 ns)
	'call' operation ('call_ret12', src/QRD.cpp:149) to 'CORDIC_R' [2141]  (2.6 ns)

 <State 19>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret12', src/QRD.cpp:149) to 'CORDIC_R' [2141]  (8.61 ns)

 <State 20>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_10_0') with incoming values : ('shl_ln613_15') ('select_ln597_54') ('trunc_ln595_68') ('trunc_ln592_54') [2184]  (0 ns)
	'call' operation ('call_ret14', src/QRD.cpp:150) to 'CORDIC_R' [2187]  (2.6 ns)

 <State 21>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret14', src/QRD.cpp:150) to 'CORDIC_R' [2187]  (8.61 ns)

 <State 22>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_12_0') with incoming values : ('shl_ln613_21') ('select_ln597_64') ('trunc_ln595_88') ('trunc_ln592_64') [2230]  (0 ns)
	'call' operation ('call_ret16', src/QRD.cpp:151) to 'CORDIC_R' [2233]  (2.6 ns)

 <State 23>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret16', src/QRD.cpp:151) to 'CORDIC_R' [2233]  (8.61 ns)

 <State 24>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_14_0') with incoming values : ('shl_ln613_27') ('select_ln597_70') ('trunc_ln595_100') ('trunc_ln592_70') [2276]  (0 ns)
	'call' operation ('call_ret18', src/QRD.cpp:152) to 'CORDIC_R' [2277]  (2.6 ns)

 <State 25>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret18', src/QRD.cpp:152) to 'CORDIC_R' [2277]  (8.61 ns)

 <State 26>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [2345]  (0.809 ns)
	'icmp' operation ('icmp_ln590_39') [2346]  (0.976 ns)
	'select' operation ('sh_amt') [2349]  (0.375 ns)
	'ashr' operation ('ashr_ln595_39') [2379]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_128' on local variable 'agg_tmp301_0' [2381]  (0.623 ns)

 <State 27>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln145', src/QRD.cpp:145) of variable 'add_ln145', src/QRD.cpp:145 on local variable 'i' [3783]  (0.427 ns)

 <State 28>: 17.5ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/QRD.cpp:162) to 'CORDIC_V' [3817]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:163) [3822]  (0.379 ns)
	'sub' operation ('F2') [3832]  (0.809 ns)
	'icmp' operation ('icmp_ln590_2') [3833]  (0.976 ns)
	'select' operation ('sh_amt') [3836]  (0.375 ns)
	'icmp' operation ('icmp_ln594_2') [3840]  (0.976 ns)
	'xor' operation ('xor_ln594') [3856]  (0 ns)
	'and' operation ('and_ln594') [3857]  (0 ns)
	'select' operation ('select_ln594') [3858]  (0.357 ns)
	'select' operation ('select_ln594_2') [3860]  (1.51 ns)
	'select' operation ('select_ln612') [3864]  (0 ns)
	'select' operation ('select_ln580') [3865]  (0.904 ns)
	'call' operation ('call_ret5', src/QRD.cpp:163) to 'CORDIC_R' [3866]  (2.6 ns)

 <State 29>: 15.4ns
The critical path consists of the following:
	'call' operation ('call_ret17', src/QRD.cpp:168) to 'CORDIC_R' [3881]  (8.61 ns)
	'sub' operation ('F2') [4435]  (0.809 ns)
	'icmp' operation ('icmp_ln590_55') [4436]  (0.976 ns)
	'select' operation ('sh_amt') [4439]  (0.375 ns)
	'icmp' operation ('icmp_ln594_55') [4443]  (0.976 ns)
	'and' operation ('and_ln594_16') [4458]  (0.287 ns)
	'select' operation ('select_ln612_3') [4466]  (1.51 ns)
	'select' operation ('select_ln612_4') [4468]  (0.904 ns)
	'select' operation ('select_ln612_5') [4470]  (0.357 ns)
	'store' operation ('store_ln180', src/QRD.cpp:180) of variable 'select_ln612_5' on local variable 'agg_tmp528_0' [4475]  (0.623 ns)

 <State 30>: 4.29ns
The critical path consists of the following:
	'phi' operation ('agg_tmp577_0') with incoming values : ('mux_case_640_load') ('shl_ln613_86') ('select_ln597_52') ('trunc_ln595_64') ('trunc_ln592_52') [4492]  (0 ns)
	'mux' operation ('agg_tmp7', src/QRD.cpp:181) [4510]  (0.672 ns)
	'call' operation ('call_ret19', src/QRD.cpp:181) to 'CORDIC_V' [4512]  (3.62 ns)

 <State 31>: 12.7ns
The critical path consists of the following:
	'call' operation ('call_ret19', src/QRD.cpp:181) to 'CORDIC_V' [4512]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:182) [4519]  (0.379 ns)
	'sub' operation ('F2') [4531]  (0.809 ns)
	'icmp' operation ('icmp_ln590_82') [4532]  (0.976 ns)
	'select' operation ('sh_amt') [4535]  (0.375 ns)
	'ashr' operation ('ashr_ln595_82') [4560]  (1.51 ns)

 <State 32>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_15_0') with incoming values : ('shl_ln613_82') ('select_ln597_44') ('trunc_ln595_48') ('trunc_ln592_44') [4567]  (0 ns)
	'call' operation ('call_ret21', src/QRD.cpp:182) to 'CORDIC_R' [4574]  (2.6 ns)

 <State 33>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret21', src/QRD.cpp:182) to 'CORDIC_R' [4574]  (8.61 ns)

 <State 34>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_17_0') with incoming values : ('shl_ln613_84') ('select_ln597_48') ('trunc_ln595_56') ('trunc_ln592_48') [4617]  (0 ns)
	'call' operation ('call_ret23', src/QRD.cpp:183) to 'CORDIC_R' [4618]  (2.6 ns)

 <State 35>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret23', src/QRD.cpp:183) to 'CORDIC_R' [4618]  (8.61 ns)

 <State 36>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [4994]  (0.809 ns)
	'icmp' operation ('icmp_ln590_94') [4995]  (0.976 ns)
	'select' operation ('sh_amt') [4998]  (0.375 ns)
	'ashr' operation ('ashr_ln595_94') [5028]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_96' on local variable 'agg_tmp515_0' [5030]  (0.623 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln180', src/QRD.cpp:180) [5421]  (0.797 ns)
	'store' operation ('store_ln180', src/QRD.cpp:180) of variable 'add_ln180', src/QRD.cpp:180 on local variable 'i' [5422]  (0.427 ns)

 <State 38>: 18.1ns
The critical path consists of the following:
	'call' operation ('call_ret20', src/QRD.cpp:189) to 'CORDIC_V' [5444]  (8.61 ns)
	'sub' operation ('F2') [5516]  (0.809 ns)
	'icmp' operation ('icmp_ln590_61') [5517]  (0.976 ns)
	'select' operation ('sh_amt') [5520]  (0.375 ns)
	'icmp' operation ('icmp_ln594_61') [5524]  (0.976 ns)
	'and' operation ('and_ln594_20') [5539]  (0 ns)
	'select' operation ('select_ln580_68') [5545]  (1.51 ns)
	'select' operation ('select_ln580_70') [5547]  (0.904 ns)
	'select' operation ('select_ln580_71') [5549]  (0.357 ns)
	'call' operation ('call_ret27', src/QRD.cpp:200) to 'CORDIC_V' [5910]  (3.62 ns)

 <State 39>: 17.5ns
The critical path consists of the following:
	'call' operation ('call_ret27', src/QRD.cpp:200) to 'CORDIC_V' [5910]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:201) [5915]  (0.379 ns)
	'sub' operation ('F2') [5925]  (0.809 ns)
	'icmp' operation ('icmp_ln590_87') [5926]  (0.976 ns)
	'select' operation ('sh_amt') [5929]  (0.375 ns)
	'icmp' operation ('icmp_ln594_87') [5933]  (0.976 ns)
	'xor' operation ('xor_ln594_4') [5949]  (0 ns)
	'and' operation ('and_ln594_29') [5950]  (0 ns)
	'select' operation ('select_ln594_7') [5951]  (0.357 ns)
	'select' operation ('select_ln594_8') [5953]  (1.51 ns)
	'select' operation ('select_ln612_7') [5957]  (0 ns)
	'select' operation ('select_ln580_112') [5958]  (0.904 ns)
	'call' operation ('call_ret28', src/QRD.cpp:201) to 'CORDIC_R' [5959]  (2.6 ns)

 <State 40>: 15.4ns
The critical path consists of the following:
	'call' operation ('call_ret31', src/QRD.cpp:204) to 'CORDIC_R' [5968]  (8.61 ns)
	'sub' operation ('F2') [6342]  (0.809 ns)
	'icmp' operation ('icmp_ln590_108') [6343]  (0.976 ns)
	'select' operation ('sh_amt') [6346]  (0.375 ns)
	'icmp' operation ('icmp_ln594_108') [6350]  (0.976 ns)
	'and' operation ('and_ln594_39') [6365]  (0.287 ns)
	'select' operation ('select_ln612_9') [6373]  (1.51 ns)
	'select' operation ('select_ln612_10') [6375]  (0.904 ns)
	'select' operation ('select_ln612_11') [6377]  (0.357 ns)
	'store' operation ('store_ln214', src/QRD.cpp:214) of variable 'select_ln612_11' on local variable 'agg_tmp729_0' [6378]  (0.623 ns)

 <State 41>: 4.7ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:217) on local variable 'i' [6389]  (0 ns)
	'icmp' operation ('icmp_ln215', src/QRD.cpp:215) [6401]  (0.721 ns)
	'select' operation ('select_ln215', src/QRD.cpp:215) [6402]  (0.357 ns)
	'call' operation ('call_ret32', src/QRD.cpp:215) to 'CORDIC_V' [6404]  (3.62 ns)

 <State 42>: 12.7ns
The critical path consists of the following:
	'call' operation ('call_ret32', src/QRD.cpp:215) to 'CORDIC_V' [6404]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:216) [6411]  (0.379 ns)
	'sub' operation ('F2') [6423]  (0.809 ns)
	'icmp' operation ('icmp_ln590_116') [6424]  (0.976 ns)
	'select' operation ('sh_amt') [6427]  (0.375 ns)
	'ashr' operation ('ashr_ln595_116') [6452]  (1.51 ns)

 <State 43>: 2.6ns
The critical path consists of the following:
	'phi' operation ('this_V_25_0') with incoming values : ('shl_ln613_116') ('select_ln597_46') ('trunc_ln595_52') ('trunc_ln592_46') [6459]  (0 ns)
	'call' operation ('call_ret34', src/QRD.cpp:216) to 'CORDIC_R' [6460]  (2.6 ns)

 <State 44>: 8.61ns
The critical path consists of the following:
	'call' operation ('call_ret34', src/QRD.cpp:216) to 'CORDIC_R' [6460]  (8.61 ns)

 <State 45>: 4.29ns
The critical path consists of the following:
	'sub' operation ('F2') [6589]  (0.809 ns)
	'icmp' operation ('icmp_ln590_121') [6590]  (0.976 ns)
	'select' operation ('sh_amt') [6593]  (0.375 ns)
	'ashr' operation ('ashr_ln595_121') [6626]  (1.51 ns)
	'store' operation ('store_ln191') of variable 'trunc_ln595_92' on local variable 'agg_tmp729_0' [6628]  (0.623 ns)

 <State 46>: 1.22ns
The critical path consists of the following:
	'add' operation ('add_ln214', src/QRD.cpp:214) [6756]  (0.797 ns)
	'store' operation ('store_ln214', src/QRD.cpp:214) of variable 'add_ln214', src/QRD.cpp:214 on local variable 'i' [6757]  (0.427 ns)

 <State 47>: 17.5ns
The critical path consists of the following:
	'call' operation ('call_ret33', src/QRD.cpp:221) to 'CORDIC_V' [6904]  (8.61 ns)
	'xor' operation ('ireg', src/QRD.cpp:222) [6909]  (0.379 ns)
	'sub' operation ('F2') [6919]  (0.809 ns)
	'icmp' operation ('icmp_ln590_109') [6920]  (0.976 ns)
	'select' operation ('sh_amt') [6923]  (0.375 ns)
	'icmp' operation ('icmp_ln594_109') [6927]  (0.976 ns)
	'xor' operation ('xor_ln594_6') [6943]  (0 ns)
	'and' operation ('and_ln594_41') [6944]  (0 ns)
	'select' operation ('select_ln594_9') [6945]  (0.357 ns)
	'select' operation ('select_ln594_10') [6947]  (1.51 ns)
	'select' operation ('select_ln612_12') [6951]  (0 ns)
	'select' operation ('select_ln580_153') [6952]  (0.904 ns)
	'call' operation ('call_ret35', src/QRD.cpp:222) to 'CORDIC_R' [6953]  (2.6 ns)

 <State 48>: 18.1ns
The critical path consists of the following:
	'call' operation ('call_ret35', src/QRD.cpp:222) to 'CORDIC_R' [6953]  (8.61 ns)
	'sub' operation ('F2') [7060]  (0.809 ns)
	'icmp' operation ('icmp_ln590_112') [7061]  (0.976 ns)
	'select' operation ('sh_amt') [7064]  (0.375 ns)
	'icmp' operation ('icmp_ln594_112') [7068]  (0.976 ns)
	'and' operation ('and_ln594_45') [7083]  (0 ns)
	'select' operation ('select_ln580_165') [7089]  (1.51 ns)
	'select' operation ('select_ln580_167') [7091]  (0.904 ns)
	'select' operation ('select_ln580_168') [7093]  (0.357 ns)
	'call' operation ('call_ret', src/QRD.cpp:230) to 'CORDIC_V' [7184]  (3.62 ns)

 <State 49>: 15.9ns
The critical path consists of the following:
	'call' operation ('call_ret', src/QRD.cpp:230) to 'CORDIC_V' [7184]  (8.61 ns)
	'sub' operation ('F2') [7197]  (0.809 ns)
	'icmp' operation ('icmp_ln590_115') [7198]  (0.976 ns)
	'select' operation ('sh_amt') [7201]  (0.375 ns)
	'icmp' operation ('icmp_ln594_115') [7205]  (0.976 ns)
	'and' operation ('and_ln594_48') [7220]  (0 ns)
	'select' operation ('select_ln580_180') [7226]  (1.51 ns)
	'select' operation ('select_ln580_182') [7228]  (0.904 ns)
	'select' operation ('select_ln580_183') [7230]  (0.357 ns)
	'call' operation ('call_ln191') to 'QRD_Pipeline_LOOP_01' [7231]  (1.38 ns)

 <State 50>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln191') to 'QRD_Pipeline_LOOP_01' [7231]  (0.427 ns)

 <State 51>: 2.68ns
The critical path consists of the following:
	'load' operation ('p_0_0_03279958_lcssa1088_loc_load') on local variable 'p_0_0_03279958_lcssa1088_loc' [7232]  (0 ns)
	'call' operation ('call_ln0') to 'QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6' [7296]  (2.68 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 1.22ns
The critical path consists of the following:
	'load' operation ('i', src/QRD.cpp:267) on local variable 'j' [7428]  (0 ns)
	'add' operation ('add_ln267', src/QRD.cpp:267) [7432]  (0.797 ns)
	'store' operation ('store_ln267', src/QRD.cpp:267) of variable 'add_ln267', src/QRD.cpp:267 on local variable 'j' [7437]  (0.427 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_0_load') on array 'Y_0' [7505]  (0.677 ns)

 <State 56>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_0_load_2') on array 'Y_0' [7537]  (0.677 ns)

 <State 57>: 0.677ns
The critical path consists of the following:
	'load' operation ('Y_0_load_4') on array 'Y_0' [7569]  (0.677 ns)

 <State 58>: 1.93ns
The critical path consists of the following:
	'load' operation ('Y_0_load_6') on array 'Y_0' [7601]  (0.677 ns)
	'call' operation ('call_ln1169') to 'QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10' [7632]  (1.26 ns)

 <State 59>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
