{"files":[{"patch":"@@ -4262,2 +4262,1 @@\n-void MacroAssembler::java_round_float(Register dst, FloatRegister src,\n-                                      FloatRegister ftmp, Register tmp) {\n+void MacroAssembler::java_round_float(Register dst, FloatRegister src, FloatRegister ftmp) {\n@@ -4265,1 +4264,0 @@\n-  assert_different_registers(dst, tmp);\n@@ -4268,1 +4266,1 @@\n-  fclass_s(tmp, src);\n+  fclass_s(t0, src);\n@@ -4272,2 +4270,2 @@\n-  andi(tmp, tmp, fclass_mask::nan | fclass_mask::zero | fclass_mask::subnorm);\n-  bnez(tmp, done);\n+  andi(t0, t0, fclass_mask::nan | fclass_mask::zero | fclass_mask::subnorm);\n+  bnez(t0, done);\n@@ -4277,2 +4275,2 @@\n-  li(tmp, 0x3f000000);\n-  fmv_w_x(ftmp, tmp);\n+  li(t0, 0x3f000000);\n+  fmv_w_x(ftmp, t0);\n@@ -4285,2 +4283,1 @@\n-void MacroAssembler::java_round_double(Register dst, FloatRegister src,\n-                                       FloatRegister ftmp, Register tmp) {\n+void MacroAssembler::java_round_double(Register dst, FloatRegister src, FloatRegister ftmp) {\n@@ -4288,1 +4285,0 @@\n-  assert_different_registers(dst, tmp);\n@@ -4291,1 +4287,1 @@\n-  fclass_d(tmp, src);\n+  fclass_d(t0, src);\n@@ -4295,2 +4291,2 @@\n-  andi(tmp, tmp, fclass_mask::nan | fclass_mask::zero | fclass_mask::subnorm);\n-  bnez(tmp, done);\n+  andi(t0, t0, fclass_mask::nan | fclass_mask::zero | fclass_mask::subnorm);\n+  bnez(t0, done);\n@@ -4300,2 +4296,2 @@\n-  li(tmp, 0x3fe0000000000000);\n-  fmv_d_x(ftmp, tmp);\n+  li(t0, 0x3fe0000000000000);\n+  fmv_d_x(ftmp, t0);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":12,"deletions":16,"binary":false,"changes":28,"status":"modified"},{"patch":"@@ -1254,2 +1254,2 @@\n-  void java_round_float(Register dst, FloatRegister src, FloatRegister ftmp, Register tmp = t0);\n-  void java_round_double(Register dst, FloatRegister src, FloatRegister ftmp, Register tmp = t0);\n+  void java_round_float(Register dst, FloatRegister src, FloatRegister ftmp);\n+  void java_round_double(Register dst, FloatRegister src, FloatRegister ftmp);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}