# 8-to-3 Priority Encoder Module

## Overview
The `priority_encoder_8to3` module is a Verilog implementation of an 8-to-3 priority encoder. It converts an 8-bit input (`data_in`) into a 3-bit encoded output (`encoded_out`) based on the highest-priority active bit when enabled. The module includes an enable signal and a valid output to indicate when the output is meaningful.

## Features
- **Inputs**:
  - `enable` (1-bit): Enables or disables the encoder.
  - `data_in` (8-bit): Input data to encode.
- **Outputs**:
  - `encoded_out` (3-bit): Encoded position of the highest-priority active bit.
  - `valid` (1-bit): Indicates if the output is valid (1) or not (0).

## Operations
- When `enable = 0`:
  - `encoded_out = 3'b000`
  - `valid = 0`
- When `enable = 1`:
  - The module encodes the position of the highest-priority active bit (MSB has highest priority).
  - Priority order: `data_in[7]` (highest) to `data_in[0]` (lowest).
  - Mapping:
    | `data_in` Pattern | `encoded_out` | `valid` |
    |-------------------|---------------|---------|
    | 1???????          | 3'b111        | 1       |
    | 01??????          | 3'b110        | 1       |
    | 001?????          | 3'b101        | 1       |
    | 0001????          | 3'b100        | 1       |
    | 00001???          | 3'b011        | 1       |
    | 000001??          | 3'b010        | 1       |
    | 0000001?          | 3'b001        | 1       |
    | 00000001          | 3'b000        | 1       |
    | 00000000          | 3'b000        | 0       |

## Implementation Details
- **Module Structure**:
  - Uses `always_comb` for combinational logic.
  - A `casez` statement checks `data_in` patterns, ignoring lower bits (`?`) for priority encoding.
  - If no bits are active (`data_in = 8'b00000000`), the default case sets `encoded_out = 3'b000` and `valid = 0`.
- **Priority Logic**:
  - The `casez` construct ensures higher-order bits take precedence.
  - Only the first matching pattern sets the output.

## Edge Cases
1. **All Zeros Input**:
   - When `data_in = 8'b00000000` and `enable = 1`, `encoded_out = 3'b000` and `valid = 0`.
2. **Disabled State**:
   - When `enable = 0`, `encoded_out = 3'b000` and `valid = 0`, regardless of `data_in`.
3. **Multiple Active Bits**:
   - If multiple bits in `data_in` are 1, the highest-order bit (MSB) determines `encoded_out`.

## Usage
To use this module:
1. Instantiate it in your Verilog design.
2. Connect the 8-bit `data_in` and 1-bit `enable` inputs.
3. Monitor the 3-bit `encoded_out` and `valid` outputs.
This priority encoder is ideal for interrupt controllers, resource arbitration, or any system requiring priority-based input selection.