// Seed: 2125874968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_5;
  assign id_5[1!=1'd0] = id_3++ ? "" : 1;
endmodule
module module_1 (
    output wor id_0
    , id_7,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
