#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d43d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d409d0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1d030e0 .functor NOT 1, L_0x1d7d6c0, C4<0>, C4<0>, C4<0>;
L_0x1d7d540 .functor XOR 8, L_0x1d7cfc0, L_0x1d7d4a0, C4<00000000>, C4<00000000>;
L_0x1d7d650 .functor XOR 8, L_0x1d7d540, L_0x1d7d5b0, C4<00000000>, C4<00000000>;
v0x1d77960_0 .net "B3_next_dut", 0 0, L_0x1d7ab90;  1 drivers
v0x1d77a20_0 .net "B3_next_ref", 0 0, L_0x1d78ff0;  1 drivers
v0x1d77ac0_0 .net "Count_next_dut", 0 0, L_0x1d7c520;  1 drivers
v0x1d77b60_0 .net "Count_next_ref", 0 0, L_0x1d7a220;  1 drivers
v0x1d77c00_0 .net "S1_next_dut", 0 0, L_0x1d7c240;  1 drivers
v0x1d77cf0_0 .net "S1_next_ref", 0 0, L_0x1d79da0;  1 drivers
v0x1d77dc0_0 .net "S_next_dut", 0 0, L_0x1d7c090;  1 drivers
v0x1d77e90_0 .net "S_next_ref", 0 0, L_0x1d79b50;  1 drivers
v0x1d77f60_0 .net "Wait_next_dut", 0 0, L_0x1d7c870;  1 drivers
v0x1d78030_0 .net "Wait_next_ref", 0 0, L_0x1d7a7b0;  1 drivers
v0x1d78100_0 .net *"_ivl_10", 7 0, L_0x1d7d5b0;  1 drivers
v0x1d781a0_0 .net *"_ivl_12", 7 0, L_0x1d7d650;  1 drivers
v0x1d78240_0 .net *"_ivl_2", 7 0, L_0x1d7ced0;  1 drivers
v0x1d782e0_0 .net *"_ivl_4", 7 0, L_0x1d7cfc0;  1 drivers
v0x1d78380_0 .net *"_ivl_6", 7 0, L_0x1d7d4a0;  1 drivers
v0x1d78420_0 .net *"_ivl_8", 7 0, L_0x1d7d540;  1 drivers
v0x1d784e0_0 .net "ack", 0 0, v0x1d74c40_0;  1 drivers
v0x1d78580_0 .var "clk", 0 0;
v0x1d78650_0 .net "counting_dut", 0 0, L_0x1d7caa0;  1 drivers
v0x1d78720_0 .net "counting_ref", 0 0, L_0x1d7aaa0;  1 drivers
v0x1d787f0_0 .net "d", 0 0, v0x1d74da0_0;  1 drivers
v0x1d78890_0 .net "done_counting", 0 0, v0x1d74e40_0;  1 drivers
v0x1d78930_0 .net "done_dut", 0 0, L_0x1d7c6a0;  1 drivers
v0x1d78a00_0 .net "done_ref", 0 0, L_0x1d7a9b0;  1 drivers
v0x1d78ad0_0 .net "shift_ena_dut", 0 0, L_0x1d7cd70;  1 drivers
v0x1d78ba0_0 .net "shift_ena_ref", 0 0, L_0x1d7aeb0;  1 drivers
v0x1d78c70_0 .net "state", 9 0, v0x1d750a0_0;  1 drivers
v0x1d78d10_0 .var/2u "stats1", 607 0;
v0x1d78db0_0 .var/2u "strobe", 0 0;
v0x1d78e50_0 .net "tb_match", 0 0, L_0x1d7d6c0;  1 drivers
v0x1d78f20_0 .net "tb_mismatch", 0 0, L_0x1d030e0;  1 drivers
LS_0x1d7ced0_0_0 .concat [ 1 1 1 1], L_0x1d7aeb0, L_0x1d7aaa0, L_0x1d7a9b0, L_0x1d7a7b0;
LS_0x1d7ced0_0_4 .concat [ 1 1 1 1], L_0x1d7a220, L_0x1d79da0, L_0x1d79b50, L_0x1d78ff0;
L_0x1d7ced0 .concat [ 4 4 0 0], LS_0x1d7ced0_0_0, LS_0x1d7ced0_0_4;
LS_0x1d7cfc0_0_0 .concat [ 1 1 1 1], L_0x1d7aeb0, L_0x1d7aaa0, L_0x1d7a9b0, L_0x1d7a7b0;
LS_0x1d7cfc0_0_4 .concat [ 1 1 1 1], L_0x1d7a220, L_0x1d79da0, L_0x1d79b50, L_0x1d78ff0;
L_0x1d7cfc0 .concat [ 4 4 0 0], LS_0x1d7cfc0_0_0, LS_0x1d7cfc0_0_4;
LS_0x1d7d4a0_0_0 .concat [ 1 1 1 1], L_0x1d7cd70, L_0x1d7caa0, L_0x1d7c6a0, L_0x1d7c870;
LS_0x1d7d4a0_0_4 .concat [ 1 1 1 1], L_0x1d7c520, L_0x1d7c240, L_0x1d7c090, L_0x1d7ab90;
L_0x1d7d4a0 .concat [ 4 4 0 0], LS_0x1d7d4a0_0_0, LS_0x1d7d4a0_0_4;
LS_0x1d7d5b0_0_0 .concat [ 1 1 1 1], L_0x1d7aeb0, L_0x1d7aaa0, L_0x1d7a9b0, L_0x1d7a7b0;
LS_0x1d7d5b0_0_4 .concat [ 1 1 1 1], L_0x1d7a220, L_0x1d79da0, L_0x1d79b50, L_0x1d78ff0;
L_0x1d7d5b0 .concat [ 4 4 0 0], LS_0x1d7d5b0_0_0, LS_0x1d7d5b0_0_4;
L_0x1d7d6c0 .cmp/eeq 8, L_0x1d7ced0, L_0x1d7d650;
S_0x1d40640 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1d409d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1d14d60 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1d14da0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1d14de0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1d14e20 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1d14e60 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1d14ea0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1d14ee0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1d14f20 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1d14f60 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1d14fa0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1d1bc80 .functor NOT 1, v0x1d74da0_0, C4<0>, C4<0>, C4<0>;
L_0x1d11390 .functor AND 1, L_0x1d790e0, L_0x1d1bc80, C4<1>, C4<1>;
L_0x1d45320 .functor NOT 1, v0x1d74da0_0, C4<0>, C4<0>, C4<0>;
L_0x1d45390 .functor AND 1, L_0x1d79240, L_0x1d45320, C4<1>, C4<1>;
L_0x1d793e0 .functor OR 1, L_0x1d11390, L_0x1d45390, C4<0>, C4<0>;
L_0x1d795c0 .functor NOT 1, v0x1d74da0_0, C4<0>, C4<0>, C4<0>;
L_0x1d79670 .functor AND 1, L_0x1d794f0, L_0x1d795c0, C4<1>, C4<1>;
L_0x1d79780 .functor OR 1, L_0x1d793e0, L_0x1d79670, C4<0>, C4<0>;
L_0x1d79a90 .functor AND 1, L_0x1d798e0, v0x1d74c40_0, C4<1>, C4<1>;
L_0x1d79b50 .functor OR 1, L_0x1d79780, L_0x1d79a90, C4<0>, C4<0>;
L_0x1d79da0 .functor AND 1, L_0x1d79cc0, v0x1d74da0_0, C4<1>, C4<1>;
L_0x1d79ff0 .functor NOT 1, v0x1d74e40_0, C4<0>, C4<0>, C4<0>;
L_0x1d7a160 .functor AND 1, L_0x1d79f00, L_0x1d79ff0, C4<1>, C4<1>;
L_0x1d7a220 .functor OR 1, L_0x1d79e60, L_0x1d7a160, C4<0>, C4<0>;
L_0x1d7a0f0 .functor AND 1, L_0x1d7a400, v0x1d74e40_0, C4<1>, C4<1>;
L_0x1d7a5f0 .functor NOT 1, v0x1d74c40_0, C4<0>, C4<0>, C4<0>;
L_0x1d7a6f0 .functor AND 1, L_0x1d7a4f0, L_0x1d7a5f0, C4<1>, C4<1>;
L_0x1d7a7b0 .functor OR 1, L_0x1d7a0f0, L_0x1d7a6f0, C4<0>, C4<0>;
v0x1d45490_0 .net "B3_next", 0 0, L_0x1d78ff0;  alias, 1 drivers
v0x1d019a0_0 .net "Count_next", 0 0, L_0x1d7a220;  alias, 1 drivers
v0x1d01aa0_0 .net "S1_next", 0 0, L_0x1d79da0;  alias, 1 drivers
v0x1d03230_0 .net "S_next", 0 0, L_0x1d79b50;  alias, 1 drivers
v0x1d032d0_0 .net "Wait_next", 0 0, L_0x1d7a7b0;  alias, 1 drivers
v0x1d035c0_0 .net *"_ivl_10", 0 0, L_0x1d45320;  1 drivers
v0x1d45530_0 .net *"_ivl_12", 0 0, L_0x1d45390;  1 drivers
v0x1d72e20_0 .net *"_ivl_14", 0 0, L_0x1d793e0;  1 drivers
v0x1d72f00_0 .net *"_ivl_17", 0 0, L_0x1d794f0;  1 drivers
v0x1d72fe0_0 .net *"_ivl_18", 0 0, L_0x1d795c0;  1 drivers
v0x1d730c0_0 .net *"_ivl_20", 0 0, L_0x1d79670;  1 drivers
v0x1d731a0_0 .net *"_ivl_22", 0 0, L_0x1d79780;  1 drivers
v0x1d73280_0 .net *"_ivl_25", 0 0, L_0x1d798e0;  1 drivers
v0x1d73360_0 .net *"_ivl_26", 0 0, L_0x1d79a90;  1 drivers
v0x1d73440_0 .net *"_ivl_3", 0 0, L_0x1d790e0;  1 drivers
v0x1d73520_0 .net *"_ivl_31", 0 0, L_0x1d79cc0;  1 drivers
v0x1d73600_0 .net *"_ivl_35", 0 0, L_0x1d79e60;  1 drivers
v0x1d736e0_0 .net *"_ivl_37", 0 0, L_0x1d79f00;  1 drivers
v0x1d737c0_0 .net *"_ivl_38", 0 0, L_0x1d79ff0;  1 drivers
v0x1d738a0_0 .net *"_ivl_4", 0 0, L_0x1d1bc80;  1 drivers
v0x1d73980_0 .net *"_ivl_40", 0 0, L_0x1d7a160;  1 drivers
v0x1d73a60_0 .net *"_ivl_45", 0 0, L_0x1d7a400;  1 drivers
v0x1d73b40_0 .net *"_ivl_46", 0 0, L_0x1d7a0f0;  1 drivers
v0x1d73c20_0 .net *"_ivl_49", 0 0, L_0x1d7a4f0;  1 drivers
v0x1d73d00_0 .net *"_ivl_50", 0 0, L_0x1d7a5f0;  1 drivers
v0x1d73de0_0 .net *"_ivl_52", 0 0, L_0x1d7a6f0;  1 drivers
v0x1d73ec0_0 .net *"_ivl_6", 0 0, L_0x1d11390;  1 drivers
v0x1d73fa0_0 .net *"_ivl_61", 3 0, L_0x1d7ac00;  1 drivers
v0x1d74080_0 .net *"_ivl_9", 0 0, L_0x1d79240;  1 drivers
v0x1d74160_0 .net "ack", 0 0, v0x1d74c40_0;  alias, 1 drivers
v0x1d74220_0 .net "counting", 0 0, L_0x1d7aaa0;  alias, 1 drivers
v0x1d742e0_0 .net "d", 0 0, v0x1d74da0_0;  alias, 1 drivers
v0x1d743a0_0 .net "done", 0 0, L_0x1d7a9b0;  alias, 1 drivers
v0x1d74670_0 .net "done_counting", 0 0, v0x1d74e40_0;  alias, 1 drivers
v0x1d74730_0 .net "shift_ena", 0 0, L_0x1d7aeb0;  alias, 1 drivers
v0x1d747f0_0 .net "state", 9 0, v0x1d750a0_0;  alias, 1 drivers
L_0x1d78ff0 .part v0x1d750a0_0, 6, 1;
L_0x1d790e0 .part v0x1d750a0_0, 0, 1;
L_0x1d79240 .part v0x1d750a0_0, 1, 1;
L_0x1d794f0 .part v0x1d750a0_0, 3, 1;
L_0x1d798e0 .part v0x1d750a0_0, 9, 1;
L_0x1d79cc0 .part v0x1d750a0_0, 0, 1;
L_0x1d79e60 .part v0x1d750a0_0, 7, 1;
L_0x1d79f00 .part v0x1d750a0_0, 8, 1;
L_0x1d7a400 .part v0x1d750a0_0, 8, 1;
L_0x1d7a4f0 .part v0x1d750a0_0, 9, 1;
L_0x1d7a9b0 .part v0x1d750a0_0, 9, 1;
L_0x1d7aaa0 .part v0x1d750a0_0, 8, 1;
L_0x1d7ac00 .part v0x1d750a0_0, 4, 4;
L_0x1d7aeb0 .reduce/or L_0x1d7ac00;
S_0x1d74a50 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1d409d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1d74c40_0 .var "ack", 0 0;
v0x1d74d00_0 .net "clk", 0 0, v0x1d78580_0;  1 drivers
v0x1d74da0_0 .var "d", 0 0;
v0x1d74e40_0 .var "done_counting", 0 0;
v0x1d74f10_0 .var/2u "fail_onehot", 0 0;
v0x1d75000_0 .var/2u "failed", 0 0;
v0x1d750a0_0 .var "state", 9 0;
v0x1d75140_0 .net "tb_match", 0 0, L_0x1d7d6c0;  alias, 1 drivers
E_0x1d11350 .event posedge, v0x1d74d00_0;
E_0x1d100a0/0 .event negedge, v0x1d74d00_0;
E_0x1d100a0/1 .event posedge, v0x1d74d00_0;
E_0x1d100a0 .event/or E_0x1d100a0/0, E_0x1d100a0/1;
S_0x1d752a0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1d409d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1d7ab90 .functor BUFZ 1, L_0x1d7b470, C4<0>, C4<0>, C4<0>;
L_0x1d7b890 .functor AND 1, L_0x1d7b070, L_0x1d7b7f0, C4<1>, C4<1>;
L_0x1d7bab0 .functor AND 1, L_0x1d7b110, L_0x1d7b9a0, C4<1>, C4<1>;
L_0x1d7bbc0 .functor OR 1, L_0x1d7b890, L_0x1d7bab0, C4<0>, C4<0>;
L_0x1d7bd70 .functor AND 1, L_0x1d7b250, L_0x1d7bcd0, C4<1>, C4<1>;
L_0x1d7be80 .functor OR 1, L_0x1d7bbc0, L_0x1d7bd70, C4<0>, C4<0>;
L_0x1d7bfd0 .functor AND 1, L_0x1d7b6a0, v0x1d74c40_0, C4<1>, C4<1>;
L_0x1d7c090 .functor OR 1, L_0x1d7be80, L_0x1d7bfd0, C4<0>, C4<0>;
L_0x1d7c240 .functor AND 1, L_0x1d7b070, v0x1d74da0_0, C4<1>, C4<1>;
L_0x1d7ba40 .functor AND 1, L_0x1d7b600, L_0x1d7c300, C4<1>, C4<1>;
L_0x1d7c520 .functor OR 1, L_0x1d7b510, L_0x1d7ba40, C4<0>, C4<0>;
L_0x1d7c630 .functor AND 1, L_0x1d7b600, v0x1d74e40_0, C4<1>, C4<1>;
L_0x1d7c7b0 .functor AND 1, L_0x1d7b6a0, L_0x1d7c710, C4<1>, C4<1>;
L_0x1d7c870 .functor OR 1, L_0x1d7c630, L_0x1d7c7b0, C4<0>, C4<0>;
L_0x1d7c6a0 .functor BUFZ 1, L_0x1d7b6a0, C4<0>, C4<0>, C4<0>;
L_0x1d7caa0 .functor BUFZ 1, L_0x1d7b600, C4<0>, C4<0>, C4<0>;
L_0x1d7cba0 .functor OR 1, L_0x1d7b510, L_0x1d7b470, C4<0>, C4<0>;
L_0x1d7cc10 .functor OR 1, L_0x1d7cba0, L_0x1d7b390, C4<0>, C4<0>;
L_0x1d7cd70 .functor OR 1, L_0x1d7cc10, L_0x1d7b2f0, C4<0>, C4<0>;
v0x1d75640_0 .net "B3_next", 0 0, L_0x1d7ab90;  alias, 1 drivers
v0x1d75700_0 .net "Count_next", 0 0, L_0x1d7c520;  alias, 1 drivers
v0x1d757c0_0 .net "S1_next", 0 0, L_0x1d7c240;  alias, 1 drivers
v0x1d75890_0 .net "S_next", 0 0, L_0x1d7c090;  alias, 1 drivers
v0x1d75950_0 .net "Wait_next", 0 0, L_0x1d7c870;  alias, 1 drivers
v0x1d75a60_0 .net *"_ivl_23", 0 0, L_0x1d7b7f0;  1 drivers
v0x1d75b20_0 .net *"_ivl_25", 0 0, L_0x1d7b890;  1 drivers
v0x1d75be0_0 .net *"_ivl_27", 0 0, L_0x1d7b9a0;  1 drivers
v0x1d75ca0_0 .net *"_ivl_29", 0 0, L_0x1d7bab0;  1 drivers
v0x1d75d60_0 .net *"_ivl_31", 0 0, L_0x1d7bbc0;  1 drivers
v0x1d75e20_0 .net *"_ivl_33", 0 0, L_0x1d7bcd0;  1 drivers
v0x1d75ee0_0 .net *"_ivl_35", 0 0, L_0x1d7bd70;  1 drivers
v0x1d75fa0_0 .net *"_ivl_37", 0 0, L_0x1d7be80;  1 drivers
v0x1d76060_0 .net *"_ivl_39", 0 0, L_0x1d7bfd0;  1 drivers
v0x1d76120_0 .net *"_ivl_45", 0 0, L_0x1d7c300;  1 drivers
v0x1d761e0_0 .net *"_ivl_47", 0 0, L_0x1d7ba40;  1 drivers
v0x1d762a0_0 .net *"_ivl_51", 0 0, L_0x1d7c630;  1 drivers
v0x1d76360_0 .net *"_ivl_53", 0 0, L_0x1d7c710;  1 drivers
v0x1d76420_0 .net *"_ivl_55", 0 0, L_0x1d7c7b0;  1 drivers
v0x1d764e0_0 .net *"_ivl_63", 0 0, L_0x1d7cba0;  1 drivers
v0x1d765a0_0 .net *"_ivl_65", 0 0, L_0x1d7cc10;  1 drivers
v0x1d76660_0 .net "ack", 0 0, v0x1d74c40_0;  alias, 1 drivers
v0x1d76700_0 .net "b0", 0 0, L_0x1d7b2f0;  1 drivers
v0x1d767c0_0 .net "b1", 0 0, L_0x1d7b390;  1 drivers
v0x1d76880_0 .net "b2", 0 0, L_0x1d7b470;  1 drivers
v0x1d76940_0 .net "b3", 0 0, L_0x1d7b510;  1 drivers
v0x1d76a00_0 .net "count", 0 0, L_0x1d7b600;  1 drivers
v0x1d76ac0_0 .net "counting", 0 0, L_0x1d7caa0;  alias, 1 drivers
v0x1d76b80_0 .net "d", 0 0, v0x1d74da0_0;  alias, 1 drivers
v0x1d76c70_0 .net "done", 0 0, L_0x1d7c6a0;  alias, 1 drivers
v0x1d76d30_0 .net "done_counting", 0 0, v0x1d74e40_0;  alias, 1 drivers
v0x1d76e20_0 .net "s", 0 0, L_0x1d7b070;  1 drivers
v0x1d76ee0_0 .net "s1", 0 0, L_0x1d7b110;  1 drivers
v0x1d771b0_0 .net "s11", 0 0, L_0x1d7b1b0;  1 drivers
v0x1d77270_0 .net "s110", 0 0, L_0x1d7b250;  1 drivers
v0x1d77330_0 .net "shift_ena", 0 0, L_0x1d7cd70;  alias, 1 drivers
v0x1d773f0_0 .net "state", 9 0, v0x1d750a0_0;  alias, 1 drivers
v0x1d77500_0 .net "wait_state", 0 0, L_0x1d7b6a0;  1 drivers
L_0x1d7b070 .part v0x1d750a0_0, 0, 1;
L_0x1d7b110 .part v0x1d750a0_0, 1, 1;
L_0x1d7b1b0 .part v0x1d750a0_0, 2, 1;
L_0x1d7b250 .part v0x1d750a0_0, 3, 1;
L_0x1d7b2f0 .part v0x1d750a0_0, 4, 1;
L_0x1d7b390 .part v0x1d750a0_0, 5, 1;
L_0x1d7b470 .part v0x1d750a0_0, 6, 1;
L_0x1d7b510 .part v0x1d750a0_0, 7, 1;
L_0x1d7b600 .part v0x1d750a0_0, 8, 1;
L_0x1d7b6a0 .part v0x1d750a0_0, 9, 1;
L_0x1d7b7f0 .reduce/nor v0x1d74da0_0;
L_0x1d7b9a0 .reduce/nor v0x1d74da0_0;
L_0x1d7bcd0 .reduce/nor v0x1d74da0_0;
L_0x1d7c300 .reduce/nor v0x1d74e40_0;
L_0x1d7c710 .reduce/nor v0x1d74c40_0;
S_0x1d77740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1d409d0;
 .timescale -12 -12;
E_0x1d0fa30 .event anyedge, v0x1d78db0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d78db0_0;
    %nor/r;
    %assign/vec4 v0x1d78db0_0, 0;
    %wait E_0x1d0fa30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d74a50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d75000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d74f10_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1d74a50;
T_2 ;
    %wait E_0x1d100a0;
    %load/vec4 v0x1d75140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d75000_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d74a50;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d74c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d74e40_0, 0;
    %assign/vec4 v0x1d74da0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1d750a0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d100a0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d74c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d74e40_0, 0, 1;
    %store/vec4 v0x1d74da0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d750a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d11350;
    %load/vec4 v0x1d75000_0;
    %assign/vec4 v0x1d74f10_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d100a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d74c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d74e40_0, 0, 1;
    %store/vec4 v0x1d74da0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1d750a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1d11350;
    %load/vec4 v0x1d74f10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1d75000_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d409d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d78580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d78db0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d409d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d78580_0;
    %inv;
    %store/vec4 v0x1d78580_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d409d0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d74d00_0, v0x1d78f20_0, v0x1d787f0_0, v0x1d78890_0, v0x1d784e0_0, v0x1d78c70_0, v0x1d77a20_0, v0x1d77960_0, v0x1d77e90_0, v0x1d77dc0_0, v0x1d77cf0_0, v0x1d77c00_0, v0x1d77b60_0, v0x1d77ac0_0, v0x1d78030_0, v0x1d77f60_0, v0x1d78a00_0, v0x1d78930_0, v0x1d78720_0, v0x1d78650_0, v0x1d78ba0_0, v0x1d78ad0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d409d0;
T_7 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d409d0;
T_8 ;
    %wait E_0x1d100a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d78d10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
    %load/vec4 v0x1d78e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d78d10_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d77a20_0;
    %load/vec4 v0x1d77a20_0;
    %load/vec4 v0x1d77960_0;
    %xor;
    %load/vec4 v0x1d77a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1d77e90_0;
    %load/vec4 v0x1d77e90_0;
    %load/vec4 v0x1d77dc0_0;
    %xor;
    %load/vec4 v0x1d77e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1d77cf0_0;
    %load/vec4 v0x1d77cf0_0;
    %load/vec4 v0x1d77c00_0;
    %xor;
    %load/vec4 v0x1d77cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1d77b60_0;
    %load/vec4 v0x1d77b60_0;
    %load/vec4 v0x1d77ac0_0;
    %xor;
    %load/vec4 v0x1d77b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1d78030_0;
    %load/vec4 v0x1d78030_0;
    %load/vec4 v0x1d77f60_0;
    %xor;
    %load/vec4 v0x1d78030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1d78a00_0;
    %load/vec4 v0x1d78a00_0;
    %load/vec4 v0x1d78930_0;
    %xor;
    %load/vec4 v0x1d78a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1d78720_0;
    %load/vec4 v0x1d78720_0;
    %load/vec4 v0x1d78650_0;
    %xor;
    %load/vec4 v0x1d78720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1d78ba0_0;
    %load/vec4 v0x1d78ba0_0;
    %load/vec4 v0x1d78ad0_0;
    %xor;
    %load/vec4 v0x1d78ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1d78d10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d78d10_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/review2015_fsmonehot/iter0/response1/top_module.sv";
