{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511499373107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511499373108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 01:56:12 2017 " "Processing started: Fri Nov 24 01:56:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511499373108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499373108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira " "Command: quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499373109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511499373422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511499373422 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Topeira.v(30) " "Verilog HDL error at Topeira.v(30): constant value overflow" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1511499390968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Topeira.v(61) " "Verilog HDL information at Topeira.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511499390969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Topeira.v(4) " "Verilog HDL Declaration information at Topeira.v(4): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499390969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Topeira.v(5) " "Verilog HDL Declaration information at Topeira.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499390969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Topeira.v(7) " "Verilog HDL Declaration information at Topeira.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499390969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topeira.v 1 1 " "Found 1 design units, including 1 entities, in source file Topeira.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topeira " "Found entity 1: Topeira" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511499390972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499390972 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Topeira_Main.v " "Can't analyze file -- file Topeira_Main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511499390973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topeira " "Elaborating entity \"Topeira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511499391048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count Topeira.v(9) " "Verilog HDL or VHDL warning at Topeira.v(9): object \"count\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499391050 "|Topeira"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count1 Topeira.v(10) " "Verilog HDL or VHDL warning at Topeira.v(10): object \"count1\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499391050 "|Topeira"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2 Topeira.v(11) " "Verilog HDL or VHDL warning at Topeira.v(11): object \"count2\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499391050 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(37) " "Verilog HDL Case Statement warning at Topeira.v(37): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 37 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511499391051 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Topeira.v(37) " "Verilog HDL Case Statement warning at Topeira.v(37): incomplete case statement has no default case item" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511499391051 "|Topeira"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "casa_da_toupeira Topeira.v(35) " "Verilog HDL warning at Topeira.v(35): initial value for variable casa_da_toupeira should be constant" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 35 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1511499391051 "|Topeira"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ledg Topeira.v(35) " "Verilog HDL warning at Topeira.v(35): initial value for variable ledg should be constant" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 35 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1511499391051 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Topeira.v(67) " "Verilog HDL assignment warning at Topeira.v(67): truncated value with size 32 to match size of target (27)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511499391051 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Topeira.v(90) " "Verilog HDL Case Statement warning at Topeira.v(90): case item expression never matches the case expression" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1511499391052 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Topeira.v(98) " "Verilog HDL Case Statement warning at Topeira.v(98): case item expression never matches the case expression" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 98 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1511499391052 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Topeira.v(107) " "Verilog HDL assignment warning at Topeira.v(107): truncated value with size 32 to match size of target (27)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511499391053 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Topeira.v(139) " "Verilog HDL Case Statement warning at Topeira.v(139): case item expression never matches the case expression" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 139 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1511499391053 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Topeira.v(147) " "Verilog HDL Case Statement warning at Topeira.v(147): case item expression never matches the case expression" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 147 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1511499391053 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(156) " "Verilog HDL Case Statement warning at Topeira.v(156): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 156 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511499391056 "|Topeira"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] VCC " "Pin \"LEDG\[4\]\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] VCC " "Pin \"LEDG\[5\]\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] VCC " "Pin \"LEDG\[6\]\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511499392112 "|Topeira|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511499392112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511499392249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511499393033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/brunoc/PROJETO_CL2/output_files/Topeira.map.smsg " "Generated suppressed messages file /home/brunoc/PROJETO_CL2/output_files/Topeira.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499393098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511499393222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511499393222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511499393298 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511499393298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511499393298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511499393298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511499393306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 01:56:33 2017 " "Processing ended: Fri Nov 24 01:56:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511499393306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511499393306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511499393306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499393306 ""}
