# Hardware Development with VHDL

Winter 25/26 - TU Chemnitz

## Lab 1

-   Task 1: XOR (dataflow, behavioral, structural)
-   HW 1: Simulate and analyze given `AND2` architecture

## Lab 2

-   Task 1: 4-bit adder (dataflow/behavioral, structural)

## Lab 3

-   Task 1: Binary to 7-segement display decoder

## Lab 4

-   Task 1: RS Flip-flop (structural, behavioral)
-   Task 2: Shift register with parallel load + parallel output and serial load + serial output
-   HW 1: Clock divider
-   HW 2: 1-of-4 Counter
-   HW 3: Asynchronous 3-bit counter

## Lab 5

-   Task 1: Elevator FSM
-   HW 1: Sequential adder (structural)
-   HW 2: Automatic sequential adder FSM

## Lab 6

-   Task 1: Generic parallel n-bit adder
-   Task 2: Generic automatic sequential n-bit adder
-   HW 1: 16-bit adder using generic automatic sequential n-bit adder which displays th result as hex number on 4 7-segment displays
