/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Machine Code Emitter                                                       *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

uint64_t AMDGPUMCCodeEmitter::getBinaryCodeForInstr(const MCInst &MI,
    SmallVectorImpl<MCFixup> &Fixups,
    const MCSubtargetInfo &STI) const {
  static const uint64_t InstBits[] = {
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3771252736),	// BUFFER_ATOMIC_ADD_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3771236352),	// BUFFER_ATOMIC_ADD_ADDR64_gfx6_gfx7
    UINT64_C(3771232256),	// BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx10
    UINT64_C(3771232256),	// BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3775426560),	// BUFFER_ATOMIC_ADD_BOTHEN_RTN_vi
    UINT64_C(3771215872),	// BUFFER_ATOMIC_ADD_BOTHEN_gfx10
    UINT64_C(3771215872),	// BUFFER_ATOMIC_ADD_BOTHEN_gfx6_gfx7
    UINT64_C(3775410176),	// BUFFER_ATOMIC_ADD_BOTHEN_vi
    UINT64_C(3778293760),	// BUFFER_ATOMIC_ADD_F32_BOTHEN_vi
    UINT64_C(3778289664),	// BUFFER_ATOMIC_ADD_F32_IDXEN_vi
    UINT64_C(3778285568),	// BUFFER_ATOMIC_ADD_F32_OFFEN_vi
    UINT64_C(3778281472),	// BUFFER_ATOMIC_ADD_F32_OFFSET_vi
    UINT64_C(3771228160),	// BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx10
    UINT64_C(3771228160),	// BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3775422464),	// BUFFER_ATOMIC_ADD_IDXEN_RTN_vi
    UINT64_C(3771211776),	// BUFFER_ATOMIC_ADD_IDXEN_gfx10
    UINT64_C(3771211776),	// BUFFER_ATOMIC_ADD_IDXEN_gfx6_gfx7
    UINT64_C(3775406080),	// BUFFER_ATOMIC_ADD_IDXEN_vi
    UINT64_C(3771224064),	// BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx10
    UINT64_C(3771224064),	// BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3775418368),	// BUFFER_ATOMIC_ADD_OFFEN_RTN_vi
    UINT64_C(3771207680),	// BUFFER_ATOMIC_ADD_OFFEN_gfx10
    UINT64_C(3771207680),	// BUFFER_ATOMIC_ADD_OFFEN_gfx6_gfx7
    UINT64_C(3775401984),	// BUFFER_ATOMIC_ADD_OFFEN_vi
    UINT64_C(3771219968),	// BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx10
    UINT64_C(3771219968),	// BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3775414272),	// BUFFER_ATOMIC_ADD_OFFSET_RTN_vi
    UINT64_C(3771203584),	// BUFFER_ATOMIC_ADD_OFFSET_gfx10
    UINT64_C(3771203584),	// BUFFER_ATOMIC_ADD_OFFSET_gfx6_gfx7
    UINT64_C(3775397888),	// BUFFER_ATOMIC_ADD_OFFSET_vi
    UINT64_C(3779641344),	// BUFFER_ATOMIC_ADD_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3779624960),	// BUFFER_ATOMIC_ADD_X2_ADDR64_gfx6_gfx7
    UINT64_C(3779620864),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx10
    UINT64_C(3779620864),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3783815168),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_vi
    UINT64_C(3779604480),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx10
    UINT64_C(3779604480),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3783798784),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_vi
    UINT64_C(3779616768),	// BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx10
    UINT64_C(3779616768),	// BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3783811072),	// BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_vi
    UINT64_C(3779600384),	// BUFFER_ATOMIC_ADD_X2_IDXEN_gfx10
    UINT64_C(3779600384),	// BUFFER_ATOMIC_ADD_X2_IDXEN_gfx6_gfx7
    UINT64_C(3783794688),	// BUFFER_ATOMIC_ADD_X2_IDXEN_vi
    UINT64_C(3779612672),	// BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx10
    UINT64_C(3779612672),	// BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3783806976),	// BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_vi
    UINT64_C(3779596288),	// BUFFER_ATOMIC_ADD_X2_OFFEN_gfx10
    UINT64_C(3779596288),	// BUFFER_ATOMIC_ADD_X2_OFFEN_gfx6_gfx7
    UINT64_C(3783790592),	// BUFFER_ATOMIC_ADD_X2_OFFEN_vi
    UINT64_C(3779608576),	// BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx10
    UINT64_C(3779608576),	// BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3783802880),	// BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_vi
    UINT64_C(3779592192),	// BUFFER_ATOMIC_ADD_X2_OFFSET_gfx10
    UINT64_C(3779592192),	// BUFFER_ATOMIC_ADD_X2_OFFSET_gfx6_gfx7
    UINT64_C(3783786496),	// BUFFER_ATOMIC_ADD_X2_OFFSET_vi
    UINT64_C(3773087744),	// BUFFER_ATOMIC_AND_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3773071360),	// BUFFER_ATOMIC_AND_ADDR64_gfx6_gfx7
    UINT64_C(3773067264),	// BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx10
    UINT64_C(3773067264),	// BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3776999424),	// BUFFER_ATOMIC_AND_BOTHEN_RTN_vi
    UINT64_C(3773050880),	// BUFFER_ATOMIC_AND_BOTHEN_gfx10
    UINT64_C(3773050880),	// BUFFER_ATOMIC_AND_BOTHEN_gfx6_gfx7
    UINT64_C(3776983040),	// BUFFER_ATOMIC_AND_BOTHEN_vi
    UINT64_C(3773063168),	// BUFFER_ATOMIC_AND_IDXEN_RTN_gfx10
    UINT64_C(3773063168),	// BUFFER_ATOMIC_AND_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3776995328),	// BUFFER_ATOMIC_AND_IDXEN_RTN_vi
    UINT64_C(3773046784),	// BUFFER_ATOMIC_AND_IDXEN_gfx10
    UINT64_C(3773046784),	// BUFFER_ATOMIC_AND_IDXEN_gfx6_gfx7
    UINT64_C(3776978944),	// BUFFER_ATOMIC_AND_IDXEN_vi
    UINT64_C(3773059072),	// BUFFER_ATOMIC_AND_OFFEN_RTN_gfx10
    UINT64_C(3773059072),	// BUFFER_ATOMIC_AND_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3776991232),	// BUFFER_ATOMIC_AND_OFFEN_RTN_vi
    UINT64_C(3773042688),	// BUFFER_ATOMIC_AND_OFFEN_gfx10
    UINT64_C(3773042688),	// BUFFER_ATOMIC_AND_OFFEN_gfx6_gfx7
    UINT64_C(3776974848),	// BUFFER_ATOMIC_AND_OFFEN_vi
    UINT64_C(3773054976),	// BUFFER_ATOMIC_AND_OFFSET_RTN_gfx10
    UINT64_C(3773054976),	// BUFFER_ATOMIC_AND_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3776987136),	// BUFFER_ATOMIC_AND_OFFSET_RTN_vi
    UINT64_C(3773038592),	// BUFFER_ATOMIC_AND_OFFSET_gfx10
    UINT64_C(3773038592),	// BUFFER_ATOMIC_AND_OFFSET_gfx6_gfx7
    UINT64_C(3776970752),	// BUFFER_ATOMIC_AND_OFFSET_vi
    UINT64_C(3781476352),	// BUFFER_ATOMIC_AND_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3781459968),	// BUFFER_ATOMIC_AND_X2_ADDR64_gfx6_gfx7
    UINT64_C(3781455872),	// BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx10
    UINT64_C(3781455872),	// BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3785388032),	// BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_vi
    UINT64_C(3781439488),	// BUFFER_ATOMIC_AND_X2_BOTHEN_gfx10
    UINT64_C(3781439488),	// BUFFER_ATOMIC_AND_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3785371648),	// BUFFER_ATOMIC_AND_X2_BOTHEN_vi
    UINT64_C(3781451776),	// BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx10
    UINT64_C(3781451776),	// BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3785383936),	// BUFFER_ATOMIC_AND_X2_IDXEN_RTN_vi
    UINT64_C(3781435392),	// BUFFER_ATOMIC_AND_X2_IDXEN_gfx10
    UINT64_C(3781435392),	// BUFFER_ATOMIC_AND_X2_IDXEN_gfx6_gfx7
    UINT64_C(3785367552),	// BUFFER_ATOMIC_AND_X2_IDXEN_vi
    UINT64_C(3781447680),	// BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx10
    UINT64_C(3781447680),	// BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3785379840),	// BUFFER_ATOMIC_AND_X2_OFFEN_RTN_vi
    UINT64_C(3781431296),	// BUFFER_ATOMIC_AND_X2_OFFEN_gfx10
    UINT64_C(3781431296),	// BUFFER_ATOMIC_AND_X2_OFFEN_gfx6_gfx7
    UINT64_C(3785363456),	// BUFFER_ATOMIC_AND_X2_OFFEN_vi
    UINT64_C(3781443584),	// BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx10
    UINT64_C(3781443584),	// BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3785375744),	// BUFFER_ATOMIC_AND_X2_OFFSET_RTN_vi
    UINT64_C(3781427200),	// BUFFER_ATOMIC_AND_X2_OFFSET_gfx10
    UINT64_C(3781427200),	// BUFFER_ATOMIC_AND_X2_OFFSET_gfx6_gfx7
    UINT64_C(3785359360),	// BUFFER_ATOMIC_AND_X2_OFFSET_vi
    UINT64_C(3770990592),	// BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3770974208),	// BUFFER_ATOMIC_CMPSWAP_ADDR64_gfx6_gfx7
    UINT64_C(3770970112),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx10
    UINT64_C(3770970112),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3775164416),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_vi
    UINT64_C(3770953728),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx10
    UINT64_C(3770953728),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx6_gfx7
    UINT64_C(3775148032),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi
    UINT64_C(3770966016),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx10
    UINT64_C(3770966016),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3775160320),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_vi
    UINT64_C(3770949632),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx10
    UINT64_C(3770949632),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx6_gfx7
    UINT64_C(3775143936),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_vi
    UINT64_C(3770961920),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx10
    UINT64_C(3770961920),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3775156224),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_vi
    UINT64_C(3770945536),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx10
    UINT64_C(3770945536),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx6_gfx7
    UINT64_C(3775139840),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_vi
    UINT64_C(3770957824),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx10
    UINT64_C(3770957824),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3775152128),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_vi
    UINT64_C(3770941440),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx10
    UINT64_C(3770941440),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx6_gfx7
    UINT64_C(3775135744),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_vi
    UINT64_C(3779379200),	// BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3779362816),	// BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_gfx6_gfx7
    UINT64_C(3779358720),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx10
    UINT64_C(3779358720),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3783553024),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_vi
    UINT64_C(3779342336),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx10
    UINT64_C(3779342336),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3783536640),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi
    UINT64_C(3779354624),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx10
    UINT64_C(3779354624),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3783548928),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_vi
    UINT64_C(3779338240),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx10
    UINT64_C(3779338240),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx6_gfx7
    UINT64_C(3783532544),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi
    UINT64_C(3779350528),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx10
    UINT64_C(3779350528),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3783544832),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_vi
    UINT64_C(3779334144),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx10
    UINT64_C(3779334144),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx6_gfx7
    UINT64_C(3783528448),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi
    UINT64_C(3779346432),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx10
    UINT64_C(3779346432),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3783540736),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_vi
    UINT64_C(3779330048),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx10
    UINT64_C(3779330048),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx6_gfx7
    UINT64_C(3783524352),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi
    UINT64_C(3774136320),	// BUFFER_ATOMIC_DEC_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3774119936),	// BUFFER_ATOMIC_DEC_ADDR64_gfx6_gfx7
    UINT64_C(3774115840),	// BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx10
    UINT64_C(3774115840),	// BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3778048000),	// BUFFER_ATOMIC_DEC_BOTHEN_RTN_vi
    UINT64_C(3774099456),	// BUFFER_ATOMIC_DEC_BOTHEN_gfx10
    UINT64_C(3774099456),	// BUFFER_ATOMIC_DEC_BOTHEN_gfx6_gfx7
    UINT64_C(3778031616),	// BUFFER_ATOMIC_DEC_BOTHEN_vi
    UINT64_C(3774111744),	// BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx10
    UINT64_C(3774111744),	// BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3778043904),	// BUFFER_ATOMIC_DEC_IDXEN_RTN_vi
    UINT64_C(3774095360),	// BUFFER_ATOMIC_DEC_IDXEN_gfx10
    UINT64_C(3774095360),	// BUFFER_ATOMIC_DEC_IDXEN_gfx6_gfx7
    UINT64_C(3778027520),	// BUFFER_ATOMIC_DEC_IDXEN_vi
    UINT64_C(3774107648),	// BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx10
    UINT64_C(3774107648),	// BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3778039808),	// BUFFER_ATOMIC_DEC_OFFEN_RTN_vi
    UINT64_C(3774091264),	// BUFFER_ATOMIC_DEC_OFFEN_gfx10
    UINT64_C(3774091264),	// BUFFER_ATOMIC_DEC_OFFEN_gfx6_gfx7
    UINT64_C(3778023424),	// BUFFER_ATOMIC_DEC_OFFEN_vi
    UINT64_C(3774103552),	// BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx10
    UINT64_C(3774103552),	// BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3778035712),	// BUFFER_ATOMIC_DEC_OFFSET_RTN_vi
    UINT64_C(3774087168),	// BUFFER_ATOMIC_DEC_OFFSET_gfx10
    UINT64_C(3774087168),	// BUFFER_ATOMIC_DEC_OFFSET_gfx6_gfx7
    UINT64_C(3778019328),	// BUFFER_ATOMIC_DEC_OFFSET_vi
    UINT64_C(3782524928),	// BUFFER_ATOMIC_DEC_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3782508544),	// BUFFER_ATOMIC_DEC_X2_ADDR64_gfx6_gfx7
    UINT64_C(3782504448),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx10
    UINT64_C(3782504448),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3786436608),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_vi
    UINT64_C(3782488064),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx10
    UINT64_C(3782488064),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3786420224),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_vi
    UINT64_C(3782500352),	// BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx10
    UINT64_C(3782500352),	// BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3786432512),	// BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_vi
    UINT64_C(3782483968),	// BUFFER_ATOMIC_DEC_X2_IDXEN_gfx10
    UINT64_C(3782483968),	// BUFFER_ATOMIC_DEC_X2_IDXEN_gfx6_gfx7
    UINT64_C(3786416128),	// BUFFER_ATOMIC_DEC_X2_IDXEN_vi
    UINT64_C(3782496256),	// BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx10
    UINT64_C(3782496256),	// BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3786428416),	// BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_vi
    UINT64_C(3782479872),	// BUFFER_ATOMIC_DEC_X2_OFFEN_gfx10
    UINT64_C(3782479872),	// BUFFER_ATOMIC_DEC_X2_OFFEN_gfx6_gfx7
    UINT64_C(3786412032),	// BUFFER_ATOMIC_DEC_X2_OFFEN_vi
    UINT64_C(3782492160),	// BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx10
    UINT64_C(3782492160),	// BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3786424320),	// BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_vi
    UINT64_C(3782475776),	// BUFFER_ATOMIC_DEC_X2_OFFSET_gfx10
    UINT64_C(3782475776),	// BUFFER_ATOMIC_DEC_X2_OFFSET_gfx6_gfx7
    UINT64_C(3786407936),	// BUFFER_ATOMIC_DEC_X2_OFFSET_vi
    UINT64_C(3774398464),	// BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3774382080),	// BUFFER_ATOMIC_FCMPSWAP_ADDR64_gfx6_gfx7
    UINT64_C(3774377984),	// BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx10
    UINT64_C(3774377984),	// BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3774361600),	// BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx10
    UINT64_C(3774361600),	// BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx6_gfx7
    UINT64_C(3774373888),	// BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx10
    UINT64_C(3774373888),	// BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3774357504),	// BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx10
    UINT64_C(3774357504),	// BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx6_gfx7
    UINT64_C(3774369792),	// BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx10
    UINT64_C(3774369792),	// BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3774353408),	// BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx10
    UINT64_C(3774353408),	// BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx6_gfx7
    UINT64_C(3774365696),	// BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx10
    UINT64_C(3774365696),	// BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3774349312),	// BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx10
    UINT64_C(3774349312),	// BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx6_gfx7
    UINT64_C(3782787072),	// BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3782770688),	// BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_gfx6_gfx7
    UINT64_C(3782766592),	// BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx10
    UINT64_C(3782766592),	// BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3782750208),	// BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx10
    UINT64_C(3782750208),	// BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3782762496),	// BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx10
    UINT64_C(3782762496),	// BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3782746112),	// BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx10
    UINT64_C(3782746112),	// BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx6_gfx7
    UINT64_C(3782758400),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx10
    UINT64_C(3782758400),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3782742016),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx10
    UINT64_C(3782742016),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx6_gfx7
    UINT64_C(3782754304),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx10
    UINT64_C(3782754304),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3782737920),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx10
    UINT64_C(3782737920),	// BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx6_gfx7
    UINT64_C(3774922752),	// BUFFER_ATOMIC_FMAX_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3774906368),	// BUFFER_ATOMIC_FMAX_ADDR64_gfx6_gfx7
    UINT64_C(3774902272),	// BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx10
    UINT64_C(3774902272),	// BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3774885888),	// BUFFER_ATOMIC_FMAX_BOTHEN_gfx10
    UINT64_C(3774885888),	// BUFFER_ATOMIC_FMAX_BOTHEN_gfx6_gfx7
    UINT64_C(3774898176),	// BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx10
    UINT64_C(3774898176),	// BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3774881792),	// BUFFER_ATOMIC_FMAX_IDXEN_gfx10
    UINT64_C(3774881792),	// BUFFER_ATOMIC_FMAX_IDXEN_gfx6_gfx7
    UINT64_C(3774894080),	// BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx10
    UINT64_C(3774894080),	// BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3774877696),	// BUFFER_ATOMIC_FMAX_OFFEN_gfx10
    UINT64_C(3774877696),	// BUFFER_ATOMIC_FMAX_OFFEN_gfx6_gfx7
    UINT64_C(3774889984),	// BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx10
    UINT64_C(3774889984),	// BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3774873600),	// BUFFER_ATOMIC_FMAX_OFFSET_gfx10
    UINT64_C(3774873600),	// BUFFER_ATOMIC_FMAX_OFFSET_gfx6_gfx7
    UINT64_C(3783311360),	// BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3783294976),	// BUFFER_ATOMIC_FMAX_X2_ADDR64_gfx6_gfx7
    UINT64_C(3783290880),	// BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx10
    UINT64_C(3783290880),	// BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3783274496),	// BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx10
    UINT64_C(3783274496),	// BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3783286784),	// BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx10
    UINT64_C(3783286784),	// BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3783270400),	// BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx10
    UINT64_C(3783270400),	// BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx6_gfx7
    UINT64_C(3783282688),	// BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx10
    UINT64_C(3783282688),	// BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3783266304),	// BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx10
    UINT64_C(3783266304),	// BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx6_gfx7
    UINT64_C(3783278592),	// BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx10
    UINT64_C(3783278592),	// BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3783262208),	// BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx10
    UINT64_C(3783262208),	// BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx6_gfx7
    UINT64_C(3774660608),	// BUFFER_ATOMIC_FMIN_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3774644224),	// BUFFER_ATOMIC_FMIN_ADDR64_gfx6_gfx7
    UINT64_C(3774640128),	// BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx10
    UINT64_C(3774640128),	// BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3774623744),	// BUFFER_ATOMIC_FMIN_BOTHEN_gfx10
    UINT64_C(3774623744),	// BUFFER_ATOMIC_FMIN_BOTHEN_gfx6_gfx7
    UINT64_C(3774636032),	// BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx10
    UINT64_C(3774636032),	// BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3774619648),	// BUFFER_ATOMIC_FMIN_IDXEN_gfx10
    UINT64_C(3774619648),	// BUFFER_ATOMIC_FMIN_IDXEN_gfx6_gfx7
    UINT64_C(3774631936),	// BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx10
    UINT64_C(3774631936),	// BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3774615552),	// BUFFER_ATOMIC_FMIN_OFFEN_gfx10
    UINT64_C(3774615552),	// BUFFER_ATOMIC_FMIN_OFFEN_gfx6_gfx7
    UINT64_C(3774627840),	// BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx10
    UINT64_C(3774627840),	// BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3774611456),	// BUFFER_ATOMIC_FMIN_OFFSET_gfx10
    UINT64_C(3774611456),	// BUFFER_ATOMIC_FMIN_OFFSET_gfx6_gfx7
    UINT64_C(3783049216),	// BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3783032832),	// BUFFER_ATOMIC_FMIN_X2_ADDR64_gfx6_gfx7
    UINT64_C(3783028736),	// BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx10
    UINT64_C(3783028736),	// BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3783012352),	// BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx10
    UINT64_C(3783012352),	// BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3783024640),	// BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx10
    UINT64_C(3783024640),	// BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3783008256),	// BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx10
    UINT64_C(3783008256),	// BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx6_gfx7
    UINT64_C(3783020544),	// BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx10
    UINT64_C(3783020544),	// BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3783004160),	// BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx10
    UINT64_C(3783004160),	// BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx6_gfx7
    UINT64_C(3783016448),	// BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx10
    UINT64_C(3783016448),	// BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3783000064),	// BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx10
    UINT64_C(3783000064),	// BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx6_gfx7
    UINT64_C(3773874176),	// BUFFER_ATOMIC_INC_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3773857792),	// BUFFER_ATOMIC_INC_ADDR64_gfx6_gfx7
    UINT64_C(3773853696),	// BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx10
    UINT64_C(3773853696),	// BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3777785856),	// BUFFER_ATOMIC_INC_BOTHEN_RTN_vi
    UINT64_C(3773837312),	// BUFFER_ATOMIC_INC_BOTHEN_gfx10
    UINT64_C(3773837312),	// BUFFER_ATOMIC_INC_BOTHEN_gfx6_gfx7
    UINT64_C(3777769472),	// BUFFER_ATOMIC_INC_BOTHEN_vi
    UINT64_C(3773849600),	// BUFFER_ATOMIC_INC_IDXEN_RTN_gfx10
    UINT64_C(3773849600),	// BUFFER_ATOMIC_INC_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3777781760),	// BUFFER_ATOMIC_INC_IDXEN_RTN_vi
    UINT64_C(3773833216),	// BUFFER_ATOMIC_INC_IDXEN_gfx10
    UINT64_C(3773833216),	// BUFFER_ATOMIC_INC_IDXEN_gfx6_gfx7
    UINT64_C(3777765376),	// BUFFER_ATOMIC_INC_IDXEN_vi
    UINT64_C(3773845504),	// BUFFER_ATOMIC_INC_OFFEN_RTN_gfx10
    UINT64_C(3773845504),	// BUFFER_ATOMIC_INC_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3777777664),	// BUFFER_ATOMIC_INC_OFFEN_RTN_vi
    UINT64_C(3773829120),	// BUFFER_ATOMIC_INC_OFFEN_gfx10
    UINT64_C(3773829120),	// BUFFER_ATOMIC_INC_OFFEN_gfx6_gfx7
    UINT64_C(3777761280),	// BUFFER_ATOMIC_INC_OFFEN_vi
    UINT64_C(3773841408),	// BUFFER_ATOMIC_INC_OFFSET_RTN_gfx10
    UINT64_C(3773841408),	// BUFFER_ATOMIC_INC_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3777773568),	// BUFFER_ATOMIC_INC_OFFSET_RTN_vi
    UINT64_C(3773825024),	// BUFFER_ATOMIC_INC_OFFSET_gfx10
    UINT64_C(3773825024),	// BUFFER_ATOMIC_INC_OFFSET_gfx6_gfx7
    UINT64_C(3777757184),	// BUFFER_ATOMIC_INC_OFFSET_vi
    UINT64_C(3782262784),	// BUFFER_ATOMIC_INC_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3782246400),	// BUFFER_ATOMIC_INC_X2_ADDR64_gfx6_gfx7
    UINT64_C(3782242304),	// BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx10
    UINT64_C(3782242304),	// BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3786174464),	// BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_vi
    UINT64_C(3782225920),	// BUFFER_ATOMIC_INC_X2_BOTHEN_gfx10
    UINT64_C(3782225920),	// BUFFER_ATOMIC_INC_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3786158080),	// BUFFER_ATOMIC_INC_X2_BOTHEN_vi
    UINT64_C(3782238208),	// BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx10
    UINT64_C(3782238208),	// BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3786170368),	// BUFFER_ATOMIC_INC_X2_IDXEN_RTN_vi
    UINT64_C(3782221824),	// BUFFER_ATOMIC_INC_X2_IDXEN_gfx10
    UINT64_C(3782221824),	// BUFFER_ATOMIC_INC_X2_IDXEN_gfx6_gfx7
    UINT64_C(3786153984),	// BUFFER_ATOMIC_INC_X2_IDXEN_vi
    UINT64_C(3782234112),	// BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx10
    UINT64_C(3782234112),	// BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3786166272),	// BUFFER_ATOMIC_INC_X2_OFFEN_RTN_vi
    UINT64_C(3782217728),	// BUFFER_ATOMIC_INC_X2_OFFEN_gfx10
    UINT64_C(3782217728),	// BUFFER_ATOMIC_INC_X2_OFFEN_gfx6_gfx7
    UINT64_C(3786149888),	// BUFFER_ATOMIC_INC_X2_OFFEN_vi
    UINT64_C(3782230016),	// BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx10
    UINT64_C(3782230016),	// BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3786162176),	// BUFFER_ATOMIC_INC_X2_OFFSET_RTN_vi
    UINT64_C(3782213632),	// BUFFER_ATOMIC_INC_X2_OFFSET_gfx10
    UINT64_C(3782213632),	// BUFFER_ATOMIC_INC_X2_OFFSET_gfx6_gfx7
    UINT64_C(3786145792),	// BUFFER_ATOMIC_INC_X2_OFFSET_vi
    UINT64_C(3773349888),	// BUFFER_ATOMIC_OR_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3773333504),	// BUFFER_ATOMIC_OR_ADDR64_gfx6_gfx7
    UINT64_C(3773329408),	// BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx10
    UINT64_C(3773329408),	// BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3777261568),	// BUFFER_ATOMIC_OR_BOTHEN_RTN_vi
    UINT64_C(3773313024),	// BUFFER_ATOMIC_OR_BOTHEN_gfx10
    UINT64_C(3773313024),	// BUFFER_ATOMIC_OR_BOTHEN_gfx6_gfx7
    UINT64_C(3777245184),	// BUFFER_ATOMIC_OR_BOTHEN_vi
    UINT64_C(3773325312),	// BUFFER_ATOMIC_OR_IDXEN_RTN_gfx10
    UINT64_C(3773325312),	// BUFFER_ATOMIC_OR_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3777257472),	// BUFFER_ATOMIC_OR_IDXEN_RTN_vi
    UINT64_C(3773308928),	// BUFFER_ATOMIC_OR_IDXEN_gfx10
    UINT64_C(3773308928),	// BUFFER_ATOMIC_OR_IDXEN_gfx6_gfx7
    UINT64_C(3777241088),	// BUFFER_ATOMIC_OR_IDXEN_vi
    UINT64_C(3773321216),	// BUFFER_ATOMIC_OR_OFFEN_RTN_gfx10
    UINT64_C(3773321216),	// BUFFER_ATOMIC_OR_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3777253376),	// BUFFER_ATOMIC_OR_OFFEN_RTN_vi
    UINT64_C(3773304832),	// BUFFER_ATOMIC_OR_OFFEN_gfx10
    UINT64_C(3773304832),	// BUFFER_ATOMIC_OR_OFFEN_gfx6_gfx7
    UINT64_C(3777236992),	// BUFFER_ATOMIC_OR_OFFEN_vi
    UINT64_C(3773317120),	// BUFFER_ATOMIC_OR_OFFSET_RTN_gfx10
    UINT64_C(3773317120),	// BUFFER_ATOMIC_OR_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3777249280),	// BUFFER_ATOMIC_OR_OFFSET_RTN_vi
    UINT64_C(3773300736),	// BUFFER_ATOMIC_OR_OFFSET_gfx10
    UINT64_C(3773300736),	// BUFFER_ATOMIC_OR_OFFSET_gfx6_gfx7
    UINT64_C(3777232896),	// BUFFER_ATOMIC_OR_OFFSET_vi
    UINT64_C(3781738496),	// BUFFER_ATOMIC_OR_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3781722112),	// BUFFER_ATOMIC_OR_X2_ADDR64_gfx6_gfx7
    UINT64_C(3781718016),	// BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx10
    UINT64_C(3781718016),	// BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3785650176),	// BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_vi
    UINT64_C(3781701632),	// BUFFER_ATOMIC_OR_X2_BOTHEN_gfx10
    UINT64_C(3781701632),	// BUFFER_ATOMIC_OR_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3785633792),	// BUFFER_ATOMIC_OR_X2_BOTHEN_vi
    UINT64_C(3781713920),	// BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx10
    UINT64_C(3781713920),	// BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3785646080),	// BUFFER_ATOMIC_OR_X2_IDXEN_RTN_vi
    UINT64_C(3781697536),	// BUFFER_ATOMIC_OR_X2_IDXEN_gfx10
    UINT64_C(3781697536),	// BUFFER_ATOMIC_OR_X2_IDXEN_gfx6_gfx7
    UINT64_C(3785629696),	// BUFFER_ATOMIC_OR_X2_IDXEN_vi
    UINT64_C(3781709824),	// BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx10
    UINT64_C(3781709824),	// BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3785641984),	// BUFFER_ATOMIC_OR_X2_OFFEN_RTN_vi
    UINT64_C(3781693440),	// BUFFER_ATOMIC_OR_X2_OFFEN_gfx10
    UINT64_C(3781693440),	// BUFFER_ATOMIC_OR_X2_OFFEN_gfx6_gfx7
    UINT64_C(3785625600),	// BUFFER_ATOMIC_OR_X2_OFFEN_vi
    UINT64_C(3781705728),	// BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx10
    UINT64_C(3781705728),	// BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3785637888),	// BUFFER_ATOMIC_OR_X2_OFFSET_RTN_vi
    UINT64_C(3781689344),	// BUFFER_ATOMIC_OR_X2_OFFSET_gfx10
    UINT64_C(3781689344),	// BUFFER_ATOMIC_OR_X2_OFFSET_gfx6_gfx7
    UINT64_C(3785621504),	// BUFFER_ATOMIC_OR_X2_OFFSET_vi
    UINT64_C(3778555904),	// BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_vi
    UINT64_C(3778551808),	// BUFFER_ATOMIC_PK_ADD_F16_IDXEN_vi
    UINT64_C(3778547712),	// BUFFER_ATOMIC_PK_ADD_F16_OFFEN_vi
    UINT64_C(3778543616),	// BUFFER_ATOMIC_PK_ADD_F16_OFFSET_vi
    UINT64_C(3772563456),	// BUFFER_ATOMIC_SMAX_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3772547072),	// BUFFER_ATOMIC_SMAX_ADDR64_gfx6_gfx7
    UINT64_C(3772542976),	// BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx10
    UINT64_C(3772542976),	// BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3776475136),	// BUFFER_ATOMIC_SMAX_BOTHEN_RTN_vi
    UINT64_C(3772526592),	// BUFFER_ATOMIC_SMAX_BOTHEN_gfx10
    UINT64_C(3772526592),	// BUFFER_ATOMIC_SMAX_BOTHEN_gfx6_gfx7
    UINT64_C(3776458752),	// BUFFER_ATOMIC_SMAX_BOTHEN_vi
    UINT64_C(3772538880),	// BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx10
    UINT64_C(3772538880),	// BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3776471040),	// BUFFER_ATOMIC_SMAX_IDXEN_RTN_vi
    UINT64_C(3772522496),	// BUFFER_ATOMIC_SMAX_IDXEN_gfx10
    UINT64_C(3772522496),	// BUFFER_ATOMIC_SMAX_IDXEN_gfx6_gfx7
    UINT64_C(3776454656),	// BUFFER_ATOMIC_SMAX_IDXEN_vi
    UINT64_C(3772534784),	// BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx10
    UINT64_C(3772534784),	// BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3776466944),	// BUFFER_ATOMIC_SMAX_OFFEN_RTN_vi
    UINT64_C(3772518400),	// BUFFER_ATOMIC_SMAX_OFFEN_gfx10
    UINT64_C(3772518400),	// BUFFER_ATOMIC_SMAX_OFFEN_gfx6_gfx7
    UINT64_C(3776450560),	// BUFFER_ATOMIC_SMAX_OFFEN_vi
    UINT64_C(3772530688),	// BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx10
    UINT64_C(3772530688),	// BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3776462848),	// BUFFER_ATOMIC_SMAX_OFFSET_RTN_vi
    UINT64_C(3772514304),	// BUFFER_ATOMIC_SMAX_OFFSET_gfx10
    UINT64_C(3772514304),	// BUFFER_ATOMIC_SMAX_OFFSET_gfx6_gfx7
    UINT64_C(3776446464),	// BUFFER_ATOMIC_SMAX_OFFSET_vi
    UINT64_C(3780952064),	// BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3780935680),	// BUFFER_ATOMIC_SMAX_X2_ADDR64_gfx6_gfx7
    UINT64_C(3780931584),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx10
    UINT64_C(3780931584),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3784863744),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_vi
    UINT64_C(3780915200),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx10
    UINT64_C(3780915200),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3784847360),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi
    UINT64_C(3780927488),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx10
    UINT64_C(3780927488),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3784859648),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_vi
    UINT64_C(3780911104),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx10
    UINT64_C(3780911104),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx6_gfx7
    UINT64_C(3784843264),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_vi
    UINT64_C(3780923392),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx10
    UINT64_C(3780923392),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3784855552),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_vi
    UINT64_C(3780907008),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx10
    UINT64_C(3780907008),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx6_gfx7
    UINT64_C(3784839168),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_vi
    UINT64_C(3780919296),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx10
    UINT64_C(3780919296),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3784851456),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_vi
    UINT64_C(3780902912),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx10
    UINT64_C(3780902912),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx6_gfx7
    UINT64_C(3784835072),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_vi
    UINT64_C(3772039168),	// BUFFER_ATOMIC_SMIN_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3772022784),	// BUFFER_ATOMIC_SMIN_ADDR64_gfx6_gfx7
    UINT64_C(3772018688),	// BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx10
    UINT64_C(3772018688),	// BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3775950848),	// BUFFER_ATOMIC_SMIN_BOTHEN_RTN_vi
    UINT64_C(3772002304),	// BUFFER_ATOMIC_SMIN_BOTHEN_gfx10
    UINT64_C(3772002304),	// BUFFER_ATOMIC_SMIN_BOTHEN_gfx6_gfx7
    UINT64_C(3775934464),	// BUFFER_ATOMIC_SMIN_BOTHEN_vi
    UINT64_C(3772014592),	// BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx10
    UINT64_C(3772014592),	// BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3775946752),	// BUFFER_ATOMIC_SMIN_IDXEN_RTN_vi
    UINT64_C(3771998208),	// BUFFER_ATOMIC_SMIN_IDXEN_gfx10
    UINT64_C(3771998208),	// BUFFER_ATOMIC_SMIN_IDXEN_gfx6_gfx7
    UINT64_C(3775930368),	// BUFFER_ATOMIC_SMIN_IDXEN_vi
    UINT64_C(3772010496),	// BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx10
    UINT64_C(3772010496),	// BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3775942656),	// BUFFER_ATOMIC_SMIN_OFFEN_RTN_vi
    UINT64_C(3771994112),	// BUFFER_ATOMIC_SMIN_OFFEN_gfx10
    UINT64_C(3771994112),	// BUFFER_ATOMIC_SMIN_OFFEN_gfx6_gfx7
    UINT64_C(3775926272),	// BUFFER_ATOMIC_SMIN_OFFEN_vi
    UINT64_C(3772006400),	// BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx10
    UINT64_C(3772006400),	// BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3775938560),	// BUFFER_ATOMIC_SMIN_OFFSET_RTN_vi
    UINT64_C(3771990016),	// BUFFER_ATOMIC_SMIN_OFFSET_gfx10
    UINT64_C(3771990016),	// BUFFER_ATOMIC_SMIN_OFFSET_gfx6_gfx7
    UINT64_C(3775922176),	// BUFFER_ATOMIC_SMIN_OFFSET_vi
    UINT64_C(3780427776),	// BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3780411392),	// BUFFER_ATOMIC_SMIN_X2_ADDR64_gfx6_gfx7
    UINT64_C(3780407296),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx10
    UINT64_C(3780407296),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3784339456),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_vi
    UINT64_C(3780390912),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx10
    UINT64_C(3780390912),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3784323072),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi
    UINT64_C(3780403200),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx10
    UINT64_C(3780403200),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3784335360),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_vi
    UINT64_C(3780386816),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx10
    UINT64_C(3780386816),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx6_gfx7
    UINT64_C(3784318976),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_vi
    UINT64_C(3780399104),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx10
    UINT64_C(3780399104),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3784331264),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_vi
    UINT64_C(3780382720),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx10
    UINT64_C(3780382720),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx6_gfx7
    UINT64_C(3784314880),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_vi
    UINT64_C(3780395008),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx10
    UINT64_C(3780395008),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3784327168),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_vi
    UINT64_C(3780378624),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx10
    UINT64_C(3780378624),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx6_gfx7
    UINT64_C(3784310784),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_vi
    UINT64_C(3771514880),	// BUFFER_ATOMIC_SUB_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3771498496),	// BUFFER_ATOMIC_SUB_ADDR64_gfx6_gfx7
    UINT64_C(3771494400),	// BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx10
    UINT64_C(3771494400),	// BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3775688704),	// BUFFER_ATOMIC_SUB_BOTHEN_RTN_vi
    UINT64_C(3771478016),	// BUFFER_ATOMIC_SUB_BOTHEN_gfx10
    UINT64_C(3771478016),	// BUFFER_ATOMIC_SUB_BOTHEN_gfx6_gfx7
    UINT64_C(3775672320),	// BUFFER_ATOMIC_SUB_BOTHEN_vi
    UINT64_C(3771490304),	// BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx10
    UINT64_C(3771490304),	// BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3775684608),	// BUFFER_ATOMIC_SUB_IDXEN_RTN_vi
    UINT64_C(3771473920),	// BUFFER_ATOMIC_SUB_IDXEN_gfx10
    UINT64_C(3771473920),	// BUFFER_ATOMIC_SUB_IDXEN_gfx6_gfx7
    UINT64_C(3775668224),	// BUFFER_ATOMIC_SUB_IDXEN_vi
    UINT64_C(3771486208),	// BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx10
    UINT64_C(3771486208),	// BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3775680512),	// BUFFER_ATOMIC_SUB_OFFEN_RTN_vi
    UINT64_C(3771469824),	// BUFFER_ATOMIC_SUB_OFFEN_gfx10
    UINT64_C(3771469824),	// BUFFER_ATOMIC_SUB_OFFEN_gfx6_gfx7
    UINT64_C(3775664128),	// BUFFER_ATOMIC_SUB_OFFEN_vi
    UINT64_C(3771482112),	// BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx10
    UINT64_C(3771482112),	// BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3775676416),	// BUFFER_ATOMIC_SUB_OFFSET_RTN_vi
    UINT64_C(3771465728),	// BUFFER_ATOMIC_SUB_OFFSET_gfx10
    UINT64_C(3771465728),	// BUFFER_ATOMIC_SUB_OFFSET_gfx6_gfx7
    UINT64_C(3775660032),	// BUFFER_ATOMIC_SUB_OFFSET_vi
    UINT64_C(3779903488),	// BUFFER_ATOMIC_SUB_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3779887104),	// BUFFER_ATOMIC_SUB_X2_ADDR64_gfx6_gfx7
    UINT64_C(3779883008),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx10
    UINT64_C(3779883008),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3784077312),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_vi
    UINT64_C(3779866624),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx10
    UINT64_C(3779866624),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3784060928),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_vi
    UINT64_C(3779878912),	// BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx10
    UINT64_C(3779878912),	// BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3784073216),	// BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_vi
    UINT64_C(3779862528),	// BUFFER_ATOMIC_SUB_X2_IDXEN_gfx10
    UINT64_C(3779862528),	// BUFFER_ATOMIC_SUB_X2_IDXEN_gfx6_gfx7
    UINT64_C(3784056832),	// BUFFER_ATOMIC_SUB_X2_IDXEN_vi
    UINT64_C(3779874816),	// BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx10
    UINT64_C(3779874816),	// BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3784069120),	// BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_vi
    UINT64_C(3779858432),	// BUFFER_ATOMIC_SUB_X2_OFFEN_gfx10
    UINT64_C(3779858432),	// BUFFER_ATOMIC_SUB_X2_OFFEN_gfx6_gfx7
    UINT64_C(3784052736),	// BUFFER_ATOMIC_SUB_X2_OFFEN_vi
    UINT64_C(3779870720),	// BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx10
    UINT64_C(3779870720),	// BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3784065024),	// BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_vi
    UINT64_C(3779854336),	// BUFFER_ATOMIC_SUB_X2_OFFSET_gfx10
    UINT64_C(3779854336),	// BUFFER_ATOMIC_SUB_X2_OFFSET_gfx6_gfx7
    UINT64_C(3784048640),	// BUFFER_ATOMIC_SUB_X2_OFFSET_vi
    UINT64_C(3770728448),	// BUFFER_ATOMIC_SWAP_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3770712064),	// BUFFER_ATOMIC_SWAP_ADDR64_gfx6_gfx7
    UINT64_C(3770707968),	// BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx10
    UINT64_C(3770707968),	// BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3774902272),	// BUFFER_ATOMIC_SWAP_BOTHEN_RTN_vi
    UINT64_C(3770691584),	// BUFFER_ATOMIC_SWAP_BOTHEN_gfx10
    UINT64_C(3770691584),	// BUFFER_ATOMIC_SWAP_BOTHEN_gfx6_gfx7
    UINT64_C(3774885888),	// BUFFER_ATOMIC_SWAP_BOTHEN_vi
    UINT64_C(3770703872),	// BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx10
    UINT64_C(3770703872),	// BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3774898176),	// BUFFER_ATOMIC_SWAP_IDXEN_RTN_vi
    UINT64_C(3770687488),	// BUFFER_ATOMIC_SWAP_IDXEN_gfx10
    UINT64_C(3770687488),	// BUFFER_ATOMIC_SWAP_IDXEN_gfx6_gfx7
    UINT64_C(3774881792),	// BUFFER_ATOMIC_SWAP_IDXEN_vi
    UINT64_C(3770699776),	// BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx10
    UINT64_C(3770699776),	// BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3774894080),	// BUFFER_ATOMIC_SWAP_OFFEN_RTN_vi
    UINT64_C(3770683392),	// BUFFER_ATOMIC_SWAP_OFFEN_gfx10
    UINT64_C(3770683392),	// BUFFER_ATOMIC_SWAP_OFFEN_gfx6_gfx7
    UINT64_C(3774877696),	// BUFFER_ATOMIC_SWAP_OFFEN_vi
    UINT64_C(3770695680),	// BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx10
    UINT64_C(3770695680),	// BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3774889984),	// BUFFER_ATOMIC_SWAP_OFFSET_RTN_vi
    UINT64_C(3770679296),	// BUFFER_ATOMIC_SWAP_OFFSET_gfx10
    UINT64_C(3770679296),	// BUFFER_ATOMIC_SWAP_OFFSET_gfx6_gfx7
    UINT64_C(3774873600),	// BUFFER_ATOMIC_SWAP_OFFSET_vi
    UINT64_C(3779117056),	// BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3779100672),	// BUFFER_ATOMIC_SWAP_X2_ADDR64_gfx6_gfx7
    UINT64_C(3779096576),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx10
    UINT64_C(3779096576),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3783290880),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_vi
    UINT64_C(3779080192),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx10
    UINT64_C(3779080192),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3783274496),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi
    UINT64_C(3779092480),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx10
    UINT64_C(3779092480),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3783286784),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_vi
    UINT64_C(3779076096),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx10
    UINT64_C(3779076096),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx6_gfx7
    UINT64_C(3783270400),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_vi
    UINT64_C(3779088384),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx10
    UINT64_C(3779088384),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3783282688),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_vi
    UINT64_C(3779072000),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx10
    UINT64_C(3779072000),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx6_gfx7
    UINT64_C(3783266304),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_vi
    UINT64_C(3779084288),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx10
    UINT64_C(3779084288),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3783278592),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_vi
    UINT64_C(3779067904),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx10
    UINT64_C(3779067904),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx6_gfx7
    UINT64_C(3783262208),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_vi
    UINT64_C(3772825600),	// BUFFER_ATOMIC_UMAX_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3772809216),	// BUFFER_ATOMIC_UMAX_ADDR64_gfx6_gfx7
    UINT64_C(3772805120),	// BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx10
    UINT64_C(3772805120),	// BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3776737280),	// BUFFER_ATOMIC_UMAX_BOTHEN_RTN_vi
    UINT64_C(3772788736),	// BUFFER_ATOMIC_UMAX_BOTHEN_gfx10
    UINT64_C(3772788736),	// BUFFER_ATOMIC_UMAX_BOTHEN_gfx6_gfx7
    UINT64_C(3776720896),	// BUFFER_ATOMIC_UMAX_BOTHEN_vi
    UINT64_C(3772801024),	// BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx10
    UINT64_C(3772801024),	// BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3776733184),	// BUFFER_ATOMIC_UMAX_IDXEN_RTN_vi
    UINT64_C(3772784640),	// BUFFER_ATOMIC_UMAX_IDXEN_gfx10
    UINT64_C(3772784640),	// BUFFER_ATOMIC_UMAX_IDXEN_gfx6_gfx7
    UINT64_C(3776716800),	// BUFFER_ATOMIC_UMAX_IDXEN_vi
    UINT64_C(3772796928),	// BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx10
    UINT64_C(3772796928),	// BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3776729088),	// BUFFER_ATOMIC_UMAX_OFFEN_RTN_vi
    UINT64_C(3772780544),	// BUFFER_ATOMIC_UMAX_OFFEN_gfx10
    UINT64_C(3772780544),	// BUFFER_ATOMIC_UMAX_OFFEN_gfx6_gfx7
    UINT64_C(3776712704),	// BUFFER_ATOMIC_UMAX_OFFEN_vi
    UINT64_C(3772792832),	// BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx10
    UINT64_C(3772792832),	// BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3776724992),	// BUFFER_ATOMIC_UMAX_OFFSET_RTN_vi
    UINT64_C(3772776448),	// BUFFER_ATOMIC_UMAX_OFFSET_gfx10
    UINT64_C(3772776448),	// BUFFER_ATOMIC_UMAX_OFFSET_gfx6_gfx7
    UINT64_C(3776708608),	// BUFFER_ATOMIC_UMAX_OFFSET_vi
    UINT64_C(3781214208),	// BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3781197824),	// BUFFER_ATOMIC_UMAX_X2_ADDR64_gfx6_gfx7
    UINT64_C(3781193728),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx10
    UINT64_C(3781193728),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3785125888),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_vi
    UINT64_C(3781177344),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx10
    UINT64_C(3781177344),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3785109504),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi
    UINT64_C(3781189632),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx10
    UINT64_C(3781189632),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3785121792),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_vi
    UINT64_C(3781173248),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx10
    UINT64_C(3781173248),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx6_gfx7
    UINT64_C(3785105408),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_vi
    UINT64_C(3781185536),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx10
    UINT64_C(3781185536),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3785117696),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_vi
    UINT64_C(3781169152),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx10
    UINT64_C(3781169152),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx6_gfx7
    UINT64_C(3785101312),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_vi
    UINT64_C(3781181440),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx10
    UINT64_C(3781181440),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3785113600),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_vi
    UINT64_C(3781165056),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx10
    UINT64_C(3781165056),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx6_gfx7
    UINT64_C(3785097216),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_vi
    UINT64_C(3772301312),	// BUFFER_ATOMIC_UMIN_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3772284928),	// BUFFER_ATOMIC_UMIN_ADDR64_gfx6_gfx7
    UINT64_C(3772280832),	// BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx10
    UINT64_C(3772280832),	// BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3776212992),	// BUFFER_ATOMIC_UMIN_BOTHEN_RTN_vi
    UINT64_C(3772264448),	// BUFFER_ATOMIC_UMIN_BOTHEN_gfx10
    UINT64_C(3772264448),	// BUFFER_ATOMIC_UMIN_BOTHEN_gfx6_gfx7
    UINT64_C(3776196608),	// BUFFER_ATOMIC_UMIN_BOTHEN_vi
    UINT64_C(3772276736),	// BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx10
    UINT64_C(3772276736),	// BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3776208896),	// BUFFER_ATOMIC_UMIN_IDXEN_RTN_vi
    UINT64_C(3772260352),	// BUFFER_ATOMIC_UMIN_IDXEN_gfx10
    UINT64_C(3772260352),	// BUFFER_ATOMIC_UMIN_IDXEN_gfx6_gfx7
    UINT64_C(3776192512),	// BUFFER_ATOMIC_UMIN_IDXEN_vi
    UINT64_C(3772272640),	// BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx10
    UINT64_C(3772272640),	// BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3776204800),	// BUFFER_ATOMIC_UMIN_OFFEN_RTN_vi
    UINT64_C(3772256256),	// BUFFER_ATOMIC_UMIN_OFFEN_gfx10
    UINT64_C(3772256256),	// BUFFER_ATOMIC_UMIN_OFFEN_gfx6_gfx7
    UINT64_C(3776188416),	// BUFFER_ATOMIC_UMIN_OFFEN_vi
    UINT64_C(3772268544),	// BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx10
    UINT64_C(3772268544),	// BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3776200704),	// BUFFER_ATOMIC_UMIN_OFFSET_RTN_vi
    UINT64_C(3772252160),	// BUFFER_ATOMIC_UMIN_OFFSET_gfx10
    UINT64_C(3772252160),	// BUFFER_ATOMIC_UMIN_OFFSET_gfx6_gfx7
    UINT64_C(3776184320),	// BUFFER_ATOMIC_UMIN_OFFSET_vi
    UINT64_C(3780689920),	// BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3780673536),	// BUFFER_ATOMIC_UMIN_X2_ADDR64_gfx6_gfx7
    UINT64_C(3780669440),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx10
    UINT64_C(3780669440),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3784601600),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_vi
    UINT64_C(3780653056),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx10
    UINT64_C(3780653056),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3784585216),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi
    UINT64_C(3780665344),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx10
    UINT64_C(3780665344),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3784597504),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_vi
    UINT64_C(3780648960),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx10
    UINT64_C(3780648960),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx6_gfx7
    UINT64_C(3784581120),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_vi
    UINT64_C(3780661248),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx10
    UINT64_C(3780661248),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3784593408),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_vi
    UINT64_C(3780644864),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx10
    UINT64_C(3780644864),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx6_gfx7
    UINT64_C(3784577024),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_vi
    UINT64_C(3780657152),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx10
    UINT64_C(3780657152),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3784589312),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_vi
    UINT64_C(3780640768),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx10
    UINT64_C(3780640768),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx6_gfx7
    UINT64_C(3784572928),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_vi
    UINT64_C(3773612032),	// BUFFER_ATOMIC_XOR_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3773595648),	// BUFFER_ATOMIC_XOR_ADDR64_gfx6_gfx7
    UINT64_C(3773591552),	// BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx10
    UINT64_C(3773591552),	// BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3777523712),	// BUFFER_ATOMIC_XOR_BOTHEN_RTN_vi
    UINT64_C(3773575168),	// BUFFER_ATOMIC_XOR_BOTHEN_gfx10
    UINT64_C(3773575168),	// BUFFER_ATOMIC_XOR_BOTHEN_gfx6_gfx7
    UINT64_C(3777507328),	// BUFFER_ATOMIC_XOR_BOTHEN_vi
    UINT64_C(3773587456),	// BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx10
    UINT64_C(3773587456),	// BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3777519616),	// BUFFER_ATOMIC_XOR_IDXEN_RTN_vi
    UINT64_C(3773571072),	// BUFFER_ATOMIC_XOR_IDXEN_gfx10
    UINT64_C(3773571072),	// BUFFER_ATOMIC_XOR_IDXEN_gfx6_gfx7
    UINT64_C(3777503232),	// BUFFER_ATOMIC_XOR_IDXEN_vi
    UINT64_C(3773583360),	// BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx10
    UINT64_C(3773583360),	// BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3777515520),	// BUFFER_ATOMIC_XOR_OFFEN_RTN_vi
    UINT64_C(3773566976),	// BUFFER_ATOMIC_XOR_OFFEN_gfx10
    UINT64_C(3773566976),	// BUFFER_ATOMIC_XOR_OFFEN_gfx6_gfx7
    UINT64_C(3777499136),	// BUFFER_ATOMIC_XOR_OFFEN_vi
    UINT64_C(3773579264),	// BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx10
    UINT64_C(3773579264),	// BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3777511424),	// BUFFER_ATOMIC_XOR_OFFSET_RTN_vi
    UINT64_C(3773562880),	// BUFFER_ATOMIC_XOR_OFFSET_gfx10
    UINT64_C(3773562880),	// BUFFER_ATOMIC_XOR_OFFSET_gfx6_gfx7
    UINT64_C(3777495040),	// BUFFER_ATOMIC_XOR_OFFSET_vi
    UINT64_C(3782000640),	// BUFFER_ATOMIC_XOR_X2_ADDR64_RTN_gfx6_gfx7
    UINT64_C(3781984256),	// BUFFER_ATOMIC_XOR_X2_ADDR64_gfx6_gfx7
    UINT64_C(3781980160),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx10
    UINT64_C(3781980160),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx6_gfx7
    UINT64_C(3785912320),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_vi
    UINT64_C(3781963776),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx10
    UINT64_C(3781963776),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx6_gfx7
    UINT64_C(3785895936),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_vi
    UINT64_C(3781976064),	// BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx10
    UINT64_C(3781976064),	// BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx6_gfx7
    UINT64_C(3785908224),	// BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_vi
    UINT64_C(3781959680),	// BUFFER_ATOMIC_XOR_X2_IDXEN_gfx10
    UINT64_C(3781959680),	// BUFFER_ATOMIC_XOR_X2_IDXEN_gfx6_gfx7
    UINT64_C(3785891840),	// BUFFER_ATOMIC_XOR_X2_IDXEN_vi
    UINT64_C(3781971968),	// BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx10
    UINT64_C(3781971968),	// BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx6_gfx7
    UINT64_C(3785904128),	// BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_vi
    UINT64_C(3781955584),	// BUFFER_ATOMIC_XOR_X2_OFFEN_gfx10
    UINT64_C(3781955584),	// BUFFER_ATOMIC_XOR_X2_OFFEN_gfx6_gfx7
    UINT64_C(3785887744),	// BUFFER_ATOMIC_XOR_X2_OFFEN_vi
    UINT64_C(3781967872),	// BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx10
    UINT64_C(3781967872),	// BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx6_gfx7
    UINT64_C(3785900032),	// BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_vi
    UINT64_C(3781951488),	// BUFFER_ATOMIC_XOR_X2_OFFSET_gfx10
    UINT64_C(3781951488),	// BUFFER_ATOMIC_XOR_X2_OFFSET_gfx6_gfx7
    UINT64_C(3785883648),	// BUFFER_ATOMIC_XOR_X2_OFFSET_vi
    UINT64_C(3787718656),	// BUFFER_GL0_INV_gfx10
    UINT64_C(3787980800),	// BUFFER_GL1_INV_gfx10
    UINT64_C(3761537024),	// BUFFER_LOAD_DWORDX2_ADDR64_gfx6_gfx7
    UINT64_C(3761516544),	// BUFFER_LOAD_DWORDX2_BOTHEN_gfx10
    UINT64_C(3761516544),	// BUFFER_LOAD_DWORDX2_BOTHEN_gfx6_gfx7
    UINT64_C(3763613696),	// BUFFER_LOAD_DWORDX2_BOTHEN_vi
    UINT64_C(3761512448),	// BUFFER_LOAD_DWORDX2_IDXEN_gfx10
    UINT64_C(3761512448),	// BUFFER_LOAD_DWORDX2_IDXEN_gfx6_gfx7
    UINT64_C(3763609600),	// BUFFER_LOAD_DWORDX2_IDXEN_vi
    UINT64_C(3763679232),	// BUFFER_LOAD_DWORDX2_LDS_BOTHEN_vi
    UINT64_C(3763675136),	// BUFFER_LOAD_DWORDX2_LDS_IDXEN_vi
    UINT64_C(3763671040),	// BUFFER_LOAD_DWORDX2_LDS_OFFEN_vi
    UINT64_C(3763666944),	// BUFFER_LOAD_DWORDX2_LDS_OFFSET_vi
    UINT64_C(3761508352),	// BUFFER_LOAD_DWORDX2_OFFEN_gfx10
    UINT64_C(3761508352),	// BUFFER_LOAD_DWORDX2_OFFEN_gfx6_gfx7
    UINT64_C(3763605504),	// BUFFER_LOAD_DWORDX2_OFFEN_vi
    UINT64_C(3761504256),	// BUFFER_LOAD_DWORDX2_OFFSET_gfx10
    UINT64_C(3761504256),	// BUFFER_LOAD_DWORDX2_OFFSET_gfx6_gfx7
    UINT64_C(3763601408),	// BUFFER_LOAD_DWORDX2_OFFSET_vi
    UINT64_C(3762061312),	// BUFFER_LOAD_DWORDX3_ADDR64_gfx6_gfx7
    UINT64_C(3762040832),	// BUFFER_LOAD_DWORDX3_BOTHEN_gfx10
    UINT64_C(3762040832),	// BUFFER_LOAD_DWORDX3_BOTHEN_gfx6_gfx7
    UINT64_C(3763875840),	// BUFFER_LOAD_DWORDX3_BOTHEN_vi
    UINT64_C(3762036736),	// BUFFER_LOAD_DWORDX3_IDXEN_gfx10
    UINT64_C(3762036736),	// BUFFER_LOAD_DWORDX3_IDXEN_gfx6_gfx7
    UINT64_C(3763871744),	// BUFFER_LOAD_DWORDX3_IDXEN_vi
    UINT64_C(3763941376),	// BUFFER_LOAD_DWORDX3_LDS_BOTHEN_vi
    UINT64_C(3763937280),	// BUFFER_LOAD_DWORDX3_LDS_IDXEN_vi
    UINT64_C(3763933184),	// BUFFER_LOAD_DWORDX3_LDS_OFFEN_vi
    UINT64_C(3763929088),	// BUFFER_LOAD_DWORDX3_LDS_OFFSET_vi
    UINT64_C(3762032640),	// BUFFER_LOAD_DWORDX3_OFFEN_gfx10
    UINT64_C(3762032640),	// BUFFER_LOAD_DWORDX3_OFFEN_gfx6_gfx7
    UINT64_C(3763867648),	// BUFFER_LOAD_DWORDX3_OFFEN_vi
    UINT64_C(3762028544),	// BUFFER_LOAD_DWORDX3_OFFSET_gfx10
    UINT64_C(3762028544),	// BUFFER_LOAD_DWORDX3_OFFSET_gfx6_gfx7
    UINT64_C(3763863552),	// BUFFER_LOAD_DWORDX3_OFFSET_vi
    UINT64_C(3761799168),	// BUFFER_LOAD_DWORDX4_ADDR64_gfx6_gfx7
    UINT64_C(3761778688),	// BUFFER_LOAD_DWORDX4_BOTHEN_gfx10
    UINT64_C(3761778688),	// BUFFER_LOAD_DWORDX4_BOTHEN_gfx6_gfx7
    UINT64_C(3764137984),	// BUFFER_LOAD_DWORDX4_BOTHEN_vi
    UINT64_C(3761774592),	// BUFFER_LOAD_DWORDX4_IDXEN_gfx10
    UINT64_C(3761774592),	// BUFFER_LOAD_DWORDX4_IDXEN_gfx6_gfx7
    UINT64_C(3764133888),	// BUFFER_LOAD_DWORDX4_IDXEN_vi
    UINT64_C(3764203520),	// BUFFER_LOAD_DWORDX4_LDS_BOTHEN_vi
    UINT64_C(3764199424),	// BUFFER_LOAD_DWORDX4_LDS_IDXEN_vi
    UINT64_C(3764195328),	// BUFFER_LOAD_DWORDX4_LDS_OFFEN_vi
    UINT64_C(3764191232),	// BUFFER_LOAD_DWORDX4_LDS_OFFSET_vi
    UINT64_C(3761770496),	// BUFFER_LOAD_DWORDX4_OFFEN_gfx10
    UINT64_C(3761770496),	// BUFFER_LOAD_DWORDX4_OFFEN_gfx6_gfx7
    UINT64_C(3764129792),	// BUFFER_LOAD_DWORDX4_OFFEN_vi
    UINT64_C(3761766400),	// BUFFER_LOAD_DWORDX4_OFFSET_gfx10
    UINT64_C(3761766400),	// BUFFER_LOAD_DWORDX4_OFFSET_gfx6_gfx7
    UINT64_C(3764125696),	// BUFFER_LOAD_DWORDX4_OFFSET_vi
    UINT64_C(3761274880),	// BUFFER_LOAD_DWORD_ADDR64_gfx6_gfx7
    UINT64_C(3761254400),	// BUFFER_LOAD_DWORD_BOTHEN_gfx10
    UINT64_C(3761254400),	// BUFFER_LOAD_DWORD_BOTHEN_gfx6_gfx7
    UINT64_C(3763351552),	// BUFFER_LOAD_DWORD_BOTHEN_vi
    UINT64_C(3761250304),	// BUFFER_LOAD_DWORD_IDXEN_gfx10
    UINT64_C(3761250304),	// BUFFER_LOAD_DWORD_IDXEN_gfx6_gfx7
    UINT64_C(3763347456),	// BUFFER_LOAD_DWORD_IDXEN_vi
    UINT64_C(3761340416),	// BUFFER_LOAD_DWORD_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3761319936),	// BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx10
    UINT64_C(3761319936),	// BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3763417088),	// BUFFER_LOAD_DWORD_LDS_BOTHEN_vi
    UINT64_C(3761315840),	// BUFFER_LOAD_DWORD_LDS_IDXEN_gfx10
    UINT64_C(3761315840),	// BUFFER_LOAD_DWORD_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3763412992),	// BUFFER_LOAD_DWORD_LDS_IDXEN_vi
    UINT64_C(3761311744),	// BUFFER_LOAD_DWORD_LDS_OFFEN_gfx10
    UINT64_C(3761311744),	// BUFFER_LOAD_DWORD_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3763408896),	// BUFFER_LOAD_DWORD_LDS_OFFEN_vi
    UINT64_C(3761307648),	// BUFFER_LOAD_DWORD_LDS_OFFSET_gfx10
    UINT64_C(3761307648),	// BUFFER_LOAD_DWORD_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3763404800),	// BUFFER_LOAD_DWORD_LDS_OFFSET_vi
    UINT64_C(3761246208),	// BUFFER_LOAD_DWORD_OFFEN_gfx10
    UINT64_C(3761246208),	// BUFFER_LOAD_DWORD_OFFEN_gfx6_gfx7
    UINT64_C(3763343360),	// BUFFER_LOAD_DWORD_OFFEN_vi
    UINT64_C(3761242112),	// BUFFER_LOAD_DWORD_OFFSET_gfx10
    UINT64_C(3761242112),	// BUFFER_LOAD_DWORD_OFFSET_gfx6_gfx7
    UINT64_C(3763339264),	// BUFFER_LOAD_DWORD_OFFSET_vi
    UINT64_C(3768070144),	// BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_vi
    UINT64_C(3768066048),	// BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_vi
    UINT64_C(3768061952),	// BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_vi
    UINT64_C(3768057856),	// BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_vi
    UINT64_C(3792449536),	// BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10
    UINT64_C(3760992256),	// BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi
    UINT64_C(3792445440),	// BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10
    UINT64_C(3760988160),	// BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi
    UINT64_C(3792441344),	// BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10
    UINT64_C(3760984064),	// BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi
    UINT64_C(3792437248),	// BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10
    UINT64_C(3760979968),	// BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi
    UINT64_C(3760992256),	// BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80
    UINT64_C(3760988160),	// BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80
    UINT64_C(3760984064),	// BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80
    UINT64_C(3760979968),	// BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80
    UINT64_C(3792187392),	// BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10
    UINT64_C(3760730112),	// BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi
    UINT64_C(3792183296),	// BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10
    UINT64_C(3760726016),	// BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi
    UINT64_C(3792179200),	// BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10
    UINT64_C(3760721920),	// BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi
    UINT64_C(3792175104),	// BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10
    UINT64_C(3760717824),	// BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi
    UINT64_C(3760730112),	// BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80
    UINT64_C(3760726016),	// BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80
    UINT64_C(3760721920),	// BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80
    UINT64_C(3760717824),	// BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80
    UINT64_C(3791925248),	// BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10
    UINT64_C(3760467968),	// BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi
    UINT64_C(3791921152),	// BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10
    UINT64_C(3760463872),	// BUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi
    UINT64_C(3791917056),	// BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10
    UINT64_C(3760459776),	// BUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi
    UINT64_C(3791912960),	// BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10
    UINT64_C(3760455680),	// BUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi
    UINT64_C(3760467968),	// BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80
    UINT64_C(3760463872),	// BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80
    UINT64_C(3760459776),	// BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80
    UINT64_C(3760455680),	// BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80
    UINT64_C(3791663104),	// BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10
    UINT64_C(3760205824),	// BUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi
    UINT64_C(3791659008),	// BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10
    UINT64_C(3760201728),	// BUFFER_LOAD_FORMAT_D16_X_IDXEN_vi
    UINT64_C(3791654912),	// BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10
    UINT64_C(3760197632),	// BUFFER_LOAD_FORMAT_D16_X_OFFEN_vi
    UINT64_C(3791650816),	// BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10
    UINT64_C(3760193536),	// BUFFER_LOAD_FORMAT_D16_X_OFFSET_vi
    UINT64_C(3760205824),	// BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80
    UINT64_C(3760201728),	// BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80
    UINT64_C(3760197632),	// BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80
    UINT64_C(3760193536),	// BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80
    UINT64_C(3758915584),	// BUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7
    UINT64_C(3758895104),	// BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10
    UINT64_C(3758895104),	// BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7
    UINT64_C(3758895104),	// BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(3758891008),	// BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10
    UINT64_C(3758891008),	// BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7
    UINT64_C(3758891008),	// BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi
    UINT64_C(3758886912),	// BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10
    UINT64_C(3758886912),	// BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7
    UINT64_C(3758886912),	// BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi
    UINT64_C(3758882816),	// BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10
    UINT64_C(3758882816),	// BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7
    UINT64_C(3758882816),	// BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi
    UINT64_C(3758653440),	// BUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7
    UINT64_C(3758632960),	// BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10
    UINT64_C(3758632960),	// BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7
    UINT64_C(3758632960),	// BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(3758628864),	// BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10
    UINT64_C(3758628864),	// BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7
    UINT64_C(3758628864),	// BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi
    UINT64_C(3758624768),	// BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10
    UINT64_C(3758624768),	// BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7
    UINT64_C(3758624768),	// BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi
    UINT64_C(3758620672),	// BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10
    UINT64_C(3758620672),	// BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7
    UINT64_C(3758620672),	// BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi
    UINT64_C(3758391296),	// BUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7
    UINT64_C(3758370816),	// BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10
    UINT64_C(3758370816),	// BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7
    UINT64_C(3758370816),	// BUFFER_LOAD_FORMAT_XY_BOTHEN_vi
    UINT64_C(3758366720),	// BUFFER_LOAD_FORMAT_XY_IDXEN_gfx10
    UINT64_C(3758366720),	// BUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7
    UINT64_C(3758366720),	// BUFFER_LOAD_FORMAT_XY_IDXEN_vi
    UINT64_C(3758362624),	// BUFFER_LOAD_FORMAT_XY_OFFEN_gfx10
    UINT64_C(3758362624),	// BUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7
    UINT64_C(3758362624),	// BUFFER_LOAD_FORMAT_XY_OFFEN_vi
    UINT64_C(3758358528),	// BUFFER_LOAD_FORMAT_XY_OFFSET_gfx10
    UINT64_C(3758358528),	// BUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7
    UINT64_C(3758358528),	// BUFFER_LOAD_FORMAT_XY_OFFSET_vi
    UINT64_C(3758129152),	// BUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7
    UINT64_C(3758108672),	// BUFFER_LOAD_FORMAT_X_BOTHEN_gfx10
    UINT64_C(3758108672),	// BUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7
    UINT64_C(3758108672),	// BUFFER_LOAD_FORMAT_X_BOTHEN_vi
    UINT64_C(3758104576),	// BUFFER_LOAD_FORMAT_X_IDXEN_gfx10
    UINT64_C(3758104576),	// BUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7
    UINT64_C(3758104576),	// BUFFER_LOAD_FORMAT_X_IDXEN_vi
    UINT64_C(3758194688),	// BUFFER_LOAD_FORMAT_X_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3758174208),	// BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx10
    UINT64_C(3758174208),	// BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3758174208),	// BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_vi
    UINT64_C(3758170112),	// BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx10
    UINT64_C(3758170112),	// BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3758170112),	// BUFFER_LOAD_FORMAT_X_LDS_IDXEN_vi
    UINT64_C(3758166016),	// BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx10
    UINT64_C(3758166016),	// BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3758166016),	// BUFFER_LOAD_FORMAT_X_LDS_OFFEN_vi
    UINT64_C(3758161920),	// BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx10
    UINT64_C(3758161920),	// BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3758161920),	// BUFFER_LOAD_FORMAT_X_LDS_OFFSET_vi
    UINT64_C(3758100480),	// BUFFER_LOAD_FORMAT_X_OFFEN_gfx10
    UINT64_C(3758100480),	// BUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7
    UINT64_C(3758100480),	// BUFFER_LOAD_FORMAT_X_OFFEN_vi
    UINT64_C(3758096384),	// BUFFER_LOAD_FORMAT_X_OFFSET_gfx10
    UINT64_C(3758096384),	// BUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7
    UINT64_C(3758096384),	// BUFFER_LOAD_FORMAT_X_OFFSET_vi
    UINT64_C(3760488448),	// BUFFER_LOAD_SBYTE_ADDR64_gfx6_gfx7
    UINT64_C(3760467968),	// BUFFER_LOAD_SBYTE_BOTHEN_gfx10
    UINT64_C(3760467968),	// BUFFER_LOAD_SBYTE_BOTHEN_gfx6_gfx7
    UINT64_C(3762565120),	// BUFFER_LOAD_SBYTE_BOTHEN_vi
    UINT64_C(3767021568),	// BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx10
    UINT64_C(3767021568),	// BUFFER_LOAD_SBYTE_D16_BOTHEN_vi
    UINT64_C(3767283712),	// BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx10
    UINT64_C(3767283712),	// BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_vi
    UINT64_C(3767279616),	// BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx10
    UINT64_C(3767279616),	// BUFFER_LOAD_SBYTE_D16_HI_IDXEN_vi
    UINT64_C(3767275520),	// BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx10
    UINT64_C(3767275520),	// BUFFER_LOAD_SBYTE_D16_HI_OFFEN_vi
    UINT64_C(3767271424),	// BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx10
    UINT64_C(3767271424),	// BUFFER_LOAD_SBYTE_D16_HI_OFFSET_vi
    UINT64_C(3767017472),	// BUFFER_LOAD_SBYTE_D16_IDXEN_gfx10
    UINT64_C(3767017472),	// BUFFER_LOAD_SBYTE_D16_IDXEN_vi
    UINT64_C(3767013376),	// BUFFER_LOAD_SBYTE_D16_OFFEN_gfx10
    UINT64_C(3767013376),	// BUFFER_LOAD_SBYTE_D16_OFFEN_vi
    UINT64_C(3767009280),	// BUFFER_LOAD_SBYTE_D16_OFFSET_gfx10
    UINT64_C(3767009280),	// BUFFER_LOAD_SBYTE_D16_OFFSET_vi
    UINT64_C(3760463872),	// BUFFER_LOAD_SBYTE_IDXEN_gfx10
    UINT64_C(3760463872),	// BUFFER_LOAD_SBYTE_IDXEN_gfx6_gfx7
    UINT64_C(3762561024),	// BUFFER_LOAD_SBYTE_IDXEN_vi
    UINT64_C(3760553984),	// BUFFER_LOAD_SBYTE_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3760533504),	// BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx10
    UINT64_C(3760533504),	// BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3762630656),	// BUFFER_LOAD_SBYTE_LDS_BOTHEN_vi
    UINT64_C(3760529408),	// BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx10
    UINT64_C(3760529408),	// BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3762626560),	// BUFFER_LOAD_SBYTE_LDS_IDXEN_vi
    UINT64_C(3760525312),	// BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx10
    UINT64_C(3760525312),	// BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3762622464),	// BUFFER_LOAD_SBYTE_LDS_OFFEN_vi
    UINT64_C(3760521216),	// BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx10
    UINT64_C(3760521216),	// BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3762618368),	// BUFFER_LOAD_SBYTE_LDS_OFFSET_vi
    UINT64_C(3760459776),	// BUFFER_LOAD_SBYTE_OFFEN_gfx10
    UINT64_C(3760459776),	// BUFFER_LOAD_SBYTE_OFFEN_gfx6_gfx7
    UINT64_C(3762556928),	// BUFFER_LOAD_SBYTE_OFFEN_vi
    UINT64_C(3760455680),	// BUFFER_LOAD_SBYTE_OFFSET_gfx10
    UINT64_C(3760455680),	// BUFFER_LOAD_SBYTE_OFFSET_gfx6_gfx7
    UINT64_C(3762552832),	// BUFFER_LOAD_SBYTE_OFFSET_vi
    UINT64_C(3767545856),	// BUFFER_LOAD_SHORT_D16_BOTHEN_gfx10
    UINT64_C(3767545856),	// BUFFER_LOAD_SHORT_D16_BOTHEN_vi
    UINT64_C(3767808000),	// BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx10
    UINT64_C(3767808000),	// BUFFER_LOAD_SHORT_D16_HI_BOTHEN_vi
    UINT64_C(3767803904),	// BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx10
    UINT64_C(3767803904),	// BUFFER_LOAD_SHORT_D16_HI_IDXEN_vi
    UINT64_C(3767799808),	// BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx10
    UINT64_C(3767799808),	// BUFFER_LOAD_SHORT_D16_HI_OFFEN_vi
    UINT64_C(3767795712),	// BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx10
    UINT64_C(3767795712),	// BUFFER_LOAD_SHORT_D16_HI_OFFSET_vi
    UINT64_C(3767541760),	// BUFFER_LOAD_SHORT_D16_IDXEN_gfx10
    UINT64_C(3767541760),	// BUFFER_LOAD_SHORT_D16_IDXEN_vi
    UINT64_C(3767537664),	// BUFFER_LOAD_SHORT_D16_OFFEN_gfx10
    UINT64_C(3767537664),	// BUFFER_LOAD_SHORT_D16_OFFEN_vi
    UINT64_C(3767533568),	// BUFFER_LOAD_SHORT_D16_OFFSET_gfx10
    UINT64_C(3767533568),	// BUFFER_LOAD_SHORT_D16_OFFSET_vi
    UINT64_C(3761012736),	// BUFFER_LOAD_SSHORT_ADDR64_gfx6_gfx7
    UINT64_C(3760992256),	// BUFFER_LOAD_SSHORT_BOTHEN_gfx10
    UINT64_C(3760992256),	// BUFFER_LOAD_SSHORT_BOTHEN_gfx6_gfx7
    UINT64_C(3763089408),	// BUFFER_LOAD_SSHORT_BOTHEN_vi
    UINT64_C(3760988160),	// BUFFER_LOAD_SSHORT_IDXEN_gfx10
    UINT64_C(3760988160),	// BUFFER_LOAD_SSHORT_IDXEN_gfx6_gfx7
    UINT64_C(3763085312),	// BUFFER_LOAD_SSHORT_IDXEN_vi
    UINT64_C(3761078272),	// BUFFER_LOAD_SSHORT_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3761057792),	// BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx10
    UINT64_C(3761057792),	// BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3763154944),	// BUFFER_LOAD_SSHORT_LDS_BOTHEN_vi
    UINT64_C(3761053696),	// BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx10
    UINT64_C(3761053696),	// BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3763150848),	// BUFFER_LOAD_SSHORT_LDS_IDXEN_vi
    UINT64_C(3761049600),	// BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx10
    UINT64_C(3761049600),	// BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3763146752),	// BUFFER_LOAD_SSHORT_LDS_OFFEN_vi
    UINT64_C(3761045504),	// BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx10
    UINT64_C(3761045504),	// BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3763142656),	// BUFFER_LOAD_SSHORT_LDS_OFFSET_vi
    UINT64_C(3760984064),	// BUFFER_LOAD_SSHORT_OFFEN_gfx10
    UINT64_C(3760984064),	// BUFFER_LOAD_SSHORT_OFFEN_gfx6_gfx7
    UINT64_C(3763081216),	// BUFFER_LOAD_SSHORT_OFFEN_vi
    UINT64_C(3760979968),	// BUFFER_LOAD_SSHORT_OFFSET_gfx10
    UINT64_C(3760979968),	// BUFFER_LOAD_SSHORT_OFFSET_gfx6_gfx7
    UINT64_C(3763077120),	// BUFFER_LOAD_SSHORT_OFFSET_vi
    UINT64_C(3760226304),	// BUFFER_LOAD_UBYTE_ADDR64_gfx6_gfx7
    UINT64_C(3760205824),	// BUFFER_LOAD_UBYTE_BOTHEN_gfx10
    UINT64_C(3760205824),	// BUFFER_LOAD_UBYTE_BOTHEN_gfx6_gfx7
    UINT64_C(3762302976),	// BUFFER_LOAD_UBYTE_BOTHEN_vi
    UINT64_C(3766497280),	// BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx10
    UINT64_C(3766497280),	// BUFFER_LOAD_UBYTE_D16_BOTHEN_vi
    UINT64_C(3766759424),	// BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx10
    UINT64_C(3766759424),	// BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_vi
    UINT64_C(3766755328),	// BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx10
    UINT64_C(3766755328),	// BUFFER_LOAD_UBYTE_D16_HI_IDXEN_vi
    UINT64_C(3766751232),	// BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx10
    UINT64_C(3766751232),	// BUFFER_LOAD_UBYTE_D16_HI_OFFEN_vi
    UINT64_C(3766747136),	// BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx10
    UINT64_C(3766747136),	// BUFFER_LOAD_UBYTE_D16_HI_OFFSET_vi
    UINT64_C(3766493184),	// BUFFER_LOAD_UBYTE_D16_IDXEN_gfx10
    UINT64_C(3766493184),	// BUFFER_LOAD_UBYTE_D16_IDXEN_vi
    UINT64_C(3766489088),	// BUFFER_LOAD_UBYTE_D16_OFFEN_gfx10
    UINT64_C(3766489088),	// BUFFER_LOAD_UBYTE_D16_OFFEN_vi
    UINT64_C(3766484992),	// BUFFER_LOAD_UBYTE_D16_OFFSET_gfx10
    UINT64_C(3766484992),	// BUFFER_LOAD_UBYTE_D16_OFFSET_vi
    UINT64_C(3760201728),	// BUFFER_LOAD_UBYTE_IDXEN_gfx10
    UINT64_C(3760201728),	// BUFFER_LOAD_UBYTE_IDXEN_gfx6_gfx7
    UINT64_C(3762298880),	// BUFFER_LOAD_UBYTE_IDXEN_vi
    UINT64_C(3760291840),	// BUFFER_LOAD_UBYTE_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3760271360),	// BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx10
    UINT64_C(3760271360),	// BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3762368512),	// BUFFER_LOAD_UBYTE_LDS_BOTHEN_vi
    UINT64_C(3760267264),	// BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx10
    UINT64_C(3760267264),	// BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3762364416),	// BUFFER_LOAD_UBYTE_LDS_IDXEN_vi
    UINT64_C(3760263168),	// BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx10
    UINT64_C(3760263168),	// BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3762360320),	// BUFFER_LOAD_UBYTE_LDS_OFFEN_vi
    UINT64_C(3760259072),	// BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx10
    UINT64_C(3760259072),	// BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3762356224),	// BUFFER_LOAD_UBYTE_LDS_OFFSET_vi
    UINT64_C(3760197632),	// BUFFER_LOAD_UBYTE_OFFEN_gfx10
    UINT64_C(3760197632),	// BUFFER_LOAD_UBYTE_OFFEN_gfx6_gfx7
    UINT64_C(3762294784),	// BUFFER_LOAD_UBYTE_OFFEN_vi
    UINT64_C(3760193536),	// BUFFER_LOAD_UBYTE_OFFSET_gfx10
    UINT64_C(3760193536),	// BUFFER_LOAD_UBYTE_OFFSET_gfx6_gfx7
    UINT64_C(3762290688),	// BUFFER_LOAD_UBYTE_OFFSET_vi
    UINT64_C(3760750592),	// BUFFER_LOAD_USHORT_ADDR64_gfx6_gfx7
    UINT64_C(3760730112),	// BUFFER_LOAD_USHORT_BOTHEN_gfx10
    UINT64_C(3760730112),	// BUFFER_LOAD_USHORT_BOTHEN_gfx6_gfx7
    UINT64_C(3762827264),	// BUFFER_LOAD_USHORT_BOTHEN_vi
    UINT64_C(3760726016),	// BUFFER_LOAD_USHORT_IDXEN_gfx10
    UINT64_C(3760726016),	// BUFFER_LOAD_USHORT_IDXEN_gfx6_gfx7
    UINT64_C(3762823168),	// BUFFER_LOAD_USHORT_IDXEN_vi
    UINT64_C(3760816128),	// BUFFER_LOAD_USHORT_LDS_ADDR64_gfx6_gfx7
    UINT64_C(3760795648),	// BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx10
    UINT64_C(3760795648),	// BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx6_gfx7
    UINT64_C(3762892800),	// BUFFER_LOAD_USHORT_LDS_BOTHEN_vi
    UINT64_C(3760791552),	// BUFFER_LOAD_USHORT_LDS_IDXEN_gfx10
    UINT64_C(3760791552),	// BUFFER_LOAD_USHORT_LDS_IDXEN_gfx6_gfx7
    UINT64_C(3762888704),	// BUFFER_LOAD_USHORT_LDS_IDXEN_vi
    UINT64_C(3760787456),	// BUFFER_LOAD_USHORT_LDS_OFFEN_gfx10
    UINT64_C(3760787456),	// BUFFER_LOAD_USHORT_LDS_OFFEN_gfx6_gfx7
    UINT64_C(3762884608),	// BUFFER_LOAD_USHORT_LDS_OFFEN_vi
    UINT64_C(3760783360),	// BUFFER_LOAD_USHORT_LDS_OFFSET_gfx10
    UINT64_C(3760783360),	// BUFFER_LOAD_USHORT_LDS_OFFSET_gfx6_gfx7
    UINT64_C(3762880512),	// BUFFER_LOAD_USHORT_LDS_OFFSET_vi
    UINT64_C(3760721920),	// BUFFER_LOAD_USHORT_OFFEN_gfx10
    UINT64_C(3760721920),	// BUFFER_LOAD_USHORT_OFFEN_gfx6_gfx7
    UINT64_C(3762819072),	// BUFFER_LOAD_USHORT_OFFEN_vi
    UINT64_C(3760717824),	// BUFFER_LOAD_USHORT_OFFSET_gfx10
    UINT64_C(3760717824),	// BUFFER_LOAD_USHORT_OFFSET_gfx6_gfx7
    UINT64_C(3762814976),	// BUFFER_LOAD_USHORT_OFFSET_vi
    UINT64_C(3764420608),	// BUFFER_STORE_BYTE_ADDR64_gfx6_gfx7
    UINT64_C(3764400128),	// BUFFER_STORE_BYTE_BOTHEN_gfx10
    UINT64_C(3764400128),	// BUFFER_STORE_BYTE_BOTHEN_gfx6_gfx7
    UINT64_C(3764400128),	// BUFFER_STORE_BYTE_BOTHEN_vi
    UINT64_C(3764662272),	// BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx10
    UINT64_C(3764662272),	// BUFFER_STORE_BYTE_D16_HI_BOTHEN_vi
    UINT64_C(3764658176),	// BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx10
    UINT64_C(3764658176),	// BUFFER_STORE_BYTE_D16_HI_IDXEN_vi
    UINT64_C(3764654080),	// BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx10
    UINT64_C(3764654080),	// BUFFER_STORE_BYTE_D16_HI_OFFEN_vi
    UINT64_C(3764649984),	// BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx10
    UINT64_C(3764649984),	// BUFFER_STORE_BYTE_D16_HI_OFFSET_vi
    UINT64_C(3764396032),	// BUFFER_STORE_BYTE_IDXEN_gfx10
    UINT64_C(3764396032),	// BUFFER_STORE_BYTE_IDXEN_gfx6_gfx7
    UINT64_C(3764396032),	// BUFFER_STORE_BYTE_IDXEN_vi
    UINT64_C(3764391936),	// BUFFER_STORE_BYTE_OFFEN_gfx10
    UINT64_C(3764391936),	// BUFFER_STORE_BYTE_OFFEN_gfx6_gfx7
    UINT64_C(3764391936),	// BUFFER_STORE_BYTE_OFFEN_vi
    UINT64_C(3764387840),	// BUFFER_STORE_BYTE_OFFSET_gfx10
    UINT64_C(3764387840),	// BUFFER_STORE_BYTE_OFFSET_gfx6_gfx7
    UINT64_C(3764387840),	// BUFFER_STORE_BYTE_OFFSET_vi
    UINT64_C(3765731328),	// BUFFER_STORE_DWORDX2_ADDR64_gfx6_gfx7
    UINT64_C(3765710848),	// BUFFER_STORE_DWORDX2_BOTHEN_gfx10
    UINT64_C(3765710848),	// BUFFER_STORE_DWORDX2_BOTHEN_gfx6_gfx7
    UINT64_C(3765710848),	// BUFFER_STORE_DWORDX2_BOTHEN_vi
    UINT64_C(3765706752),	// BUFFER_STORE_DWORDX2_IDXEN_gfx10
    UINT64_C(3765706752),	// BUFFER_STORE_DWORDX2_IDXEN_gfx6_gfx7
    UINT64_C(3765706752),	// BUFFER_STORE_DWORDX2_IDXEN_vi
    UINT64_C(3765702656),	// BUFFER_STORE_DWORDX2_OFFEN_gfx10
    UINT64_C(3765702656),	// BUFFER_STORE_DWORDX2_OFFEN_gfx6_gfx7
    UINT64_C(3765702656),	// BUFFER_STORE_DWORDX2_OFFEN_vi
    UINT64_C(3765698560),	// BUFFER_STORE_DWORDX2_OFFSET_gfx10
    UINT64_C(3765698560),	// BUFFER_STORE_DWORDX2_OFFSET_gfx6_gfx7
    UINT64_C(3765698560),	// BUFFER_STORE_DWORDX2_OFFSET_vi
    UINT64_C(3766255616),	// BUFFER_STORE_DWORDX3_ADDR64_gfx6_gfx7
    UINT64_C(3766235136),	// BUFFER_STORE_DWORDX3_BOTHEN_gfx10
    UINT64_C(3766235136),	// BUFFER_STORE_DWORDX3_BOTHEN_gfx6_gfx7
    UINT64_C(3765972992),	// BUFFER_STORE_DWORDX3_BOTHEN_vi
    UINT64_C(3766231040),	// BUFFER_STORE_DWORDX3_IDXEN_gfx10
    UINT64_C(3766231040),	// BUFFER_STORE_DWORDX3_IDXEN_gfx6_gfx7
    UINT64_C(3765968896),	// BUFFER_STORE_DWORDX3_IDXEN_vi
    UINT64_C(3766226944),	// BUFFER_STORE_DWORDX3_OFFEN_gfx10
    UINT64_C(3766226944),	// BUFFER_STORE_DWORDX3_OFFEN_gfx6_gfx7
    UINT64_C(3765964800),	// BUFFER_STORE_DWORDX3_OFFEN_vi
    UINT64_C(3766222848),	// BUFFER_STORE_DWORDX3_OFFSET_gfx10
    UINT64_C(3766222848),	// BUFFER_STORE_DWORDX3_OFFSET_gfx6_gfx7
    UINT64_C(3765960704),	// BUFFER_STORE_DWORDX3_OFFSET_vi
    UINT64_C(3765993472),	// BUFFER_STORE_DWORDX4_ADDR64_gfx6_gfx7
    UINT64_C(3765972992),	// BUFFER_STORE_DWORDX4_BOTHEN_gfx10
    UINT64_C(3765972992),	// BUFFER_STORE_DWORDX4_BOTHEN_gfx6_gfx7
    UINT64_C(3766235136),	// BUFFER_STORE_DWORDX4_BOTHEN_vi
    UINT64_C(3765968896),	// BUFFER_STORE_DWORDX4_IDXEN_gfx10
    UINT64_C(3765968896),	// BUFFER_STORE_DWORDX4_IDXEN_gfx6_gfx7
    UINT64_C(3766231040),	// BUFFER_STORE_DWORDX4_IDXEN_vi
    UINT64_C(3765964800),	// BUFFER_STORE_DWORDX4_OFFEN_gfx10
    UINT64_C(3765964800),	// BUFFER_STORE_DWORDX4_OFFEN_gfx6_gfx7
    UINT64_C(3766226944),	// BUFFER_STORE_DWORDX4_OFFEN_vi
    UINT64_C(3765960704),	// BUFFER_STORE_DWORDX4_OFFSET_gfx10
    UINT64_C(3765960704),	// BUFFER_STORE_DWORDX4_OFFSET_gfx6_gfx7
    UINT64_C(3766222848),	// BUFFER_STORE_DWORDX4_OFFSET_vi
    UINT64_C(3765469184),	// BUFFER_STORE_DWORD_ADDR64_gfx6_gfx7
    UINT64_C(3765448704),	// BUFFER_STORE_DWORD_BOTHEN_gfx10
    UINT64_C(3765448704),	// BUFFER_STORE_DWORD_BOTHEN_gfx6_gfx7
    UINT64_C(3765448704),	// BUFFER_STORE_DWORD_BOTHEN_vi
    UINT64_C(3765444608),	// BUFFER_STORE_DWORD_IDXEN_gfx10
    UINT64_C(3765444608),	// BUFFER_STORE_DWORD_IDXEN_gfx6_gfx7
    UINT64_C(3765444608),	// BUFFER_STORE_DWORD_IDXEN_vi
    UINT64_C(3765440512),	// BUFFER_STORE_DWORD_OFFEN_gfx10
    UINT64_C(3765440512),	// BUFFER_STORE_DWORD_OFFEN_gfx6_gfx7
    UINT64_C(3765440512),	// BUFFER_STORE_DWORD_OFFEN_vi
    UINT64_C(3765436416),	// BUFFER_STORE_DWORD_OFFSET_gfx10
    UINT64_C(3765436416),	// BUFFER_STORE_DWORD_OFFSET_gfx6_gfx7
    UINT64_C(3765436416),	// BUFFER_STORE_DWORD_OFFSET_vi
    UINT64_C(3768332288),	// BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_vi
    UINT64_C(3768328192),	// BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_vi
    UINT64_C(3768324096),	// BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_vi
    UINT64_C(3768320000),	// BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_vi
    UINT64_C(3793498112),	// BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10
    UINT64_C(3762040832),	// BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi
    UINT64_C(3793494016),	// BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10
    UINT64_C(3762036736),	// BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi
    UINT64_C(3793489920),	// BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10
    UINT64_C(3762032640),	// BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi
    UINT64_C(3793485824),	// BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10
    UINT64_C(3762028544),	// BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi
    UINT64_C(3762040832),	// BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80
    UINT64_C(3762036736),	// BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80
    UINT64_C(3762032640),	// BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80
    UINT64_C(3762028544),	// BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80
    UINT64_C(3793235968),	// BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10
    UINT64_C(3761778688),	// BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi
    UINT64_C(3793231872),	// BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10
    UINT64_C(3761774592),	// BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi
    UINT64_C(3793227776),	// BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10
    UINT64_C(3761770496),	// BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi
    UINT64_C(3793223680),	// BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10
    UINT64_C(3761766400),	// BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi
    UINT64_C(3761778688),	// BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80
    UINT64_C(3761774592),	// BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80
    UINT64_C(3761770496),	// BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80
    UINT64_C(3761766400),	// BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80
    UINT64_C(3792973824),	// BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10
    UINT64_C(3761516544),	// BUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi
    UINT64_C(3792969728),	// BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10
    UINT64_C(3761512448),	// BUFFER_STORE_FORMAT_D16_XY_IDXEN_vi
    UINT64_C(3792965632),	// BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10
    UINT64_C(3761508352),	// BUFFER_STORE_FORMAT_D16_XY_OFFEN_vi
    UINT64_C(3792961536),	// BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10
    UINT64_C(3761504256),	// BUFFER_STORE_FORMAT_D16_XY_OFFSET_vi
    UINT64_C(3761516544),	// BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80
    UINT64_C(3761512448),	// BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80
    UINT64_C(3761508352),	// BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80
    UINT64_C(3761504256),	// BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80
    UINT64_C(3792711680),	// BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10
    UINT64_C(3761254400),	// BUFFER_STORE_FORMAT_D16_X_BOTHEN_vi
    UINT64_C(3792707584),	// BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10
    UINT64_C(3761250304),	// BUFFER_STORE_FORMAT_D16_X_IDXEN_vi
    UINT64_C(3792703488),	// BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10
    UINT64_C(3761246208),	// BUFFER_STORE_FORMAT_D16_X_OFFEN_vi
    UINT64_C(3792699392),	// BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10
    UINT64_C(3761242112),	// BUFFER_STORE_FORMAT_D16_X_OFFSET_vi
    UINT64_C(3761254400),	// BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80
    UINT64_C(3761250304),	// BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80
    UINT64_C(3761246208),	// BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80
    UINT64_C(3761242112),	// BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80
    UINT64_C(3759964160),	// BUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7
    UINT64_C(3759943680),	// BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10
    UINT64_C(3759943680),	// BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7
    UINT64_C(3759943680),	// BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(3759939584),	// BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10
    UINT64_C(3759939584),	// BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7
    UINT64_C(3759939584),	// BUFFER_STORE_FORMAT_XYZW_IDXEN_vi
    UINT64_C(3759935488),	// BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10
    UINT64_C(3759935488),	// BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7
    UINT64_C(3759935488),	// BUFFER_STORE_FORMAT_XYZW_OFFEN_vi
    UINT64_C(3759931392),	// BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10
    UINT64_C(3759931392),	// BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7
    UINT64_C(3759931392),	// BUFFER_STORE_FORMAT_XYZW_OFFSET_vi
    UINT64_C(3759702016),	// BUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7
    UINT64_C(3759681536),	// BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10
    UINT64_C(3759681536),	// BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7
    UINT64_C(3759681536),	// BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(3759677440),	// BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10
    UINT64_C(3759677440),	// BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7
    UINT64_C(3759677440),	// BUFFER_STORE_FORMAT_XYZ_IDXEN_vi
    UINT64_C(3759673344),	// BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10
    UINT64_C(3759673344),	// BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7
    UINT64_C(3759673344),	// BUFFER_STORE_FORMAT_XYZ_OFFEN_vi
    UINT64_C(3759669248),	// BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10
    UINT64_C(3759669248),	// BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7
    UINT64_C(3759669248),	// BUFFER_STORE_FORMAT_XYZ_OFFSET_vi
    UINT64_C(3759439872),	// BUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7
    UINT64_C(3759419392),	// BUFFER_STORE_FORMAT_XY_BOTHEN_gfx10
    UINT64_C(3759419392),	// BUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7
    UINT64_C(3759419392),	// BUFFER_STORE_FORMAT_XY_BOTHEN_vi
    UINT64_C(3759415296),	// BUFFER_STORE_FORMAT_XY_IDXEN_gfx10
    UINT64_C(3759415296),	// BUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7
    UINT64_C(3759415296),	// BUFFER_STORE_FORMAT_XY_IDXEN_vi
    UINT64_C(3759411200),	// BUFFER_STORE_FORMAT_XY_OFFEN_gfx10
    UINT64_C(3759411200),	// BUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7
    UINT64_C(3759411200),	// BUFFER_STORE_FORMAT_XY_OFFEN_vi
    UINT64_C(3759407104),	// BUFFER_STORE_FORMAT_XY_OFFSET_gfx10
    UINT64_C(3759407104),	// BUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7
    UINT64_C(3759407104),	// BUFFER_STORE_FORMAT_XY_OFFSET_vi
    UINT64_C(3759177728),	// BUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7
    UINT64_C(3759157248),	// BUFFER_STORE_FORMAT_X_BOTHEN_gfx10
    UINT64_C(3759157248),	// BUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7
    UINT64_C(3759157248),	// BUFFER_STORE_FORMAT_X_BOTHEN_vi
    UINT64_C(3759153152),	// BUFFER_STORE_FORMAT_X_IDXEN_gfx10
    UINT64_C(3759153152),	// BUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7
    UINT64_C(3759153152),	// BUFFER_STORE_FORMAT_X_IDXEN_vi
    UINT64_C(3759149056),	// BUFFER_STORE_FORMAT_X_OFFEN_gfx10
    UINT64_C(3759149056),	// BUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7
    UINT64_C(3759149056),	// BUFFER_STORE_FORMAT_X_OFFEN_vi
    UINT64_C(3759144960),	// BUFFER_STORE_FORMAT_X_OFFSET_gfx10
    UINT64_C(3759144960),	// BUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7
    UINT64_C(3759144960),	// BUFFER_STORE_FORMAT_X_OFFSET_vi
    UINT64_C(3774152704),	// BUFFER_STORE_LDS_DWORD_vi
    UINT64_C(3764944896),	// BUFFER_STORE_SHORT_ADDR64_gfx6_gfx7
    UINT64_C(3764924416),	// BUFFER_STORE_SHORT_BOTHEN_gfx10
    UINT64_C(3764924416),	// BUFFER_STORE_SHORT_BOTHEN_gfx6_gfx7
    UINT64_C(3764924416),	// BUFFER_STORE_SHORT_BOTHEN_vi
    UINT64_C(3765186560),	// BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx10
    UINT64_C(3765186560),	// BUFFER_STORE_SHORT_D16_HI_BOTHEN_vi
    UINT64_C(3765182464),	// BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx10
    UINT64_C(3765182464),	// BUFFER_STORE_SHORT_D16_HI_IDXEN_vi
    UINT64_C(3765178368),	// BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx10
    UINT64_C(3765178368),	// BUFFER_STORE_SHORT_D16_HI_OFFEN_vi
    UINT64_C(3765174272),	// BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx10
    UINT64_C(3765174272),	// BUFFER_STORE_SHORT_D16_HI_OFFSET_vi
    UINT64_C(3764920320),	// BUFFER_STORE_SHORT_IDXEN_gfx10
    UINT64_C(3764920320),	// BUFFER_STORE_SHORT_IDXEN_gfx6_gfx7
    UINT64_C(3764920320),	// BUFFER_STORE_SHORT_IDXEN_vi
    UINT64_C(3764916224),	// BUFFER_STORE_SHORT_OFFEN_gfx10
    UINT64_C(3764916224),	// BUFFER_STORE_SHORT_OFFEN_gfx6_gfx7
    UINT64_C(3764916224),	// BUFFER_STORE_SHORT_OFFEN_vi
    UINT64_C(3764912128),	// BUFFER_STORE_SHORT_OFFSET_gfx10
    UINT64_C(3764912128),	// BUFFER_STORE_SHORT_OFFSET_gfx6_gfx7
    UINT64_C(3764912128),	// BUFFER_STORE_SHORT_OFFSET_vi
    UINT64_C(3787456512),	// BUFFER_WBINVL1_SC_gfx6
    UINT64_C(3787456512),	// BUFFER_WBINVL1_VOL_gfx7
    UINT64_C(3774611456),	// BUFFER_WBINVL1_VOL_vi
    UINT64_C(3787718656),	// BUFFER_WBINVL1_gfx6_gfx7
    UINT64_C(3774349312),	// BUFFER_WBINVL1_vi
    UINT64_C(3629383680),	// DS_ADD_F32_gfx10
    UINT64_C(3626631168),	// DS_ADD_F32_vi
    UINT64_C(3646160896),	// DS_ADD_RTN_F32_gfx10
    UINT64_C(3630825472),	// DS_ADD_RTN_F32_vi
    UINT64_C(3632267264),	// DS_ADD_RTN_U32_gfx10
    UINT64_C(3632267264),	// DS_ADD_RTN_U32_gfx6_gfx7
    UINT64_C(3628072960),	// DS_ADD_RTN_U32_vi
    UINT64_C(3649044480),	// DS_ADD_RTN_U64_gfx10
    UINT64_C(3649044480),	// DS_ADD_RTN_U64_gfx6_gfx7
    UINT64_C(3636461568),	// DS_ADD_RTN_U64_vi
    UINT64_C(3662938112),	// DS_ADD_SRC2_F32_gfx10
    UINT64_C(3643408384),	// DS_ADD_SRC2_F32_vi
    UINT64_C(3657433088),	// DS_ADD_SRC2_U32_gfx10
    UINT64_C(3657433088),	// DS_ADD_SRC2_U32_gfx6_gfx7
    UINT64_C(3640655872),	// DS_ADD_SRC2_U32_vi
    UINT64_C(3674210304),	// DS_ADD_SRC2_U64_gfx10
    UINT64_C(3674210304),	// DS_ADD_SRC2_U64_gfx6_gfx7
    UINT64_C(3649044480),	// DS_ADD_SRC2_U64_vi
    UINT64_C(3623878656),	// DS_ADD_U32_gfx10
    UINT64_C(3623878656),	// DS_ADD_U32_gfx6_gfx7
    UINT64_C(3623878656),	// DS_ADD_U32_vi
    UINT64_C(3640655872),	// DS_ADD_U64_gfx10
    UINT64_C(3640655872),	// DS_ADD_U64_gfx6_gfx7
    UINT64_C(3632267264),	// DS_ADD_U64_vi
    UINT64_C(3626237952),	// DS_AND_B32_gfx10
    UINT64_C(3626237952),	// DS_AND_B32_gfx6_gfx7
    UINT64_C(3625058304),	// DS_AND_B32_vi
    UINT64_C(3643015168),	// DS_AND_B64_gfx10
    UINT64_C(3643015168),	// DS_AND_B64_gfx6_gfx7
    UINT64_C(3633446912),	// DS_AND_B64_vi
    UINT64_C(3634626560),	// DS_AND_RTN_B32_gfx10
    UINT64_C(3634626560),	// DS_AND_RTN_B32_gfx6_gfx7
    UINT64_C(3629252608),	// DS_AND_RTN_B32_vi
    UINT64_C(3651403776),	// DS_AND_RTN_B64_gfx10
    UINT64_C(3651403776),	// DS_AND_RTN_B64_gfx6_gfx7
    UINT64_C(3637641216),	// DS_AND_RTN_B64_vi
    UINT64_C(3659792384),	// DS_AND_SRC2_B32_gfx10
    UINT64_C(3659792384),	// DS_AND_SRC2_B32_gfx6_gfx7
    UINT64_C(3641835520),	// DS_AND_SRC2_B32_vi
    UINT64_C(3676569600),	// DS_AND_SRC2_B64_gfx10
    UINT64_C(3676569600),	// DS_AND_SRC2_B64_gfx6_gfx7
    UINT64_C(3650224128),	// DS_AND_SRC2_B64_vi
    UINT64_C(3640131584),	// DS_APPEND_gfx10
    UINT64_C(3640131584),	// DS_APPEND_gfx6_gfx7
    UINT64_C(3648782336),	// DS_APPEND_vi
    UINT64_C(3670802432),	// DS_BPERMUTE_B32_gfx10
    UINT64_C(3632136192),	// DS_BPERMUTE_B32_vi
    UINT64_C(3628072960),	// DS_CMPST_B32_gfx10
    UINT64_C(3628072960),	// DS_CMPST_B32_gfx6_gfx7
    UINT64_C(3625975808),	// DS_CMPST_B32_vi
    UINT64_C(3644850176),	// DS_CMPST_B64_gfx10
    UINT64_C(3644850176),	// DS_CMPST_B64_gfx6_gfx7
    UINT64_C(3634364416),	// DS_CMPST_B64_vi
    UINT64_C(3628335104),	// DS_CMPST_F32_gfx10
    UINT64_C(3628335104),	// DS_CMPST_F32_gfx6_gfx7
    UINT64_C(3626106880),	// DS_CMPST_F32_vi
    UINT64_C(3645112320),	// DS_CMPST_F64_gfx10
    UINT64_C(3645112320),	// DS_CMPST_F64_gfx6_gfx7
    UINT64_C(3634495488),	// DS_CMPST_F64_vi
    UINT64_C(3636461568),	// DS_CMPST_RTN_B32_gfx10
    UINT64_C(3636461568),	// DS_CMPST_RTN_B32_gfx6_gfx7
    UINT64_C(3630170112),	// DS_CMPST_RTN_B32_vi
    UINT64_C(3653238784),	// DS_CMPST_RTN_B64_gfx10
    UINT64_C(3653238784),	// DS_CMPST_RTN_B64_gfx6_gfx7
    UINT64_C(3638558720),	// DS_CMPST_RTN_B64_vi
    UINT64_C(3636723712),	// DS_CMPST_RTN_F32_gfx10
    UINT64_C(3636723712),	// DS_CMPST_RTN_F32_gfx6_gfx7
    UINT64_C(3630301184),	// DS_CMPST_RTN_F32_vi
    UINT64_C(3653500928),	// DS_CMPST_RTN_F64_gfx10
    UINT64_C(3653500928),	// DS_CMPST_RTN_F64_gfx6_gfx7
    UINT64_C(3638689792),	// DS_CMPST_RTN_F64_vi
    UINT64_C(3656908800),	// DS_CONDXCHG32_RTN_B64_gfx10
    UINT64_C(3656908800),	// DS_CONDXCHG32_RTN_B64_gfx7
    UINT64_C(3640393728),	// DS_CONDXCHG32_RTN_B64_vi
    UINT64_C(3639869440),	// DS_CONSUME_gfx10
    UINT64_C(3639869440),	// DS_CONSUME_gfx6_gfx7
    UINT64_C(3648651264),	// DS_CONSUME_vi
    UINT64_C(3633315840),	// DS_DEC_RTN_U32_gfx10
    UINT64_C(3633315840),	// DS_DEC_RTN_U32_gfx6_gfx7
    UINT64_C(3628597248),	// DS_DEC_RTN_U32_vi
    UINT64_C(3650093056),	// DS_DEC_RTN_U64_gfx10
    UINT64_C(3650093056),	// DS_DEC_RTN_U64_gfx6_gfx7
    UINT64_C(3636985856),	// DS_DEC_RTN_U64_vi
    UINT64_C(3658481664),	// DS_DEC_SRC2_U32_gfx10
    UINT64_C(3658481664),	// DS_DEC_SRC2_U32_gfx6_gfx7
    UINT64_C(3641180160),	// DS_DEC_SRC2_U32_vi
    UINT64_C(3675258880),	// DS_DEC_SRC2_U64_gfx10
    UINT64_C(3675258880),	// DS_DEC_SRC2_U64_gfx6_gfx7
    UINT64_C(3649568768),	// DS_DEC_SRC2_U64_vi
    UINT64_C(3624927232),	// DS_DEC_U32_gfx10
    UINT64_C(3624927232),	// DS_DEC_U32_gfx6_gfx7
    UINT64_C(3624402944),	// DS_DEC_U32_vi
    UINT64_C(3641704448),	// DS_DEC_U64_gfx10
    UINT64_C(3641704448),	// DS_DEC_U64_gfx6_gfx7
    UINT64_C(3632791552),	// DS_DEC_U64_vi
    UINT64_C(3631611904),	// DS_GWS_BARRIER_gfx10
    UINT64_C(3631611904),	// DS_GWS_BARRIER_gfx6_gfx7
    UINT64_C(3644522496),	// DS_GWS_BARRIER_vi
    UINT64_C(3630563328),	// DS_GWS_INIT_gfx10
    UINT64_C(3630563328),	// DS_GWS_INIT_gfx6_gfx7
    UINT64_C(3643998208),	// DS_GWS_INIT_vi
    UINT64_C(3631087616),	// DS_GWS_SEMA_BR_gfx10
    UINT64_C(3631087616),	// DS_GWS_SEMA_BR_gfx6_gfx7
    UINT64_C(3644260352),	// DS_GWS_SEMA_BR_vi
    UINT64_C(3631349760),	// DS_GWS_SEMA_P_gfx10
    UINT64_C(3631349760),	// DS_GWS_SEMA_P_gfx6_gfx7
    UINT64_C(3644391424),	// DS_GWS_SEMA_P_vi
    UINT64_C(3630301184),	// DS_GWS_SEMA_RELEASE_ALL_gfx10
    UINT64_C(3630301184),	// DS_GWS_SEMA_RELEASE_ALL_gfx7
    UINT64_C(3643867136),	// DS_GWS_SEMA_RELEASE_ALL_vi
    UINT64_C(3630825472),	// DS_GWS_SEMA_V_gfx10
    UINT64_C(3630825472),	// DS_GWS_SEMA_V_gfx6_gfx7
    UINT64_C(3644129280),	// DS_GWS_SEMA_V_vi
    UINT64_C(3633053696),	// DS_INC_RTN_U32_gfx10
    UINT64_C(3633053696),	// DS_INC_RTN_U32_gfx6_gfx7
    UINT64_C(3628466176),	// DS_INC_RTN_U32_vi
    UINT64_C(3649830912),	// DS_INC_RTN_U64_gfx10
    UINT64_C(3649830912),	// DS_INC_RTN_U64_gfx6_gfx7
    UINT64_C(3636854784),	// DS_INC_RTN_U64_vi
    UINT64_C(3658219520),	// DS_INC_SRC2_U32_gfx10
    UINT64_C(3658219520),	// DS_INC_SRC2_U32_gfx6_gfx7
    UINT64_C(3641049088),	// DS_INC_SRC2_U32_vi
    UINT64_C(3674996736),	// DS_INC_SRC2_U64_gfx10
    UINT64_C(3674996736),	// DS_INC_SRC2_U64_gfx6_gfx7
    UINT64_C(3649437696),	// DS_INC_SRC2_U64_vi
    UINT64_C(3624665088),	// DS_INC_U32_gfx10
    UINT64_C(3624665088),	// DS_INC_U32_gfx6_gfx7
    UINT64_C(3624271872),	// DS_INC_U32_vi
    UINT64_C(3641442304),	// DS_INC_U64_gfx10
    UINT64_C(3641442304),	// DS_INC_U64_gfx6_gfx7
    UINT64_C(3632660480),	// DS_INC_U64_vi
    UINT64_C(3628859392),	// DS_MAX_F32_gfx10
    UINT64_C(3628859392),	// DS_MAX_F32_gfx6_gfx7
    UINT64_C(3626369024),	// DS_MAX_F32_vi
    UINT64_C(3645636608),	// DS_MAX_F64_gfx10
    UINT64_C(3645636608),	// DS_MAX_F64_gfx6_gfx7
    UINT64_C(3634757632),	// DS_MAX_F64_vi
    UINT64_C(3625451520),	// DS_MAX_I32_gfx10
    UINT64_C(3625451520),	// DS_MAX_I32_gfx6_gfx7
    UINT64_C(3624665088),	// DS_MAX_I32_vi
    UINT64_C(3642228736),	// DS_MAX_I64_gfx10
    UINT64_C(3642228736),	// DS_MAX_I64_gfx6_gfx7
    UINT64_C(3633053696),	// DS_MAX_I64_vi
    UINT64_C(3637248000),	// DS_MAX_RTN_F32_gfx10
    UINT64_C(3637248000),	// DS_MAX_RTN_F32_gfx6_gfx7
    UINT64_C(3630563328),	// DS_MAX_RTN_F32_vi
    UINT64_C(3654025216),	// DS_MAX_RTN_F64_gfx10
    UINT64_C(3654025216),	// DS_MAX_RTN_F64_gfx6_gfx7
    UINT64_C(3638951936),	// DS_MAX_RTN_F64_vi
    UINT64_C(3633840128),	// DS_MAX_RTN_I32_gfx10
    UINT64_C(3633840128),	// DS_MAX_RTN_I32_gfx6_gfx7
    UINT64_C(3628859392),	// DS_MAX_RTN_I32_vi
    UINT64_C(3650617344),	// DS_MAX_RTN_I64_gfx10
    UINT64_C(3650617344),	// DS_MAX_RTN_I64_gfx6_gfx7
    UINT64_C(3637248000),	// DS_MAX_RTN_I64_vi
    UINT64_C(3634364416),	// DS_MAX_RTN_U32_gfx10
    UINT64_C(3634364416),	// DS_MAX_RTN_U32_gfx6_gfx7
    UINT64_C(3629121536),	// DS_MAX_RTN_U32_vi
    UINT64_C(3651141632),	// DS_MAX_RTN_U64_gfx10
    UINT64_C(3651141632),	// DS_MAX_RTN_U64_gfx6_gfx7
    UINT64_C(3637510144),	// DS_MAX_RTN_U64_vi
    UINT64_C(3662413824),	// DS_MAX_SRC2_F32_gfx10
    UINT64_C(3662413824),	// DS_MAX_SRC2_F32_gfx6_gfx7
    UINT64_C(3643146240),	// DS_MAX_SRC2_F32_vi
    UINT64_C(3679191040),	// DS_MAX_SRC2_F64_gfx10
    UINT64_C(3679191040),	// DS_MAX_SRC2_F64_gfx6_gfx7
    UINT64_C(3651534848),	// DS_MAX_SRC2_F64_vi
    UINT64_C(3659005952),	// DS_MAX_SRC2_I32_gfx10
    UINT64_C(3659005952),	// DS_MAX_SRC2_I32_gfx6_gfx7
    UINT64_C(3641442304),	// DS_MAX_SRC2_I32_vi
    UINT64_C(3675783168),	// DS_MAX_SRC2_I64_gfx10
    UINT64_C(3675783168),	// DS_MAX_SRC2_I64_gfx6_gfx7
    UINT64_C(3649830912),	// DS_MAX_SRC2_I64_vi
    UINT64_C(3659530240),	// DS_MAX_SRC2_U32_gfx10
    UINT64_C(3659530240),	// DS_MAX_SRC2_U32_gfx6_gfx7
    UINT64_C(3641704448),	// DS_MAX_SRC2_U32_vi
    UINT64_C(3676307456),	// DS_MAX_SRC2_U64_gfx10
    UINT64_C(3676307456),	// DS_MAX_SRC2_U64_gfx6_gfx7
    UINT64_C(3650093056),	// DS_MAX_SRC2_U64_vi
    UINT64_C(3625975808),	// DS_MAX_U32_gfx10
    UINT64_C(3625975808),	// DS_MAX_U32_gfx6_gfx7
    UINT64_C(3624927232),	// DS_MAX_U32_vi
    UINT64_C(3642753024),	// DS_MAX_U64_gfx10
    UINT64_C(3642753024),	// DS_MAX_U64_gfx6_gfx7
    UINT64_C(3633315840),	// DS_MAX_U64_vi
    UINT64_C(3628597248),	// DS_MIN_F32_gfx10
    UINT64_C(3628597248),	// DS_MIN_F32_gfx6_gfx7
    UINT64_C(3626237952),	// DS_MIN_F32_vi
    UINT64_C(3645374464),	// DS_MIN_F64_gfx10
    UINT64_C(3645374464),	// DS_MIN_F64_gfx6_gfx7
    UINT64_C(3634626560),	// DS_MIN_F64_vi
    UINT64_C(3625189376),	// DS_MIN_I32_gfx10
    UINT64_C(3625189376),	// DS_MIN_I32_gfx6_gfx7
    UINT64_C(3624534016),	// DS_MIN_I32_vi
    UINT64_C(3641966592),	// DS_MIN_I64_gfx10
    UINT64_C(3641966592),	// DS_MIN_I64_gfx6_gfx7
    UINT64_C(3632922624),	// DS_MIN_I64_vi
    UINT64_C(3636985856),	// DS_MIN_RTN_F32_gfx10
    UINT64_C(3636985856),	// DS_MIN_RTN_F32_gfx6_gfx7
    UINT64_C(3630432256),	// DS_MIN_RTN_F32_vi
    UINT64_C(3653763072),	// DS_MIN_RTN_F64_gfx10
    UINT64_C(3653763072),	// DS_MIN_RTN_F64_gfx6_gfx7
    UINT64_C(3638820864),	// DS_MIN_RTN_F64_vi
    UINT64_C(3633577984),	// DS_MIN_RTN_I32_gfx10
    UINT64_C(3633577984),	// DS_MIN_RTN_I32_gfx6_gfx7
    UINT64_C(3628728320),	// DS_MIN_RTN_I32_vi
    UINT64_C(3650355200),	// DS_MIN_RTN_I64_gfx10
    UINT64_C(3650355200),	// DS_MIN_RTN_I64_gfx6_gfx7
    UINT64_C(3637116928),	// DS_MIN_RTN_I64_vi
    UINT64_C(3634102272),	// DS_MIN_RTN_U32_gfx10
    UINT64_C(3634102272),	// DS_MIN_RTN_U32_gfx6_gfx7
    UINT64_C(3628990464),	// DS_MIN_RTN_U32_vi
    UINT64_C(3650879488),	// DS_MIN_RTN_U64_gfx10
    UINT64_C(3650879488),	// DS_MIN_RTN_U64_gfx6_gfx7
    UINT64_C(3637379072),	// DS_MIN_RTN_U64_vi
    UINT64_C(3662151680),	// DS_MIN_SRC2_F32_gfx10
    UINT64_C(3662151680),	// DS_MIN_SRC2_F32_gfx6_gfx7
    UINT64_C(3643015168),	// DS_MIN_SRC2_F32_vi
    UINT64_C(3678928896),	// DS_MIN_SRC2_F64_gfx10
    UINT64_C(3678928896),	// DS_MIN_SRC2_F64_gfx6_gfx7
    UINT64_C(3651403776),	// DS_MIN_SRC2_F64_vi
    UINT64_C(3658743808),	// DS_MIN_SRC2_I32_gfx10
    UINT64_C(3658743808),	// DS_MIN_SRC2_I32_gfx6_gfx7
    UINT64_C(3641311232),	// DS_MIN_SRC2_I32_vi
    UINT64_C(3675521024),	// DS_MIN_SRC2_I64_gfx10
    UINT64_C(3675521024),	// DS_MIN_SRC2_I64_gfx6_gfx7
    UINT64_C(3649699840),	// DS_MIN_SRC2_I64_vi
    UINT64_C(3659268096),	// DS_MIN_SRC2_U32_gfx10
    UINT64_C(3659268096),	// DS_MIN_SRC2_U32_gfx6_gfx7
    UINT64_C(3641573376),	// DS_MIN_SRC2_U32_vi
    UINT64_C(3676045312),	// DS_MIN_SRC2_U64_gfx10
    UINT64_C(3676045312),	// DS_MIN_SRC2_U64_gfx6_gfx7
    UINT64_C(3649961984),	// DS_MIN_SRC2_U64_vi
    UINT64_C(3625713664),	// DS_MIN_U32_gfx10
    UINT64_C(3625713664),	// DS_MIN_U32_gfx6_gfx7
    UINT64_C(3624796160),	// DS_MIN_U32_vi
    UINT64_C(3642490880),	// DS_MIN_U64_gfx10
    UINT64_C(3642490880),	// DS_MIN_U64_gfx6_gfx7
    UINT64_C(3633184768),	// DS_MIN_U64_vi
    UINT64_C(3627024384),	// DS_MSKOR_B32_gfx10
    UINT64_C(3627024384),	// DS_MSKOR_B32_gfx6_gfx7
    UINT64_C(3625451520),	// DS_MSKOR_B32_vi
    UINT64_C(3643801600),	// DS_MSKOR_B64_gfx10
    UINT64_C(3643801600),	// DS_MSKOR_B64_gfx6_gfx7
    UINT64_C(3633840128),	// DS_MSKOR_B64_vi
    UINT64_C(3635412992),	// DS_MSKOR_RTN_B32_gfx10
    UINT64_C(3635412992),	// DS_MSKOR_RTN_B32_gfx6_gfx7
    UINT64_C(3629645824),	// DS_MSKOR_RTN_B32_vi
    UINT64_C(3652190208),	// DS_MSKOR_RTN_B64_gfx10
    UINT64_C(3652190208),	// DS_MSKOR_RTN_B64_gfx6_gfx7
    UINT64_C(3638034432),	// DS_MSKOR_RTN_B64_vi
    UINT64_C(3629121536),	// DS_NOP_gfx10
    UINT64_C(3629121536),	// DS_NOP_gfx6_gfx7
    UINT64_C(3626500096),	// DS_NOP_vi
    UINT64_C(3640524800),	// DS_ORDERED_COUNT_gfx10
    UINT64_C(3640524800),	// DS_ORDERED_COUNT_gfx6_gfx7
    UINT64_C(3648978944),	// DS_ORDERED_COUNT_vi
    UINT64_C(3626500096),	// DS_OR_B32_gfx10
    UINT64_C(3626500096),	// DS_OR_B32_gfx6_gfx7
    UINT64_C(3625189376),	// DS_OR_B32_vi
    UINT64_C(3643277312),	// DS_OR_B64_gfx10
    UINT64_C(3643277312),	// DS_OR_B64_gfx6_gfx7
    UINT64_C(3633577984),	// DS_OR_B64_vi
    UINT64_C(3634888704),	// DS_OR_RTN_B32_gfx10
    UINT64_C(3634888704),	// DS_OR_RTN_B32_gfx6_gfx7
    UINT64_C(3629383680),	// DS_OR_RTN_B32_vi
    UINT64_C(3651665920),	// DS_OR_RTN_B64_gfx10
    UINT64_C(3651665920),	// DS_OR_RTN_B64_gfx6_gfx7
    UINT64_C(3637772288),	// DS_OR_RTN_B64_vi
    UINT64_C(3660054528),	// DS_OR_SRC2_B32_gfx10
    UINT64_C(3660054528),	// DS_OR_SRC2_B32_gfx6_gfx7
    UINT64_C(3641966592),	// DS_OR_SRC2_B32_vi
    UINT64_C(3676831744),	// DS_OR_SRC2_B64_gfx10
    UINT64_C(3676831744),	// DS_OR_SRC2_B64_gfx6_gfx7
    UINT64_C(3650355200),	// DS_OR_SRC2_B64_vi
    UINT64_C(3670540288),	// DS_PERMUTE_B32_gfx10
    UINT64_C(3632005120),	// DS_PERMUTE_B32_vi
    UINT64_C(3638558720),	// DS_READ2ST64_B32_gfx10
    UINT64_C(3638558720),	// DS_READ2ST64_B32_gfx6_gfx7
    UINT64_C(3631218688),	// DS_READ2ST64_B32_vi
    UINT64_C(3655335936),	// DS_READ2ST64_B64_gfx10
    UINT64_C(3655335936),	// DS_READ2ST64_B64_gfx6_gfx7
    UINT64_C(3639607296),	// DS_READ2ST64_B64_vi
    UINT64_C(3638296576),	// DS_READ2_B32_gfx10
    UINT64_C(3638296576),	// DS_READ2_B32_gfx6_gfx7
    UINT64_C(3631087616),	// DS_READ2_B32_vi
    UINT64_C(3655073792),	// DS_READ2_B64_gfx10
    UINT64_C(3655073792),	// DS_READ2_B64_gfx6_gfx7
    UINT64_C(3639476224),	// DS_READ2_B64_vi
    UINT64_C(3670278144),	// DS_READ_ADDTID_B32_gfx10
    UINT64_C(3647733760),	// DS_READ_ADDTID_B32_vi
    UINT64_C(3690725376),	// DS_READ_B128_gfx10
    UINT64_C(3690725376),	// DS_READ_B128_gfx7
    UINT64_C(3657302016),	// DS_READ_B128_vi
    UINT64_C(3638034432),	// DS_READ_B32_gfx10
    UINT64_C(3638034432),	// DS_READ_B32_gfx6_gfx7
    UINT64_C(3630956544),	// DS_READ_B32_vi
    UINT64_C(3654811648),	// DS_READ_B64_gfx10
    UINT64_C(3654811648),	// DS_READ_B64_gfx6_gfx7
    UINT64_C(3639345152),	// DS_READ_B64_vi
    UINT64_C(3690463232),	// DS_READ_B96_gfx10
    UINT64_C(3690463232),	// DS_READ_B96_gfx7
    UINT64_C(3657170944),	// DS_READ_B96_vi
    UINT64_C(3639345152),	// DS_READ_I16_gfx10
    UINT64_C(3639345152),	// DS_READ_I16_gfx6_gfx7
    UINT64_C(3631611904),	// DS_READ_I16_vi
    UINT64_C(3667132416),	// DS_READ_I8_D16_HI_gfx10
    UINT64_C(3635544064),	// DS_READ_I8_D16_HI_vi
    UINT64_C(3666870272),	// DS_READ_I8_D16_gfx10
    UINT64_C(3635412992),	// DS_READ_I8_D16_vi
    UINT64_C(3638820864),	// DS_READ_I8_gfx10
    UINT64_C(3638820864),	// DS_READ_I8_gfx6_gfx7
    UINT64_C(3631349760),	// DS_READ_I8_vi
    UINT64_C(3667656704),	// DS_READ_U16_D16_HI_gfx10
    UINT64_C(3635806208),	// DS_READ_U16_D16_HI_vi
    UINT64_C(3667394560),	// DS_READ_U16_D16_gfx10
    UINT64_C(3635675136),	// DS_READ_U16_D16_vi
    UINT64_C(3639607296),	// DS_READ_U16_gfx10
    UINT64_C(3639607296),	// DS_READ_U16_gfx6_gfx7
    UINT64_C(3631742976),	// DS_READ_U16_vi
    UINT64_C(3666608128),	// DS_READ_U8_D16_HI_gfx10
    UINT64_C(3635281920),	// DS_READ_U8_D16_HI_vi
    UINT64_C(3666345984),	// DS_READ_U8_D16_gfx10
    UINT64_C(3635150848),	// DS_READ_U8_D16_vi
    UINT64_C(3639083008),	// DS_READ_U8_gfx10
    UINT64_C(3639083008),	// DS_READ_U8_gfx6_gfx7
    UINT64_C(3631480832),	// DS_READ_U8_vi
    UINT64_C(3632791552),	// DS_RSUB_RTN_U32_gfx10
    UINT64_C(3632791552),	// DS_RSUB_RTN_U32_gfx6_gfx7
    UINT64_C(3628335104),	// DS_RSUB_RTN_U32_vi
    UINT64_C(3649568768),	// DS_RSUB_RTN_U64_gfx10
    UINT64_C(3649568768),	// DS_RSUB_RTN_U64_gfx6_gfx7
    UINT64_C(3636723712),	// DS_RSUB_RTN_U64_vi
    UINT64_C(3657957376),	// DS_RSUB_SRC2_U32_gfx10
    UINT64_C(3657957376),	// DS_RSUB_SRC2_U32_gfx6_gfx7
    UINT64_C(3640918016),	// DS_RSUB_SRC2_U32_vi
    UINT64_C(3674734592),	// DS_RSUB_SRC2_U64_gfx10
    UINT64_C(3674734592),	// DS_RSUB_SRC2_U64_gfx6_gfx7
    UINT64_C(3649306624),	// DS_RSUB_SRC2_U64_vi
    UINT64_C(3624402944),	// DS_RSUB_U32_gfx10
    UINT64_C(3624402944),	// DS_RSUB_U32_gfx6_gfx7
    UINT64_C(3624140800),	// DS_RSUB_U32_vi
    UINT64_C(3641180160),	// DS_RSUB_U64_gfx10
    UINT64_C(3641180160),	// DS_RSUB_U64_gfx6_gfx7
    UINT64_C(3632529408),	// DS_RSUB_U64_vi
    UINT64_C(3632529408),	// DS_SUB_RTN_U32_gfx10
    UINT64_C(3632529408),	// DS_SUB_RTN_U32_gfx6_gfx7
    UINT64_C(3628204032),	// DS_SUB_RTN_U32_vi
    UINT64_C(3649306624),	// DS_SUB_RTN_U64_gfx10
    UINT64_C(3649306624),	// DS_SUB_RTN_U64_gfx6_gfx7
    UINT64_C(3636592640),	// DS_SUB_RTN_U64_vi
    UINT64_C(3657695232),	// DS_SUB_SRC2_U32_gfx10
    UINT64_C(3657695232),	// DS_SUB_SRC2_U32_gfx6_gfx7
    UINT64_C(3640786944),	// DS_SUB_SRC2_U32_vi
    UINT64_C(3674472448),	// DS_SUB_SRC2_U64_gfx10
    UINT64_C(3674472448),	// DS_SUB_SRC2_U64_gfx6_gfx7
    UINT64_C(3649175552),	// DS_SUB_SRC2_U64_vi
    UINT64_C(3624140800),	// DS_SUB_U32_gfx10
    UINT64_C(3624140800),	// DS_SUB_U32_gfx6_gfx7
    UINT64_C(3624009728),	// DS_SUB_U32_vi
    UINT64_C(3640918016),	// DS_SUB_U64_gfx10
    UINT64_C(3640918016),	// DS_SUB_U64_gfx6_gfx7
    UINT64_C(3632398336),	// DS_SUB_U64_vi
    UINT64_C(3637772288),	// DS_SWIZZLE_B32_gfx10
    UINT64_C(3637772288),	// DS_SWIZZLE_B32_gfx6_gfx7
    UINT64_C(3631874048),	// DS_SWIZZLE_B32_vi
    UINT64_C(3637510144),	// DS_WRAP_RTN_B32_gfx10
    UINT64_C(3637510144),	// DS_WRAP_RTN_B32_gfx7
    UINT64_C(3630694400),	// DS_WRAP_RTN_B32_vi
    UINT64_C(3627810816),	// DS_WRITE2ST64_B32_gfx10
    UINT64_C(3627810816),	// DS_WRITE2ST64_B32_gfx6_gfx7
    UINT64_C(3625844736),	// DS_WRITE2ST64_B32_vi
    UINT64_C(3644588032),	// DS_WRITE2ST64_B64_gfx10
    UINT64_C(3644588032),	// DS_WRITE2ST64_B64_gfx6_gfx7
    UINT64_C(3634233344),	// DS_WRITE2ST64_B64_vi
    UINT64_C(3627548672),	// DS_WRITE2_B32_gfx10
    UINT64_C(3627548672),	// DS_WRITE2_B32_gfx6_gfx7
    UINT64_C(3625713664),	// DS_WRITE2_B32_vi
    UINT64_C(3644325888),	// DS_WRITE2_B64_gfx10
    UINT64_C(3644325888),	// DS_WRITE2_B64_gfx6_gfx7
    UINT64_C(3634102272),	// DS_WRITE2_B64_vi
    UINT64_C(3670016000),	// DS_WRITE_ADDTID_B32_gfx10
    UINT64_C(3627679744),	// DS_WRITE_ADDTID_B32_vi
    UINT64_C(3682336768),	// DS_WRITE_B128_gfx10
    UINT64_C(3682336768),	// DS_WRITE_B128_gfx7
    UINT64_C(3653107712),	// DS_WRITE_B128_vi
    UINT64_C(3666083840),	// DS_WRITE_B16_D16_HI_gfx10
    UINT64_C(3635019776),	// DS_WRITE_B16_D16_HI_vi
    UINT64_C(3632005120),	// DS_WRITE_B16_gfx10
    UINT64_C(3632005120),	// DS_WRITE_B16_gfx6_gfx7
    UINT64_C(3627941888),	// DS_WRITE_B16_vi
    UINT64_C(3627286528),	// DS_WRITE_B32_gfx10
    UINT64_C(3627286528),	// DS_WRITE_B32_gfx6_gfx7
    UINT64_C(3625582592),	// DS_WRITE_B32_vi
    UINT64_C(3644063744),	// DS_WRITE_B64_gfx10
    UINT64_C(3644063744),	// DS_WRITE_B64_gfx6_gfx7
    UINT64_C(3633971200),	// DS_WRITE_B64_vi
    UINT64_C(3665821696),	// DS_WRITE_B8_D16_HI_gfx10
    UINT64_C(3634888704),	// DS_WRITE_B8_D16_HI_vi
    UINT64_C(3631742976),	// DS_WRITE_B8_gfx10
    UINT64_C(3631742976),	// DS_WRITE_B8_gfx6_gfx7
    UINT64_C(3627810816),	// DS_WRITE_B8_vi
    UINT64_C(3682074624),	// DS_WRITE_B96_gfx10
    UINT64_C(3682074624),	// DS_WRITE_B96_gfx7
    UINT64_C(3652976640),	// DS_WRITE_B96_vi
    UINT64_C(3660840960),	// DS_WRITE_SRC2_B32_gfx10
    UINT64_C(3660840960),	// DS_WRITE_SRC2_B32_gfx6_gfx7
    UINT64_C(3642359808),	// DS_WRITE_SRC2_B32_vi
    UINT64_C(3677618176),	// DS_WRITE_SRC2_B64_gfx10
    UINT64_C(3677618176),	// DS_WRITE_SRC2_B64_gfx6_gfx7
    UINT64_C(3650748416),	// DS_WRITE_SRC2_B64_vi
    UINT64_C(3636199424),	// DS_WRXCHG2ST64_RTN_B32_gfx10
    UINT64_C(3636199424),	// DS_WRXCHG2ST64_RTN_B32_gfx6_gfx7
    UINT64_C(3630039040),	// DS_WRXCHG2ST64_RTN_B32_vi
    UINT64_C(3652976640),	// DS_WRXCHG2ST64_RTN_B64_gfx10
    UINT64_C(3652976640),	// DS_WRXCHG2ST64_RTN_B64_gfx6_gfx7
    UINT64_C(3638427648),	// DS_WRXCHG2ST64_RTN_B64_vi
    UINT64_C(3635937280),	// DS_WRXCHG2_RTN_B32_gfx10
    UINT64_C(3635937280),	// DS_WRXCHG2_RTN_B32_gfx6_gfx7
    UINT64_C(3629907968),	// DS_WRXCHG2_RTN_B32_vi
    UINT64_C(3652714496),	// DS_WRXCHG2_RTN_B64_gfx10
    UINT64_C(3652714496),	// DS_WRXCHG2_RTN_B64_gfx6_gfx7
    UINT64_C(3638296576),	// DS_WRXCHG2_RTN_B64_vi
    UINT64_C(3635675136),	// DS_WRXCHG_RTN_B32_gfx10
    UINT64_C(3635675136),	// DS_WRXCHG_RTN_B32_gfx6_gfx7
    UINT64_C(3629776896),	// DS_WRXCHG_RTN_B32_vi
    UINT64_C(3652452352),	// DS_WRXCHG_RTN_B64_gfx10
    UINT64_C(3652452352),	// DS_WRXCHG_RTN_B64_gfx6_gfx7
    UINT64_C(3638165504),	// DS_WRXCHG_RTN_B64_vi
    UINT64_C(3626762240),	// DS_XOR_B32_gfx10
    UINT64_C(3626762240),	// DS_XOR_B32_gfx6_gfx7
    UINT64_C(3625320448),	// DS_XOR_B32_vi
    UINT64_C(3643539456),	// DS_XOR_B64_gfx10
    UINT64_C(3643539456),	// DS_XOR_B64_gfx6_gfx7
    UINT64_C(3633709056),	// DS_XOR_B64_vi
    UINT64_C(3635150848),	// DS_XOR_RTN_B32_gfx10
    UINT64_C(3635150848),	// DS_XOR_RTN_B32_gfx6_gfx7
    UINT64_C(3629514752),	// DS_XOR_RTN_B32_vi
    UINT64_C(3651928064),	// DS_XOR_RTN_B64_gfx10
    UINT64_C(3651928064),	// DS_XOR_RTN_B64_gfx6_gfx7
    UINT64_C(3637903360),	// DS_XOR_RTN_B64_vi
    UINT64_C(3660316672),	// DS_XOR_SRC2_B32_gfx10
    UINT64_C(3660316672),	// DS_XOR_SRC2_B32_gfx6_gfx7
    UINT64_C(3642097664),	// DS_XOR_SRC2_B32_vi
    UINT64_C(3677093888),	// DS_XOR_SRC2_B64_gfx10
    UINT64_C(3677093888),	// DS_XOR_SRC2_B64_gfx6_gfx7
    UINT64_C(3650486272),	// DS_XOR_SRC2_B64_vi
    UINT64_C(4160751616),	// EXP_DONE_gfx10
    UINT64_C(4160751616),	// EXP_DONE_si
    UINT64_C(3288336384),	// EXP_DONE_vi
    UINT64_C(4160749568),	// EXP_gfx10
    UINT64_C(4160749568),	// EXP_si
    UINT64_C(3288334336),	// EXP_vi
    UINT64_C(3704160256),	// FLAT_ATOMIC_ADD_RTN_ci
    UINT64_C(35184375792992256),	// FLAT_ATOMIC_ADD_RTN_gfx10
    UINT64_C(3708354560),	// FLAT_ATOMIC_ADD_RTN_vi
    UINT64_C(3712548864),	// FLAT_ATOMIC_ADD_X2_RTN_ci
    UINT64_C(35184375801380864),	// FLAT_ATOMIC_ADD_X2_RTN_gfx10
    UINT64_C(3716743168),	// FLAT_ATOMIC_ADD_X2_RTN_vi
    UINT64_C(3712483328),	// FLAT_ATOMIC_ADD_X2_ci
    UINT64_C(35184375801315328),	// FLAT_ATOMIC_ADD_X2_gfx10
    UINT64_C(3716677632),	// FLAT_ATOMIC_ADD_X2_vi
    UINT64_C(3704094720),	// FLAT_ATOMIC_ADD_ci
    UINT64_C(35184375792926720),	// FLAT_ATOMIC_ADD_gfx10
    UINT64_C(3708289024),	// FLAT_ATOMIC_ADD_vi
    UINT64_C(3705995264),	// FLAT_ATOMIC_AND_RTN_ci
    UINT64_C(35184375794827264),	// FLAT_ATOMIC_AND_RTN_gfx10
    UINT64_C(3709927424),	// FLAT_ATOMIC_AND_RTN_vi
    UINT64_C(3714383872),	// FLAT_ATOMIC_AND_X2_RTN_ci
    UINT64_C(35184375803215872),	// FLAT_ATOMIC_AND_X2_RTN_gfx10
    UINT64_C(3718316032),	// FLAT_ATOMIC_AND_X2_RTN_vi
    UINT64_C(3714318336),	// FLAT_ATOMIC_AND_X2_ci
    UINT64_C(35184375803150336),	// FLAT_ATOMIC_AND_X2_gfx10
    UINT64_C(3718250496),	// FLAT_ATOMIC_AND_X2_vi
    UINT64_C(3705929728),	// FLAT_ATOMIC_AND_ci
    UINT64_C(35184375794761728),	// FLAT_ATOMIC_AND_gfx10
    UINT64_C(3709861888),	// FLAT_ATOMIC_AND_vi
    UINT64_C(3703898112),	// FLAT_ATOMIC_CMPSWAP_RTN_ci
    UINT64_C(35184375792730112),	// FLAT_ATOMIC_CMPSWAP_RTN_gfx10
    UINT64_C(3708092416),	// FLAT_ATOMIC_CMPSWAP_RTN_vi
    UINT64_C(3712286720),	// FLAT_ATOMIC_CMPSWAP_X2_RTN_ci
    UINT64_C(35184375801118720),	// FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx10
    UINT64_C(3716481024),	// FLAT_ATOMIC_CMPSWAP_X2_RTN_vi
    UINT64_C(3712221184),	// FLAT_ATOMIC_CMPSWAP_X2_ci
    UINT64_C(35184375801053184),	// FLAT_ATOMIC_CMPSWAP_X2_gfx10
    UINT64_C(3716415488),	// FLAT_ATOMIC_CMPSWAP_X2_vi
    UINT64_C(3703832576),	// FLAT_ATOMIC_CMPSWAP_ci
    UINT64_C(35184375792664576),	// FLAT_ATOMIC_CMPSWAP_gfx10
    UINT64_C(3708026880),	// FLAT_ATOMIC_CMPSWAP_vi
    UINT64_C(3707043840),	// FLAT_ATOMIC_DEC_RTN_ci
    UINT64_C(35184375795875840),	// FLAT_ATOMIC_DEC_RTN_gfx10
    UINT64_C(3710976000),	// FLAT_ATOMIC_DEC_RTN_vi
    UINT64_C(3715432448),	// FLAT_ATOMIC_DEC_X2_RTN_ci
    UINT64_C(35184375804264448),	// FLAT_ATOMIC_DEC_X2_RTN_gfx10
    UINT64_C(3719364608),	// FLAT_ATOMIC_DEC_X2_RTN_vi
    UINT64_C(3715366912),	// FLAT_ATOMIC_DEC_X2_ci
    UINT64_C(35184375804198912),	// FLAT_ATOMIC_DEC_X2_gfx10
    UINT64_C(3719299072),	// FLAT_ATOMIC_DEC_X2_vi
    UINT64_C(3706978304),	// FLAT_ATOMIC_DEC_ci
    UINT64_C(35184375795810304),	// FLAT_ATOMIC_DEC_gfx10
    UINT64_C(3710910464),	// FLAT_ATOMIC_DEC_vi
    UINT64_C(3707305984),	// FLAT_ATOMIC_FCMPSWAP_RTN_ci
    UINT64_C(35184375796137984),	// FLAT_ATOMIC_FCMPSWAP_RTN_gfx10
    UINT64_C(3715694592),	// FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci
    UINT64_C(35184375804526592),	// FLAT_ATOMIC_FCMPSWAP_X2_RTN_gfx10
    UINT64_C(3715629056),	// FLAT_ATOMIC_FCMPSWAP_X2_ci
    UINT64_C(35184375804461056),	// FLAT_ATOMIC_FCMPSWAP_X2_gfx10
    UINT64_C(3707240448),	// FLAT_ATOMIC_FCMPSWAP_ci
    UINT64_C(35184375796072448),	// FLAT_ATOMIC_FCMPSWAP_gfx10
    UINT64_C(3707830272),	// FLAT_ATOMIC_FMAX_RTN_ci
    UINT64_C(35184375796662272),	// FLAT_ATOMIC_FMAX_RTN_gfx10
    UINT64_C(3716218880),	// FLAT_ATOMIC_FMAX_X2_RTN_ci
    UINT64_C(35184375805050880),	// FLAT_ATOMIC_FMAX_X2_RTN_gfx10
    UINT64_C(3716153344),	// FLAT_ATOMIC_FMAX_X2_ci
    UINT64_C(35184375804985344),	// FLAT_ATOMIC_FMAX_X2_gfx10
    UINT64_C(3707764736),	// FLAT_ATOMIC_FMAX_ci
    UINT64_C(35184375796596736),	// FLAT_ATOMIC_FMAX_gfx10
    UINT64_C(3707568128),	// FLAT_ATOMIC_FMIN_RTN_ci
    UINT64_C(35184375796400128),	// FLAT_ATOMIC_FMIN_RTN_gfx10
    UINT64_C(3715956736),	// FLAT_ATOMIC_FMIN_X2_RTN_ci
    UINT64_C(35184375804788736),	// FLAT_ATOMIC_FMIN_X2_RTN_gfx10
    UINT64_C(3715891200),	// FLAT_ATOMIC_FMIN_X2_ci
    UINT64_C(35184375804723200),	// FLAT_ATOMIC_FMIN_X2_gfx10
    UINT64_C(3707502592),	// FLAT_ATOMIC_FMIN_ci
    UINT64_C(35184375796334592),	// FLAT_ATOMIC_FMIN_gfx10
    UINT64_C(3706781696),	// FLAT_ATOMIC_INC_RTN_ci
    UINT64_C(35184375795613696),	// FLAT_ATOMIC_INC_RTN_gfx10
    UINT64_C(3710713856),	// FLAT_ATOMIC_INC_RTN_vi
    UINT64_C(3715170304),	// FLAT_ATOMIC_INC_X2_RTN_ci
    UINT64_C(35184375804002304),	// FLAT_ATOMIC_INC_X2_RTN_gfx10
    UINT64_C(3719102464),	// FLAT_ATOMIC_INC_X2_RTN_vi
    UINT64_C(3715104768),	// FLAT_ATOMIC_INC_X2_ci
    UINT64_C(35184375803936768),	// FLAT_ATOMIC_INC_X2_gfx10
    UINT64_C(3719036928),	// FLAT_ATOMIC_INC_X2_vi
    UINT64_C(3706716160),	// FLAT_ATOMIC_INC_ci
    UINT64_C(35184375795548160),	// FLAT_ATOMIC_INC_gfx10
    UINT64_C(3710648320),	// FLAT_ATOMIC_INC_vi
    UINT64_C(3706257408),	// FLAT_ATOMIC_OR_RTN_ci
    UINT64_C(35184375795089408),	// FLAT_ATOMIC_OR_RTN_gfx10
    UINT64_C(3710189568),	// FLAT_ATOMIC_OR_RTN_vi
    UINT64_C(3714646016),	// FLAT_ATOMIC_OR_X2_RTN_ci
    UINT64_C(35184375803478016),	// FLAT_ATOMIC_OR_X2_RTN_gfx10
    UINT64_C(3718578176),	// FLAT_ATOMIC_OR_X2_RTN_vi
    UINT64_C(3714580480),	// FLAT_ATOMIC_OR_X2_ci
    UINT64_C(35184375803412480),	// FLAT_ATOMIC_OR_X2_gfx10
    UINT64_C(3718512640),	// FLAT_ATOMIC_OR_X2_vi
    UINT64_C(3706191872),	// FLAT_ATOMIC_OR_ci
    UINT64_C(35184375795023872),	// FLAT_ATOMIC_OR_gfx10
    UINT64_C(3710124032),	// FLAT_ATOMIC_OR_vi
    UINT64_C(3705470976),	// FLAT_ATOMIC_SMAX_RTN_ci
    UINT64_C(35184375794302976),	// FLAT_ATOMIC_SMAX_RTN_gfx10
    UINT64_C(3709403136),	// FLAT_ATOMIC_SMAX_RTN_vi
    UINT64_C(3713859584),	// FLAT_ATOMIC_SMAX_X2_RTN_ci
    UINT64_C(35184375802691584),	// FLAT_ATOMIC_SMAX_X2_RTN_gfx10
    UINT64_C(3717791744),	// FLAT_ATOMIC_SMAX_X2_RTN_vi
    UINT64_C(3713794048),	// FLAT_ATOMIC_SMAX_X2_ci
    UINT64_C(35184375802626048),	// FLAT_ATOMIC_SMAX_X2_gfx10
    UINT64_C(3717726208),	// FLAT_ATOMIC_SMAX_X2_vi
    UINT64_C(3705405440),	// FLAT_ATOMIC_SMAX_ci
    UINT64_C(35184375794237440),	// FLAT_ATOMIC_SMAX_gfx10
    UINT64_C(3709337600),	// FLAT_ATOMIC_SMAX_vi
    UINT64_C(3704946688),	// FLAT_ATOMIC_SMIN_RTN_ci
    UINT64_C(35184375793778688),	// FLAT_ATOMIC_SMIN_RTN_gfx10
    UINT64_C(3708878848),	// FLAT_ATOMIC_SMIN_RTN_vi
    UINT64_C(3713335296),	// FLAT_ATOMIC_SMIN_X2_RTN_ci
    UINT64_C(35184375802167296),	// FLAT_ATOMIC_SMIN_X2_RTN_gfx10
    UINT64_C(3717267456),	// FLAT_ATOMIC_SMIN_X2_RTN_vi
    UINT64_C(3713269760),	// FLAT_ATOMIC_SMIN_X2_ci
    UINT64_C(35184375802101760),	// FLAT_ATOMIC_SMIN_X2_gfx10
    UINT64_C(3717201920),	// FLAT_ATOMIC_SMIN_X2_vi
    UINT64_C(3704881152),	// FLAT_ATOMIC_SMIN_ci
    UINT64_C(35184375793713152),	// FLAT_ATOMIC_SMIN_gfx10
    UINT64_C(3708813312),	// FLAT_ATOMIC_SMIN_vi
    UINT64_C(3704422400),	// FLAT_ATOMIC_SUB_RTN_ci
    UINT64_C(35184375793254400),	// FLAT_ATOMIC_SUB_RTN_gfx10
    UINT64_C(3708616704),	// FLAT_ATOMIC_SUB_RTN_vi
    UINT64_C(3712811008),	// FLAT_ATOMIC_SUB_X2_RTN_ci
    UINT64_C(35184375801643008),	// FLAT_ATOMIC_SUB_X2_RTN_gfx10
    UINT64_C(3717005312),	// FLAT_ATOMIC_SUB_X2_RTN_vi
    UINT64_C(3712745472),	// FLAT_ATOMIC_SUB_X2_ci
    UINT64_C(35184375801577472),	// FLAT_ATOMIC_SUB_X2_gfx10
    UINT64_C(3716939776),	// FLAT_ATOMIC_SUB_X2_vi
    UINT64_C(3704356864),	// FLAT_ATOMIC_SUB_ci
    UINT64_C(35184375793188864),	// FLAT_ATOMIC_SUB_gfx10
    UINT64_C(3708551168),	// FLAT_ATOMIC_SUB_vi
    UINT64_C(3703635968),	// FLAT_ATOMIC_SWAP_RTN_ci
    UINT64_C(35184375792467968),	// FLAT_ATOMIC_SWAP_RTN_gfx10
    UINT64_C(3707830272),	// FLAT_ATOMIC_SWAP_RTN_vi
    UINT64_C(3712024576),	// FLAT_ATOMIC_SWAP_X2_RTN_ci
    UINT64_C(35184375800856576),	// FLAT_ATOMIC_SWAP_X2_RTN_gfx10
    UINT64_C(3716218880),	// FLAT_ATOMIC_SWAP_X2_RTN_vi
    UINT64_C(3711959040),	// FLAT_ATOMIC_SWAP_X2_ci
    UINT64_C(35184375800791040),	// FLAT_ATOMIC_SWAP_X2_gfx10
    UINT64_C(3716153344),	// FLAT_ATOMIC_SWAP_X2_vi
    UINT64_C(3703570432),	// FLAT_ATOMIC_SWAP_ci
    UINT64_C(35184375792402432),	// FLAT_ATOMIC_SWAP_gfx10
    UINT64_C(3707764736),	// FLAT_ATOMIC_SWAP_vi
    UINT64_C(3705733120),	// FLAT_ATOMIC_UMAX_RTN_ci
    UINT64_C(35184375794565120),	// FLAT_ATOMIC_UMAX_RTN_gfx10
    UINT64_C(3709665280),	// FLAT_ATOMIC_UMAX_RTN_vi
    UINT64_C(3714121728),	// FLAT_ATOMIC_UMAX_X2_RTN_ci
    UINT64_C(35184375802953728),	// FLAT_ATOMIC_UMAX_X2_RTN_gfx10
    UINT64_C(3718053888),	// FLAT_ATOMIC_UMAX_X2_RTN_vi
    UINT64_C(3714056192),	// FLAT_ATOMIC_UMAX_X2_ci
    UINT64_C(35184375802888192),	// FLAT_ATOMIC_UMAX_X2_gfx10
    UINT64_C(3717988352),	// FLAT_ATOMIC_UMAX_X2_vi
    UINT64_C(3705667584),	// FLAT_ATOMIC_UMAX_ci
    UINT64_C(35184375794499584),	// FLAT_ATOMIC_UMAX_gfx10
    UINT64_C(3709599744),	// FLAT_ATOMIC_UMAX_vi
    UINT64_C(3705208832),	// FLAT_ATOMIC_UMIN_RTN_ci
    UINT64_C(35184375794040832),	// FLAT_ATOMIC_UMIN_RTN_gfx10
    UINT64_C(3709140992),	// FLAT_ATOMIC_UMIN_RTN_vi
    UINT64_C(3713597440),	// FLAT_ATOMIC_UMIN_X2_RTN_ci
    UINT64_C(35184375802429440),	// FLAT_ATOMIC_UMIN_X2_RTN_gfx10
    UINT64_C(3717529600),	// FLAT_ATOMIC_UMIN_X2_RTN_vi
    UINT64_C(3713531904),	// FLAT_ATOMIC_UMIN_X2_ci
    UINT64_C(35184375802363904),	// FLAT_ATOMIC_UMIN_X2_gfx10
    UINT64_C(3717464064),	// FLAT_ATOMIC_UMIN_X2_vi
    UINT64_C(3705143296),	// FLAT_ATOMIC_UMIN_ci
    UINT64_C(35184375793975296),	// FLAT_ATOMIC_UMIN_gfx10
    UINT64_C(3709075456),	// FLAT_ATOMIC_UMIN_vi
    UINT64_C(3706519552),	// FLAT_ATOMIC_XOR_RTN_ci
    UINT64_C(35184375795351552),	// FLAT_ATOMIC_XOR_RTN_gfx10
    UINT64_C(3710451712),	// FLAT_ATOMIC_XOR_RTN_vi
    UINT64_C(3714908160),	// FLAT_ATOMIC_XOR_X2_RTN_ci
    UINT64_C(35184375803740160),	// FLAT_ATOMIC_XOR_X2_RTN_gfx10
    UINT64_C(3718840320),	// FLAT_ATOMIC_XOR_X2_RTN_vi
    UINT64_C(3714842624),	// FLAT_ATOMIC_XOR_X2_ci
    UINT64_C(35184375803674624),	// FLAT_ATOMIC_XOR_X2_gfx10
    UINT64_C(3718774784),	// FLAT_ATOMIC_XOR_X2_vi
    UINT64_C(3706454016),	// FLAT_ATOMIC_XOR_ci
    UINT64_C(35184375795286016),	// FLAT_ATOMIC_XOR_gfx10
    UINT64_C(3710386176),	// FLAT_ATOMIC_XOR_vi
    UINT64_C(3694395392),	// FLAT_LOAD_DWORDX2_ci
    UINT64_C(35184375783227392),	// FLAT_LOAD_DWORDX2_gfx10
    UINT64_C(3696492544),	// FLAT_LOAD_DWORDX2_vi
    UINT64_C(3694919680),	// FLAT_LOAD_DWORDX3_ci
    UINT64_C(35184375783751680),	// FLAT_LOAD_DWORDX3_gfx10
    UINT64_C(3696754688),	// FLAT_LOAD_DWORDX3_vi
    UINT64_C(3694657536),	// FLAT_LOAD_DWORDX4_ci
    UINT64_C(35184375783489536),	// FLAT_LOAD_DWORDX4_gfx10
    UINT64_C(3697016832),	// FLAT_LOAD_DWORDX4_vi
    UINT64_C(3694133248),	// FLAT_LOAD_DWORD_ci
    UINT64_C(35184375782965248),	// FLAT_LOAD_DWORD_gfx10
    UINT64_C(3696230400),	// FLAT_LOAD_DWORD_vi
    UINT64_C(35184375788994560),	// FLAT_LOAD_SBYTE_D16_HI_gfx10
    UINT64_C(3700162560),	// FLAT_LOAD_SBYTE_D16_HI_vi
    UINT64_C(35184375788732416),	// FLAT_LOAD_SBYTE_D16_gfx10
    UINT64_C(3699900416),	// FLAT_LOAD_SBYTE_D16_vi
    UINT64_C(3693346816),	// FLAT_LOAD_SBYTE_ci
    UINT64_C(35184375782178816),	// FLAT_LOAD_SBYTE_gfx10
    UINT64_C(3695443968),	// FLAT_LOAD_SBYTE_vi
    UINT64_C(35184375789518848),	// FLAT_LOAD_SHORT_D16_HI_gfx10
    UINT64_C(3700686848),	// FLAT_LOAD_SHORT_D16_HI_vi
    UINT64_C(35184375789256704),	// FLAT_LOAD_SHORT_D16_gfx10
    UINT64_C(3700424704),	// FLAT_LOAD_SHORT_D16_vi
    UINT64_C(3693871104),	// FLAT_LOAD_SSHORT_ci
    UINT64_C(35184375782703104),	// FLAT_LOAD_SSHORT_gfx10
    UINT64_C(3695968256),	// FLAT_LOAD_SSHORT_vi
    UINT64_C(35184375788470272),	// FLAT_LOAD_UBYTE_D16_HI_gfx10
    UINT64_C(3699638272),	// FLAT_LOAD_UBYTE_D16_HI_vi
    UINT64_C(35184375788208128),	// FLAT_LOAD_UBYTE_D16_gfx10
    UINT64_C(3699376128),	// FLAT_LOAD_UBYTE_D16_vi
    UINT64_C(3693084672),	// FLAT_LOAD_UBYTE_ci
    UINT64_C(35184375781916672),	// FLAT_LOAD_UBYTE_gfx10
    UINT64_C(3695181824),	// FLAT_LOAD_UBYTE_vi
    UINT64_C(3693608960),	// FLAT_LOAD_USHORT_ci
    UINT64_C(35184375782440960),	// FLAT_LOAD_USHORT_gfx10
    UINT64_C(3695706112),	// FLAT_LOAD_USHORT_vi
    UINT64_C(35184375786373120),	// FLAT_STORE_BYTE_D16_HI_gfx10
    UINT64_C(3697541120),	// FLAT_STORE_BYTE_D16_HI_vi
    UINT64_C(3697278976),	// FLAT_STORE_BYTE_ci
    UINT64_C(35184375786110976),	// FLAT_STORE_BYTE_gfx10
    UINT64_C(3697278976),	// FLAT_STORE_BYTE_vi
    UINT64_C(3698589696),	// FLAT_STORE_DWORDX2_ci
    UINT64_C(35184375787421696),	// FLAT_STORE_DWORDX2_gfx10
    UINT64_C(3698589696),	// FLAT_STORE_DWORDX2_vi
    UINT64_C(3699113984),	// FLAT_STORE_DWORDX3_ci
    UINT64_C(35184375787945984),	// FLAT_STORE_DWORDX3_gfx10
    UINT64_C(3698851840),	// FLAT_STORE_DWORDX3_vi
    UINT64_C(3698851840),	// FLAT_STORE_DWORDX4_ci
    UINT64_C(35184375787683840),	// FLAT_STORE_DWORDX4_gfx10
    UINT64_C(3699113984),	// FLAT_STORE_DWORDX4_vi
    UINT64_C(3698327552),	// FLAT_STORE_DWORD_ci
    UINT64_C(35184375787159552),	// FLAT_STORE_DWORD_gfx10
    UINT64_C(3698327552),	// FLAT_STORE_DWORD_vi
    UINT64_C(35184375786897408),	// FLAT_STORE_SHORT_D16_HI_gfx10
    UINT64_C(3698065408),	// FLAT_STORE_SHORT_D16_HI_vi
    UINT64_C(3697803264),	// FLAT_STORE_SHORT_ci
    UINT64_C(35184375786635264),	// FLAT_STORE_SHORT_gfx10
    UINT64_C(3697803264),	// FLAT_STORE_SHORT_vi
    UINT64_C(3711205376),	// GLOBAL_ATOMIC_ADD_F32_SADDR_vi
    UINT64_C(35747325753458688),	// GLOBAL_ATOMIC_ADD_F32_vi
    UINT64_C(35184375793025024),	// GLOBAL_ATOMIC_ADD_RTN_gfx10
    UINT64_C(35747325750640640),	// GLOBAL_ATOMIC_ADD_RTN_vi
    UINT64_C(3704193024),	// GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx10
    UINT64_C(3708387328),	// GLOBAL_ATOMIC_ADD_SADDR_RTN_vi
    UINT64_C(3704127488),	// GLOBAL_ATOMIC_ADD_SADDR_gfx10
    UINT64_C(3708321792),	// GLOBAL_ATOMIC_ADD_SADDR_vi
    UINT64_C(35184375801413632),	// GLOBAL_ATOMIC_ADD_X2_RTN_gfx10
    UINT64_C(35747325759029248),	// GLOBAL_ATOMIC_ADD_X2_RTN_vi
    UINT64_C(3712581632),	// GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx10
    UINT64_C(3716775936),	// GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_vi
    UINT64_C(3712516096),	// GLOBAL_ATOMIC_ADD_X2_SADDR_gfx10
    UINT64_C(3716710400),	// GLOBAL_ATOMIC_ADD_X2_SADDR_vi
    UINT64_C(35184375801348096),	// GLOBAL_ATOMIC_ADD_X2_gfx10
    UINT64_C(35747325758963712),	// GLOBAL_ATOMIC_ADD_X2_vi
    UINT64_C(35184375792959488),	// GLOBAL_ATOMIC_ADD_gfx10
    UINT64_C(35747325750575104),	// GLOBAL_ATOMIC_ADD_vi
    UINT64_C(35184375794860032),	// GLOBAL_ATOMIC_AND_RTN_gfx10
    UINT64_C(35747325752213504),	// GLOBAL_ATOMIC_AND_RTN_vi
    UINT64_C(3706028032),	// GLOBAL_ATOMIC_AND_SADDR_RTN_gfx10
    UINT64_C(3709960192),	// GLOBAL_ATOMIC_AND_SADDR_RTN_vi
    UINT64_C(3705962496),	// GLOBAL_ATOMIC_AND_SADDR_gfx10
    UINT64_C(3709894656),	// GLOBAL_ATOMIC_AND_SADDR_vi
    UINT64_C(35184375803248640),	// GLOBAL_ATOMIC_AND_X2_RTN_gfx10
    UINT64_C(35747325760602112),	// GLOBAL_ATOMIC_AND_X2_RTN_vi
    UINT64_C(3714416640),	// GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx10
    UINT64_C(3718348800),	// GLOBAL_ATOMIC_AND_X2_SADDR_RTN_vi
    UINT64_C(3714351104),	// GLOBAL_ATOMIC_AND_X2_SADDR_gfx10
    UINT64_C(3718283264),	// GLOBAL_ATOMIC_AND_X2_SADDR_vi
    UINT64_C(35184375803183104),	// GLOBAL_ATOMIC_AND_X2_gfx10
    UINT64_C(35747325760536576),	// GLOBAL_ATOMIC_AND_X2_vi
    UINT64_C(35184375794794496),	// GLOBAL_ATOMIC_AND_gfx10
    UINT64_C(35747325752147968),	// GLOBAL_ATOMIC_AND_vi
    UINT64_C(35184375792762880),	// GLOBAL_ATOMIC_CMPSWAP_RTN_gfx10
    UINT64_C(35747325750378496),	// GLOBAL_ATOMIC_CMPSWAP_RTN_vi
    UINT64_C(3703930880),	// GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx10
    UINT64_C(3708125184),	// GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_vi
    UINT64_C(3703865344),	// GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx10
    UINT64_C(3708059648),	// GLOBAL_ATOMIC_CMPSWAP_SADDR_vi
    UINT64_C(35184375801151488),	// GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx10
    UINT64_C(35747325758767104),	// GLOBAL_ATOMIC_CMPSWAP_X2_RTN_vi
    UINT64_C(3712319488),	// GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx10
    UINT64_C(3716513792),	// GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_vi
    UINT64_C(3712253952),	// GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx10
    UINT64_C(3716448256),	// GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_vi
    UINT64_C(35184375801085952),	// GLOBAL_ATOMIC_CMPSWAP_X2_gfx10
    UINT64_C(35747325758701568),	// GLOBAL_ATOMIC_CMPSWAP_X2_vi
    UINT64_C(35184375792697344),	// GLOBAL_ATOMIC_CMPSWAP_gfx10
    UINT64_C(35747325750312960),	// GLOBAL_ATOMIC_CMPSWAP_vi
    UINT64_C(35184375795908608),	// GLOBAL_ATOMIC_DEC_RTN_gfx10
    UINT64_C(35747325753262080),	// GLOBAL_ATOMIC_DEC_RTN_vi
    UINT64_C(3707076608),	// GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx10
    UINT64_C(3711008768),	// GLOBAL_ATOMIC_DEC_SADDR_RTN_vi
    UINT64_C(3707011072),	// GLOBAL_ATOMIC_DEC_SADDR_gfx10
    UINT64_C(3710943232),	// GLOBAL_ATOMIC_DEC_SADDR_vi
    UINT64_C(35184375804297216),	// GLOBAL_ATOMIC_DEC_X2_RTN_gfx10
    UINT64_C(35747325761650688),	// GLOBAL_ATOMIC_DEC_X2_RTN_vi
    UINT64_C(3715465216),	// GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx10
    UINT64_C(3719397376),	// GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_vi
    UINT64_C(3715399680),	// GLOBAL_ATOMIC_DEC_X2_SADDR_gfx10
    UINT64_C(3719331840),	// GLOBAL_ATOMIC_DEC_X2_SADDR_vi
    UINT64_C(35184375804231680),	// GLOBAL_ATOMIC_DEC_X2_gfx10
    UINT64_C(35747325761585152),	// GLOBAL_ATOMIC_DEC_X2_vi
    UINT64_C(35184375795843072),	// GLOBAL_ATOMIC_DEC_gfx10
    UINT64_C(35747325753196544),	// GLOBAL_ATOMIC_DEC_vi
    UINT64_C(35184375796170752),	// GLOBAL_ATOMIC_FCMPSWAP_RTN_gfx10
    UINT64_C(3707338752),	// GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN_gfx10
    UINT64_C(3707273216),	// GLOBAL_ATOMIC_FCMPSWAP_SADDR_gfx10
    UINT64_C(35184375804559360),	// GLOBAL_ATOMIC_FCMPSWAP_X2_RTN_gfx10
    UINT64_C(3715727360),	// GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN_gfx10
    UINT64_C(3715661824),	// GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_gfx10
    UINT64_C(35184375804493824),	// GLOBAL_ATOMIC_FCMPSWAP_X2_gfx10
    UINT64_C(35184375796105216),	// GLOBAL_ATOMIC_FCMPSWAP_gfx10
    UINT64_C(35184375796695040),	// GLOBAL_ATOMIC_FMAX_RTN_gfx10
    UINT64_C(3707863040),	// GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx10
    UINT64_C(3707797504),	// GLOBAL_ATOMIC_FMAX_SADDR_gfx10
    UINT64_C(35184375805083648),	// GLOBAL_ATOMIC_FMAX_X2_RTN_gfx10
    UINT64_C(3716251648),	// GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN_gfx10
    UINT64_C(3716186112),	// GLOBAL_ATOMIC_FMAX_X2_SADDR_gfx10
    UINT64_C(35184375805018112),	// GLOBAL_ATOMIC_FMAX_X2_gfx10
    UINT64_C(35184375796629504),	// GLOBAL_ATOMIC_FMAX_gfx10
    UINT64_C(35184375796432896),	// GLOBAL_ATOMIC_FMIN_RTN_gfx10
    UINT64_C(3707600896),	// GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx10
    UINT64_C(3707535360),	// GLOBAL_ATOMIC_FMIN_SADDR_gfx10
    UINT64_C(35184375804821504),	// GLOBAL_ATOMIC_FMIN_X2_RTN_gfx10
    UINT64_C(3715989504),	// GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN_gfx10
    UINT64_C(3715923968),	// GLOBAL_ATOMIC_FMIN_X2_SADDR_gfx10
    UINT64_C(35184375804755968),	// GLOBAL_ATOMIC_FMIN_X2_gfx10
    UINT64_C(35184375796367360),	// GLOBAL_ATOMIC_FMIN_gfx10
    UINT64_C(35184375795646464),	// GLOBAL_ATOMIC_INC_RTN_gfx10
    UINT64_C(35747325752999936),	// GLOBAL_ATOMIC_INC_RTN_vi
    UINT64_C(3706814464),	// GLOBAL_ATOMIC_INC_SADDR_RTN_gfx10
    UINT64_C(3710746624),	// GLOBAL_ATOMIC_INC_SADDR_RTN_vi
    UINT64_C(3706748928),	// GLOBAL_ATOMIC_INC_SADDR_gfx10
    UINT64_C(3710681088),	// GLOBAL_ATOMIC_INC_SADDR_vi
    UINT64_C(35184375804035072),	// GLOBAL_ATOMIC_INC_X2_RTN_gfx10
    UINT64_C(35747325761388544),	// GLOBAL_ATOMIC_INC_X2_RTN_vi
    UINT64_C(3715203072),	// GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx10
    UINT64_C(3719135232),	// GLOBAL_ATOMIC_INC_X2_SADDR_RTN_vi
    UINT64_C(3715137536),	// GLOBAL_ATOMIC_INC_X2_SADDR_gfx10
    UINT64_C(3719069696),	// GLOBAL_ATOMIC_INC_X2_SADDR_vi
    UINT64_C(35184375803969536),	// GLOBAL_ATOMIC_INC_X2_gfx10
    UINT64_C(35747325761323008),	// GLOBAL_ATOMIC_INC_X2_vi
    UINT64_C(35184375795580928),	// GLOBAL_ATOMIC_INC_gfx10
    UINT64_C(35747325752934400),	// GLOBAL_ATOMIC_INC_vi
    UINT64_C(35184375795122176),	// GLOBAL_ATOMIC_OR_RTN_gfx10
    UINT64_C(35747325752475648),	// GLOBAL_ATOMIC_OR_RTN_vi
    UINT64_C(3706290176),	// GLOBAL_ATOMIC_OR_SADDR_RTN_gfx10
    UINT64_C(3710222336),	// GLOBAL_ATOMIC_OR_SADDR_RTN_vi
    UINT64_C(3706224640),	// GLOBAL_ATOMIC_OR_SADDR_gfx10
    UINT64_C(3710156800),	// GLOBAL_ATOMIC_OR_SADDR_vi
    UINT64_C(35184375803510784),	// GLOBAL_ATOMIC_OR_X2_RTN_gfx10
    UINT64_C(35747325760864256),	// GLOBAL_ATOMIC_OR_X2_RTN_vi
    UINT64_C(3714678784),	// GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx10
    UINT64_C(3718610944),	// GLOBAL_ATOMIC_OR_X2_SADDR_RTN_vi
    UINT64_C(3714613248),	// GLOBAL_ATOMIC_OR_X2_SADDR_gfx10
    UINT64_C(3718545408),	// GLOBAL_ATOMIC_OR_X2_SADDR_vi
    UINT64_C(35184375803445248),	// GLOBAL_ATOMIC_OR_X2_gfx10
    UINT64_C(35747325760798720),	// GLOBAL_ATOMIC_OR_X2_vi
    UINT64_C(35184375795056640),	// GLOBAL_ATOMIC_OR_gfx10
    UINT64_C(35747325752410112),	// GLOBAL_ATOMIC_OR_vi
    UINT64_C(3711467520),	// GLOBAL_ATOMIC_PK_ADD_F16_SADDR_vi
    UINT64_C(35747325753720832),	// GLOBAL_ATOMIC_PK_ADD_F16_vi
    UINT64_C(35184375794335744),	// GLOBAL_ATOMIC_SMAX_RTN_gfx10
    UINT64_C(35747325751689216),	// GLOBAL_ATOMIC_SMAX_RTN_vi
    UINT64_C(3705503744),	// GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx10
    UINT64_C(3709435904),	// GLOBAL_ATOMIC_SMAX_SADDR_RTN_vi
    UINT64_C(3705438208),	// GLOBAL_ATOMIC_SMAX_SADDR_gfx10
    UINT64_C(3709370368),	// GLOBAL_ATOMIC_SMAX_SADDR_vi
    UINT64_C(35184375802724352),	// GLOBAL_ATOMIC_SMAX_X2_RTN_gfx10
    UINT64_C(35747325760077824),	// GLOBAL_ATOMIC_SMAX_X2_RTN_vi
    UINT64_C(3713892352),	// GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx10
    UINT64_C(3717824512),	// GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_vi
    UINT64_C(3713826816),	// GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx10
    UINT64_C(3717758976),	// GLOBAL_ATOMIC_SMAX_X2_SADDR_vi
    UINT64_C(35184375802658816),	// GLOBAL_ATOMIC_SMAX_X2_gfx10
    UINT64_C(35747325760012288),	// GLOBAL_ATOMIC_SMAX_X2_vi
    UINT64_C(35184375794270208),	// GLOBAL_ATOMIC_SMAX_gfx10
    UINT64_C(35747325751623680),	// GLOBAL_ATOMIC_SMAX_vi
    UINT64_C(35184375793811456),	// GLOBAL_ATOMIC_SMIN_RTN_gfx10
    UINT64_C(35747325751164928),	// GLOBAL_ATOMIC_SMIN_RTN_vi
    UINT64_C(3704979456),	// GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx10
    UINT64_C(3708911616),	// GLOBAL_ATOMIC_SMIN_SADDR_RTN_vi
    UINT64_C(3704913920),	// GLOBAL_ATOMIC_SMIN_SADDR_gfx10
    UINT64_C(3708846080),	// GLOBAL_ATOMIC_SMIN_SADDR_vi
    UINT64_C(35184375802200064),	// GLOBAL_ATOMIC_SMIN_X2_RTN_gfx10
    UINT64_C(35747325759553536),	// GLOBAL_ATOMIC_SMIN_X2_RTN_vi
    UINT64_C(3713368064),	// GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx10
    UINT64_C(3717300224),	// GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_vi
    UINT64_C(3713302528),	// GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx10
    UINT64_C(3717234688),	// GLOBAL_ATOMIC_SMIN_X2_SADDR_vi
    UINT64_C(35184375802134528),	// GLOBAL_ATOMIC_SMIN_X2_gfx10
    UINT64_C(35747325759488000),	// GLOBAL_ATOMIC_SMIN_X2_vi
    UINT64_C(35184375793745920),	// GLOBAL_ATOMIC_SMIN_gfx10
    UINT64_C(35747325751099392),	// GLOBAL_ATOMIC_SMIN_vi
    UINT64_C(35184375793287168),	// GLOBAL_ATOMIC_SUB_RTN_gfx10
    UINT64_C(35747325750902784),	// GLOBAL_ATOMIC_SUB_RTN_vi
    UINT64_C(3704455168),	// GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx10
    UINT64_C(3708649472),	// GLOBAL_ATOMIC_SUB_SADDR_RTN_vi
    UINT64_C(3704389632),	// GLOBAL_ATOMIC_SUB_SADDR_gfx10
    UINT64_C(3708583936),	// GLOBAL_ATOMIC_SUB_SADDR_vi
    UINT64_C(35184375801675776),	// GLOBAL_ATOMIC_SUB_X2_RTN_gfx10
    UINT64_C(35747325759291392),	// GLOBAL_ATOMIC_SUB_X2_RTN_vi
    UINT64_C(3712843776),	// GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx10
    UINT64_C(3717038080),	// GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_vi
    UINT64_C(3712778240),	// GLOBAL_ATOMIC_SUB_X2_SADDR_gfx10
    UINT64_C(3716972544),	// GLOBAL_ATOMIC_SUB_X2_SADDR_vi
    UINT64_C(35184375801610240),	// GLOBAL_ATOMIC_SUB_X2_gfx10
    UINT64_C(35747325759225856),	// GLOBAL_ATOMIC_SUB_X2_vi
    UINT64_C(35184375793221632),	// GLOBAL_ATOMIC_SUB_gfx10
    UINT64_C(35747325750837248),	// GLOBAL_ATOMIC_SUB_vi
    UINT64_C(35184375792500736),	// GLOBAL_ATOMIC_SWAP_RTN_gfx10
    UINT64_C(35747325750116352),	// GLOBAL_ATOMIC_SWAP_RTN_vi
    UINT64_C(3703668736),	// GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx10
    UINT64_C(3707863040),	// GLOBAL_ATOMIC_SWAP_SADDR_RTN_vi
    UINT64_C(3703603200),	// GLOBAL_ATOMIC_SWAP_SADDR_gfx10
    UINT64_C(3707797504),	// GLOBAL_ATOMIC_SWAP_SADDR_vi
    UINT64_C(35184375800889344),	// GLOBAL_ATOMIC_SWAP_X2_RTN_gfx10
    UINT64_C(35747325758504960),	// GLOBAL_ATOMIC_SWAP_X2_RTN_vi
    UINT64_C(3712057344),	// GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx10
    UINT64_C(3716251648),	// GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_vi
    UINT64_C(3711991808),	// GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx10
    UINT64_C(3716186112),	// GLOBAL_ATOMIC_SWAP_X2_SADDR_vi
    UINT64_C(35184375800823808),	// GLOBAL_ATOMIC_SWAP_X2_gfx10
    UINT64_C(35747325758439424),	// GLOBAL_ATOMIC_SWAP_X2_vi
    UINT64_C(35184375792435200),	// GLOBAL_ATOMIC_SWAP_gfx10
    UINT64_C(35747325750050816),	// GLOBAL_ATOMIC_SWAP_vi
    UINT64_C(35184375794597888),	// GLOBAL_ATOMIC_UMAX_RTN_gfx10
    UINT64_C(35747325751951360),	// GLOBAL_ATOMIC_UMAX_RTN_vi
    UINT64_C(3705765888),	// GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx10
    UINT64_C(3709698048),	// GLOBAL_ATOMIC_UMAX_SADDR_RTN_vi
    UINT64_C(3705700352),	// GLOBAL_ATOMIC_UMAX_SADDR_gfx10
    UINT64_C(3709632512),	// GLOBAL_ATOMIC_UMAX_SADDR_vi
    UINT64_C(35184375802986496),	// GLOBAL_ATOMIC_UMAX_X2_RTN_gfx10
    UINT64_C(35747325760339968),	// GLOBAL_ATOMIC_UMAX_X2_RTN_vi
    UINT64_C(3714154496),	// GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx10
    UINT64_C(3718086656),	// GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_vi
    UINT64_C(3714088960),	// GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx10
    UINT64_C(3718021120),	// GLOBAL_ATOMIC_UMAX_X2_SADDR_vi
    UINT64_C(35184375802920960),	// GLOBAL_ATOMIC_UMAX_X2_gfx10
    UINT64_C(35747325760274432),	// GLOBAL_ATOMIC_UMAX_X2_vi
    UINT64_C(35184375794532352),	// GLOBAL_ATOMIC_UMAX_gfx10
    UINT64_C(35747325751885824),	// GLOBAL_ATOMIC_UMAX_vi
    UINT64_C(35184375794073600),	// GLOBAL_ATOMIC_UMIN_RTN_gfx10
    UINT64_C(35747325751427072),	// GLOBAL_ATOMIC_UMIN_RTN_vi
    UINT64_C(3705241600),	// GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx10
    UINT64_C(3709173760),	// GLOBAL_ATOMIC_UMIN_SADDR_RTN_vi
    UINT64_C(3705176064),	// GLOBAL_ATOMIC_UMIN_SADDR_gfx10
    UINT64_C(3709108224),	// GLOBAL_ATOMIC_UMIN_SADDR_vi
    UINT64_C(35184375802462208),	// GLOBAL_ATOMIC_UMIN_X2_RTN_gfx10
    UINT64_C(35747325759815680),	// GLOBAL_ATOMIC_UMIN_X2_RTN_vi
    UINT64_C(3713630208),	// GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx10
    UINT64_C(3717562368),	// GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_vi
    UINT64_C(3713564672),	// GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx10
    UINT64_C(3717496832),	// GLOBAL_ATOMIC_UMIN_X2_SADDR_vi
    UINT64_C(35184375802396672),	// GLOBAL_ATOMIC_UMIN_X2_gfx10
    UINT64_C(35747325759750144),	// GLOBAL_ATOMIC_UMIN_X2_vi
    UINT64_C(35184375794008064),	// GLOBAL_ATOMIC_UMIN_gfx10
    UINT64_C(35747325751361536),	// GLOBAL_ATOMIC_UMIN_vi
    UINT64_C(35184375795384320),	// GLOBAL_ATOMIC_XOR_RTN_gfx10
    UINT64_C(35747325752737792),	// GLOBAL_ATOMIC_XOR_RTN_vi
    UINT64_C(3706552320),	// GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx10
    UINT64_C(3710484480),	// GLOBAL_ATOMIC_XOR_SADDR_RTN_vi
    UINT64_C(3706486784),	// GLOBAL_ATOMIC_XOR_SADDR_gfx10
    UINT64_C(3710418944),	// GLOBAL_ATOMIC_XOR_SADDR_vi
    UINT64_C(35184375803772928),	// GLOBAL_ATOMIC_XOR_X2_RTN_gfx10
    UINT64_C(35747325761126400),	// GLOBAL_ATOMIC_XOR_X2_RTN_vi
    UINT64_C(3714940928),	// GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx10
    UINT64_C(3718873088),	// GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_vi
    UINT64_C(3714875392),	// GLOBAL_ATOMIC_XOR_X2_SADDR_gfx10
    UINT64_C(3718807552),	// GLOBAL_ATOMIC_XOR_X2_SADDR_vi
    UINT64_C(35184375803707392),	// GLOBAL_ATOMIC_XOR_X2_gfx10
    UINT64_C(35747325761060864),	// GLOBAL_ATOMIC_XOR_X2_vi
    UINT64_C(35184375795318784),	// GLOBAL_ATOMIC_XOR_gfx10
    UINT64_C(35747325752672256),	// GLOBAL_ATOMIC_XOR_vi
    UINT64_C(3694428160),	// GLOBAL_LOAD_DWORDX2_SADDR_gfx10
    UINT64_C(3696525312),	// GLOBAL_LOAD_DWORDX2_SADDR_vi
    UINT64_C(35184375783260160),	// GLOBAL_LOAD_DWORDX2_gfx10
    UINT64_C(35747325738778624),	// GLOBAL_LOAD_DWORDX2_vi
    UINT64_C(3694952448),	// GLOBAL_LOAD_DWORDX3_SADDR_gfx10
    UINT64_C(3696787456),	// GLOBAL_LOAD_DWORDX3_SADDR_vi
    UINT64_C(35184375783784448),	// GLOBAL_LOAD_DWORDX3_gfx10
    UINT64_C(35747325739040768),	// GLOBAL_LOAD_DWORDX3_vi
    UINT64_C(3694690304),	// GLOBAL_LOAD_DWORDX4_SADDR_gfx10
    UINT64_C(3697049600),	// GLOBAL_LOAD_DWORDX4_SADDR_vi
    UINT64_C(35184375783522304),	// GLOBAL_LOAD_DWORDX4_gfx10
    UINT64_C(35747325739302912),	// GLOBAL_LOAD_DWORDX4_vi
    UINT64_C(3694166016),	// GLOBAL_LOAD_DWORD_SADDR_gfx10
    UINT64_C(3696263168),	// GLOBAL_LOAD_DWORD_SADDR_vi
    UINT64_C(35184375782998016),	// GLOBAL_LOAD_DWORD_gfx10
    UINT64_C(35747325738516480),	// GLOBAL_LOAD_DWORD_vi
    UINT64_C(3700195328),	// GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx10
    UINT64_C(3700195328),	// GLOBAL_LOAD_SBYTE_D16_HI_SADDR_vi
    UINT64_C(35184375789027328),	// GLOBAL_LOAD_SBYTE_D16_HI_gfx10
    UINT64_C(35747325742448640),	// GLOBAL_LOAD_SBYTE_D16_HI_vi
    UINT64_C(3699933184),	// GLOBAL_LOAD_SBYTE_D16_SADDR_gfx10
    UINT64_C(3699933184),	// GLOBAL_LOAD_SBYTE_D16_SADDR_vi
    UINT64_C(35184375788765184),	// GLOBAL_LOAD_SBYTE_D16_gfx10
    UINT64_C(35747325742186496),	// GLOBAL_LOAD_SBYTE_D16_vi
    UINT64_C(3693379584),	// GLOBAL_LOAD_SBYTE_SADDR_gfx10
    UINT64_C(3695476736),	// GLOBAL_LOAD_SBYTE_SADDR_vi
    UINT64_C(35184375782211584),	// GLOBAL_LOAD_SBYTE_gfx10
    UINT64_C(35747325737730048),	// GLOBAL_LOAD_SBYTE_vi
    UINT64_C(3700719616),	// GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx10
    UINT64_C(3700719616),	// GLOBAL_LOAD_SHORT_D16_HI_SADDR_vi
    UINT64_C(35184375789551616),	// GLOBAL_LOAD_SHORT_D16_HI_gfx10
    UINT64_C(35747325742972928),	// GLOBAL_LOAD_SHORT_D16_HI_vi
    UINT64_C(3700457472),	// GLOBAL_LOAD_SHORT_D16_SADDR_gfx10
    UINT64_C(3700457472),	// GLOBAL_LOAD_SHORT_D16_SADDR_vi
    UINT64_C(35184375789289472),	// GLOBAL_LOAD_SHORT_D16_gfx10
    UINT64_C(35747325742710784),	// GLOBAL_LOAD_SHORT_D16_vi
    UINT64_C(3693903872),	// GLOBAL_LOAD_SSHORT_SADDR_gfx10
    UINT64_C(3696001024),	// GLOBAL_LOAD_SSHORT_SADDR_vi
    UINT64_C(35184375782735872),	// GLOBAL_LOAD_SSHORT_gfx10
    UINT64_C(35747325738254336),	// GLOBAL_LOAD_SSHORT_vi
    UINT64_C(3699671040),	// GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx10
    UINT64_C(3699671040),	// GLOBAL_LOAD_UBYTE_D16_HI_SADDR_vi
    UINT64_C(35184375788503040),	// GLOBAL_LOAD_UBYTE_D16_HI_gfx10
    UINT64_C(35747325741924352),	// GLOBAL_LOAD_UBYTE_D16_HI_vi
    UINT64_C(3699408896),	// GLOBAL_LOAD_UBYTE_D16_SADDR_gfx10
    UINT64_C(3699408896),	// GLOBAL_LOAD_UBYTE_D16_SADDR_vi
    UINT64_C(35184375788240896),	// GLOBAL_LOAD_UBYTE_D16_gfx10
    UINT64_C(35747325741662208),	// GLOBAL_LOAD_UBYTE_D16_vi
    UINT64_C(3693117440),	// GLOBAL_LOAD_UBYTE_SADDR_gfx10
    UINT64_C(3695214592),	// GLOBAL_LOAD_UBYTE_SADDR_vi
    UINT64_C(35184375781949440),	// GLOBAL_LOAD_UBYTE_gfx10
    UINT64_C(35747325737467904),	// GLOBAL_LOAD_UBYTE_vi
    UINT64_C(3693641728),	// GLOBAL_LOAD_USHORT_SADDR_gfx10
    UINT64_C(3695738880),	// GLOBAL_LOAD_USHORT_SADDR_vi
    UINT64_C(35184375782473728),	// GLOBAL_LOAD_USHORT_gfx10
    UINT64_C(35747325737992192),	// GLOBAL_LOAD_USHORT_vi
    UINT64_C(3697573888),	// GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx10
    UINT64_C(3697573888),	// GLOBAL_STORE_BYTE_D16_HI_SADDR_vi
    UINT64_C(35184375786405888),	// GLOBAL_STORE_BYTE_D16_HI_gfx10
    UINT64_C(35747325739827200),	// GLOBAL_STORE_BYTE_D16_HI_vi
    UINT64_C(3697311744),	// GLOBAL_STORE_BYTE_SADDR_gfx10
    UINT64_C(3697311744),	// GLOBAL_STORE_BYTE_SADDR_vi
    UINT64_C(35184375786143744),	// GLOBAL_STORE_BYTE_gfx10
    UINT64_C(35747325739565056),	// GLOBAL_STORE_BYTE_vi
    UINT64_C(3698622464),	// GLOBAL_STORE_DWORDX2_SADDR_gfx10
    UINT64_C(3698622464),	// GLOBAL_STORE_DWORDX2_SADDR_vi
    UINT64_C(35184375787454464),	// GLOBAL_STORE_DWORDX2_gfx10
    UINT64_C(35747325740875776),	// GLOBAL_STORE_DWORDX2_vi
    UINT64_C(3699146752),	// GLOBAL_STORE_DWORDX3_SADDR_gfx10
    UINT64_C(3698884608),	// GLOBAL_STORE_DWORDX3_SADDR_vi
    UINT64_C(35184375787978752),	// GLOBAL_STORE_DWORDX3_gfx10
    UINT64_C(35747325741137920),	// GLOBAL_STORE_DWORDX3_vi
    UINT64_C(3698884608),	// GLOBAL_STORE_DWORDX4_SADDR_gfx10
    UINT64_C(3699146752),	// GLOBAL_STORE_DWORDX4_SADDR_vi
    UINT64_C(35184375787716608),	// GLOBAL_STORE_DWORDX4_gfx10
    UINT64_C(35747325741400064),	// GLOBAL_STORE_DWORDX4_vi
    UINT64_C(3698360320),	// GLOBAL_STORE_DWORD_SADDR_gfx10
    UINT64_C(3698360320),	// GLOBAL_STORE_DWORD_SADDR_vi
    UINT64_C(35184375787192320),	// GLOBAL_STORE_DWORD_gfx10
    UINT64_C(35747325740613632),	// GLOBAL_STORE_DWORD_vi
    UINT64_C(3698098176),	// GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx10
    UINT64_C(3698098176),	// GLOBAL_STORE_SHORT_D16_HI_SADDR_vi
    UINT64_C(35184375786930176),	// GLOBAL_STORE_SHORT_D16_HI_gfx10
    UINT64_C(35747325740351488),	// GLOBAL_STORE_SHORT_D16_HI_vi
    UINT64_C(3697836032),	// GLOBAL_STORE_SHORT_SADDR_gfx10
    UINT64_C(3697836032),	// GLOBAL_STORE_SHORT_SADDR_vi
    UINT64_C(35184375786668032),	// GLOBAL_STORE_SHORT_gfx10
    UINT64_C(35747325740089344),	// GLOBAL_STORE_SHORT_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V1_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V1_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V1_V1_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V2_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V1_V2_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V2_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V1_V2_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V3_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V1_V3_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V3_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V1_V3_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V4_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V1_V4_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_V4_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V1_V4_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V1_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V1_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V2_V1_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V2_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V2_V2_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V2_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V2_V2_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V3_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V2_V3_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V3_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V2_V3_vi
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V4_gfx10
    UINT64_C(4030988290),	// IMAGE_ATOMIC_ADD_V2_V4_nsa_gfx10
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_V4_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V2_V4_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V1_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V1_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V1_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V2_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V1_V2_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V2_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V2_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V3_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V1_V3_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V3_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V3_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V4_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V1_V4_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V4_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_V4_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V1_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V1_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V1_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V2_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V2_V2_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V2_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V2_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V3_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V2_V3_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V3_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V3_vi
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V4_gfx10
    UINT64_C(4032823298),	// IMAGE_ATOMIC_AND_V2_V4_nsa_gfx10
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V4_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_V4_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V1_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V1_V1_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V1_V2_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V2_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V1_V2_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V1_V3_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V3_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V1_V3_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V1_V4_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_V4_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V1_V4_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V1_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V2_V1_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V2_V2_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V2_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V2_V2_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V2_V3_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V3_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V2_V3_vi
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx10
    UINT64_C(4030726146),	// IMAGE_ATOMIC_CMPSWAP_V2_V4_nsa_gfx10
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_V4_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V2_V4_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V1_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V1_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V1_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V2_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V1_V2_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V2_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V2_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V3_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V1_V3_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V3_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V3_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V4_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V1_V4_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V4_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_V4_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V1_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V1_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V1_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V2_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V2_V2_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V2_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V2_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V3_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V2_V3_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V3_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V3_vi
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V4_gfx10
    UINT64_C(4033871874),	// IMAGE_ATOMIC_DEC_V2_V4_nsa_gfx10
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V4_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_V4_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V1_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V1_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V1_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V2_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V1_V2_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V2_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V2_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V3_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V1_V3_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V3_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V3_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V4_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V1_V4_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V4_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_V4_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V1_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V1_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V1_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V2_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V2_V2_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V2_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V2_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V3_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V2_V3_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V3_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V3_vi
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V4_gfx10
    UINT64_C(4033609730),	// IMAGE_ATOMIC_INC_V2_V4_nsa_gfx10
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V4_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_V4_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V1_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V1_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V1_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V2_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V1_V2_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V2_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V2_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V3_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V1_V3_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V3_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V3_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V4_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V1_V4_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V4_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_V4_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V1_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V1_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V1_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V2_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V2_V2_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V2_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V2_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V3_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V2_V3_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V3_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V3_vi
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V4_gfx10
    UINT64_C(4033085442),	// IMAGE_ATOMIC_OR_V2_V4_nsa_gfx10
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V4_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_V4_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V1_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V1_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V1_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V2_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V1_V2_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V2_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V2_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V3_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V1_V3_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V3_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V3_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V4_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V1_V4_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V4_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_V4_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V1_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V1_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V1_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V2_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V2_V2_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V2_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V2_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V3_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V2_V3_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V3_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V3_vi
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V4_gfx10
    UINT64_C(4032299010),	// IMAGE_ATOMIC_SMAX_V2_V4_nsa_gfx10
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V4_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_V4_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V1_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V1_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V1_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V2_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V1_V2_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V2_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V2_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V3_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V1_V3_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V3_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V3_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V4_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V1_V4_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V4_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_V4_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V1_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V1_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V1_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V2_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V2_V2_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V2_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V2_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V3_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V2_V3_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V3_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V3_vi
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V4_gfx10
    UINT64_C(4031774722),	// IMAGE_ATOMIC_SMIN_V2_V4_nsa_gfx10
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V4_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_V4_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V1_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V1_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V1_V1_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V2_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V1_V2_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V2_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V1_V2_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V3_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V1_V3_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V3_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V1_V3_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V4_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V1_V4_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_V4_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V1_V4_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V1_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V1_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V2_V1_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V2_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V2_V2_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V2_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V2_V2_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V3_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V2_V3_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V3_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V2_V3_vi
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V4_gfx10
    UINT64_C(4031250434),	// IMAGE_ATOMIC_SUB_V2_V4_nsa_gfx10
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_V4_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V2_V4_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V1_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V1_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V1_V1_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V2_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V1_V2_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V2_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V1_V2_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V3_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V1_V3_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V3_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V1_V3_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V4_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V1_V4_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_V4_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V1_V4_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V1_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V1_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V2_V1_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V2_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V2_V2_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V2_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V2_V2_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V3_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V2_V3_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V3_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V2_V3_vi
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V4_gfx10
    UINT64_C(4030464002),	// IMAGE_ATOMIC_SWAP_V2_V4_nsa_gfx10
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_V4_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V2_V4_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V1_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V1_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V1_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V2_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V1_V2_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V2_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V2_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V3_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V1_V3_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V3_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V3_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V4_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V1_V4_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V4_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_V4_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V1_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V1_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V1_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V2_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V2_V2_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V2_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V2_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V3_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V2_V3_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V3_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V3_vi
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V4_gfx10
    UINT64_C(4032561154),	// IMAGE_ATOMIC_UMAX_V2_V4_nsa_gfx10
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V4_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_V4_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V1_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V1_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V1_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V2_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V1_V2_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V2_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V2_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V3_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V1_V3_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V3_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V3_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V4_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V1_V4_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V4_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_V4_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V1_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V1_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V1_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V2_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V2_V2_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V2_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V2_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V3_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V2_V3_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V3_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V3_vi
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V4_gfx10
    UINT64_C(4032036866),	// IMAGE_ATOMIC_UMIN_V2_V4_nsa_gfx10
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V4_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_V4_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V1_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V1_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V1_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V2_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V1_V2_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V2_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V2_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V3_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V1_V3_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V3_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V3_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V4_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V1_V4_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V4_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_V4_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V1_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V1_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V1_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V2_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V2_V2_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V2_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V2_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V3_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V2_V3_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V3_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V3_vi
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V4_gfx10
    UINT64_C(4033347586),	// IMAGE_ATOMIC_XOR_V2_V4_nsa_gfx10
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V4_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_V4_vi
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V3
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V3_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V4_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4049076228),	// IMAGE_GATHER4_B_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V8_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V3
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V3_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V4_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4049076228),	// IMAGE_GATHER4_B_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V8_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V3
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V3_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V4_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4049076226),	// IMAGE_GATHER4_B_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4049076228),	// IMAGE_GATHER4_B_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V5_V8_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V2_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V2_V2_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V3
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V3_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V2_V3_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V4_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V2_V4_nsa_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V2_V5_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V8_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V2_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V4_V2_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V3
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V3_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V4_V3_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V4_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V4_V4_nsa_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V4_V5_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V8_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V2_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V5_V2_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V3
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V3_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V5_V3_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V4_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V5_V4_nsa_gfx10
    UINT64_C(4044881922),	// IMAGE_GATHER4_B_CL_V5_V5_nsa_gfx10
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V5_V8_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V3
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V3_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V2_V3_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V4_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V2_V4_nsa_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V2_V5_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V8_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V3
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V3_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V4_V3_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V4_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V4_V4_nsa_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V4_V5_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V8_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V3
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V3_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V5_V3_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V4_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V5_V4_nsa_gfx10
    UINT64_C(4048814082),	// IMAGE_GATHER4_B_O_V5_V5_nsa_gfx10
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V5_V8_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V2_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V2_V2_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V3
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V3_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V2_V3_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V4_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V2_V4_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V2_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V4_V2_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V3
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V3_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V4_V3_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V4_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V4_V4_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V2_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V5_V2_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V3
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V3_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V5_V3_nsa_gfx10
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V5_V4_gfx10
    UINT64_C(4044619778),	// IMAGE_GATHER4_B_V5_V4_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V2_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V2_V2_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V3
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V3_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V4_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V8_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V2_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V4_V2_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V3
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V3_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V4_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V8_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V2_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V5_V2_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V3
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V3_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V4_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4047765506),	// IMAGE_GATHER4_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V5_V8_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V1_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V2_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V2_V2_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V3
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V3_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V2_V3_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V4_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V2_V4_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V1_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V2_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V4_V2_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V3
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V3_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V4_V3_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V4_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V4_V4_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V1_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V2_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V5_V2_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V3
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V3_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V5_V3_nsa_gfx10
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V5_V4_gfx10
    UINT64_C(4043571202),	// IMAGE_GATHER4_CL_V5_V4_nsa_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V4_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V2_V7_nsa_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V8_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V4_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V4_V7_nsa_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V8_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V5_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V5_V4_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4051173378),	// IMAGE_GATHER4_C_B_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4051173380),	// IMAGE_GATHER4_C_B_CL_O_V5_V7_nsa_gfx10
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V5_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V5_V8_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V3
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V3_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V2_V3_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V4_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V2_V4_nsa_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V2_V5_nsa_gfx10
    UINT64_C(4046979076),	// IMAGE_GATHER4_C_B_CL_V2_V6_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V8_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V3
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V3_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V4_V3_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V4_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V4_V4_nsa_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V4_V5_nsa_gfx10
    UINT64_C(4046979076),	// IMAGE_GATHER4_C_B_CL_V4_V6_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V8_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V3
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V3_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V5_V3_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V4_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V5_V4_nsa_gfx10
    UINT64_C(4046979074),	// IMAGE_GATHER4_C_B_CL_V5_V5_nsa_gfx10
    UINT64_C(4046979076),	// IMAGE_GATHER4_C_B_CL_V5_V6_nsa_gfx10
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V5_V8_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V4_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V2_V4_nsa_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V2_V5_nsa_gfx10
    UINT64_C(4050911236),	// IMAGE_GATHER4_C_B_O_V2_V6_nsa_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V8_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V4_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V4_V4_nsa_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V4_V5_nsa_gfx10
    UINT64_C(4050911236),	// IMAGE_GATHER4_C_B_O_V4_V6_nsa_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V8_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V5_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V5_V4_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V5_V4_nsa_gfx10
    UINT64_C(4050911234),	// IMAGE_GATHER4_C_B_O_V5_V5_nsa_gfx10
    UINT64_C(4050911236),	// IMAGE_GATHER4_C_B_O_V5_V6_nsa_gfx10
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V5_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V5_V8_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V3
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V3_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V2_V3_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V4_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V2_V4_nsa_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V2_V5_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V8_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V3
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V3_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V4_V3_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V4_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V4_V4_nsa_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V4_V5_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V8_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V3
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V3_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V5_V3_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V4_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V5_V4_nsa_gfx10
    UINT64_C(4046716930),	// IMAGE_GATHER4_C_B_V5_V5_nsa_gfx10
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V5_V8_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V3
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V3_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V4_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4049862660),	// IMAGE_GATHER4_C_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V8_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V3
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V3_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V4_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4049862660),	// IMAGE_GATHER4_C_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V8_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V3
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V3_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V4_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4049862658),	// IMAGE_GATHER4_C_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4049862660),	// IMAGE_GATHER4_C_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V5_V8_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V2_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V2_V2_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V3
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V3_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V2_V3_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V4_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V2_V4_nsa_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V2_V5_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V8_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V2_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V4_V2_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V3
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V3_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V4_V3_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V4_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V4_V4_nsa_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V4_V5_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V8_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V2_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V5_V2_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V3
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V3_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V5_V3_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V4_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V5_V4_nsa_gfx10
    UINT64_C(4045668354),	// IMAGE_GATHER4_C_CL_V5_V5_nsa_gfx10
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V5_V8_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V3
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V3_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V2_V3_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V4_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V2_V4_nsa_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V2_V5_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V8_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V3
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V3_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V4_V3_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V4_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V4_V4_nsa_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V4_V5_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V8_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V3
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V3_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V5_V3_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V4_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V5_V4_nsa_gfx10
    UINT64_C(4051435522),	// IMAGE_GATHER4_C_LZ_O_V5_V5_nsa_gfx10
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V5_V8_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V2_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V2_V2_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V3
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V3_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V2_V3_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V4_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V2_V4_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V2_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V4_V2_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V3
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V3_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V4_V3_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V4_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V4_V4_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V2_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V5_V2_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V3
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V3_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V5_V3_nsa_gfx10
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V5_V4_gfx10
    UINT64_C(4047241218),	// IMAGE_GATHER4_C_LZ_V5_V4_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V3
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V3_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V2_V3_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V4_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V2_V4_nsa_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V2_V5_nsa_gfx10
    UINT64_C(4050649092),	// IMAGE_GATHER4_C_L_O_V2_V6_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V8_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V3
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V3_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V4_V3_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V4_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V4_V4_nsa_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V4_V5_nsa_gfx10
    UINT64_C(4050649092),	// IMAGE_GATHER4_C_L_O_V4_V6_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V8_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V3
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V3_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V5_V3_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V4_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V5_V4_nsa_gfx10
    UINT64_C(4050649090),	// IMAGE_GATHER4_C_L_O_V5_V5_nsa_gfx10
    UINT64_C(4050649092),	// IMAGE_GATHER4_C_L_O_V5_V6_nsa_gfx10
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V5_V8_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V2_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V2_V2_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V3
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V3_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V2_V3_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V4_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V2_V4_nsa_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V2_V5_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V8_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V2_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V4_V2_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V3
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V3_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V4_V3_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V4_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V4_V4_nsa_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V4_V5_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V8_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V2_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V5_V2_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V3
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V3_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V5_V3_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V4_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V5_V4_nsa_gfx10
    UINT64_C(4046454786),	// IMAGE_GATHER4_C_L_V5_V5_nsa_gfx10
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V5_V8_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V3
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V3_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V2_V3_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V4_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V2_V4_nsa_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V2_V5_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V8_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V3
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V3_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V4_V3_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V4_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V4_V4_nsa_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V4_V5_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V8_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V3
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V3_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V5_V3_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V4_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V5_V4_nsa_gfx10
    UINT64_C(4049600514),	// IMAGE_GATHER4_C_O_V5_V5_nsa_gfx10
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V5_V8_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V2_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V2_V2_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V3
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V3_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V2_V3_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V4_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V2_V4_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V2_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V4_V2_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V3
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V3_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V4_V3_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V4_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V4_V4_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V2_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V5_V2_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V3
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V3_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V5_V3_nsa_gfx10
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V5_V4_gfx10
    UINT64_C(4045406210),	// IMAGE_GATHER4_C_V5_V4_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V2_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V2_V2_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V3
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V3_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V2_V3_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V4_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V2_V4_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V2_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V4_V2_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V3
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V3_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V4_V3_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V4_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V4_V4_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V2_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V5_V2_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V3
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V3_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V5_V3_nsa_gfx10
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V5_V4_gfx10
    UINT64_C(4049338370),	// IMAGE_GATHER4_LZ_O_V5_V4_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V1_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V2_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V2_V2_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V3
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V3_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V2_V3_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V4_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V1_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V2_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V4_V2_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V3
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V3_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V4_V3_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V4_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V1_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V2_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V5_V2_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V3
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V3_gfx10
    UINT64_C(4045144066),	// IMAGE_GATHER4_LZ_V5_V3_nsa_gfx10
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V5_V4_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V2_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V2_V2_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V3
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V3_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V2_V3_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V4_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V2_V4_nsa_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V2_V5_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V8_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V2_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V4_V2_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V3
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V3_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V4_V3_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V4_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V4_V4_nsa_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V4_V5_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V8_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V2_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V5_V2_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V3
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V3_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V5_V3_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V4_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V5_V4_nsa_gfx10
    UINT64_C(4048551938),	// IMAGE_GATHER4_L_O_V5_V5_nsa_gfx10
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V5_V8_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V1_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V2_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V2_V2_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V3
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V3_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V2_V3_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V4_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V2_V4_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V1_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V2_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V4_V2_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V3
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V3_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V4_V3_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V4_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V4_V4_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V1_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V2_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V5_V2_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V3
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V3_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V5_V3_nsa_gfx10
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V5_V4_gfx10
    UINT64_C(4044357634),	// IMAGE_GATHER4_L_V5_V4_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V2_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V2_V2_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V3
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V3_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V2_V3_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V4_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V2_V4_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V2_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V4_V2_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V3
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V3_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V4_V3_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V4_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V4_V4_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V2_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V5_V2_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V3
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V3_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V5_V3_nsa_gfx10
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V5_V4_gfx10
    UINT64_C(4047503362),	// IMAGE_GATHER4_O_V5_V4_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V1_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V2_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V2_V2_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V3
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V3_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V2_V3_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V4_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V1_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V2_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V4_V2_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V3
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V3_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V4_V3_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V4_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V1_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V2_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V5_V2_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V3
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V3_gfx10
    UINT64_C(4043309058),	// IMAGE_GATHER4_V5_V3_nsa_gfx10
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V5_V4_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V1_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V2_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V1_V2_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V3
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V3_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V1_V3_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V4_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V1_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V2_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V2_V2_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V3
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V3_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V2_V3_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V4_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V1_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V2_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V3_V2_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V3
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V3_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V3_V3_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V4_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V1_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V2_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V4_V2_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V3
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V3_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V4_V3_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V4_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V1_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V2_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V5_V2_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V3
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V3_gfx10
    UINT64_C(4051697666),	// IMAGE_GET_LOD_V5_V3_nsa_gfx10
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V5_V4_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V1_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V2_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V1_V2_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V3
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V3_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V1_V3_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V4_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V1_V4_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V1_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V2_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V2_V2_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V3
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V3_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V2_V3_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V4_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V2_V4_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V1_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V2_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V3_V2_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V3
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V3_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V3_V3_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V4_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V3_V4_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V1_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V2_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V4_V2_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V3
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V3_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V4_V3_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V4_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V4_V4_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V1_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V2_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V5_V2_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V3
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V3_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V5_V3_nsa_gfx10
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V5_V4_gfx10
    UINT64_C(4030201858),	// IMAGE_GET_RESINFO_V5_V4_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V1
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V2
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V2_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V3
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V3_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V4
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V1_V4_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V1
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V2
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V2_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V3
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V3_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V4
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V2_V4_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V1
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V2
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V2_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V3
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V3_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V4
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V3_V4_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V1
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V2
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V2_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V3
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V3_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V4
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V4_V4_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V1
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V2
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V2_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V3
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V3_nsa_gfx10
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V4
    UINT64_C(4027842560),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx10
    UINT64_C(4027842562),	// IMAGE_LOAD_MIP_PCK_SGN_V5_V4_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V1
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V1_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V2
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V2_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V1_V2_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V3
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V3_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V1_V3_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V4
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V1_V4_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V1_V4_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V1
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V1_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V2
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V2_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V2_V2_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V3
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V3_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V2_V3_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V4
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V2_V4_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V2_V4_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V1
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V1_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V2
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V2_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V3_V2_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V3
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V3_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V3_V3_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V4
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V3_V4_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V3_V4_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V1
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V1_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V2
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V2_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V4_V2_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V3
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V3_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V4_V3_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V4
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V4_V4_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V4_V4_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V1
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V1_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V2
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V2_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V5_V2_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V3
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V3_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V5_V3_nsa_gfx10
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V4
    UINT64_C(4027580416),	// IMAGE_LOAD_MIP_PCK_V5_V4_gfx10
    UINT64_C(4027580418),	// IMAGE_LOAD_MIP_PCK_V5_V4_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V1_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V2_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V1_V2_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V3
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V3_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V1_V3_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V4_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V1_V4_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V1_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V2_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V2_V2_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V3
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V3_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V2_V3_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V4_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V2_V4_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V1_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V2_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V3_V2_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V3
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V3_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V3_V3_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V4_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V3_V4_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V1_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V2_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V4_V2_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V3
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V3_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V4_V3_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V4_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V4_V4_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V1_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V2_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V5_V2_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V3
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V3_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V5_V3_nsa_gfx10
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V5_V4_gfx10
    UINT64_C(4026793986),	// IMAGE_LOAD_MIP_V5_V4_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V1
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V1_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V2
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V2_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V1_V2_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V3
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V3_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V1_V3_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V4
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V1_V4_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V1_V4_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V1
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V1_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V2
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V2_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V2_V2_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V3
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V3_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V2_V3_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V4
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V2_V4_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V2_V4_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V1
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V1_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V2
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V2_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V3_V2_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V3
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V3_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V3_V3_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V4
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V3_V4_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V3_V4_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V1
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V1_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V2
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V2_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V4_V2_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V3
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V3_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V4_V3_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V4
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V4_V4_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V4_V4_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V1
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V1_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V2
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V2_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V5_V2_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V3
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V3_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V5_V3_nsa_gfx10
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V4
    UINT64_C(4027318272),	// IMAGE_LOAD_PCK_SGN_V5_V4_gfx10
    UINT64_C(4027318274),	// IMAGE_LOAD_PCK_SGN_V5_V4_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V1
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V1_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V2
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V2_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V1_V2_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V3
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V3_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V1_V3_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V4
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V1_V4_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V1_V4_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V1
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V1_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V2
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V2_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V2_V2_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V3
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V3_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V2_V3_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V4
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V2_V4_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V2_V4_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V1
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V1_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V2
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V2_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V3_V2_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V3
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V3_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V3_V3_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V4
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V3_V4_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V3_V4_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V1
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V1_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V2
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V2_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V4_V2_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V3
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V3_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V4_V3_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V4
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V4_V4_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V4_V4_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V1
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V1_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V2
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V2_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V5_V2_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V3
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V3_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V5_V3_nsa_gfx10
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V4
    UINT64_C(4027056128),	// IMAGE_LOAD_PCK_V5_V4_gfx10
    UINT64_C(4027056130),	// IMAGE_LOAD_PCK_V5_V4_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V1_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V2_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V1_V2_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V3
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V3_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V1_V3_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V4_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V1_V4_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V1_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V2_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V2_V2_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V3
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V3_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V2_V3_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V4_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V2_V4_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V1_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V2_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V3_V2_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V3
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V3_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V3_V3_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V4_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V3_V4_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V1_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V2_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V4_V2_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V3
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V3_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V4_V3_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V4_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V4_V4_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V1_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V2_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V5_V2_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V3
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V3_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V5_V3_nsa_gfx10
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V5_V4_gfx10
    UINT64_C(4026531842),	// IMAGE_LOAD_V5_V4_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V3
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V3_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V1_V3_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V4_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4040687620),	// IMAGE_SAMPLE_B_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V8_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V3
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V3_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V4_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4040687620),	// IMAGE_SAMPLE_B_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V8_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V3
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V3_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V3_V3_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V4_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4040687620),	// IMAGE_SAMPLE_B_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V8_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V3
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V3_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V4_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4040687620),	// IMAGE_SAMPLE_B_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V8_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V3
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V3_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V4_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4040687618),	// IMAGE_SAMPLE_B_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4040687620),	// IMAGE_SAMPLE_B_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V5_V8_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V2_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V1_V2_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V3
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V3_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V1_V3_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V4_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V1_V4_nsa_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V1_V5_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V8_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V2_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V2_V2_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V3
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V3_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V2_V3_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V4_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V2_V4_nsa_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V2_V5_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V8_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V2_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V3_V2_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V3
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V3_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V3_V3_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V4_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V3_V4_nsa_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V3_V5_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V8_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V2_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V4_V2_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V3
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V3_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V4_V3_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V4_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V4_V4_nsa_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V4_V5_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V8_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V2_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V5_V2_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V3
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V3_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V5_V3_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V4_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V5_V4_nsa_gfx10
    UINT64_C(4036493314),	// IMAGE_SAMPLE_B_CL_V5_V5_nsa_gfx10
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V5_V8_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V3
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V3_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V1_V3_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V4_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V1_V4_nsa_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V1_V5_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V8_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V3
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V3_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V2_V3_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V4_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V2_V4_nsa_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V2_V5_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V8_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V3
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V3_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V3_V3_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V4_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V3_V4_nsa_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V3_V5_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V8_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V3
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V3_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V4_V3_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V4_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V4_V4_nsa_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V4_V5_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V8_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V3
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V3_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V5_V3_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V4_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V5_V4_nsa_gfx10
    UINT64_C(4040425474),	// IMAGE_SAMPLE_B_O_V5_V5_nsa_gfx10
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V5_V8_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V2_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V1_V2_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V3
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V3_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V1_V3_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V4_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V1_V4_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V2_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V2_V2_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V3
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V3_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V2_V3_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V4_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V2_V4_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V2_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V3_V2_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V3
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V3_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V3_V3_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V4_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V3_V4_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V2_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V4_V2_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V3
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V3_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V4_V3_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V4_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V4_V4_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V2_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V5_V2_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V3
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V3_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V5_V3_nsa_gfx10
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V5_V4_gfx10
    UINT64_C(4036231170),	// IMAGE_SAMPLE_B_V5_V4_nsa_gfx10
    UINT64_C(4055105542),	// IMAGE_SAMPLE_CD_CL_O_V1_V11_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V16_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V3
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V3_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V1_V3_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V4_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V8_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V1_V8_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V1_V9_nsa_gfx10
    UINT64_C(4055105542),	// IMAGE_SAMPLE_CD_CL_O_V2_V11_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V16_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V3
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V3_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V4_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V8_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V2_V8_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V2_V9_nsa_gfx10
    UINT64_C(4055105542),	// IMAGE_SAMPLE_CD_CL_O_V3_V11_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V16_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V3
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V3_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V3_V3_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V4_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V8_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V3_V8_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V3_V9_nsa_gfx10
    UINT64_C(4055105542),	// IMAGE_SAMPLE_CD_CL_O_V4_V11_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V16_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V3
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V3_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V4_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V8_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V4_V8_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V4_V9_nsa_gfx10
    UINT64_C(4055105542),	// IMAGE_SAMPLE_CD_CL_O_V5_V11_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V16_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V3
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V3_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V4_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4055105538),	// IMAGE_SAMPLE_CD_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V5_V8_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V5_V8_nsa_gfx10
    UINT64_C(4055105540),	// IMAGE_SAMPLE_CD_CL_O_V5_V9_nsa_gfx10
    UINT64_C(4054056966),	// IMAGE_SAMPLE_CD_CL_V1_V10_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V16_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V2_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V1_V2_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V3
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V3_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V1_V3_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V4_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V1_V4_nsa_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V1_V5_nsa_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V1_V7_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V8_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V1_V8_nsa_gfx10
    UINT64_C(4054056966),	// IMAGE_SAMPLE_CD_CL_V2_V10_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V16_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V2_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V2_V2_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V3
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V3_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V2_V3_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V4_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V2_V4_nsa_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V2_V5_nsa_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V2_V7_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V8_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V2_V8_nsa_gfx10
    UINT64_C(4054056966),	// IMAGE_SAMPLE_CD_CL_V3_V10_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V16_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V2_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V3_V2_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V3
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V3_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V3_V3_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V4_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V3_V4_nsa_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V3_V5_nsa_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V3_V7_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V8_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V3_V8_nsa_gfx10
    UINT64_C(4054056966),	// IMAGE_SAMPLE_CD_CL_V4_V10_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V16_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V2_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V4_V2_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V3
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V3_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V4_V3_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V4_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V4_V4_nsa_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V4_V5_nsa_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V4_V7_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V8_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V4_V8_nsa_gfx10
    UINT64_C(4054056966),	// IMAGE_SAMPLE_CD_CL_V5_V10_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V16_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V2_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V5_V2_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V3
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V3_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V5_V3_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V4_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V5_V4_nsa_gfx10
    UINT64_C(4054056962),	// IMAGE_SAMPLE_CD_CL_V5_V5_nsa_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V5_V7_nsa_gfx10
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V5_V8_gfx10
    UINT64_C(4054056964),	// IMAGE_SAMPLE_CD_CL_V5_V8_nsa_gfx10
    UINT64_C(4054843398),	// IMAGE_SAMPLE_CD_O_V1_V10_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V16_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V3
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V3_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V1_V3_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V4_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V1_V4_nsa_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V1_V5_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V1_V6_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V1_V7_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V8_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V1_V8_nsa_gfx10
    UINT64_C(4054843398),	// IMAGE_SAMPLE_CD_O_V2_V10_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V16_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V3
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V3_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V2_V3_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V4_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V2_V4_nsa_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V2_V5_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V2_V6_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V2_V7_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V8_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V2_V8_nsa_gfx10
    UINT64_C(4054843398),	// IMAGE_SAMPLE_CD_O_V3_V10_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V16_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V3
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V3_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V3_V3_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V4_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V3_V4_nsa_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V3_V5_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V3_V6_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V3_V7_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V8_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V3_V8_nsa_gfx10
    UINT64_C(4054843398),	// IMAGE_SAMPLE_CD_O_V4_V10_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V16_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V3
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V3_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V4_V3_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V4_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V4_V4_nsa_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V4_V5_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V4_V6_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V4_V7_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V8_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V4_V8_nsa_gfx10
    UINT64_C(4054843398),	// IMAGE_SAMPLE_CD_O_V5_V10_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V16_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V3
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V3_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V5_V3_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V4_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V5_V4_nsa_gfx10
    UINT64_C(4054843394),	// IMAGE_SAMPLE_CD_O_V5_V5_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V5_V6_nsa_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V5_V7_nsa_gfx10
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V5_V8_gfx10
    UINT64_C(4054843396),	// IMAGE_SAMPLE_CD_O_V5_V8_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V16_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V2_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V1_V2_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V3
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V3_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V1_V3_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V4_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V1_V4_nsa_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V1_V5_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V1_V6_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V1_V7_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V8_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V1_V9_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V16_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V2_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V2_V2_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V3
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V3_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V2_V3_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V4_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V2_V4_nsa_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V2_V5_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V2_V6_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V2_V7_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V8_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V2_V9_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V16_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V2_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V3_V2_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V3
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V3_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V3_V3_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V4_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V3_V4_nsa_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V3_V5_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V3_V6_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V3_V7_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V8_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V3_V9_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V16_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V2_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V4_V2_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V3
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V3_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V4_V3_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V4_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V4_V4_nsa_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V4_V5_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V4_V6_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V4_V7_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V8_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V4_V9_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V16_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V2_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V5_V2_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V3
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V3_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V5_V3_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V4_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V5_V4_nsa_gfx10
    UINT64_C(4053794818),	// IMAGE_SAMPLE_CD_V5_V5_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V5_V6_nsa_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V5_V7_nsa_gfx10
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V5_V8_gfx10
    UINT64_C(4053794820),	// IMAGE_SAMPLE_CD_V5_V9_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V2_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V1_V2_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V3
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V3_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V1_V3_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V4_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V8_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V2_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V2_V2_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V3
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V3_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V4_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V8_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V2_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V3_V2_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V3
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V3_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V3_V3_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V4_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V8_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V2_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V4_V2_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V3
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V3_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V4_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V8_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V2_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V5_V2_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V3
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V3_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V4_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4039376898),	// IMAGE_SAMPLE_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V5_V8_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V1_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V2_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V1_V2_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V3
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V3_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V1_V3_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V4_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V1_V4_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V1_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V2_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V2_V2_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V3
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V3_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V2_V3_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V4_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V2_V4_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V1_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V2_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V3_V2_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V3
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V3_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V3_V3_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V4_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V3_V4_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V1_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V2_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V4_V2_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V3
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V3_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V4_V3_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V4_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V4_V4_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V1_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V2_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V5_V2_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V3
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V3_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V5_V3_nsa_gfx10
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V5_V4_gfx10
    UINT64_C(4035182594),	// IMAGE_SAMPLE_CL_V5_V4_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V1_V7_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V8_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V2_V7_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V8_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V3_V7_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V8_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V4_V7_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V8_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V5_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4042784770),	// IMAGE_SAMPLE_C_B_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4042784772),	// IMAGE_SAMPLE_C_B_CL_O_V5_V7_nsa_gfx10
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V5_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V5_V8_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V3
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V3_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V1_V3_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V4_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V1_V4_nsa_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V1_V5_nsa_gfx10
    UINT64_C(4038590468),	// IMAGE_SAMPLE_C_B_CL_V1_V6_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V8_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V3
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V3_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V2_V3_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V4_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V2_V4_nsa_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V2_V5_nsa_gfx10
    UINT64_C(4038590468),	// IMAGE_SAMPLE_C_B_CL_V2_V6_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V8_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V3
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V3_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V3_V3_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V4_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V3_V4_nsa_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V3_V5_nsa_gfx10
    UINT64_C(4038590468),	// IMAGE_SAMPLE_C_B_CL_V3_V6_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V8_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V3
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V3_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V4_V3_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V4_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V4_V4_nsa_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V4_V5_nsa_gfx10
    UINT64_C(4038590468),	// IMAGE_SAMPLE_C_B_CL_V4_V6_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V8_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V3
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V3_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V5_V3_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V4_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V5_V4_nsa_gfx10
    UINT64_C(4038590466),	// IMAGE_SAMPLE_C_B_CL_V5_V5_nsa_gfx10
    UINT64_C(4038590468),	// IMAGE_SAMPLE_C_B_CL_V5_V6_nsa_gfx10
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V5_V8_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V4_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V1_V4_nsa_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V1_V5_nsa_gfx10
    UINT64_C(4042522628),	// IMAGE_SAMPLE_C_B_O_V1_V6_nsa_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V8_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V4_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V2_V4_nsa_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V2_V5_nsa_gfx10
    UINT64_C(4042522628),	// IMAGE_SAMPLE_C_B_O_V2_V6_nsa_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V8_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V4_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V3_V4_nsa_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V3_V5_nsa_gfx10
    UINT64_C(4042522628),	// IMAGE_SAMPLE_C_B_O_V3_V6_nsa_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V8_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V4_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V4_V4_nsa_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V4_V5_nsa_gfx10
    UINT64_C(4042522628),	// IMAGE_SAMPLE_C_B_O_V4_V6_nsa_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V8_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V5_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V5_V4_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V5_V4_nsa_gfx10
    UINT64_C(4042522626),	// IMAGE_SAMPLE_C_B_O_V5_V5_nsa_gfx10
    UINT64_C(4042522628),	// IMAGE_SAMPLE_C_B_O_V5_V6_nsa_gfx10
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V5_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V5_V8_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V3
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V3_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V1_V3_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V4_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V1_V4_nsa_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V1_V5_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V8_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V3
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V3_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V2_V3_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V4_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V2_V4_nsa_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V2_V5_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V8_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V3
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V3_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V3_V3_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V4_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V3_V4_nsa_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V3_V5_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V8_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V3
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V3_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V4_V3_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V4_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V4_V4_nsa_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V4_V5_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V8_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V3
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V3_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V5_V3_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V4_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V5_V4_nsa_gfx10
    UINT64_C(4038328322),	// IMAGE_SAMPLE_C_B_V5_V5_nsa_gfx10
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V5_V8_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V10_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V12_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V16_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V4_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V7_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V8_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V9_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V10_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V12_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V16_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V4_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V7_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V8_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V9_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V10_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V12_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V16_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V4_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V7_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V8_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V9_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V10_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V12_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V16_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V4_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V7_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V8_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V9_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V10_nsa_gfx10
    UINT64_C(4055629830),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V12_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V16_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V4_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4055629826),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V7_nsa_gfx10
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V8_gfx10
    UINT64_C(4055629828),	// IMAGE_SAMPLE_C_CD_CL_O_V5_V9_nsa_gfx10
    UINT64_C(4054581254),	// IMAGE_SAMPLE_C_CD_CL_V1_V11_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V16_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V3
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V3_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V1_V3_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V4_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V1_V4_nsa_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V1_V5_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V1_V6_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V8_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V1_V8_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V1_V9_nsa_gfx10
    UINT64_C(4054581254),	// IMAGE_SAMPLE_C_CD_CL_V2_V11_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V16_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V3
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V3_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V2_V3_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V4_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V2_V4_nsa_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V2_V5_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V2_V6_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V8_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V2_V8_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V2_V9_nsa_gfx10
    UINT64_C(4054581254),	// IMAGE_SAMPLE_C_CD_CL_V3_V11_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V16_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V3
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V3_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V3_V3_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V4_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V3_V4_nsa_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V3_V5_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V3_V6_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V8_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V3_V8_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V3_V9_nsa_gfx10
    UINT64_C(4054581254),	// IMAGE_SAMPLE_C_CD_CL_V4_V11_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V16_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V3
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V3_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V4_V3_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V4_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V4_V4_nsa_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V4_V5_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V4_V6_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V8_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V4_V8_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V4_V9_nsa_gfx10
    UINT64_C(4054581254),	// IMAGE_SAMPLE_C_CD_CL_V5_V11_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V16_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V3
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V3_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V5_V3_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V4_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V5_V4_nsa_gfx10
    UINT64_C(4054581250),	// IMAGE_SAMPLE_C_CD_CL_V5_V5_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V5_V6_nsa_gfx10
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V5_V8_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V5_V8_nsa_gfx10
    UINT64_C(4054581252),	// IMAGE_SAMPLE_C_CD_CL_V5_V9_nsa_gfx10
    UINT64_C(4055367686),	// IMAGE_SAMPLE_C_CD_O_V1_V11_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V16_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V4_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V1_V4_nsa_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V1_V5_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V1_V6_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V1_V7_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V8_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V1_V8_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V1_V9_nsa_gfx10
    UINT64_C(4055367686),	// IMAGE_SAMPLE_C_CD_O_V2_V11_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V16_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V4_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V2_V4_nsa_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V2_V5_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V2_V6_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V2_V7_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V8_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V2_V8_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V2_V9_nsa_gfx10
    UINT64_C(4055367686),	// IMAGE_SAMPLE_C_CD_O_V3_V11_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V16_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V4_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V3_V4_nsa_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V3_V5_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V3_V6_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V3_V7_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V8_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V3_V8_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V3_V9_nsa_gfx10
    UINT64_C(4055367686),	// IMAGE_SAMPLE_C_CD_O_V4_V11_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V16_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V4_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V4_V4_nsa_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V4_V5_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V4_V6_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V4_V7_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V8_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V4_V8_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V4_V9_nsa_gfx10
    UINT64_C(4055367686),	// IMAGE_SAMPLE_C_CD_O_V5_V11_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V16_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V4_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V5_V4_nsa_gfx10
    UINT64_C(4055367682),	// IMAGE_SAMPLE_C_CD_O_V5_V5_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V5_V6_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V5_V7_nsa_gfx10
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V5_V8_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V5_V8_nsa_gfx10
    UINT64_C(4055367684),	// IMAGE_SAMPLE_C_CD_O_V5_V9_nsa_gfx10
    UINT64_C(4054319110),	// IMAGE_SAMPLE_C_CD_V1_V10_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V16_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V3
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V3_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V1_V3_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V4_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V1_V4_nsa_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V1_V5_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V1_V6_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V1_V7_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V8_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V1_V8_nsa_gfx10
    UINT64_C(4054319110),	// IMAGE_SAMPLE_C_CD_V2_V10_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V16_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V3
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V3_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V2_V3_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V4_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V2_V4_nsa_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V2_V5_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V2_V6_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V2_V7_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V8_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V2_V8_nsa_gfx10
    UINT64_C(4054319110),	// IMAGE_SAMPLE_C_CD_V3_V10_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V16_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V3
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V3_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V3_V3_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V4_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V3_V4_nsa_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V3_V5_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V3_V6_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V3_V7_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V8_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V3_V8_nsa_gfx10
    UINT64_C(4054319110),	// IMAGE_SAMPLE_C_CD_V4_V10_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V16_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V3
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V3_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V4_V3_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V4_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V4_V4_nsa_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V4_V5_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V4_V6_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V4_V7_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V8_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V4_V8_nsa_gfx10
    UINT64_C(4054319110),	// IMAGE_SAMPLE_C_CD_V5_V10_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V16_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V3
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V3_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V5_V3_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V4_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V5_V4_nsa_gfx10
    UINT64_C(4054319106),	// IMAGE_SAMPLE_C_CD_V5_V5_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V5_V6_nsa_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V5_V7_nsa_gfx10
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V5_V8_gfx10
    UINT64_C(4054319108),	// IMAGE_SAMPLE_C_CD_V5_V8_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V3
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V3_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V1_V3_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V4_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4041474052),	// IMAGE_SAMPLE_C_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V8_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V3
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V3_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V4_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4041474052),	// IMAGE_SAMPLE_C_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V8_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V3
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V3_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V3_V3_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V4_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4041474052),	// IMAGE_SAMPLE_C_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V8_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V3
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V3_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V4_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4041474052),	// IMAGE_SAMPLE_C_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V8_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V3
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V3_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V4_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4041474050),	// IMAGE_SAMPLE_C_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4041474052),	// IMAGE_SAMPLE_C_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V5_V8_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V2_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V1_V2_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V3
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V3_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V1_V3_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V4_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V1_V4_nsa_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V1_V5_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V8_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V2_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V2_V2_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V3
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V3_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V2_V3_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V4_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V2_V4_nsa_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V2_V5_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V8_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V2_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V3_V2_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V3
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V3_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V3_V3_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V4_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V3_V4_nsa_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V3_V5_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V8_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V2_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V4_V2_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V3
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V3_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V4_V3_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V4_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V4_V4_nsa_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V4_V5_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V8_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V2_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V5_V2_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V3
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V3_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V5_V3_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V4_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V5_V4_nsa_gfx10
    UINT64_C(4037279746),	// IMAGE_SAMPLE_C_CL_V5_V5_nsa_gfx10
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V5_V8_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V1_V10_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V1_V12_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V16_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V1_V7_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V1_V9_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V2_V10_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V2_V12_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V16_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V2_V7_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V2_V9_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V3_V10_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V3_V12_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V16_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V3_V7_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V3_V9_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V4_V10_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V4_V12_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V16_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V4_V7_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V4_V9_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V5_V10_nsa_gfx10
    UINT64_C(4041998342),	// IMAGE_SAMPLE_C_D_CL_O_V5_V12_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V16_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4041998338),	// IMAGE_SAMPLE_C_D_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V5_V7_nsa_gfx10
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx10
    UINT64_C(4041998340),	// IMAGE_SAMPLE_C_D_CL_O_V5_V9_nsa_gfx10
    UINT64_C(4037804038),	// IMAGE_SAMPLE_C_D_CL_V1_V11_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V16_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V3
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V3_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V1_V3_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V4_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V1_V4_nsa_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V1_V5_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V1_V6_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V8_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V1_V8_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V1_V9_nsa_gfx10
    UINT64_C(4037804038),	// IMAGE_SAMPLE_C_D_CL_V2_V11_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V16_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V3
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V3_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V2_V3_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V4_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V2_V4_nsa_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V2_V5_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V2_V6_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V8_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V2_V8_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V2_V9_nsa_gfx10
    UINT64_C(4037804038),	// IMAGE_SAMPLE_C_D_CL_V3_V11_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V16_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V3
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V3_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V3_V3_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V4_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V3_V4_nsa_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V3_V5_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V3_V6_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V8_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V3_V8_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V3_V9_nsa_gfx10
    UINT64_C(4037804038),	// IMAGE_SAMPLE_C_D_CL_V4_V11_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V16_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V3
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V3_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V4_V3_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V4_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V4_V4_nsa_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V4_V5_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V4_V6_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V8_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V4_V8_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V4_V9_nsa_gfx10
    UINT64_C(4037804038),	// IMAGE_SAMPLE_C_D_CL_V5_V11_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V16_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V3
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V3_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V5_V3_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V4_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V5_V4_nsa_gfx10
    UINT64_C(4037804034),	// IMAGE_SAMPLE_C_D_CL_V5_V5_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V5_V6_nsa_gfx10
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V5_V8_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V5_V8_nsa_gfx10
    UINT64_C(4037804036),	// IMAGE_SAMPLE_C_D_CL_V5_V9_nsa_gfx10
    UINT64_C(4041736198),	// IMAGE_SAMPLE_C_D_O_V1_V11_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V16_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V4_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V1_V4_nsa_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V1_V5_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V1_V6_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V1_V7_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V8_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V1_V8_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V1_V9_nsa_gfx10
    UINT64_C(4041736198),	// IMAGE_SAMPLE_C_D_O_V2_V11_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V16_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V4_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V2_V4_nsa_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V2_V5_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V2_V6_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V2_V7_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V8_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V2_V8_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V2_V9_nsa_gfx10
    UINT64_C(4041736198),	// IMAGE_SAMPLE_C_D_O_V3_V11_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V16_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V4_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V3_V4_nsa_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V3_V5_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V3_V6_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V3_V7_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V8_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V3_V8_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V3_V9_nsa_gfx10
    UINT64_C(4041736198),	// IMAGE_SAMPLE_C_D_O_V4_V11_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V16_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V4_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V4_V4_nsa_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V4_V5_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V4_V6_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V4_V7_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V8_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V4_V8_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V4_V9_nsa_gfx10
    UINT64_C(4041736198),	// IMAGE_SAMPLE_C_D_O_V5_V11_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V16_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V4_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V5_V4_nsa_gfx10
    UINT64_C(4041736194),	// IMAGE_SAMPLE_C_D_O_V5_V5_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V5_V6_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V5_V7_nsa_gfx10
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V5_V8_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V5_V8_nsa_gfx10
    UINT64_C(4041736196),	// IMAGE_SAMPLE_C_D_O_V5_V9_nsa_gfx10
    UINT64_C(4037541894),	// IMAGE_SAMPLE_C_D_V1_V10_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V16_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V3
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V3_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V1_V3_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V4_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V1_V4_nsa_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V1_V5_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V1_V6_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V1_V7_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V8_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V1_V8_nsa_gfx10
    UINT64_C(4037541894),	// IMAGE_SAMPLE_C_D_V2_V10_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V16_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V3
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V3_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V2_V3_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V4_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V2_V4_nsa_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V2_V5_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V2_V6_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V2_V7_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V8_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V2_V8_nsa_gfx10
    UINT64_C(4037541894),	// IMAGE_SAMPLE_C_D_V3_V10_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V16_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V3
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V3_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V3_V3_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V4_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V3_V4_nsa_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V3_V5_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V3_V6_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V3_V7_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V8_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V3_V8_nsa_gfx10
    UINT64_C(4037541894),	// IMAGE_SAMPLE_C_D_V4_V10_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V16_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V3
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V3_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V4_V3_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V4_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V4_V4_nsa_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V4_V5_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V4_V6_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V4_V7_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V8_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V4_V8_nsa_gfx10
    UINT64_C(4037541894),	// IMAGE_SAMPLE_C_D_V5_V10_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V16_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V3
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V3_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V5_V3_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V4_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V5_V4_nsa_gfx10
    UINT64_C(4037541890),	// IMAGE_SAMPLE_C_D_V5_V5_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V5_V6_nsa_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V5_V7_nsa_gfx10
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V5_V8_gfx10
    UINT64_C(4037541892),	// IMAGE_SAMPLE_C_D_V5_V8_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V3
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V1_V3_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V1_V4_nsa_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V1_V5_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V8_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V3
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V2_V3_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V2_V4_nsa_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V2_V5_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V8_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V3
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V3_V3_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V3_V4_nsa_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V3_V5_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V8_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V3
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V4_V3_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V4_V4_nsa_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V4_V5_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V8_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V3
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V5_V3_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V5_V4_nsa_gfx10
    UINT64_C(4043046914),	// IMAGE_SAMPLE_C_LZ_O_V5_V5_nsa_gfx10
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V5_V8_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V2_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V1_V2_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V3
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V3_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V1_V3_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V4_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V1_V4_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V2_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V2_V2_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V3
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V3_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V2_V3_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V4_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V2_V4_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V2_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V3_V2_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V3
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V3_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V3_V3_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V4_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V3_V4_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V2_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V4_V2_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V3
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V3_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V4_V3_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V4_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V4_V4_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V2_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V5_V2_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V3
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V3_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V5_V3_nsa_gfx10
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V5_V4_gfx10
    UINT64_C(4038852610),	// IMAGE_SAMPLE_C_LZ_V5_V4_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V3
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V3_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V1_V3_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V4_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V1_V4_nsa_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V1_V5_nsa_gfx10
    UINT64_C(4042260484),	// IMAGE_SAMPLE_C_L_O_V1_V6_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V8_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V3
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V3_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V2_V3_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V4_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V2_V4_nsa_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V2_V5_nsa_gfx10
    UINT64_C(4042260484),	// IMAGE_SAMPLE_C_L_O_V2_V6_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V8_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V3
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V3_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V3_V3_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V4_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V3_V4_nsa_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V3_V5_nsa_gfx10
    UINT64_C(4042260484),	// IMAGE_SAMPLE_C_L_O_V3_V6_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V8_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V3
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V3_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V4_V3_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V4_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V4_V4_nsa_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V4_V5_nsa_gfx10
    UINT64_C(4042260484),	// IMAGE_SAMPLE_C_L_O_V4_V6_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V8_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V3
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V3_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V5_V3_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V4_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V5_V4_nsa_gfx10
    UINT64_C(4042260482),	// IMAGE_SAMPLE_C_L_O_V5_V5_nsa_gfx10
    UINT64_C(4042260484),	// IMAGE_SAMPLE_C_L_O_V5_V6_nsa_gfx10
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V5_V8_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V2_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V1_V2_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V3
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V3_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V1_V3_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V4_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V1_V4_nsa_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V1_V5_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V8_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V2_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V2_V2_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V3
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V3_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V2_V3_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V4_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V2_V4_nsa_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V2_V5_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V8_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V2_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V3_V2_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V3
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V3_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V3_V3_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V4_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V3_V4_nsa_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V3_V5_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V8_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V2_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V4_V2_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V3
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V3_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V4_V3_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V4_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V4_V4_nsa_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V4_V5_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V8_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V2_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V5_V2_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V3
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V3_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V5_V3_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V4_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V5_V4_nsa_gfx10
    UINT64_C(4038066178),	// IMAGE_SAMPLE_C_L_V5_V5_nsa_gfx10
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V5_V8_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V3
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V3_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V1_V3_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V4_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V1_V4_nsa_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V1_V5_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V8_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V3
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V3_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V2_V3_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V4_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V2_V4_nsa_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V2_V5_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V8_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V3
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V3_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V3_V3_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V4_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V3_V4_nsa_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V3_V5_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V8_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V3
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V3_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V4_V3_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V4_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V4_V4_nsa_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V4_V5_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V8_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V3
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V3_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V5_V3_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V4_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V5_V4_nsa_gfx10
    UINT64_C(4041211906),	// IMAGE_SAMPLE_C_O_V5_V5_nsa_gfx10
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V5_V8_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V2_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V1_V2_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V3
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V3_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V1_V3_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V4_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V1_V4_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V2_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V2_V2_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V3
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V3_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V2_V3_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V4_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V2_V4_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V2_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V3_V2_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V3
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V3_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V3_V3_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V4_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V3_V4_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V2_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V4_V2_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V3
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V3_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V4_V3_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V4_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V4_V4_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V2_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V5_V2_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V3
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V3_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V5_V3_nsa_gfx10
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V5_V4_gfx10
    UINT64_C(4037017602),	// IMAGE_SAMPLE_C_V5_V4_nsa_gfx10
    UINT64_C(4039901190),	// IMAGE_SAMPLE_D_CL_O_V1_V11_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V16_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V3
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V3_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V1_V3_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V4_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V1_V4_nsa_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V1_V5_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V1_V6_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V8_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V1_V8_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V1_V9_nsa_gfx10
    UINT64_C(4039901190),	// IMAGE_SAMPLE_D_CL_O_V2_V11_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V16_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V3
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V3_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V2_V3_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V4_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V2_V4_nsa_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V2_V5_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V2_V6_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V8_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V2_V8_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V2_V9_nsa_gfx10
    UINT64_C(4039901190),	// IMAGE_SAMPLE_D_CL_O_V3_V11_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V16_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V3
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V3_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V3_V3_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V4_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V3_V4_nsa_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V3_V5_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V3_V6_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V8_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V3_V8_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V3_V9_nsa_gfx10
    UINT64_C(4039901190),	// IMAGE_SAMPLE_D_CL_O_V4_V11_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V16_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V3
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V3_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V4_V3_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V4_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V4_V4_nsa_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V4_V5_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V4_V6_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V8_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V4_V8_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V4_V9_nsa_gfx10
    UINT64_C(4039901190),	// IMAGE_SAMPLE_D_CL_O_V5_V11_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V16_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V3
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V3_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V5_V3_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V4_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V5_V4_nsa_gfx10
    UINT64_C(4039901186),	// IMAGE_SAMPLE_D_CL_O_V5_V5_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V5_V6_nsa_gfx10
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V5_V8_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V5_V8_nsa_gfx10
    UINT64_C(4039901188),	// IMAGE_SAMPLE_D_CL_O_V5_V9_nsa_gfx10
    UINT64_C(4035706886),	// IMAGE_SAMPLE_D_CL_V1_V10_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V16_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V2_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V1_V2_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V3
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V3_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V1_V3_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V4_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V1_V4_nsa_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V1_V5_nsa_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V1_V7_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V8_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V1_V8_nsa_gfx10
    UINT64_C(4035706886),	// IMAGE_SAMPLE_D_CL_V2_V10_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V16_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V2_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V2_V2_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V3
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V3_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V2_V3_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V4_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V2_V4_nsa_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V2_V5_nsa_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V2_V7_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V8_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V2_V8_nsa_gfx10
    UINT64_C(4035706886),	// IMAGE_SAMPLE_D_CL_V3_V10_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V16_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V2_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V3_V2_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V3
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V3_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V3_V3_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V4_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V3_V4_nsa_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V3_V5_nsa_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V3_V7_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V8_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V3_V8_nsa_gfx10
    UINT64_C(4035706886),	// IMAGE_SAMPLE_D_CL_V4_V10_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V16_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V2_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V4_V2_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V3
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V3_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V4_V3_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V4_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V4_V4_nsa_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V4_V5_nsa_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V4_V7_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V8_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V4_V8_nsa_gfx10
    UINT64_C(4035706886),	// IMAGE_SAMPLE_D_CL_V5_V10_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V16_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V2_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V5_V2_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V3
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V3_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V5_V3_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V4_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V5_V4_nsa_gfx10
    UINT64_C(4035706882),	// IMAGE_SAMPLE_D_CL_V5_V5_nsa_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V5_V7_nsa_gfx10
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V5_V8_gfx10
    UINT64_C(4035706884),	// IMAGE_SAMPLE_D_CL_V5_V8_nsa_gfx10
    UINT64_C(4039639046),	// IMAGE_SAMPLE_D_O_V1_V10_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V16_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V3
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V3_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V1_V3_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V4_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V1_V4_nsa_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V1_V5_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V1_V6_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V1_V7_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V8_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V1_V8_nsa_gfx10
    UINT64_C(4039639046),	// IMAGE_SAMPLE_D_O_V2_V10_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V16_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V3
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V3_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V2_V3_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V4_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V2_V4_nsa_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V2_V5_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V2_V6_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V2_V7_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V8_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V2_V8_nsa_gfx10
    UINT64_C(4039639046),	// IMAGE_SAMPLE_D_O_V3_V10_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V16_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V3
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V3_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V3_V3_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V4_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V3_V4_nsa_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V3_V5_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V3_V6_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V3_V7_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V8_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V3_V8_nsa_gfx10
    UINT64_C(4039639046),	// IMAGE_SAMPLE_D_O_V4_V10_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V16_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V3
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V3_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V4_V3_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V4_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V4_V4_nsa_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V4_V5_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V4_V6_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V4_V7_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V8_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V4_V8_nsa_gfx10
    UINT64_C(4039639046),	// IMAGE_SAMPLE_D_O_V5_V10_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V16_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V3
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V3_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V5_V3_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V4_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V5_V4_nsa_gfx10
    UINT64_C(4039639042),	// IMAGE_SAMPLE_D_O_V5_V5_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V5_V6_nsa_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V5_V7_nsa_gfx10
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V5_V8_gfx10
    UINT64_C(4039639044),	// IMAGE_SAMPLE_D_O_V5_V8_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V16_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V2_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V1_V2_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V3
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V3_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V1_V3_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V4_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V1_V4_nsa_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V1_V5_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V1_V6_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V1_V7_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V8_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V1_V9_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V16_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V2_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V2_V2_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V3
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V3_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V2_V3_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V4_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V2_V4_nsa_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V2_V5_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V2_V6_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V2_V7_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V8_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V2_V9_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V16_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V2_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V3_V2_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V3
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V3_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V3_V3_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V4_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V3_V4_nsa_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V3_V5_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V3_V6_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V3_V7_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V8_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V3_V9_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V16_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V2_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V4_V2_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V3
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V3_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V4_V3_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V4_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V4_V4_nsa_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V4_V5_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V4_V6_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V4_V7_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V8_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V4_V9_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V16_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V2_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V5_V2_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V3
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V3_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V5_V3_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V4_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V5_V4_nsa_gfx10
    UINT64_C(4035444738),	// IMAGE_SAMPLE_D_V5_V5_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V5_V6_nsa_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V5_V7_nsa_gfx10
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V5_V8_gfx10
    UINT64_C(4035444740),	// IMAGE_SAMPLE_D_V5_V9_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V2_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V1_V2_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V3
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V3_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V1_V3_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V4_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V1_V4_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V2_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V2_V2_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V3
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V3_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V2_V3_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V4_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V2_V4_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V2_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V3_V2_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V3
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V3_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V3_V3_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V4_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V3_V4_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V2_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V4_V2_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V3
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V3_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V4_V3_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V4_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V4_V4_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V2_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V5_V2_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V3
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V3_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V5_V3_nsa_gfx10
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V5_V4_gfx10
    UINT64_C(4040949762),	// IMAGE_SAMPLE_LZ_O_V5_V4_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V1_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V2_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V1_V2_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V3
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V3_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V1_V3_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V4_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V1_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V2_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V2_V2_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V3
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V3_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V2_V3_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V4_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V1_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V2_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V3_V2_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V3
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V3_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V3_V3_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V4_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V1_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V2_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V4_V2_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V3
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V3_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V4_V3_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V4_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V1_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V2_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V5_V2_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V3
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V3_gfx10
    UINT64_C(4036755458),	// IMAGE_SAMPLE_LZ_V5_V3_nsa_gfx10
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V5_V4_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V2_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V1_V2_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V3
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V3_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V1_V3_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V4_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V1_V4_nsa_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V1_V5_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V8_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V2_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V2_V2_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V3
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V3_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V2_V3_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V4_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V2_V4_nsa_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V2_V5_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V8_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V2_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V3_V2_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V3
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V3_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V3_V3_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V4_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V3_V4_nsa_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V3_V5_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V8_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V2_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V4_V2_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V3
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V3_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V4_V3_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V4_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V4_V4_nsa_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V4_V5_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V8_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V2_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V5_V2_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V3
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V3_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V5_V3_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V4_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V5_V4_nsa_gfx10
    UINT64_C(4040163330),	// IMAGE_SAMPLE_L_O_V5_V5_nsa_gfx10
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V5_V8_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V1_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V2_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V1_V2_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V3
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V3_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V1_V3_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V4_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V1_V4_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V1_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V2_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V2_V2_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V3
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V3_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V2_V3_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V4_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V2_V4_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V1_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V2_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V3_V2_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V3
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V3_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V3_V3_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V4_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V3_V4_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V1_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V2_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V4_V2_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V3
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V3_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V4_V3_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V4_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V4_V4_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V1_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V2_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V5_V2_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V3
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V3_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V5_V3_nsa_gfx10
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V5_V4_gfx10
    UINT64_C(4035969026),	// IMAGE_SAMPLE_L_V5_V4_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V2_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V1_V2_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V3
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V3_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V1_V3_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V4_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V1_V4_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V2_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V2_V2_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V3
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V3_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V2_V3_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V4_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V2_V4_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V2_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V3_V2_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V3
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V3_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V3_V3_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V4_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V3_V4_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V2_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V4_V2_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V3
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V3_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V4_V3_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V4_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V4_V4_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V2_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V5_V2_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V3
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V3_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V5_V3_nsa_gfx10
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V5_V4_gfx10
    UINT64_C(4039114754),	// IMAGE_SAMPLE_O_V5_V4_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V1_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V2_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V1_V2_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V3
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V3_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V1_V3_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V4_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V1_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V2_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V2_V2_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V3
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V3_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V2_V3_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V4_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V1_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V2_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V3_V2_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V3
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V3_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V3_V3_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V4_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V1_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V2_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V4_V2_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V3
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V3_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V4_V3_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V4_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V1_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V2_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V5_V2_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V3
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V3_gfx10
    UINT64_C(4034920450),	// IMAGE_SAMPLE_V5_V3_nsa_gfx10
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V5_V4_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V1
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V1_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V2
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V2_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V1_V2_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V3
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V3_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V1_V3_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V4
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V1_V4_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V1_V4_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V1
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V1_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V2
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V2_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V2_V2_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V3
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V3_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V2_V3_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V4
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V2_V4_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V2_V4_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V1
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V1_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V2
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V2_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V3_V2_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V3
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V3_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V3_V3_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V4
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V3_V4_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V3_V4_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V1
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V1_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V2
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V2_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V4_V2_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V3
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V3_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V4_V3_nsa_gfx10
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V4
    UINT64_C(4029415424),	// IMAGE_STORE_MIP_PCK_V4_V4_gfx10
    UINT64_C(4029415426),	// IMAGE_STORE_MIP_PCK_V4_V4_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V1_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V2_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V1_V2_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V3
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V3_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V1_V3_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V4_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V1_V4_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V1_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V2_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V2_V2_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V3
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V3_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V2_V3_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V4_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V2_V4_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V1_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V2_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V3_V2_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V3
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V3_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V3_V3_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V4_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V3_V4_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V1_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V2_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V4_V2_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V3
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V3_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V4_V3_nsa_gfx10
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V4_gfx10
    UINT64_C(4028891138),	// IMAGE_STORE_MIP_V4_V4_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V1
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V1_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V2
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V2_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V1_V2_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V3
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V3_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V1_V3_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V4
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V1_V4_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V1_V4_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V1
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V1_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V2
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V2_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V2_V2_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V3
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V3_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V2_V3_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V4
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V2_V4_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V2_V4_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V1
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V1_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V2
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V2_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V3_V2_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V3
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V3_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V3_V3_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V4
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V3_V4_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V3_V4_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V1
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V1_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V2
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V2_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V4_V2_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V3
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V3_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V4_V3_nsa_gfx10
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V4
    UINT64_C(4029153280),	// IMAGE_STORE_PCK_V4_V4_gfx10
    UINT64_C(4029153282),	// IMAGE_STORE_PCK_V4_V4_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V1_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V2_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V1_V2_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V3
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V3_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V1_V3_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V4_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V1_V4_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V1_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V2_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V2_V2_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V3
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V3_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V2_V3_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V4_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V2_V4_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V1_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V2_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V3_V2_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V3
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V3_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V3_V3_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V4_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V3_V4_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V1_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V2_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V4_V2_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V3
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V3_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V4_V3_nsa_gfx10
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V4_gfx10
    UINT64_C(4028628994),	// IMAGE_STORE_V4_V4_nsa_gfx10
    UINT64_C(3694411776),	// SCRATCH_LOAD_DWORDX2_SADDR_gfx10
    UINT64_C(3696508928),	// SCRATCH_LOAD_DWORDX2_SADDR_vi
    UINT64_C(35184375783243776),	// SCRATCH_LOAD_DWORDX2_gfx10
    UINT64_C(35747325738762240),	// SCRATCH_LOAD_DWORDX2_vi
    UINT64_C(3694936064),	// SCRATCH_LOAD_DWORDX3_SADDR_gfx10
    UINT64_C(3696771072),	// SCRATCH_LOAD_DWORDX3_SADDR_vi
    UINT64_C(35184375783768064),	// SCRATCH_LOAD_DWORDX3_gfx10
    UINT64_C(35747325739024384),	// SCRATCH_LOAD_DWORDX3_vi
    UINT64_C(3694673920),	// SCRATCH_LOAD_DWORDX4_SADDR_gfx10
    UINT64_C(3697033216),	// SCRATCH_LOAD_DWORDX4_SADDR_vi
    UINT64_C(35184375783505920),	// SCRATCH_LOAD_DWORDX4_gfx10
    UINT64_C(35747325739286528),	// SCRATCH_LOAD_DWORDX4_vi
    UINT64_C(3694149632),	// SCRATCH_LOAD_DWORD_SADDR_gfx10
    UINT64_C(3696246784),	// SCRATCH_LOAD_DWORD_SADDR_vi
    UINT64_C(35184375782981632),	// SCRATCH_LOAD_DWORD_gfx10
    UINT64_C(35747325738500096),	// SCRATCH_LOAD_DWORD_vi
    UINT64_C(3700178944),	// SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx10
    UINT64_C(3700178944),	// SCRATCH_LOAD_SBYTE_D16_HI_SADDR_vi
    UINT64_C(35184375789010944),	// SCRATCH_LOAD_SBYTE_D16_HI_gfx10
    UINT64_C(35747325742432256),	// SCRATCH_LOAD_SBYTE_D16_HI_vi
    UINT64_C(3699916800),	// SCRATCH_LOAD_SBYTE_D16_SADDR_gfx10
    UINT64_C(3699916800),	// SCRATCH_LOAD_SBYTE_D16_SADDR_vi
    UINT64_C(35184375788748800),	// SCRATCH_LOAD_SBYTE_D16_gfx10
    UINT64_C(35747325742170112),	// SCRATCH_LOAD_SBYTE_D16_vi
    UINT64_C(3693363200),	// SCRATCH_LOAD_SBYTE_SADDR_gfx10
    UINT64_C(3695460352),	// SCRATCH_LOAD_SBYTE_SADDR_vi
    UINT64_C(35184375782195200),	// SCRATCH_LOAD_SBYTE_gfx10
    UINT64_C(35747325737713664),	// SCRATCH_LOAD_SBYTE_vi
    UINT64_C(3700703232),	// SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx10
    UINT64_C(3700703232),	// SCRATCH_LOAD_SHORT_D16_HI_SADDR_vi
    UINT64_C(35184375789535232),	// SCRATCH_LOAD_SHORT_D16_HI_gfx10
    UINT64_C(35747325742956544),	// SCRATCH_LOAD_SHORT_D16_HI_vi
    UINT64_C(3700441088),	// SCRATCH_LOAD_SHORT_D16_SADDR_gfx10
    UINT64_C(3700441088),	// SCRATCH_LOAD_SHORT_D16_SADDR_vi
    UINT64_C(35184375789273088),	// SCRATCH_LOAD_SHORT_D16_gfx10
    UINT64_C(35747325742694400),	// SCRATCH_LOAD_SHORT_D16_vi
    UINT64_C(3693887488),	// SCRATCH_LOAD_SSHORT_SADDR_gfx10
    UINT64_C(3695984640),	// SCRATCH_LOAD_SSHORT_SADDR_vi
    UINT64_C(35184375782719488),	// SCRATCH_LOAD_SSHORT_gfx10
    UINT64_C(35747325738237952),	// SCRATCH_LOAD_SSHORT_vi
    UINT64_C(3699654656),	// SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx10
    UINT64_C(3699654656),	// SCRATCH_LOAD_UBYTE_D16_HI_SADDR_vi
    UINT64_C(35184375788486656),	// SCRATCH_LOAD_UBYTE_D16_HI_gfx10
    UINT64_C(35747325741907968),	// SCRATCH_LOAD_UBYTE_D16_HI_vi
    UINT64_C(3699392512),	// SCRATCH_LOAD_UBYTE_D16_SADDR_gfx10
    UINT64_C(3699392512),	// SCRATCH_LOAD_UBYTE_D16_SADDR_vi
    UINT64_C(35184375788224512),	// SCRATCH_LOAD_UBYTE_D16_gfx10
    UINT64_C(35747325741645824),	// SCRATCH_LOAD_UBYTE_D16_vi
    UINT64_C(3693101056),	// SCRATCH_LOAD_UBYTE_SADDR_gfx10
    UINT64_C(3695198208),	// SCRATCH_LOAD_UBYTE_SADDR_vi
    UINT64_C(35184375781933056),	// SCRATCH_LOAD_UBYTE_gfx10
    UINT64_C(35747325737451520),	// SCRATCH_LOAD_UBYTE_vi
    UINT64_C(3693625344),	// SCRATCH_LOAD_USHORT_SADDR_gfx10
    UINT64_C(3695722496),	// SCRATCH_LOAD_USHORT_SADDR_vi
    UINT64_C(35184375782457344),	// SCRATCH_LOAD_USHORT_gfx10
    UINT64_C(35747325737975808),	// SCRATCH_LOAD_USHORT_vi
    UINT64_C(3697557504),	// SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx10
    UINT64_C(3697557504),	// SCRATCH_STORE_BYTE_D16_HI_SADDR_vi
    UINT64_C(35184375786389504),	// SCRATCH_STORE_BYTE_D16_HI_gfx10
    UINT64_C(35747325739810816),	// SCRATCH_STORE_BYTE_D16_HI_vi
    UINT64_C(3697295360),	// SCRATCH_STORE_BYTE_SADDR_gfx10
    UINT64_C(3697295360),	// SCRATCH_STORE_BYTE_SADDR_vi
    UINT64_C(35184375786127360),	// SCRATCH_STORE_BYTE_gfx10
    UINT64_C(35747325739548672),	// SCRATCH_STORE_BYTE_vi
    UINT64_C(3698606080),	// SCRATCH_STORE_DWORDX2_SADDR_gfx10
    UINT64_C(3698606080),	// SCRATCH_STORE_DWORDX2_SADDR_vi
    UINT64_C(35184375787438080),	// SCRATCH_STORE_DWORDX2_gfx10
    UINT64_C(35747325740859392),	// SCRATCH_STORE_DWORDX2_vi
    UINT64_C(3699130368),	// SCRATCH_STORE_DWORDX3_SADDR_gfx10
    UINT64_C(3698868224),	// SCRATCH_STORE_DWORDX3_SADDR_vi
    UINT64_C(35184375787962368),	// SCRATCH_STORE_DWORDX3_gfx10
    UINT64_C(35747325741121536),	// SCRATCH_STORE_DWORDX3_vi
    UINT64_C(3698868224),	// SCRATCH_STORE_DWORDX4_SADDR_gfx10
    UINT64_C(3699130368),	// SCRATCH_STORE_DWORDX4_SADDR_vi
    UINT64_C(35184375787700224),	// SCRATCH_STORE_DWORDX4_gfx10
    UINT64_C(35747325741383680),	// SCRATCH_STORE_DWORDX4_vi
    UINT64_C(3698343936),	// SCRATCH_STORE_DWORD_SADDR_gfx10
    UINT64_C(3698343936),	// SCRATCH_STORE_DWORD_SADDR_vi
    UINT64_C(35184375787175936),	// SCRATCH_STORE_DWORD_gfx10
    UINT64_C(35747325740597248),	// SCRATCH_STORE_DWORD_vi
    UINT64_C(3698081792),	// SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx10
    UINT64_C(3698081792),	// SCRATCH_STORE_SHORT_D16_HI_SADDR_vi
    UINT64_C(35184375786913792),	// SCRATCH_STORE_SHORT_D16_HI_gfx10
    UINT64_C(35747325740335104),	// SCRATCH_STORE_SHORT_D16_HI_vi
    UINT64_C(3697819648),	// SCRATCH_STORE_SHORT_SADDR_gfx10
    UINT64_C(3697819648),	// SCRATCH_STORE_SHORT_SADDR_vi
    UINT64_C(35184375786651648),	// SCRATCH_STORE_SHORT_gfx10
    UINT64_C(35747325740072960),	// SCRATCH_STORE_SHORT_vi
    UINT64_C(2516582400),	// S_ABSDIFF_I32_gfx10
    UINT64_C(2516582400),	// S_ABSDIFF_I32_gfx6_gfx7
    UINT64_C(2499805184),	// S_ABSDIFF_I32_vi
    UINT64_C(3196072960),	// S_ABS_I32_gfx10
    UINT64_C(3196072960),	// S_ABS_I32_gfx6_gfx7
    UINT64_C(3196071936),	// S_ABS_I32_vi
    UINT64_C(2181038080),	// S_ADDC_U32_gfx10
    UINT64_C(2181038080),	// S_ADDC_U32_gfx6_gfx7
    UINT64_C(2181038080),	// S_ADDC_U32_vi
    UINT64_C(3078619136),	// S_ADDK_I32_gfx10
    UINT64_C(3078619136),	// S_ADDK_I32_gfx6_gfx7
    UINT64_C(3070230528),	// S_ADDK_I32_vi
    UINT64_C(2164260864),	// S_ADD_I32_gfx10
    UINT64_C(2164260864),	// S_ADD_I32_gfx6_gfx7
    UINT64_C(2164260864),	// S_ADD_I32_vi
    UINT64_C(2147483648),	// S_ADD_U32_gfx10
    UINT64_C(2147483648),	// S_ADD_U32_gfx6_gfx7
    UINT64_C(2147483648),	// S_ADD_U32_vi
    UINT64_C(3196077056),	// S_ANDN1_SAVEEXEC_B32_gfx10
    UINT64_C(3196073728),	// S_ANDN1_SAVEEXEC_B64_gfx10
    UINT64_C(3196072704),	// S_ANDN1_SAVEEXEC_B64_vi
    UINT64_C(3196077568),	// S_ANDN1_WREXEC_B32_gfx10
    UINT64_C(3196074240),	// S_ANDN1_WREXEC_B64_gfx10
    UINT64_C(3196073216),	// S_ANDN1_WREXEC_B64_vi
    UINT64_C(2315255808),	// S_ANDN2_B32_gfx10
    UINT64_C(2315255808),	// S_ANDN2_B32_gfx6_gfx7
    UINT64_C(2298478592),	// S_ANDN2_B32_vi
    UINT64_C(2323644416),	// S_ANDN2_B64_gfx10
    UINT64_C(2323644416),	// S_ANDN2_B64_gfx6_gfx7
    UINT64_C(2306867200),	// S_ANDN2_B64_vi
    UINT64_C(3196075776),	// S_ANDN2_SAVEEXEC_B32_gfx10
    UINT64_C(3196069632),	// S_ANDN2_SAVEEXEC_B64_gfx10
    UINT64_C(3196069632),	// S_ANDN2_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196068608),	// S_ANDN2_SAVEEXEC_B64_vi
    UINT64_C(3196077824),	// S_ANDN2_WREXEC_B32_gfx10
    UINT64_C(3196074496),	// S_ANDN2_WREXEC_B64_gfx10
    UINT64_C(3196073472),	// S_ANDN2_WREXEC_B64_vi
    UINT64_C(2264924160),	// S_AND_B32_gfx10
    UINT64_C(2264924160),	// S_AND_B32_gfx6_gfx7
    UINT64_C(2248146944),	// S_AND_B32_vi
    UINT64_C(2273312768),	// S_AND_B64_gfx10
    UINT64_C(2273312768),	// S_AND_B64_gfx6_gfx7
    UINT64_C(2256535552),	// S_AND_B64_vi
    UINT64_C(3196075008),	// S_AND_SAVEEXEC_B32_gfx10
    UINT64_C(3196068864),	// S_AND_SAVEEXEC_B64_gfx10
    UINT64_C(3196068864),	// S_AND_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196067840),	// S_AND_SAVEEXEC_B64_vi
    UINT64_C(2432696320),	// S_ASHR_I32_gfx10
    UINT64_C(2432696320),	// S_ASHR_I32_gfx6_gfx7
    UINT64_C(2415919104),	// S_ASHR_I32_vi
    UINT64_C(2441084928),	// S_ASHR_I64_gfx10
    UINT64_C(2441084928),	// S_ASHR_I64_gfx6_gfx7
    UINT64_C(2424307712),	// S_ASHR_I64_vi
    UINT64_C(18014398513585848320),	// S_ATC_PROBE_BUFFER_IMM_gfx10
    UINT64_C(3231580160),	// S_ATC_PROBE_BUFFER_IMM_vi
    UINT64_C(4103864320),	// S_ATC_PROBE_BUFFER_SGPR_gfx10
    UINT64_C(3231449088),	// S_ATC_PROBE_BUFFER_SGPR_vi
    UINT64_C(18014398513585586176),	// S_ATC_PROBE_IMM_gfx10
    UINT64_C(3231318016),	// S_ATC_PROBE_IMM_vi
    UINT64_C(4103602176),	// S_ATC_PROBE_SGPR_gfx10
    UINT64_C(3231186944),	// S_ATC_PROBE_SGPR_vi
    UINT64_C(18014398513609768960),	// S_ATOMIC_ADD_IMM_RTN_gfx10
    UINT64_C(3255500800),	// S_ATOMIC_ADD_IMM_RTN_vi
    UINT64_C(18014398513609703424),	// S_ATOMIC_ADD_IMM_gfx10
    UINT64_C(3255435264),	// S_ATOMIC_ADD_IMM_vi
    UINT64_C(4127784960),	// S_ATOMIC_ADD_SGPR_RTN_gfx10
    UINT64_C(3255369728),	// S_ATOMIC_ADD_SGPR_RTN_vi
    UINT64_C(4127719424),	// S_ATOMIC_ADD_SGPR_gfx10
    UINT64_C(3255304192),	// S_ATOMIC_ADD_SGPR_vi
    UINT64_C(18014398513618157568),	// S_ATOMIC_ADD_X2_IMM_RTN_gfx10
    UINT64_C(3263889408),	// S_ATOMIC_ADD_X2_IMM_RTN_vi
    UINT64_C(18014398513618092032),	// S_ATOMIC_ADD_X2_IMM_gfx10
    UINT64_C(3263823872),	// S_ATOMIC_ADD_X2_IMM_vi
    UINT64_C(4136173568),	// S_ATOMIC_ADD_X2_SGPR_RTN_gfx10
    UINT64_C(3263758336),	// S_ATOMIC_ADD_X2_SGPR_RTN_vi
    UINT64_C(4136108032),	// S_ATOMIC_ADD_X2_SGPR_gfx10
    UINT64_C(3263692800),	// S_ATOMIC_ADD_X2_SGPR_vi
    UINT64_C(18014398513611341824),	// S_ATOMIC_AND_IMM_RTN_gfx10
    UINT64_C(3257073664),	// S_ATOMIC_AND_IMM_RTN_vi
    UINT64_C(18014398513611276288),	// S_ATOMIC_AND_IMM_gfx10
    UINT64_C(3257008128),	// S_ATOMIC_AND_IMM_vi
    UINT64_C(4129357824),	// S_ATOMIC_AND_SGPR_RTN_gfx10
    UINT64_C(3256942592),	// S_ATOMIC_AND_SGPR_RTN_vi
    UINT64_C(4129292288),	// S_ATOMIC_AND_SGPR_gfx10
    UINT64_C(3256877056),	// S_ATOMIC_AND_SGPR_vi
    UINT64_C(18014398513619730432),	// S_ATOMIC_AND_X2_IMM_RTN_gfx10
    UINT64_C(3265462272),	// S_ATOMIC_AND_X2_IMM_RTN_vi
    UINT64_C(18014398513619664896),	// S_ATOMIC_AND_X2_IMM_gfx10
    UINT64_C(3265396736),	// S_ATOMIC_AND_X2_IMM_vi
    UINT64_C(4137746432),	// S_ATOMIC_AND_X2_SGPR_RTN_gfx10
    UINT64_C(3265331200),	// S_ATOMIC_AND_X2_SGPR_RTN_vi
    UINT64_C(4137680896),	// S_ATOMIC_AND_X2_SGPR_gfx10
    UINT64_C(3265265664),	// S_ATOMIC_AND_X2_SGPR_vi
    UINT64_C(18014398513609506816),	// S_ATOMIC_CMPSWAP_IMM_RTN_gfx10
    UINT64_C(3255238656),	// S_ATOMIC_CMPSWAP_IMM_RTN_vi
    UINT64_C(18014398513609441280),	// S_ATOMIC_CMPSWAP_IMM_gfx10
    UINT64_C(3255173120),	// S_ATOMIC_CMPSWAP_IMM_vi
    UINT64_C(4127522816),	// S_ATOMIC_CMPSWAP_SGPR_RTN_gfx10
    UINT64_C(3255107584),	// S_ATOMIC_CMPSWAP_SGPR_RTN_vi
    UINT64_C(4127457280),	// S_ATOMIC_CMPSWAP_SGPR_gfx10
    UINT64_C(3255042048),	// S_ATOMIC_CMPSWAP_SGPR_vi
    UINT64_C(18014398513617895424),	// S_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10
    UINT64_C(3263627264),	// S_ATOMIC_CMPSWAP_X2_IMM_RTN_vi
    UINT64_C(18014398513617829888),	// S_ATOMIC_CMPSWAP_X2_IMM_gfx10
    UINT64_C(3263561728),	// S_ATOMIC_CMPSWAP_X2_IMM_vi
    UINT64_C(4135911424),	// S_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10
    UINT64_C(3263496192),	// S_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi
    UINT64_C(4135845888),	// S_ATOMIC_CMPSWAP_X2_SGPR_gfx10
    UINT64_C(3263430656),	// S_ATOMIC_CMPSWAP_X2_SGPR_vi
    UINT64_C(18014398513612390400),	// S_ATOMIC_DEC_IMM_RTN_gfx10
    UINT64_C(3258122240),	// S_ATOMIC_DEC_IMM_RTN_vi
    UINT64_C(18014398513612324864),	// S_ATOMIC_DEC_IMM_gfx10
    UINT64_C(3258056704),	// S_ATOMIC_DEC_IMM_vi
    UINT64_C(4130406400),	// S_ATOMIC_DEC_SGPR_RTN_gfx10
    UINT64_C(3257991168),	// S_ATOMIC_DEC_SGPR_RTN_vi
    UINT64_C(4130340864),	// S_ATOMIC_DEC_SGPR_gfx10
    UINT64_C(3257925632),	// S_ATOMIC_DEC_SGPR_vi
    UINT64_C(18014398513620779008),	// S_ATOMIC_DEC_X2_IMM_RTN_gfx10
    UINT64_C(3266510848),	// S_ATOMIC_DEC_X2_IMM_RTN_vi
    UINT64_C(18014398513620713472),	// S_ATOMIC_DEC_X2_IMM_gfx10
    UINT64_C(3266445312),	// S_ATOMIC_DEC_X2_IMM_vi
    UINT64_C(4138795008),	// S_ATOMIC_DEC_X2_SGPR_RTN_gfx10
    UINT64_C(3266379776),	// S_ATOMIC_DEC_X2_SGPR_RTN_vi
    UINT64_C(4138729472),	// S_ATOMIC_DEC_X2_SGPR_gfx10
    UINT64_C(3266314240),	// S_ATOMIC_DEC_X2_SGPR_vi
    UINT64_C(18014398513612128256),	// S_ATOMIC_INC_IMM_RTN_gfx10
    UINT64_C(3257860096),	// S_ATOMIC_INC_IMM_RTN_vi
    UINT64_C(18014398513612062720),	// S_ATOMIC_INC_IMM_gfx10
    UINT64_C(3257794560),	// S_ATOMIC_INC_IMM_vi
    UINT64_C(4130144256),	// S_ATOMIC_INC_SGPR_RTN_gfx10
    UINT64_C(3257729024),	// S_ATOMIC_INC_SGPR_RTN_vi
    UINT64_C(4130078720),	// S_ATOMIC_INC_SGPR_gfx10
    UINT64_C(3257663488),	// S_ATOMIC_INC_SGPR_vi
    UINT64_C(18014398513620516864),	// S_ATOMIC_INC_X2_IMM_RTN_gfx10
    UINT64_C(3266248704),	// S_ATOMIC_INC_X2_IMM_RTN_vi
    UINT64_C(18014398513620451328),	// S_ATOMIC_INC_X2_IMM_gfx10
    UINT64_C(3266183168),	// S_ATOMIC_INC_X2_IMM_vi
    UINT64_C(4138532864),	// S_ATOMIC_INC_X2_SGPR_RTN_gfx10
    UINT64_C(3266117632),	// S_ATOMIC_INC_X2_SGPR_RTN_vi
    UINT64_C(4138467328),	// S_ATOMIC_INC_X2_SGPR_gfx10
    UINT64_C(3266052096),	// S_ATOMIC_INC_X2_SGPR_vi
    UINT64_C(18014398513611603968),	// S_ATOMIC_OR_IMM_RTN_gfx10
    UINT64_C(3257335808),	// S_ATOMIC_OR_IMM_RTN_vi
    UINT64_C(18014398513611538432),	// S_ATOMIC_OR_IMM_gfx10
    UINT64_C(3257270272),	// S_ATOMIC_OR_IMM_vi
    UINT64_C(4129619968),	// S_ATOMIC_OR_SGPR_RTN_gfx10
    UINT64_C(3257204736),	// S_ATOMIC_OR_SGPR_RTN_vi
    UINT64_C(4129554432),	// S_ATOMIC_OR_SGPR_gfx10
    UINT64_C(3257139200),	// S_ATOMIC_OR_SGPR_vi
    UINT64_C(18014398513619992576),	// S_ATOMIC_OR_X2_IMM_RTN_gfx10
    UINT64_C(3265724416),	// S_ATOMIC_OR_X2_IMM_RTN_vi
    UINT64_C(18014398513619927040),	// S_ATOMIC_OR_X2_IMM_gfx10
    UINT64_C(3265658880),	// S_ATOMIC_OR_X2_IMM_vi
    UINT64_C(4138008576),	// S_ATOMIC_OR_X2_SGPR_RTN_gfx10
    UINT64_C(3265593344),	// S_ATOMIC_OR_X2_SGPR_RTN_vi
    UINT64_C(4137943040),	// S_ATOMIC_OR_X2_SGPR_gfx10
    UINT64_C(3265527808),	// S_ATOMIC_OR_X2_SGPR_vi
    UINT64_C(18014398513610817536),	// S_ATOMIC_SMAX_IMM_RTN_gfx10
    UINT64_C(3256549376),	// S_ATOMIC_SMAX_IMM_RTN_vi
    UINT64_C(18014398513610752000),	// S_ATOMIC_SMAX_IMM_gfx10
    UINT64_C(3256483840),	// S_ATOMIC_SMAX_IMM_vi
    UINT64_C(4128833536),	// S_ATOMIC_SMAX_SGPR_RTN_gfx10
    UINT64_C(3256418304),	// S_ATOMIC_SMAX_SGPR_RTN_vi
    UINT64_C(4128768000),	// S_ATOMIC_SMAX_SGPR_gfx10
    UINT64_C(3256352768),	// S_ATOMIC_SMAX_SGPR_vi
    UINT64_C(18014398513619206144),	// S_ATOMIC_SMAX_X2_IMM_RTN_gfx10
    UINT64_C(3264937984),	// S_ATOMIC_SMAX_X2_IMM_RTN_vi
    UINT64_C(18014398513619140608),	// S_ATOMIC_SMAX_X2_IMM_gfx10
    UINT64_C(3264872448),	// S_ATOMIC_SMAX_X2_IMM_vi
    UINT64_C(4137222144),	// S_ATOMIC_SMAX_X2_SGPR_RTN_gfx10
    UINT64_C(3264806912),	// S_ATOMIC_SMAX_X2_SGPR_RTN_vi
    UINT64_C(4137156608),	// S_ATOMIC_SMAX_X2_SGPR_gfx10
    UINT64_C(3264741376),	// S_ATOMIC_SMAX_X2_SGPR_vi
    UINT64_C(18014398513610293248),	// S_ATOMIC_SMIN_IMM_RTN_gfx10
    UINT64_C(3256025088),	// S_ATOMIC_SMIN_IMM_RTN_vi
    UINT64_C(18014398513610227712),	// S_ATOMIC_SMIN_IMM_gfx10
    UINT64_C(3255959552),	// S_ATOMIC_SMIN_IMM_vi
    UINT64_C(4128309248),	// S_ATOMIC_SMIN_SGPR_RTN_gfx10
    UINT64_C(3255894016),	// S_ATOMIC_SMIN_SGPR_RTN_vi
    UINT64_C(4128243712),	// S_ATOMIC_SMIN_SGPR_gfx10
    UINT64_C(3255828480),	// S_ATOMIC_SMIN_SGPR_vi
    UINT64_C(18014398513618681856),	// S_ATOMIC_SMIN_X2_IMM_RTN_gfx10
    UINT64_C(3264413696),	// S_ATOMIC_SMIN_X2_IMM_RTN_vi
    UINT64_C(18014398513618616320),	// S_ATOMIC_SMIN_X2_IMM_gfx10
    UINT64_C(3264348160),	// S_ATOMIC_SMIN_X2_IMM_vi
    UINT64_C(4136697856),	// S_ATOMIC_SMIN_X2_SGPR_RTN_gfx10
    UINT64_C(3264282624),	// S_ATOMIC_SMIN_X2_SGPR_RTN_vi
    UINT64_C(4136632320),	// S_ATOMIC_SMIN_X2_SGPR_gfx10
    UINT64_C(3264217088),	// S_ATOMIC_SMIN_X2_SGPR_vi
    UINT64_C(18014398513610031104),	// S_ATOMIC_SUB_IMM_RTN_gfx10
    UINT64_C(3255762944),	// S_ATOMIC_SUB_IMM_RTN_vi
    UINT64_C(18014398513609965568),	// S_ATOMIC_SUB_IMM_gfx10
    UINT64_C(3255697408),	// S_ATOMIC_SUB_IMM_vi
    UINT64_C(4128047104),	// S_ATOMIC_SUB_SGPR_RTN_gfx10
    UINT64_C(3255631872),	// S_ATOMIC_SUB_SGPR_RTN_vi
    UINT64_C(4127981568),	// S_ATOMIC_SUB_SGPR_gfx10
    UINT64_C(3255566336),	// S_ATOMIC_SUB_SGPR_vi
    UINT64_C(18014398513618419712),	// S_ATOMIC_SUB_X2_IMM_RTN_gfx10
    UINT64_C(3264151552),	// S_ATOMIC_SUB_X2_IMM_RTN_vi
    UINT64_C(18014398513618354176),	// S_ATOMIC_SUB_X2_IMM_gfx10
    UINT64_C(3264086016),	// S_ATOMIC_SUB_X2_IMM_vi
    UINT64_C(4136435712),	// S_ATOMIC_SUB_X2_SGPR_RTN_gfx10
    UINT64_C(3264020480),	// S_ATOMIC_SUB_X2_SGPR_RTN_vi
    UINT64_C(4136370176),	// S_ATOMIC_SUB_X2_SGPR_gfx10
    UINT64_C(3263954944),	// S_ATOMIC_SUB_X2_SGPR_vi
    UINT64_C(18014398513609244672),	// S_ATOMIC_SWAP_IMM_RTN_gfx10
    UINT64_C(3254976512),	// S_ATOMIC_SWAP_IMM_RTN_vi
    UINT64_C(18014398513609179136),	// S_ATOMIC_SWAP_IMM_gfx10
    UINT64_C(3254910976),	// S_ATOMIC_SWAP_IMM_vi
    UINT64_C(4127260672),	// S_ATOMIC_SWAP_SGPR_RTN_gfx10
    UINT64_C(3254845440),	// S_ATOMIC_SWAP_SGPR_RTN_vi
    UINT64_C(4127195136),	// S_ATOMIC_SWAP_SGPR_gfx10
    UINT64_C(3254779904),	// S_ATOMIC_SWAP_SGPR_vi
    UINT64_C(18014398513617633280),	// S_ATOMIC_SWAP_X2_IMM_RTN_gfx10
    UINT64_C(3263365120),	// S_ATOMIC_SWAP_X2_IMM_RTN_vi
    UINT64_C(18014398513617567744),	// S_ATOMIC_SWAP_X2_IMM_gfx10
    UINT64_C(3263299584),	// S_ATOMIC_SWAP_X2_IMM_vi
    UINT64_C(4135649280),	// S_ATOMIC_SWAP_X2_SGPR_RTN_gfx10
    UINT64_C(3263234048),	// S_ATOMIC_SWAP_X2_SGPR_RTN_vi
    UINT64_C(4135583744),	// S_ATOMIC_SWAP_X2_SGPR_gfx10
    UINT64_C(3263168512),	// S_ATOMIC_SWAP_X2_SGPR_vi
    UINT64_C(18014398513611079680),	// S_ATOMIC_UMAX_IMM_RTN_gfx10
    UINT64_C(3256811520),	// S_ATOMIC_UMAX_IMM_RTN_vi
    UINT64_C(18014398513611014144),	// S_ATOMIC_UMAX_IMM_gfx10
    UINT64_C(3256745984),	// S_ATOMIC_UMAX_IMM_vi
    UINT64_C(4129095680),	// S_ATOMIC_UMAX_SGPR_RTN_gfx10
    UINT64_C(3256680448),	// S_ATOMIC_UMAX_SGPR_RTN_vi
    UINT64_C(4129030144),	// S_ATOMIC_UMAX_SGPR_gfx10
    UINT64_C(3256614912),	// S_ATOMIC_UMAX_SGPR_vi
    UINT64_C(18014398513619468288),	// S_ATOMIC_UMAX_X2_IMM_RTN_gfx10
    UINT64_C(3265200128),	// S_ATOMIC_UMAX_X2_IMM_RTN_vi
    UINT64_C(18014398513619402752),	// S_ATOMIC_UMAX_X2_IMM_gfx10
    UINT64_C(3265134592),	// S_ATOMIC_UMAX_X2_IMM_vi
    UINT64_C(4137484288),	// S_ATOMIC_UMAX_X2_SGPR_RTN_gfx10
    UINT64_C(3265069056),	// S_ATOMIC_UMAX_X2_SGPR_RTN_vi
    UINT64_C(4137418752),	// S_ATOMIC_UMAX_X2_SGPR_gfx10
    UINT64_C(3265003520),	// S_ATOMIC_UMAX_X2_SGPR_vi
    UINT64_C(18014398513610555392),	// S_ATOMIC_UMIN_IMM_RTN_gfx10
    UINT64_C(3256287232),	// S_ATOMIC_UMIN_IMM_RTN_vi
    UINT64_C(18014398513610489856),	// S_ATOMIC_UMIN_IMM_gfx10
    UINT64_C(3256221696),	// S_ATOMIC_UMIN_IMM_vi
    UINT64_C(4128571392),	// S_ATOMIC_UMIN_SGPR_RTN_gfx10
    UINT64_C(3256156160),	// S_ATOMIC_UMIN_SGPR_RTN_vi
    UINT64_C(4128505856),	// S_ATOMIC_UMIN_SGPR_gfx10
    UINT64_C(3256090624),	// S_ATOMIC_UMIN_SGPR_vi
    UINT64_C(18014398513618944000),	// S_ATOMIC_UMIN_X2_IMM_RTN_gfx10
    UINT64_C(3264675840),	// S_ATOMIC_UMIN_X2_IMM_RTN_vi
    UINT64_C(18014398513618878464),	// S_ATOMIC_UMIN_X2_IMM_gfx10
    UINT64_C(3264610304),	// S_ATOMIC_UMIN_X2_IMM_vi
    UINT64_C(4136960000),	// S_ATOMIC_UMIN_X2_SGPR_RTN_gfx10
    UINT64_C(3264544768),	// S_ATOMIC_UMIN_X2_SGPR_RTN_vi
    UINT64_C(4136894464),	// S_ATOMIC_UMIN_X2_SGPR_gfx10
    UINT64_C(3264479232),	// S_ATOMIC_UMIN_X2_SGPR_vi
    UINT64_C(18014398513611866112),	// S_ATOMIC_XOR_IMM_RTN_gfx10
    UINT64_C(3257597952),	// S_ATOMIC_XOR_IMM_RTN_vi
    UINT64_C(18014398513611800576),	// S_ATOMIC_XOR_IMM_gfx10
    UINT64_C(3257532416),	// S_ATOMIC_XOR_IMM_vi
    UINT64_C(4129882112),	// S_ATOMIC_XOR_SGPR_RTN_gfx10
    UINT64_C(3257466880),	// S_ATOMIC_XOR_SGPR_RTN_vi
    UINT64_C(4129816576),	// S_ATOMIC_XOR_SGPR_gfx10
    UINT64_C(3257401344),	// S_ATOMIC_XOR_SGPR_vi
    UINT64_C(18014398513620254720),	// S_ATOMIC_XOR_X2_IMM_RTN_gfx10
    UINT64_C(3265986560),	// S_ATOMIC_XOR_X2_IMM_RTN_vi
    UINT64_C(18014398513620189184),	// S_ATOMIC_XOR_X2_IMM_gfx10
    UINT64_C(3265921024),	// S_ATOMIC_XOR_X2_IMM_vi
    UINT64_C(4138270720),	// S_ATOMIC_XOR_X2_SGPR_RTN_gfx10
    UINT64_C(3265855488),	// S_ATOMIC_XOR_X2_SGPR_RTN_vi
    UINT64_C(4138205184),	// S_ATOMIC_XOR_X2_SGPR_gfx10
    UINT64_C(3265789952),	// S_ATOMIC_XOR_X2_SGPR_vi
    UINT64_C(3213492224),	// S_BARRIER
    UINT64_C(3196062976),	// S_BCNT0_I32_B32_gfx10
    UINT64_C(3196062976),	// S_BCNT0_I32_B32_gfx6_gfx7
    UINT64_C(3196062208),	// S_BCNT0_I32_B32_vi
    UINT64_C(3196063232),	// S_BCNT0_I32_B64_gfx10
    UINT64_C(3196063232),	// S_BCNT0_I32_B64_gfx6_gfx7
    UINT64_C(3196062464),	// S_BCNT0_I32_B64_vi
    UINT64_C(3196063488),	// S_BCNT1_I32_B32_gfx10
    UINT64_C(3196063488),	// S_BCNT1_I32_B32_gfx6_gfx7
    UINT64_C(3196062720),	// S_BCNT1_I32_B32_vi
    UINT64_C(3196063744),	// S_BCNT1_I32_B64_gfx10
    UINT64_C(3196063744),	// S_BCNT1_I32_B64_gfx6_gfx7
    UINT64_C(3196062976),	// S_BCNT1_I32_B64_vi
    UINT64_C(2483027968),	// S_BFE_I32_gfx10
    UINT64_C(2483027968),	// S_BFE_I32_gfx6_gfx7
    UINT64_C(2466250752),	// S_BFE_I32_vi
    UINT64_C(2499805184),	// S_BFE_I64_gfx10
    UINT64_C(2499805184),	// S_BFE_I64_gfx6_gfx7
    UINT64_C(2483027968),	// S_BFE_I64_vi
    UINT64_C(2474639360),	// S_BFE_U32_gfx10
    UINT64_C(2474639360),	// S_BFE_U32_gfx6_gfx7
    UINT64_C(2457862144),	// S_BFE_U32_vi
    UINT64_C(2491416576),	// S_BFE_U64_gfx10
    UINT64_C(2491416576),	// S_BFE_U64_gfx6_gfx7
    UINT64_C(2474639360),	// S_BFE_U64_vi
    UINT64_C(2449473536),	// S_BFM_B32_gfx10
    UINT64_C(2449473536),	// S_BFM_B32_gfx6_gfx7
    UINT64_C(2432696320),	// S_BFM_B32_vi
    UINT64_C(2457862144),	// S_BFM_B64_gfx10
    UINT64_C(2457862144),	// S_BFM_B64_gfx6_gfx7
    UINT64_C(2441084928),	// S_BFM_B64_vi
    UINT64_C(3205234688),	// S_BITCMP0_B32
    UINT64_C(3205365760),	// S_BITCMP0_B64
    UINT64_C(3205300224),	// S_BITCMP1_B32
    UINT64_C(3205431296),	// S_BITCMP1_B64
    UINT64_C(3196074752),	// S_BITREPLICATE_B64_B32_gfx10
    UINT64_C(3196073728),	// S_BITREPLICATE_B64_B32_vi
    UINT64_C(3196066560),	// S_BITSET0_B32_gfx10
    UINT64_C(3196066560),	// S_BITSET0_B32_gfx6_gfx7
    UINT64_C(3196065792),	// S_BITSET0_B32_vi
    UINT64_C(3196066816),	// S_BITSET0_B64_gfx10
    UINT64_C(3196066816),	// S_BITSET0_B64_gfx6_gfx7
    UINT64_C(3196066048),	// S_BITSET0_B64_vi
    UINT64_C(3196067072),	// S_BITSET1_B32_gfx10
    UINT64_C(3196067072),	// S_BITSET1_B32_gfx6_gfx7
    UINT64_C(3196066304),	// S_BITSET1_B32_vi
    UINT64_C(3196067328),	// S_BITSET1_B64_gfx10
    UINT64_C(3196067328),	// S_BITSET1_B64_gfx6_gfx7
    UINT64_C(3196066560),	// S_BITSET1_B64_vi
    UINT64_C(3212967936),	// S_BRANCH
    UINT64_C(13799029261476167680),	// S_BRANCH_pad_s_nop
    UINT64_C(3196062464),	// S_BREV_B32_gfx10
    UINT64_C(3196062464),	// S_BREV_B32_gfx6_gfx7
    UINT64_C(3196061696),	// S_BREV_B32_vi
    UINT64_C(3196062720),	// S_BREV_B64_gfx10
    UINT64_C(3196062720),	// S_BREV_B64_gfx6_gfx7
    UINT64_C(3196061952),	// S_BREV_B64_vi
    UINT64_C(18014398513592991744),	// S_BUFFER_ATOMIC_ADD_IMM_RTN_gfx10
    UINT64_C(3238723584),	// S_BUFFER_ATOMIC_ADD_IMM_RTN_vi
    UINT64_C(18014398513592926208),	// S_BUFFER_ATOMIC_ADD_IMM_gfx10
    UINT64_C(3238658048),	// S_BUFFER_ATOMIC_ADD_IMM_vi
    UINT64_C(4111007744),	// S_BUFFER_ATOMIC_ADD_SGPR_RTN_gfx10
    UINT64_C(3238592512),	// S_BUFFER_ATOMIC_ADD_SGPR_RTN_vi
    UINT64_C(4110942208),	// S_BUFFER_ATOMIC_ADD_SGPR_gfx10
    UINT64_C(3238526976),	// S_BUFFER_ATOMIC_ADD_SGPR_vi
    UINT64_C(18014398513601380352),	// S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_gfx10
    UINT64_C(3247112192),	// S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_vi
    UINT64_C(18014398513601314816),	// S_BUFFER_ATOMIC_ADD_X2_IMM_gfx10
    UINT64_C(3247046656),	// S_BUFFER_ATOMIC_ADD_X2_IMM_vi
    UINT64_C(4119396352),	// S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_gfx10
    UINT64_C(3246981120),	// S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_vi
    UINT64_C(4119330816),	// S_BUFFER_ATOMIC_ADD_X2_SGPR_gfx10
    UINT64_C(3246915584),	// S_BUFFER_ATOMIC_ADD_X2_SGPR_vi
    UINT64_C(18014398513594564608),	// S_BUFFER_ATOMIC_AND_IMM_RTN_gfx10
    UINT64_C(3240296448),	// S_BUFFER_ATOMIC_AND_IMM_RTN_vi
    UINT64_C(18014398513594499072),	// S_BUFFER_ATOMIC_AND_IMM_gfx10
    UINT64_C(3240230912),	// S_BUFFER_ATOMIC_AND_IMM_vi
    UINT64_C(4112580608),	// S_BUFFER_ATOMIC_AND_SGPR_RTN_gfx10
    UINT64_C(3240165376),	// S_BUFFER_ATOMIC_AND_SGPR_RTN_vi
    UINT64_C(4112515072),	// S_BUFFER_ATOMIC_AND_SGPR_gfx10
    UINT64_C(3240099840),	// S_BUFFER_ATOMIC_AND_SGPR_vi
    UINT64_C(18014398513602953216),	// S_BUFFER_ATOMIC_AND_X2_IMM_RTN_gfx10
    UINT64_C(3248685056),	// S_BUFFER_ATOMIC_AND_X2_IMM_RTN_vi
    UINT64_C(18014398513602887680),	// S_BUFFER_ATOMIC_AND_X2_IMM_gfx10
    UINT64_C(3248619520),	// S_BUFFER_ATOMIC_AND_X2_IMM_vi
    UINT64_C(4120969216),	// S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_gfx10
    UINT64_C(3248553984),	// S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_vi
    UINT64_C(4120903680),	// S_BUFFER_ATOMIC_AND_X2_SGPR_gfx10
    UINT64_C(3248488448),	// S_BUFFER_ATOMIC_AND_X2_SGPR_vi
    UINT64_C(18014398513592729600),	// S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_gfx10
    UINT64_C(3238461440),	// S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_vi
    UINT64_C(18014398513592664064),	// S_BUFFER_ATOMIC_CMPSWAP_IMM_gfx10
    UINT64_C(3238395904),	// S_BUFFER_ATOMIC_CMPSWAP_IMM_vi
    UINT64_C(4110745600),	// S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_gfx10
    UINT64_C(3238330368),	// S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_vi
    UINT64_C(4110680064),	// S_BUFFER_ATOMIC_CMPSWAP_SGPR_gfx10
    UINT64_C(3238264832),	// S_BUFFER_ATOMIC_CMPSWAP_SGPR_vi
    UINT64_C(18014398513601118208),	// S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10
    UINT64_C(3246850048),	// S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_vi
    UINT64_C(18014398513601052672),	// S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_gfx10
    UINT64_C(3246784512),	// S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_vi
    UINT64_C(4119134208),	// S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10
    UINT64_C(3246718976),	// S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi
    UINT64_C(4119068672),	// S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_gfx10
    UINT64_C(3246653440),	// S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_vi
    UINT64_C(18014398513595613184),	// S_BUFFER_ATOMIC_DEC_IMM_RTN_gfx10
    UINT64_C(3241345024),	// S_BUFFER_ATOMIC_DEC_IMM_RTN_vi
    UINT64_C(18014398513595547648),	// S_BUFFER_ATOMIC_DEC_IMM_gfx10
    UINT64_C(3241279488),	// S_BUFFER_ATOMIC_DEC_IMM_vi
    UINT64_C(4113629184),	// S_BUFFER_ATOMIC_DEC_SGPR_RTN_gfx10
    UINT64_C(3241213952),	// S_BUFFER_ATOMIC_DEC_SGPR_RTN_vi
    UINT64_C(4113563648),	// S_BUFFER_ATOMIC_DEC_SGPR_gfx10
    UINT64_C(3241148416),	// S_BUFFER_ATOMIC_DEC_SGPR_vi
    UINT64_C(18014398513604001792),	// S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_gfx10
    UINT64_C(3249733632),	// S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_vi
    UINT64_C(18014398513603936256),	// S_BUFFER_ATOMIC_DEC_X2_IMM_gfx10
    UINT64_C(3249668096),	// S_BUFFER_ATOMIC_DEC_X2_IMM_vi
    UINT64_C(4122017792),	// S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_gfx10
    UINT64_C(3249602560),	// S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_vi
    UINT64_C(4121952256),	// S_BUFFER_ATOMIC_DEC_X2_SGPR_gfx10
    UINT64_C(3249537024),	// S_BUFFER_ATOMIC_DEC_X2_SGPR_vi
    UINT64_C(18014398513595351040),	// S_BUFFER_ATOMIC_INC_IMM_RTN_gfx10
    UINT64_C(3241082880),	// S_BUFFER_ATOMIC_INC_IMM_RTN_vi
    UINT64_C(18014398513595285504),	// S_BUFFER_ATOMIC_INC_IMM_gfx10
    UINT64_C(3241017344),	// S_BUFFER_ATOMIC_INC_IMM_vi
    UINT64_C(4113367040),	// S_BUFFER_ATOMIC_INC_SGPR_RTN_gfx10
    UINT64_C(3240951808),	// S_BUFFER_ATOMIC_INC_SGPR_RTN_vi
    UINT64_C(4113301504),	// S_BUFFER_ATOMIC_INC_SGPR_gfx10
    UINT64_C(3240886272),	// S_BUFFER_ATOMIC_INC_SGPR_vi
    UINT64_C(18014398513603739648),	// S_BUFFER_ATOMIC_INC_X2_IMM_RTN_gfx10
    UINT64_C(3249471488),	// S_BUFFER_ATOMIC_INC_X2_IMM_RTN_vi
    UINT64_C(18014398513603674112),	// S_BUFFER_ATOMIC_INC_X2_IMM_gfx10
    UINT64_C(3249405952),	// S_BUFFER_ATOMIC_INC_X2_IMM_vi
    UINT64_C(4121755648),	// S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_gfx10
    UINT64_C(3249340416),	// S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_vi
    UINT64_C(4121690112),	// S_BUFFER_ATOMIC_INC_X2_SGPR_gfx10
    UINT64_C(3249274880),	// S_BUFFER_ATOMIC_INC_X2_SGPR_vi
    UINT64_C(18014398513594826752),	// S_BUFFER_ATOMIC_OR_IMM_RTN_gfx10
    UINT64_C(3240558592),	// S_BUFFER_ATOMIC_OR_IMM_RTN_vi
    UINT64_C(18014398513594761216),	// S_BUFFER_ATOMIC_OR_IMM_gfx10
    UINT64_C(3240493056),	// S_BUFFER_ATOMIC_OR_IMM_vi
    UINT64_C(4112842752),	// S_BUFFER_ATOMIC_OR_SGPR_RTN_gfx10
    UINT64_C(3240427520),	// S_BUFFER_ATOMIC_OR_SGPR_RTN_vi
    UINT64_C(4112777216),	// S_BUFFER_ATOMIC_OR_SGPR_gfx10
    UINT64_C(3240361984),	// S_BUFFER_ATOMIC_OR_SGPR_vi
    UINT64_C(18014398513603215360),	// S_BUFFER_ATOMIC_OR_X2_IMM_RTN_gfx10
    UINT64_C(3248947200),	// S_BUFFER_ATOMIC_OR_X2_IMM_RTN_vi
    UINT64_C(18014398513603149824),	// S_BUFFER_ATOMIC_OR_X2_IMM_gfx10
    UINT64_C(3248881664),	// S_BUFFER_ATOMIC_OR_X2_IMM_vi
    UINT64_C(4121231360),	// S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_gfx10
    UINT64_C(3248816128),	// S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_vi
    UINT64_C(4121165824),	// S_BUFFER_ATOMIC_OR_X2_SGPR_gfx10
    UINT64_C(3248750592),	// S_BUFFER_ATOMIC_OR_X2_SGPR_vi
    UINT64_C(18014398513594040320),	// S_BUFFER_ATOMIC_SMAX_IMM_RTN_gfx10
    UINT64_C(3239772160),	// S_BUFFER_ATOMIC_SMAX_IMM_RTN_vi
    UINT64_C(18014398513593974784),	// S_BUFFER_ATOMIC_SMAX_IMM_gfx10
    UINT64_C(3239706624),	// S_BUFFER_ATOMIC_SMAX_IMM_vi
    UINT64_C(4112056320),	// S_BUFFER_ATOMIC_SMAX_SGPR_RTN_gfx10
    UINT64_C(3239641088),	// S_BUFFER_ATOMIC_SMAX_SGPR_RTN_vi
    UINT64_C(4111990784),	// S_BUFFER_ATOMIC_SMAX_SGPR_gfx10
    UINT64_C(3239575552),	// S_BUFFER_ATOMIC_SMAX_SGPR_vi
    UINT64_C(18014398513602428928),	// S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_gfx10
    UINT64_C(3248160768),	// S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_vi
    UINT64_C(18014398513602363392),	// S_BUFFER_ATOMIC_SMAX_X2_IMM_gfx10
    UINT64_C(3248095232),	// S_BUFFER_ATOMIC_SMAX_X2_IMM_vi
    UINT64_C(4120444928),	// S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_gfx10
    UINT64_C(3248029696),	// S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_vi
    UINT64_C(4120379392),	// S_BUFFER_ATOMIC_SMAX_X2_SGPR_gfx10
    UINT64_C(3247964160),	// S_BUFFER_ATOMIC_SMAX_X2_SGPR_vi
    UINT64_C(18014398513593516032),	// S_BUFFER_ATOMIC_SMIN_IMM_RTN_gfx10
    UINT64_C(3239247872),	// S_BUFFER_ATOMIC_SMIN_IMM_RTN_vi
    UINT64_C(18014398513593450496),	// S_BUFFER_ATOMIC_SMIN_IMM_gfx10
    UINT64_C(3239182336),	// S_BUFFER_ATOMIC_SMIN_IMM_vi
    UINT64_C(4111532032),	// S_BUFFER_ATOMIC_SMIN_SGPR_RTN_gfx10
    UINT64_C(3239116800),	// S_BUFFER_ATOMIC_SMIN_SGPR_RTN_vi
    UINT64_C(4111466496),	// S_BUFFER_ATOMIC_SMIN_SGPR_gfx10
    UINT64_C(3239051264),	// S_BUFFER_ATOMIC_SMIN_SGPR_vi
    UINT64_C(18014398513601904640),	// S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_gfx10
    UINT64_C(3247636480),	// S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_vi
    UINT64_C(18014398513601839104),	// S_BUFFER_ATOMIC_SMIN_X2_IMM_gfx10
    UINT64_C(3247570944),	// S_BUFFER_ATOMIC_SMIN_X2_IMM_vi
    UINT64_C(4119920640),	// S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_gfx10
    UINT64_C(3247505408),	// S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_vi
    UINT64_C(4119855104),	// S_BUFFER_ATOMIC_SMIN_X2_SGPR_gfx10
    UINT64_C(3247439872),	// S_BUFFER_ATOMIC_SMIN_X2_SGPR_vi
    UINT64_C(18014398513593253888),	// S_BUFFER_ATOMIC_SUB_IMM_RTN_gfx10
    UINT64_C(3238985728),	// S_BUFFER_ATOMIC_SUB_IMM_RTN_vi
    UINT64_C(18014398513593188352),	// S_BUFFER_ATOMIC_SUB_IMM_gfx10
    UINT64_C(3238920192),	// S_BUFFER_ATOMIC_SUB_IMM_vi
    UINT64_C(4111269888),	// S_BUFFER_ATOMIC_SUB_SGPR_RTN_gfx10
    UINT64_C(3238854656),	// S_BUFFER_ATOMIC_SUB_SGPR_RTN_vi
    UINT64_C(4111204352),	// S_BUFFER_ATOMIC_SUB_SGPR_gfx10
    UINT64_C(3238789120),	// S_BUFFER_ATOMIC_SUB_SGPR_vi
    UINT64_C(18014398513601642496),	// S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_gfx10
    UINT64_C(3247374336),	// S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_vi
    UINT64_C(18014398513601576960),	// S_BUFFER_ATOMIC_SUB_X2_IMM_gfx10
    UINT64_C(3247308800),	// S_BUFFER_ATOMIC_SUB_X2_IMM_vi
    UINT64_C(4119658496),	// S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_gfx10
    UINT64_C(3247243264),	// S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_vi
    UINT64_C(4119592960),	// S_BUFFER_ATOMIC_SUB_X2_SGPR_gfx10
    UINT64_C(3247177728),	// S_BUFFER_ATOMIC_SUB_X2_SGPR_vi
    UINT64_C(18014398513592467456),	// S_BUFFER_ATOMIC_SWAP_IMM_RTN_gfx10
    UINT64_C(3238199296),	// S_BUFFER_ATOMIC_SWAP_IMM_RTN_vi
    UINT64_C(18014398513592401920),	// S_BUFFER_ATOMIC_SWAP_IMM_gfx10
    UINT64_C(3238133760),	// S_BUFFER_ATOMIC_SWAP_IMM_vi
    UINT64_C(4110483456),	// S_BUFFER_ATOMIC_SWAP_SGPR_RTN_gfx10
    UINT64_C(3238068224),	// S_BUFFER_ATOMIC_SWAP_SGPR_RTN_vi
    UINT64_C(4110417920),	// S_BUFFER_ATOMIC_SWAP_SGPR_gfx10
    UINT64_C(3238002688),	// S_BUFFER_ATOMIC_SWAP_SGPR_vi
    UINT64_C(18014398513600856064),	// S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_gfx10
    UINT64_C(3246587904),	// S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_vi
    UINT64_C(18014398513600790528),	// S_BUFFER_ATOMIC_SWAP_X2_IMM_gfx10
    UINT64_C(3246522368),	// S_BUFFER_ATOMIC_SWAP_X2_IMM_vi
    UINT64_C(4118872064),	// S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_gfx10
    UINT64_C(3246456832),	// S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_vi
    UINT64_C(4118806528),	// S_BUFFER_ATOMIC_SWAP_X2_SGPR_gfx10
    UINT64_C(3246391296),	// S_BUFFER_ATOMIC_SWAP_X2_SGPR_vi
    UINT64_C(18014398513594302464),	// S_BUFFER_ATOMIC_UMAX_IMM_RTN_gfx10
    UINT64_C(3240034304),	// S_BUFFER_ATOMIC_UMAX_IMM_RTN_vi
    UINT64_C(18014398513594236928),	// S_BUFFER_ATOMIC_UMAX_IMM_gfx10
    UINT64_C(3239968768),	// S_BUFFER_ATOMIC_UMAX_IMM_vi
    UINT64_C(4112318464),	// S_BUFFER_ATOMIC_UMAX_SGPR_RTN_gfx10
    UINT64_C(3239903232),	// S_BUFFER_ATOMIC_UMAX_SGPR_RTN_vi
    UINT64_C(4112252928),	// S_BUFFER_ATOMIC_UMAX_SGPR_gfx10
    UINT64_C(3239837696),	// S_BUFFER_ATOMIC_UMAX_SGPR_vi
    UINT64_C(18014398513602691072),	// S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_gfx10
    UINT64_C(3248422912),	// S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_vi
    UINT64_C(18014398513602625536),	// S_BUFFER_ATOMIC_UMAX_X2_IMM_gfx10
    UINT64_C(3248357376),	// S_BUFFER_ATOMIC_UMAX_X2_IMM_vi
    UINT64_C(4120707072),	// S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_gfx10
    UINT64_C(3248291840),	// S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_vi
    UINT64_C(4120641536),	// S_BUFFER_ATOMIC_UMAX_X2_SGPR_gfx10
    UINT64_C(3248226304),	// S_BUFFER_ATOMIC_UMAX_X2_SGPR_vi
    UINT64_C(18014398513593778176),	// S_BUFFER_ATOMIC_UMIN_IMM_RTN_gfx10
    UINT64_C(3239510016),	// S_BUFFER_ATOMIC_UMIN_IMM_RTN_vi
    UINT64_C(18014398513593712640),	// S_BUFFER_ATOMIC_UMIN_IMM_gfx10
    UINT64_C(3239444480),	// S_BUFFER_ATOMIC_UMIN_IMM_vi
    UINT64_C(4111794176),	// S_BUFFER_ATOMIC_UMIN_SGPR_RTN_gfx10
    UINT64_C(3239378944),	// S_BUFFER_ATOMIC_UMIN_SGPR_RTN_vi
    UINT64_C(4111728640),	// S_BUFFER_ATOMIC_UMIN_SGPR_gfx10
    UINT64_C(3239313408),	// S_BUFFER_ATOMIC_UMIN_SGPR_vi
    UINT64_C(18014398513602166784),	// S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_gfx10
    UINT64_C(3247898624),	// S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_vi
    UINT64_C(18014398513602101248),	// S_BUFFER_ATOMIC_UMIN_X2_IMM_gfx10
    UINT64_C(3247833088),	// S_BUFFER_ATOMIC_UMIN_X2_IMM_vi
    UINT64_C(4120182784),	// S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_gfx10
    UINT64_C(3247767552),	// S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_vi
    UINT64_C(4120117248),	// S_BUFFER_ATOMIC_UMIN_X2_SGPR_gfx10
    UINT64_C(3247702016),	// S_BUFFER_ATOMIC_UMIN_X2_SGPR_vi
    UINT64_C(18014398513595088896),	// S_BUFFER_ATOMIC_XOR_IMM_RTN_gfx10
    UINT64_C(3240820736),	// S_BUFFER_ATOMIC_XOR_IMM_RTN_vi
    UINT64_C(18014398513595023360),	// S_BUFFER_ATOMIC_XOR_IMM_gfx10
    UINT64_C(3240755200),	// S_BUFFER_ATOMIC_XOR_IMM_vi
    UINT64_C(4113104896),	// S_BUFFER_ATOMIC_XOR_SGPR_RTN_gfx10
    UINT64_C(3240689664),	// S_BUFFER_ATOMIC_XOR_SGPR_RTN_vi
    UINT64_C(4113039360),	// S_BUFFER_ATOMIC_XOR_SGPR_gfx10
    UINT64_C(3240624128),	// S_BUFFER_ATOMIC_XOR_SGPR_vi
    UINT64_C(18014398513603477504),	// S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_gfx10
    UINT64_C(3249209344),	// S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_vi
    UINT64_C(18014398513603411968),	// S_BUFFER_ATOMIC_XOR_X2_IMM_gfx10
    UINT64_C(3249143808),	// S_BUFFER_ATOMIC_XOR_X2_IMM_vi
    UINT64_C(4121493504),	// S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_gfx10
    UINT64_C(3249078272),	// S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_vi
    UINT64_C(4121427968),	// S_BUFFER_ATOMIC_XOR_X2_SGPR_gfx10
    UINT64_C(3249012736),	// S_BUFFER_ATOMIC_XOR_X2_SGPR_vi
    UINT64_C(3271557375),	// S_BUFFER_LOAD_DWORDX16_IMM_ci
    UINT64_C(18014398513578770432),	// S_BUFFER_LOAD_DWORDX16_IMM_gfx10
    UINT64_C(3271557376),	// S_BUFFER_LOAD_DWORDX16_IMM_si
    UINT64_C(3224502272),	// S_BUFFER_LOAD_DWORDX16_IMM_vi
    UINT64_C(4096786432),	// S_BUFFER_LOAD_DWORDX16_SGPR_gfx10
    UINT64_C(3271557120),	// S_BUFFER_LOAD_DWORDX16_SGPR_si
    UINT64_C(3224371200),	// S_BUFFER_LOAD_DWORDX16_SGPR_vi
    UINT64_C(3258974463),	// S_BUFFER_LOAD_DWORDX2_IMM_ci
    UINT64_C(18014398513577984000),	// S_BUFFER_LOAD_DWORDX2_IMM_gfx10
    UINT64_C(3258974464),	// S_BUFFER_LOAD_DWORDX2_IMM_si
    UINT64_C(3223715840),	// S_BUFFER_LOAD_DWORDX2_IMM_vi
    UINT64_C(4096000000),	// S_BUFFER_LOAD_DWORDX2_SGPR_gfx10
    UINT64_C(3258974208),	// S_BUFFER_LOAD_DWORDX2_SGPR_si
    UINT64_C(3223584768),	// S_BUFFER_LOAD_DWORDX2_SGPR_vi
    UINT64_C(3263168767),	// S_BUFFER_LOAD_DWORDX4_IMM_ci
    UINT64_C(18014398513578246144),	// S_BUFFER_LOAD_DWORDX4_IMM_gfx10
    UINT64_C(3263168768),	// S_BUFFER_LOAD_DWORDX4_IMM_si
    UINT64_C(3223977984),	// S_BUFFER_LOAD_DWORDX4_IMM_vi
    UINT64_C(4096262144),	// S_BUFFER_LOAD_DWORDX4_SGPR_gfx10
    UINT64_C(3263168512),	// S_BUFFER_LOAD_DWORDX4_SGPR_si
    UINT64_C(3223846912),	// S_BUFFER_LOAD_DWORDX4_SGPR_vi
    UINT64_C(3267363071),	// S_BUFFER_LOAD_DWORDX8_IMM_ci
    UINT64_C(18014398513578508288),	// S_BUFFER_LOAD_DWORDX8_IMM_gfx10
    UINT64_C(3267363072),	// S_BUFFER_LOAD_DWORDX8_IMM_si
    UINT64_C(3224240128),	// S_BUFFER_LOAD_DWORDX8_IMM_vi
    UINT64_C(4096524288),	// S_BUFFER_LOAD_DWORDX8_SGPR_gfx10
    UINT64_C(3267362816),	// S_BUFFER_LOAD_DWORDX8_SGPR_si
    UINT64_C(3224109056),	// S_BUFFER_LOAD_DWORDX8_SGPR_vi
    UINT64_C(3254780159),	// S_BUFFER_LOAD_DWORD_IMM_ci
    UINT64_C(18014398513577721856),	// S_BUFFER_LOAD_DWORD_IMM_gfx10
    UINT64_C(3254780160),	// S_BUFFER_LOAD_DWORD_IMM_si
    UINT64_C(3223453696),	// S_BUFFER_LOAD_DWORD_IMM_vi
    UINT64_C(4095737856),	// S_BUFFER_LOAD_DWORD_SGPR_gfx10
    UINT64_C(3254779904),	// S_BUFFER_LOAD_DWORD_SGPR_si
    UINT64_C(3223322624),	// S_BUFFER_LOAD_DWORD_SGPR_vi
    UINT64_C(18014398513582178304),	// S_BUFFER_STORE_DWORDX2_IMM_gfx10
    UINT64_C(3227910144),	// S_BUFFER_STORE_DWORDX2_IMM_vi
    UINT64_C(4100194304),	// S_BUFFER_STORE_DWORDX2_SGPR_gfx10
    UINT64_C(3227779072),	// S_BUFFER_STORE_DWORDX2_SGPR_vi
    UINT64_C(18014398513582440448),	// S_BUFFER_STORE_DWORDX4_IMM_gfx10
    UINT64_C(3228172288),	// S_BUFFER_STORE_DWORDX4_IMM_vi
    UINT64_C(4100456448),	// S_BUFFER_STORE_DWORDX4_SGPR_gfx10
    UINT64_C(3228041216),	// S_BUFFER_STORE_DWORDX4_SGPR_vi
    UINT64_C(18014398513581916160),	// S_BUFFER_STORE_DWORD_IMM_gfx10
    UINT64_C(3227648000),	// S_BUFFER_STORE_DWORD_IMM_vi
    UINT64_C(4099932160),	// S_BUFFER_STORE_DWORD_SGPR_gfx10
    UINT64_C(3227516928),	// S_BUFFER_STORE_DWORD_SGPR_vi
    UINT64_C(3137339392),	// S_CALL_B64_gfx10
    UINT64_C(3128950784),	// S_CALL_B64_vi
    UINT64_C(3214344192),	// S_CBRANCH_CDBGSYS
    UINT64_C(3214540800),	// S_CBRANCH_CDBGSYS_AND_USER
    UINT64_C(13799029261477740544),	// S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop
    UINT64_C(3214475264),	// S_CBRANCH_CDBGSYS_OR_USER
    UINT64_C(13799029261477675008),	// S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop
    UINT64_C(13799029261477543936),	// S_CBRANCH_CDBGSYS_pad_s_nop
    UINT64_C(3214409728),	// S_CBRANCH_CDBGUSER
    UINT64_C(13799029261477609472),	// S_CBRANCH_CDBGUSER_pad_s_nop
    UINT64_C(3213426688),	// S_CBRANCH_EXECNZ
    UINT64_C(13799029261476626432),	// S_CBRANCH_EXECNZ_pad_s_nop
    UINT64_C(3213361152),	// S_CBRANCH_EXECZ
    UINT64_C(13799029261476560896),	// S_CBRANCH_EXECZ_pad_s_nop
    UINT64_C(2508193792),	// S_CBRANCH_G_FORK_gfx6_gfx7
    UINT64_C(2491416576),	// S_CBRANCH_G_FORK_vi
    UINT64_C(3095396352),	// S_CBRANCH_I_FORK_gfx6_gfx7
    UINT64_C(3087007744),	// S_CBRANCH_I_FORK_vi
    UINT64_C(3196072448),	// S_CBRANCH_JOIN_gfx6_gfx7
    UINT64_C(3196071424),	// S_CBRANCH_JOIN_vi
    UINT64_C(3213099008),	// S_CBRANCH_SCC0
    UINT64_C(13799029261476298752),	// S_CBRANCH_SCC0_pad_s_nop
    UINT64_C(3213164544),	// S_CBRANCH_SCC1
    UINT64_C(13799029261476364288),	// S_CBRANCH_SCC1_pad_s_nop
    UINT64_C(3213295616),	// S_CBRANCH_VCCNZ
    UINT64_C(13799029261476495360),	// S_CBRANCH_VCCNZ_pad_s_nop
    UINT64_C(3213230080),	// S_CBRANCH_VCCZ
    UINT64_C(13799029261476429824),	// S_CBRANCH_VCCZ_pad_s_nop
    UINT64_C(3214999552),	// S_CLAUSE
    UINT64_C(2969567232),	// S_CMOVK_I32_gfx10
    UINT64_C(2969567232),	// S_CMOVK_I32_gfx6_gfx7
    UINT64_C(2961178624),	// S_CMOVK_I32_vi
    UINT64_C(3196060928),	// S_CMOV_B32_gfx10
    UINT64_C(3196060928),	// S_CMOV_B32_gfx6_gfx7
    UINT64_C(3196060160),	// S_CMOV_B32_vi
    UINT64_C(3196061184),	// S_CMOV_B64_gfx10
    UINT64_C(3196061184),	// S_CMOV_B64_gfx6_gfx7
    UINT64_C(3196060416),	// S_CMOV_B64_vi
    UINT64_C(2977955840),	// S_CMPK_EQ_I32_gfx10
    UINT64_C(2977955840),	// S_CMPK_EQ_I32_gfx6_gfx7
    UINT64_C(2969567232),	// S_CMPK_EQ_I32_vi
    UINT64_C(3028287488),	// S_CMPK_EQ_U32_gfx10
    UINT64_C(3028287488),	// S_CMPK_EQ_U32_gfx6_gfx7
    UINT64_C(3019898880),	// S_CMPK_EQ_U32_vi
    UINT64_C(3003121664),	// S_CMPK_GE_I32_gfx10
    UINT64_C(3003121664),	// S_CMPK_GE_I32_gfx6_gfx7
    UINT64_C(2994733056),	// S_CMPK_GE_I32_vi
    UINT64_C(3053453312),	// S_CMPK_GE_U32_gfx10
    UINT64_C(3053453312),	// S_CMPK_GE_U32_gfx6_gfx7
    UINT64_C(3045064704),	// S_CMPK_GE_U32_vi
    UINT64_C(2994733056),	// S_CMPK_GT_I32_gfx10
    UINT64_C(2994733056),	// S_CMPK_GT_I32_gfx6_gfx7
    UINT64_C(2986344448),	// S_CMPK_GT_I32_vi
    UINT64_C(3045064704),	// S_CMPK_GT_U32_gfx10
    UINT64_C(3045064704),	// S_CMPK_GT_U32_gfx6_gfx7
    UINT64_C(3036676096),	// S_CMPK_GT_U32_vi
    UINT64_C(3019898880),	// S_CMPK_LE_I32_gfx10
    UINT64_C(3019898880),	// S_CMPK_LE_I32_gfx6_gfx7
    UINT64_C(3011510272),	// S_CMPK_LE_I32_vi
    UINT64_C(3070230528),	// S_CMPK_LE_U32_gfx10
    UINT64_C(3070230528),	// S_CMPK_LE_U32_gfx6_gfx7
    UINT64_C(3061841920),	// S_CMPK_LE_U32_vi
    UINT64_C(2986344448),	// S_CMPK_LG_I32_gfx10
    UINT64_C(2986344448),	// S_CMPK_LG_I32_gfx6_gfx7
    UINT64_C(2977955840),	// S_CMPK_LG_I32_vi
    UINT64_C(3036676096),	// S_CMPK_LG_U32_gfx10
    UINT64_C(3036676096),	// S_CMPK_LG_U32_gfx6_gfx7
    UINT64_C(3028287488),	// S_CMPK_LG_U32_vi
    UINT64_C(3011510272),	// S_CMPK_LT_I32_gfx10
    UINT64_C(3011510272),	// S_CMPK_LT_I32_gfx6_gfx7
    UINT64_C(3003121664),	// S_CMPK_LT_I32_vi
    UINT64_C(3061841920),	// S_CMPK_LT_U32_gfx10
    UINT64_C(3061841920),	// S_CMPK_LT_U32_gfx6_gfx7
    UINT64_C(3053453312),	// S_CMPK_LT_U32_vi
    UINT64_C(3204448256),	// S_CMP_EQ_I32
    UINT64_C(3204841472),	// S_CMP_EQ_U32
    UINT64_C(3205627904),	// S_CMP_EQ_U64
    UINT64_C(3204644864),	// S_CMP_GE_I32
    UINT64_C(3205038080),	// S_CMP_GE_U32
    UINT64_C(3204579328),	// S_CMP_GT_I32
    UINT64_C(3204972544),	// S_CMP_GT_U32
    UINT64_C(3204775936),	// S_CMP_LE_I32
    UINT64_C(3205169152),	// S_CMP_LE_U32
    UINT64_C(3204513792),	// S_CMP_LG_I32
    UINT64_C(3204907008),	// S_CMP_LG_U32
    UINT64_C(3205693440),	// S_CMP_LG_U64
    UINT64_C(3204710400),	// S_CMP_LT_I32
    UINT64_C(3205103616),	// S_CMP_LT_U32
    UINT64_C(3214868480),	// S_CODE_END
    UINT64_C(2231369728),	// S_CSELECT_B32_gfx10
    UINT64_C(2231369728),	// S_CSELECT_B32_gfx6_gfx7
    UINT64_C(2231369728),	// S_CSELECT_B32_vi
    UINT64_C(2239758336),	// S_CSELECT_B64_gfx10
    UINT64_C(2239758336),	// S_CSELECT_B64_gfx6_gfx7
    UINT64_C(2239758336),	// S_CSELECT_B64_vi
    UINT64_C(18014398513586110464),	// S_DCACHE_DISCARD_IMM_gfx10
    UINT64_C(3231842304),	// S_DCACHE_DISCARD_IMM_vi
    UINT64_C(4104126464),	// S_DCACHE_DISCARD_SGPR_gfx10
    UINT64_C(3231711232),	// S_DCACHE_DISCARD_SGPR_vi
    UINT64_C(18014398513586372608),	// S_DCACHE_DISCARD_X2_IMM_gfx10
    UINT64_C(3232104448),	// S_DCACHE_DISCARD_X2_IMM_vi
    UINT64_C(4104388608),	// S_DCACHE_DISCARD_X2_SGPR_gfx10
    UINT64_C(3231973376),	// S_DCACHE_DISCARD_X2_SGPR_vi
    UINT64_C(3342860288),	// S_DCACHE_INV_VOL_ci
    UINT64_C(3230138368),	// S_DCACHE_INV_VOL_vi
    UINT64_C(4102029312),	// S_DCACHE_INV_gfx10
    UINT64_C(3351248896),	// S_DCACHE_INV_si
    UINT64_C(3229614080),	// S_DCACHE_INV_vi
    UINT64_C(3230400512),	// S_DCACHE_WB_VOL_vi
    UINT64_C(4102291456),	// S_DCACHE_WB_gfx10
    UINT64_C(3229876224),	// S_DCACHE_WB_vi
    UINT64_C(3214213120),	// S_DECPERFLEVEL
    UINT64_C(3215261696),	// S_DENORM_MODE
    UINT64_C(3212902400),	// S_ENDPGM
    UINT64_C(3214802944),	// S_ENDPGM_ORDERED_PS_DONE
    UINT64_C(3214606336),	// S_ENDPGM_SAVED
    UINT64_C(3196064000),	// S_FF0_I32_B32_gfx10
    UINT64_C(3196064000),	// S_FF0_I32_B32_gfx6_gfx7
    UINT64_C(3196063232),	// S_FF0_I32_B32_vi
    UINT64_C(3196064256),	// S_FF0_I32_B64_gfx10
    UINT64_C(3196064256),	// S_FF0_I32_B64_gfx6_gfx7
    UINT64_C(3196063488),	// S_FF0_I32_B64_vi
    UINT64_C(3196064512),	// S_FF1_I32_B32_gfx10
    UINT64_C(3196064512),	// S_FF1_I32_B32_gfx6_gfx7
    UINT64_C(3196063744),	// S_FF1_I32_B32_vi
    UINT64_C(3196064768),	// S_FF1_I32_B64_gfx10
    UINT64_C(3196064768),	// S_FF1_I32_B64_gfx6_gfx7
    UINT64_C(3196064000),	// S_FF1_I32_B64_vi
    UINT64_C(3196065024),	// S_FLBIT_I32_B32_gfx10
    UINT64_C(3196065024),	// S_FLBIT_I32_B32_gfx6_gfx7
    UINT64_C(3196064256),	// S_FLBIT_I32_B32_vi
    UINT64_C(3196065280),	// S_FLBIT_I32_B64_gfx10
    UINT64_C(3196065280),	// S_FLBIT_I32_B64_gfx6_gfx7
    UINT64_C(3196064512),	// S_FLBIT_I32_B64_vi
    UINT64_C(3196065792),	// S_FLBIT_I32_I64_gfx10
    UINT64_C(3196065792),	// S_FLBIT_I32_I64_gfx6_gfx7
    UINT64_C(3196065024),	// S_FLBIT_I32_I64_vi
    UINT64_C(3196065536),	// S_FLBIT_I32_gfx10
    UINT64_C(3196065536),	// S_FLBIT_I32_gfx6_gfx7
    UINT64_C(3196064768),	// S_FLBIT_I32_vi
    UINT64_C(3196067584),	// S_GETPC_B64_gfx10
    UINT64_C(3196067584),	// S_GETPC_B64_gfx6_gfx7
    UINT64_C(3196066816),	// S_GETPC_B64_vi
    UINT64_C(3103784960),	// S_GETREG_B32_gfx10
    UINT64_C(3103784960),	// S_GETREG_B32_gfx6_gfx7
    UINT64_C(3095396352),	// S_GETREG_B32_vi
    UINT64_C(4104650752),	// S_GET_WAVEID_IN_WORKGROUP_gfx10
    UINT64_C(4101767168),	// S_GL1_INV_gfx10
    UINT64_C(3214082048),	// S_ICACHE_INV
    UINT64_C(3214147584),	// S_INCPERFLEVEL
    UINT64_C(3214934016),	// S_INST_PREFETCH
    UINT64_C(3238002943),	// S_LOAD_DWORDX16_IMM_ci
    UINT64_C(18014398513576673280),	// S_LOAD_DWORDX16_IMM_gfx10
    UINT64_C(3238002944),	// S_LOAD_DWORDX16_IMM_si
    UINT64_C(3222405120),	// S_LOAD_DWORDX16_IMM_vi
    UINT64_C(4094689280),	// S_LOAD_DWORDX16_SGPR_gfx10
    UINT64_C(3238002688),	// S_LOAD_DWORDX16_SGPR_si
    UINT64_C(3222274048),	// S_LOAD_DWORDX16_SGPR_vi
    UINT64_C(3225420031),	// S_LOAD_DWORDX2_IMM_ci
    UINT64_C(18014398513575886848),	// S_LOAD_DWORDX2_IMM_gfx10
    UINT64_C(3225420032),	// S_LOAD_DWORDX2_IMM_si
    UINT64_C(3221618688),	// S_LOAD_DWORDX2_IMM_vi
    UINT64_C(4093902848),	// S_LOAD_DWORDX2_SGPR_gfx10
    UINT64_C(3225419776),	// S_LOAD_DWORDX2_SGPR_si
    UINT64_C(3221487616),	// S_LOAD_DWORDX2_SGPR_vi
    UINT64_C(3229614335),	// S_LOAD_DWORDX4_IMM_ci
    UINT64_C(18014398513576148992),	// S_LOAD_DWORDX4_IMM_gfx10
    UINT64_C(3229614336),	// S_LOAD_DWORDX4_IMM_si
    UINT64_C(3221880832),	// S_LOAD_DWORDX4_IMM_vi
    UINT64_C(4094164992),	// S_LOAD_DWORDX4_SGPR_gfx10
    UINT64_C(3229614080),	// S_LOAD_DWORDX4_SGPR_si
    UINT64_C(3221749760),	// S_LOAD_DWORDX4_SGPR_vi
    UINT64_C(3233808639),	// S_LOAD_DWORDX8_IMM_ci
    UINT64_C(18014398513576411136),	// S_LOAD_DWORDX8_IMM_gfx10
    UINT64_C(3233808640),	// S_LOAD_DWORDX8_IMM_si
    UINT64_C(3222142976),	// S_LOAD_DWORDX8_IMM_vi
    UINT64_C(4094427136),	// S_LOAD_DWORDX8_SGPR_gfx10
    UINT64_C(3233808384),	// S_LOAD_DWORDX8_SGPR_si
    UINT64_C(3222011904),	// S_LOAD_DWORDX8_SGPR_vi
    UINT64_C(3221225727),	// S_LOAD_DWORD_IMM_ci
    UINT64_C(18014398513575624704),	// S_LOAD_DWORD_IMM_gfx10
    UINT64_C(3221225728),	// S_LOAD_DWORD_IMM_si
    UINT64_C(3221356544),	// S_LOAD_DWORD_IMM_vi
    UINT64_C(4093640704),	// S_LOAD_DWORD_SGPR_gfx10
    UINT64_C(3221225472),	// S_LOAD_DWORD_SGPR_si
    UINT64_C(3221225472),	// S_LOAD_DWORD_SGPR_vi
    UINT64_C(2533359616),	// S_LSHL1_ADD_U32_gfx10
    UINT64_C(2533359616),	// S_LSHL1_ADD_U32_vi
    UINT64_C(2541748224),	// S_LSHL2_ADD_U32_gfx10
    UINT64_C(2541748224),	// S_LSHL2_ADD_U32_vi
    UINT64_C(2550136832),	// S_LSHL3_ADD_U32_gfx10
    UINT64_C(2550136832),	// S_LSHL3_ADD_U32_vi
    UINT64_C(2558525440),	// S_LSHL4_ADD_U32_gfx10
    UINT64_C(2558525440),	// S_LSHL4_ADD_U32_vi
    UINT64_C(2399141888),	// S_LSHL_B32_gfx10
    UINT64_C(2399141888),	// S_LSHL_B32_gfx6_gfx7
    UINT64_C(2382364672),	// S_LSHL_B32_vi
    UINT64_C(2407530496),	// S_LSHL_B64_gfx10
    UINT64_C(2407530496),	// S_LSHL_B64_gfx6_gfx7
    UINT64_C(2390753280),	// S_LSHL_B64_vi
    UINT64_C(2415919104),	// S_LSHR_B32_gfx10
    UINT64_C(2415919104),	// S_LSHR_B32_gfx6_gfx7
    UINT64_C(2399141888),	// S_LSHR_B32_vi
    UINT64_C(2424307712),	// S_LSHR_B64_gfx10
    UINT64_C(2424307712),	// S_LSHR_B64_gfx6_gfx7
    UINT64_C(2407530496),	// S_LSHR_B64_vi
    UINT64_C(2214592512),	// S_MAX_I32_gfx10
    UINT64_C(2214592512),	// S_MAX_I32_gfx6_gfx7
    UINT64_C(2214592512),	// S_MAX_I32_vi
    UINT64_C(2222981120),	// S_MAX_U32_gfx10
    UINT64_C(2222981120),	// S_MAX_U32_gfx6_gfx7
    UINT64_C(2222981120),	// S_MAX_U32_vi
    UINT64_C(4103340032),	// S_MEMREALTIME_gfx10
    UINT64_C(3230924800),	// S_MEMREALTIME_vi
    UINT64_C(4103077888),	// S_MEMTIME_gfx10
    UINT64_C(3347054592),	// S_MEMTIME_si
    UINT64_C(3230662656),	// S_MEMTIME_vi
    UINT64_C(2197815296),	// S_MIN_I32_gfx10
    UINT64_C(2197815296),	// S_MIN_I32_gfx6_gfx7
    UINT64_C(2197815296),	// S_MIN_I32_vi
    UINT64_C(2206203904),	// S_MIN_U32_gfx10
    UINT64_C(2206203904),	// S_MIN_U32_gfx6_gfx7
    UINT64_C(2206203904),	// S_MIN_U32_vi
    UINT64_C(2952790016),	// S_MOVK_I32_gfx10
    UINT64_C(2952790016),	// S_MOVK_I32_gfx6_gfx7
    UINT64_C(2952790016),	// S_MOVK_I32_vi
    UINT64_C(3196071936),	// S_MOVRELD_B32_gfx10
    UINT64_C(3196071936),	// S_MOVRELD_B32_gfx6_gfx7
    UINT64_C(3196070912),	// S_MOVRELD_B32_vi
    UINT64_C(3196072192),	// S_MOVRELD_B64_gfx10
    UINT64_C(3196072192),	// S_MOVRELD_B64_gfx6_gfx7
    UINT64_C(3196071168),	// S_MOVRELD_B64_vi
    UINT64_C(3196078336),	// S_MOVRELSD_2_B32_gfx10
    UINT64_C(3196071424),	// S_MOVRELS_B32_gfx10
    UINT64_C(3196071424),	// S_MOVRELS_B32_gfx6_gfx7
    UINT64_C(3196070400),	// S_MOVRELS_B32_vi
    UINT64_C(3196071680),	// S_MOVRELS_B64_gfx10
    UINT64_C(3196071680),	// S_MOVRELS_B64_gfx6_gfx7
    UINT64_C(3196070656),	// S_MOVRELS_B64_vi
    UINT64_C(3196060416),	// S_MOV_B32_gfx10
    UINT64_C(3196060416),	// S_MOV_B32_gfx6_gfx7
    UINT64_C(3196059648),	// S_MOV_B32_vi
    UINT64_C(3196060672),	// S_MOV_B64_gfx10
    UINT64_C(3196060672),	// S_MOV_B64_gfx6_gfx7
    UINT64_C(3196059904),	// S_MOV_B64_vi
    UINT64_C(3196073216),	// S_MOV_FED_B32_gfx10
    UINT64_C(3196073216),	// S_MOV_FED_B32_gfx6_gfx7
    UINT64_C(3196072192),	// S_MOV_FED_B32_vi
    UINT64_C(3196072704),	// S_MOV_REGRD_B32_gfx6_gfx7
    UINT64_C(3196071680),	// S_MOV_REGRD_B32_vi
    UINT64_C(3087007744),	// S_MULK_I32_gfx10
    UINT64_C(3087007744),	// S_MULK_I32_gfx6_gfx7
    UINT64_C(3078619136),	// S_MULK_I32_vi
    UINT64_C(2600468480),	// S_MUL_HI_I32_gfx10
    UINT64_C(2524971008),	// S_MUL_HI_I32_vi
    UINT64_C(2592079872),	// S_MUL_HI_U32_gfx10
    UINT64_C(2516582400),	// S_MUL_HI_U32_vi
    UINT64_C(2466250752),	// S_MUL_I32_gfx10
    UINT64_C(2466250752),	// S_MUL_I32_gfx6_gfx7
    UINT64_C(2449473536),	// S_MUL_I32_vi
    UINT64_C(2348810240),	// S_NAND_B32_gfx10
    UINT64_C(2348810240),	// S_NAND_B32_gfx6_gfx7
    UINT64_C(2332033024),	// S_NAND_B32_vi
    UINT64_C(2357198848),	// S_NAND_B64_gfx10
    UINT64_C(2357198848),	// S_NAND_B64_gfx6_gfx7
    UINT64_C(2340421632),	// S_NAND_B64_vi
    UINT64_C(3196076288),	// S_NAND_SAVEEXEC_B32_gfx10
    UINT64_C(3196070144),	// S_NAND_SAVEEXEC_B64_gfx10
    UINT64_C(3196070144),	// S_NAND_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196069120),	// S_NAND_SAVEEXEC_B64_vi
    UINT64_C(3212836864),	// S_NOP
    UINT64_C(2365587456),	// S_NOR_B32_gfx10
    UINT64_C(2365587456),	// S_NOR_B32_gfx6_gfx7
    UINT64_C(2348810240),	// S_NOR_B32_vi
    UINT64_C(2373976064),	// S_NOR_B64_gfx10
    UINT64_C(2373976064),	// S_NOR_B64_gfx6_gfx7
    UINT64_C(2357198848),	// S_NOR_B64_vi
    UINT64_C(3196076544),	// S_NOR_SAVEEXEC_B32_gfx10
    UINT64_C(3196070400),	// S_NOR_SAVEEXEC_B64_gfx10
    UINT64_C(3196070400),	// S_NOR_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196069376),	// S_NOR_SAVEEXEC_B64_vi
    UINT64_C(3196061440),	// S_NOT_B32_gfx10
    UINT64_C(3196061440),	// S_NOT_B32_gfx6_gfx7
    UINT64_C(3196060672),	// S_NOT_B32_vi
    UINT64_C(3196061696),	// S_NOT_B64_gfx10
    UINT64_C(3196061696),	// S_NOT_B64_gfx6_gfx7
    UINT64_C(3196060928),	// S_NOT_B64_vi
    UINT64_C(3196077312),	// S_ORN1_SAVEEXEC_B32_gfx10
    UINT64_C(3196073984),	// S_ORN1_SAVEEXEC_B64_gfx10
    UINT64_C(3196072960),	// S_ORN1_SAVEEXEC_B64_vi
    UINT64_C(2332033024),	// S_ORN2_B32_gfx10
    UINT64_C(2332033024),	// S_ORN2_B32_gfx6_gfx7
    UINT64_C(2315255808),	// S_ORN2_B32_vi
    UINT64_C(2340421632),	// S_ORN2_B64_gfx10
    UINT64_C(2340421632),	// S_ORN2_B64_gfx6_gfx7
    UINT64_C(2323644416),	// S_ORN2_B64_vi
    UINT64_C(3196076032),	// S_ORN2_SAVEEXEC_B32_gfx10
    UINT64_C(3196069888),	// S_ORN2_SAVEEXEC_B64_gfx10
    UINT64_C(3196069888),	// S_ORN2_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196068864),	// S_ORN2_SAVEEXEC_B64_vi
    UINT64_C(2281701376),	// S_OR_B32_gfx10
    UINT64_C(2281701376),	// S_OR_B32_gfx6_gfx7
    UINT64_C(2264924160),	// S_OR_B32_vi
    UINT64_C(2290089984),	// S_OR_B64_gfx10
    UINT64_C(2290089984),	// S_OR_B64_gfx6_gfx7
    UINT64_C(2273312768),	// S_OR_B64_vi
    UINT64_C(3196075264),	// S_OR_SAVEEXEC_B32_gfx10
    UINT64_C(3196069120),	// S_OR_SAVEEXEC_B64_gfx10
    UINT64_C(3196069120),	// S_OR_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196068096),	// S_OR_SAVEEXEC_B64_vi
    UINT64_C(2583691264),	// S_PACK_HH_B32_B16_gfx10
    UINT64_C(2583691264),	// S_PACK_HH_B32_B16_vi
    UINT64_C(2575302656),	// S_PACK_LH_B32_B16_gfx10
    UINT64_C(2575302656),	// S_PACK_LH_B32_B16_vi
    UINT64_C(2566914048),	// S_PACK_LL_B32_B16_gfx10
    UINT64_C(2566914048),	// S_PACK_LL_B32_B16_vi
    UINT64_C(3196070912),	// S_QUADMASK_B32_gfx10
    UINT64_C(3196070912),	// S_QUADMASK_B32_gfx6_gfx7
    UINT64_C(3196069888),	// S_QUADMASK_B32_vi
    UINT64_C(3196071168),	// S_QUADMASK_B64_gfx10
    UINT64_C(3196071168),	// S_QUADMASK_B64_gfx6_gfx7
    UINT64_C(3196070144),	// S_QUADMASK_B64_vi
    UINT64_C(3196068352),	// S_RFE_B64_gfx10
    UINT64_C(3196068352),	// S_RFE_B64_gfx6_gfx7
    UINT64_C(3196067584),	// S_RFE_B64_vi
    UINT64_C(2508193792),	// S_RFE_RESTORE_B64_vi
    UINT64_C(3215196160),	// S_ROUND_MODE
    UINT64_C(18014398513577197568),	// S_SCRATCH_LOAD_DWORDX2_IMM_gfx10
    UINT64_C(3222929408),	// S_SCRATCH_LOAD_DWORDX2_IMM_vi
    UINT64_C(4095213568),	// S_SCRATCH_LOAD_DWORDX2_SGPR_gfx10
    UINT64_C(3222798336),	// S_SCRATCH_LOAD_DWORDX2_SGPR_vi
    UINT64_C(18014398513577459712),	// S_SCRATCH_LOAD_DWORDX4_IMM_gfx10
    UINT64_C(3223191552),	// S_SCRATCH_LOAD_DWORDX4_IMM_vi
    UINT64_C(4095475712),	// S_SCRATCH_LOAD_DWORDX4_SGPR_gfx10
    UINT64_C(3223060480),	// S_SCRATCH_LOAD_DWORDX4_SGPR_vi
    UINT64_C(18014398513576935424),	// S_SCRATCH_LOAD_DWORD_IMM_gfx10
    UINT64_C(3222667264),	// S_SCRATCH_LOAD_DWORD_IMM_vi
    UINT64_C(4094951424),	// S_SCRATCH_LOAD_DWORD_SGPR_gfx10
    UINT64_C(3222536192),	// S_SCRATCH_LOAD_DWORD_SGPR_vi
    UINT64_C(18014398513581391872),	// S_SCRATCH_STORE_DWORDX2_IMM_gfx10
    UINT64_C(3227123712),	// S_SCRATCH_STORE_DWORDX2_IMM_vi
    UINT64_C(4099407872),	// S_SCRATCH_STORE_DWORDX2_SGPR_gfx10
    UINT64_C(3226992640),	// S_SCRATCH_STORE_DWORDX2_SGPR_vi
    UINT64_C(18014398513581654016),	// S_SCRATCH_STORE_DWORDX4_IMM_gfx10
    UINT64_C(3227385856),	// S_SCRATCH_STORE_DWORDX4_IMM_vi
    UINT64_C(4099670016),	// S_SCRATCH_STORE_DWORDX4_SGPR_gfx10
    UINT64_C(3227254784),	// S_SCRATCH_STORE_DWORDX4_SGPR_vi
    UINT64_C(18014398513581129728),	// S_SCRATCH_STORE_DWORD_IMM_gfx10
    UINT64_C(3226861568),	// S_SCRATCH_STORE_DWORD_IMM_vi
    UINT64_C(4099145728),	// S_SCRATCH_STORE_DWORD_SGPR_gfx10
    UINT64_C(3226730496),	// S_SCRATCH_STORE_DWORD_SGPR_vi
    UINT64_C(3213885440),	// S_SENDMSG
    UINT64_C(3213950976),	// S_SENDMSGHALT
    UINT64_C(3213688832),	// S_SETHALT
    UINT64_C(3213557760),	// S_SETKILL
    UINT64_C(3196067840),	// S_SETPC_B64_gfx10
    UINT64_C(3196067840),	// S_SETPC_B64_gfx6_gfx7
    UINT64_C(3196067072),	// S_SETPC_B64_vi
    UINT64_C(3213819904),	// S_SETPRIO
    UINT64_C(3112173568),	// S_SETREG_B32_gfx10
    UINT64_C(3112173568),	// S_SETREG_B32_gfx6_gfx7
    UINT64_C(3103784960),	// S_SETREG_B32_vi
    UINT64_C(3128950784),	// S_SETREG_IMM32_B32_gfx10
    UINT64_C(3128950784),	// S_SETREG_IMM32_B32_gfx6_gfx7
    UINT64_C(3120562176),	// S_SETREG_IMM32_B32_vi
    UINT64_C(3205496832),	// S_SETVSKIP
    UINT64_C(3196072448),	// S_SET_GPR_IDX_IDX_vi
    UINT64_C(3214737408),	// S_SET_GPR_IDX_MODE
    UINT64_C(3214671872),	// S_SET_GPR_IDX_OFF
    UINT64_C(3205562368),	// S_SET_GPR_IDX_ON
    UINT64_C(3196066304),	// S_SEXT_I32_I16_gfx10
    UINT64_C(3196066304),	// S_SEXT_I32_I16_gfx6_gfx7
    UINT64_C(3196065536),	// S_SEXT_I32_I16_vi
    UINT64_C(3196066048),	// S_SEXT_I32_I8_gfx10
    UINT64_C(3196066048),	// S_SEXT_I32_I8_gfx6_gfx7
    UINT64_C(3196065280),	// S_SEXT_I32_I8_vi
    UINT64_C(3213754368),	// S_SLEEP
    UINT64_C(18014398513580081152),	// S_STORE_DWORDX2_IMM_gfx10
    UINT64_C(3225812992),	// S_STORE_DWORDX2_IMM_vi
    UINT64_C(4098097152),	// S_STORE_DWORDX2_SGPR_gfx10
    UINT64_C(3225681920),	// S_STORE_DWORDX2_SGPR_vi
    UINT64_C(18014398513580343296),	// S_STORE_DWORDX4_IMM_gfx10
    UINT64_C(3226075136),	// S_STORE_DWORDX4_IMM_vi
    UINT64_C(4098359296),	// S_STORE_DWORDX4_SGPR_gfx10
    UINT64_C(3225944064),	// S_STORE_DWORDX4_SGPR_vi
    UINT64_C(18014398513579819008),	// S_STORE_DWORD_IMM_gfx10
    UINT64_C(3225550848),	// S_STORE_DWORD_IMM_vi
    UINT64_C(4097835008),	// S_STORE_DWORD_SGPR_gfx10
    UINT64_C(3225419776),	// S_STORE_DWORD_SGPR_vi
    UINT64_C(2189426688),	// S_SUBB_U32_gfx10
    UINT64_C(2189426688),	// S_SUBB_U32_gfx6_gfx7
    UINT64_C(2189426688),	// S_SUBB_U32_vi
    UINT64_C(3179282432),	// S_SUBVECTOR_LOOP_BEGIN_gfx10
    UINT64_C(3187671040),	// S_SUBVECTOR_LOOP_END_gfx10
    UINT64_C(2172649472),	// S_SUB_I32_gfx10
    UINT64_C(2172649472),	// S_SUB_I32_gfx6_gfx7
    UINT64_C(2172649472),	// S_SUB_I32_vi
    UINT64_C(2155872256),	// S_SUB_U32_gfx10
    UINT64_C(2155872256),	// S_SUB_U32_gfx6_gfx7
    UINT64_C(2155872256),	// S_SUB_U32_vi
    UINT64_C(3196068096),	// S_SWAPPC_B64_gfx10
    UINT64_C(3196068096),	// S_SWAPPC_B64_gfx6_gfx7
    UINT64_C(3196067328),	// S_SWAPPC_B64_vi
    UINT64_C(3214016512),	// S_TRAP
    UINT64_C(3214278656),	// S_TTRACEDATA
    UINT64_C(3215458304),	// S_TTRACEDATA_IMM
    UINT64_C(2961178624),	// S_VERSION_gfx10
    UINT64_C(3213623296),	// S_WAITCNT
    UINT64_C(3215130624),	// S_WAITCNT_DEPCTR
    UINT64_C(3162505216),	// S_WAITCNT_EXPCNT_gfx10
    UINT64_C(3215065088),	// S_WAITCNT_IDLE
    UINT64_C(3170893824),	// S_WAITCNT_LGKMCNT_gfx10
    UINT64_C(3154116608),	// S_WAITCNT_VMCNT_gfx10
    UINT64_C(3145728000),	// S_WAITCNT_VSCNT_gfx10
    UINT64_C(3213033472),	// S_WAKEUP
    UINT64_C(3196061952),	// S_WQM_B32_gfx10
    UINT64_C(3196061952),	// S_WQM_B32_gfx6_gfx7
    UINT64_C(3196061184),	// S_WQM_B32_vi
    UINT64_C(3196062208),	// S_WQM_B64_gfx10
    UINT64_C(3196062208),	// S_WQM_B64_gfx6_gfx7
    UINT64_C(3196061440),	// S_WQM_B64_vi
    UINT64_C(2382364672),	// S_XNOR_B32_gfx10
    UINT64_C(2382364672),	// S_XNOR_B32_gfx6_gfx7
    UINT64_C(2365587456),	// S_XNOR_B32_vi
    UINT64_C(2390753280),	// S_XNOR_B64_gfx10
    UINT64_C(2390753280),	// S_XNOR_B64_gfx6_gfx7
    UINT64_C(2373976064),	// S_XNOR_B64_vi
    UINT64_C(3196076800),	// S_XNOR_SAVEEXEC_B32_gfx10
    UINT64_C(3196070656),	// S_XNOR_SAVEEXEC_B64_gfx10
    UINT64_C(3196070656),	// S_XNOR_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196069632),	// S_XNOR_SAVEEXEC_B64_vi
    UINT64_C(2298478592),	// S_XOR_B32_gfx10
    UINT64_C(2298478592),	// S_XOR_B32_gfx6_gfx7
    UINT64_C(2281701376),	// S_XOR_B32_vi
    UINT64_C(2306867200),	// S_XOR_B64_gfx10
    UINT64_C(2306867200),	// S_XOR_B64_gfx6_gfx7
    UINT64_C(2290089984),	// S_XOR_B64_vi
    UINT64_C(3196075520),	// S_XOR_SAVEEXEC_B32_gfx10
    UINT64_C(3196069376),	// S_XOR_SAVEEXEC_B64_gfx10
    UINT64_C(3196069376),	// S_XOR_SAVEEXEC_B64_gfx6_gfx7
    UINT64_C(3196068352),	// S_XOR_SAVEEXEC_B64_vi
    UINT64_C(9007203147264000),	// TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10
    UINT64_C(3892686848),	// TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi
    UINT64_C(9007203147259904),	// TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10
    UINT64_C(3892682752),	// TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi
    UINT64_C(9007203147255808),	// TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10
    UINT64_C(3892678656),	// TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi
    UINT64_C(9007203147251712),	// TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10
    UINT64_C(3892674560),	// TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi
    UINT64_C(3892686848),	// TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80
    UINT64_C(3892682752),	// TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80
    UINT64_C(3892678656),	// TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80
    UINT64_C(3892674560),	// TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80
    UINT64_C(9007203147198464),	// TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10
    UINT64_C(3892654080),	// TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi
    UINT64_C(9007203147194368),	// TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10
    UINT64_C(3892649984),	// TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi
    UINT64_C(9007203147190272),	// TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10
    UINT64_C(3892645888),	// TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi
    UINT64_C(9007203147186176),	// TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10
    UINT64_C(3892641792),	// TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi
    UINT64_C(3892654080),	// TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80
    UINT64_C(3892649984),	// TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80
    UINT64_C(3892645888),	// TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80
    UINT64_C(3892641792),	// TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80
    UINT64_C(9007203147132928),	// TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10
    UINT64_C(3892621312),	// TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi
    UINT64_C(9007203147128832),	// TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10
    UINT64_C(3892617216),	// TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi
    UINT64_C(9007203147124736),	// TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10
    UINT64_C(3892613120),	// TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi
    UINT64_C(9007203147120640),	// TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10
    UINT64_C(3892609024),	// TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi
    UINT64_C(3892621312),	// TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80
    UINT64_C(3892617216),	// TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80
    UINT64_C(3892613120),	// TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80
    UINT64_C(3892609024),	// TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80
    UINT64_C(9007203147067392),	// TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10
    UINT64_C(3892588544),	// TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi
    UINT64_C(9007203147063296),	// TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10
    UINT64_C(3892584448),	// TBUFFER_LOAD_FORMAT_D16_X_IDXEN_vi
    UINT64_C(9007203147059200),	// TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10
    UINT64_C(3892580352),	// TBUFFER_LOAD_FORMAT_D16_X_OFFEN_vi
    UINT64_C(9007203147055104),	// TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10
    UINT64_C(3892576256),	// TBUFFER_LOAD_FORMAT_D16_X_OFFSET_vi
    UINT64_C(3892588544),	// TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80
    UINT64_C(3892584448),	// TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80
    UINT64_C(3892580352),	// TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80
    UINT64_C(3892576256),	// TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80
    UINT64_C(3892543488),	// TBUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7
    UINT64_C(3892523008),	// TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10
    UINT64_C(3892523008),	// TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7
    UINT64_C(3892424704),	// TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(3892518912),	// TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10
    UINT64_C(3892518912),	// TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7
    UINT64_C(3892420608),	// TBUFFER_LOAD_FORMAT_XYZW_IDXEN_vi
    UINT64_C(3892514816),	// TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10
    UINT64_C(3892514816),	// TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7
    UINT64_C(3892416512),	// TBUFFER_LOAD_FORMAT_XYZW_OFFEN_vi
    UINT64_C(3892510720),	// TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10
    UINT64_C(3892510720),	// TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7
    UINT64_C(3892412416),	// TBUFFER_LOAD_FORMAT_XYZW_OFFSET_vi
    UINT64_C(3892477952),	// TBUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7
    UINT64_C(3892457472),	// TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10
    UINT64_C(3892457472),	// TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7
    UINT64_C(3892391936),	// TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(3892453376),	// TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10
    UINT64_C(3892453376),	// TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7
    UINT64_C(3892387840),	// TBUFFER_LOAD_FORMAT_XYZ_IDXEN_vi
    UINT64_C(3892449280),	// TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10
    UINT64_C(3892449280),	// TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7
    UINT64_C(3892383744),	// TBUFFER_LOAD_FORMAT_XYZ_OFFEN_vi
    UINT64_C(3892445184),	// TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10
    UINT64_C(3892445184),	// TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7
    UINT64_C(3892379648),	// TBUFFER_LOAD_FORMAT_XYZ_OFFSET_vi
    UINT64_C(3892412416),	// TBUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7
    UINT64_C(3892391936),	// TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10
    UINT64_C(3892391936),	// TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7
    UINT64_C(3892359168),	// TBUFFER_LOAD_FORMAT_XY_BOTHEN_vi
    UINT64_C(3892387840),	// TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx10
    UINT64_C(3892387840),	// TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7
    UINT64_C(3892355072),	// TBUFFER_LOAD_FORMAT_XY_IDXEN_vi
    UINT64_C(3892383744),	// TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx10
    UINT64_C(3892383744),	// TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7
    UINT64_C(3892350976),	// TBUFFER_LOAD_FORMAT_XY_OFFEN_vi
    UINT64_C(3892379648),	// TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx10
    UINT64_C(3892379648),	// TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7
    UINT64_C(3892346880),	// TBUFFER_LOAD_FORMAT_XY_OFFSET_vi
    UINT64_C(3892346880),	// TBUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7
    UINT64_C(3892326400),	// TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx10
    UINT64_C(3892326400),	// TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7
    UINT64_C(3892326400),	// TBUFFER_LOAD_FORMAT_X_BOTHEN_vi
    UINT64_C(3892322304),	// TBUFFER_LOAD_FORMAT_X_IDXEN_gfx10
    UINT64_C(3892322304),	// TBUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7
    UINT64_C(3892322304),	// TBUFFER_LOAD_FORMAT_X_IDXEN_vi
    UINT64_C(3892318208),	// TBUFFER_LOAD_FORMAT_X_OFFEN_gfx10
    UINT64_C(3892318208),	// TBUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7
    UINT64_C(3892318208),	// TBUFFER_LOAD_FORMAT_X_OFFEN_vi
    UINT64_C(3892314112),	// TBUFFER_LOAD_FORMAT_X_OFFSET_gfx10
    UINT64_C(3892314112),	// TBUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7
    UINT64_C(3892314112),	// TBUFFER_LOAD_FORMAT_X_OFFSET_vi
    UINT64_C(9007203147526144),	// TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10
    UINT64_C(3892817920),	// TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi
    UINT64_C(9007203147522048),	// TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10
    UINT64_C(3892813824),	// TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi
    UINT64_C(9007203147517952),	// TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10
    UINT64_C(3892809728),	// TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi
    UINT64_C(9007203147513856),	// TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10
    UINT64_C(3892805632),	// TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi
    UINT64_C(3892817920),	// TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80
    UINT64_C(3892813824),	// TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80
    UINT64_C(3892809728),	// TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80
    UINT64_C(3892805632),	// TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80
    UINT64_C(9007203147460608),	// TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10
    UINT64_C(3892785152),	// TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi
    UINT64_C(9007203147456512),	// TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10
    UINT64_C(3892781056),	// TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi
    UINT64_C(9007203147452416),	// TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10
    UINT64_C(3892776960),	// TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi
    UINT64_C(9007203147448320),	// TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10
    UINT64_C(3892772864),	// TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi
    UINT64_C(3892785152),	// TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80
    UINT64_C(3892781056),	// TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80
    UINT64_C(3892776960),	// TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80
    UINT64_C(3892772864),	// TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80
    UINT64_C(9007203147395072),	// TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10
    UINT64_C(3892752384),	// TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi
    UINT64_C(9007203147390976),	// TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10
    UINT64_C(3892748288),	// TBUFFER_STORE_FORMAT_D16_XY_IDXEN_vi
    UINT64_C(9007203147386880),	// TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10
    UINT64_C(3892744192),	// TBUFFER_STORE_FORMAT_D16_XY_OFFEN_vi
    UINT64_C(9007203147382784),	// TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10
    UINT64_C(3892740096),	// TBUFFER_STORE_FORMAT_D16_XY_OFFSET_vi
    UINT64_C(3892752384),	// TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80
    UINT64_C(3892748288),	// TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80
    UINT64_C(3892744192),	// TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80
    UINT64_C(3892740096),	// TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80
    UINT64_C(9007203147329536),	// TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10
    UINT64_C(3892719616),	// TBUFFER_STORE_FORMAT_D16_X_BOTHEN_vi
    UINT64_C(9007203147325440),	// TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10
    UINT64_C(3892715520),	// TBUFFER_STORE_FORMAT_D16_X_IDXEN_vi
    UINT64_C(9007203147321344),	// TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10
    UINT64_C(3892711424),	// TBUFFER_STORE_FORMAT_D16_X_OFFEN_vi
    UINT64_C(9007203147317248),	// TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10
    UINT64_C(3892707328),	// TBUFFER_STORE_FORMAT_D16_X_OFFSET_vi
    UINT64_C(3892719616),	// TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80
    UINT64_C(3892715520),	// TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80
    UINT64_C(3892711424),	// TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80
    UINT64_C(3892707328),	// TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80
    UINT64_C(3892805632),	// TBUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7
    UINT64_C(3892785152),	// TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10
    UINT64_C(3892785152),	// TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7
    UINT64_C(3892555776),	// TBUFFER_STORE_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(3892781056),	// TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10
    UINT64_C(3892781056),	// TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7
    UINT64_C(3892551680),	// TBUFFER_STORE_FORMAT_XYZW_IDXEN_vi
    UINT64_C(3892776960),	// TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10
    UINT64_C(3892776960),	// TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7
    UINT64_C(3892547584),	// TBUFFER_STORE_FORMAT_XYZW_OFFEN_vi
    UINT64_C(3892772864),	// TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10
    UINT64_C(3892772864),	// TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7
    UINT64_C(3892543488),	// TBUFFER_STORE_FORMAT_XYZW_OFFSET_vi
    UINT64_C(3892740096),	// TBUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7
    UINT64_C(3892719616),	// TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10
    UINT64_C(3892719616),	// TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7
    UINT64_C(3892523008),	// TBUFFER_STORE_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(3892715520),	// TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10
    UINT64_C(3892715520),	// TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7
    UINT64_C(3892518912),	// TBUFFER_STORE_FORMAT_XYZ_IDXEN_vi
    UINT64_C(3892711424),	// TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10
    UINT64_C(3892711424),	// TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7
    UINT64_C(3892514816),	// TBUFFER_STORE_FORMAT_XYZ_OFFEN_vi
    UINT64_C(3892707328),	// TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10
    UINT64_C(3892707328),	// TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7
    UINT64_C(3892510720),	// TBUFFER_STORE_FORMAT_XYZ_OFFSET_vi
    UINT64_C(3892674560),	// TBUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7
    UINT64_C(3892654080),	// TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx10
    UINT64_C(3892654080),	// TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7
    UINT64_C(3892490240),	// TBUFFER_STORE_FORMAT_XY_BOTHEN_vi
    UINT64_C(3892649984),	// TBUFFER_STORE_FORMAT_XY_IDXEN_gfx10
    UINT64_C(3892649984),	// TBUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7
    UINT64_C(3892486144),	// TBUFFER_STORE_FORMAT_XY_IDXEN_vi
    UINT64_C(3892645888),	// TBUFFER_STORE_FORMAT_XY_OFFEN_gfx10
    UINT64_C(3892645888),	// TBUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7
    UINT64_C(3892482048),	// TBUFFER_STORE_FORMAT_XY_OFFEN_vi
    UINT64_C(3892641792),	// TBUFFER_STORE_FORMAT_XY_OFFSET_gfx10
    UINT64_C(3892641792),	// TBUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7
    UINT64_C(3892477952),	// TBUFFER_STORE_FORMAT_XY_OFFSET_vi
    UINT64_C(3892609024),	// TBUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7
    UINT64_C(3892588544),	// TBUFFER_STORE_FORMAT_X_BOTHEN_gfx10
    UINT64_C(3892588544),	// TBUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7
    UINT64_C(3892457472),	// TBUFFER_STORE_FORMAT_X_BOTHEN_vi
    UINT64_C(3892584448),	// TBUFFER_STORE_FORMAT_X_IDXEN_gfx10
    UINT64_C(3892584448),	// TBUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7
    UINT64_C(3892453376),	// TBUFFER_STORE_FORMAT_X_IDXEN_vi
    UINT64_C(3892580352),	// TBUFFER_STORE_FORMAT_X_OFFEN_gfx10
    UINT64_C(3892580352),	// TBUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7
    UINT64_C(3892449280),	// TBUFFER_STORE_FORMAT_X_OFFEN_vi
    UINT64_C(3892576256),	// TBUFFER_STORE_FORMAT_X_OFFSET_gfx10
    UINT64_C(3892576256),	// TBUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7
    UINT64_C(3892445184),	// TBUFFER_STORE_FORMAT_X_OFFSET_vi
    UINT64_C(3554148352),	// V_ACCVGPR_READ_B32_vi
    UINT64_C(3554213888),	// V_ACCVGPR_WRITE_B32_vi
    UINT64_C(3614244864),	// V_ADD3_U32_gfx10
    UINT64_C(3523149824),	// V_ADD3_U32_vi
    UINT64_C(939524346),	// V_ADDC_CO_U32_dpp_gfx9
    UINT64_C(939524096),	// V_ADDC_CO_U32_e32_gfx9
    UINT64_C(3508273152),	// V_ADDC_CO_U32_e64_gfx9
    UINT64_C(939524345),	// V_ADDC_CO_U32_sdwa_gfx9
    UINT64_C(939524346),	// V_ADDC_U32_dpp_vi
    UINT64_C(1342177280),	// V_ADDC_U32_e32_gfx6_gfx7
    UINT64_C(939524096),	// V_ADDC_U32_e32_vi
    UINT64_C(3528458240),	// V_ADDC_U32_e64_gfx6_gfx7
    UINT64_C(3508273152),	// V_ADDC_U32_e64_vi
    UINT64_C(939524345),	// V_ADDC_U32_sdwa_vi
    UINT64_C(1342177280),	// V_ADD_CO_CI_U32_dpp8_gfx10
    UINT64_C(1342177280),	// V_ADD_CO_CI_U32_dpp8_w32_gfx10
    UINT64_C(1342177280),	// V_ADD_CO_CI_U32_dpp8_w64_gfx10
    UINT64_C(1342177530),	// V_ADD_CO_CI_U32_dpp_gfx10
    UINT64_C(1342177530),	// V_ADD_CO_CI_U32_dpp_w32_gfx10
    UINT64_C(1342177530),	// V_ADD_CO_CI_U32_dpp_w64_gfx10
    UINT64_C(1342177280),	// V_ADD_CO_CI_U32_e32_gfx10
    UINT64_C(3576168448),	// V_ADD_CO_CI_U32_e64_gfx10
    UINT64_C(1342177529),	// V_ADD_CO_CI_U32_sdwa_gfx10
    UINT64_C(1342177529),	// V_ADD_CO_CI_U32_sdwa_w32_gfx10
    UINT64_C(1342177529),	// V_ADD_CO_CI_U32_sdwa_w64_gfx10
    UINT64_C(838861050),	// V_ADD_CO_U32_dpp_gfx9
    UINT64_C(838860800),	// V_ADD_CO_U32_e32_gfx9
    UINT64_C(3608084480),	// V_ADD_CO_U32_e64_gfx10
    UINT64_C(3508076544),	// V_ADD_CO_U32_e64_gfx9
    UINT64_C(838861049),	// V_ADD_CO_U32_sdwa_gfx9
    UINT64_C(1677721600),	// V_ADD_F16_dpp8_gfx10
    UINT64_C(1677721850),	// V_ADD_F16_dpp_gfx10
    UINT64_C(1040187642),	// V_ADD_F16_dpp_vi
    UINT64_C(1677721600),	// V_ADD_F16_e32_gfx10
    UINT64_C(1040187392),	// V_ADD_F16_e32_vi
    UINT64_C(3576823808),	// V_ADD_F16_e64_gfx10
    UINT64_C(3508469760),	// V_ADD_F16_e64_vi
    UINT64_C(1677721849),	// V_ADD_F16_sdwa_gfx10
    UINT64_C(1040187641),	// V_ADD_F16_sdwa_gfx9
    UINT64_C(1040187641),	// V_ADD_F16_sdwa_vi
    UINT64_C(100663296),	// V_ADD_F32_dpp8_gfx10
    UINT64_C(100663546),	// V_ADD_F32_dpp_gfx10
    UINT64_C(33554682),	// V_ADD_F32_dpp_vi
    UINT64_C(100663296),	// V_ADD_F32_e32_gfx10
    UINT64_C(100663296),	// V_ADD_F32_e32_gfx6_gfx7
    UINT64_C(33554432),	// V_ADD_F32_e32_vi
    UINT64_C(3573743616),	// V_ADD_F32_e64_gfx10
    UINT64_C(3523608576),	// V_ADD_F32_e64_gfx6_gfx7
    UINT64_C(3506503680),	// V_ADD_F32_e64_vi
    UINT64_C(100663545),	// V_ADD_F32_sdwa_gfx10
    UINT64_C(33554681),	// V_ADD_F32_sdwa_gfx9
    UINT64_C(33554681),	// V_ADD_F32_sdwa_vi
    UINT64_C(3580100608),	// V_ADD_F64_gfx10
    UINT64_C(3536322560),	// V_ADD_F64_gfx6_gfx7
    UINT64_C(3531603968),	// V_ADD_F64_vi
    UINT64_C(3533570048),	// V_ADD_I16_vi
    UINT64_C(1241513984),	// V_ADD_I32_e32_gfx6_gfx7
    UINT64_C(3528065024),	// V_ADD_I32_e64_gfx6_gfx7
    UINT64_C(3533438976),	// V_ADD_I32_gfx9_gfx9
    UINT64_C(3611754496),	// V_ADD_LSHL_U32_gfx10
    UINT64_C(3523084288),	// V_ADD_LSHL_U32_vi
    UINT64_C(3607953408),	// V_ADD_NC_I16_gfx10
    UINT64_C(3615424512),	// V_ADD_NC_I32_gfx10
    UINT64_C(3607298048),	// V_ADD_NC_U16_gfx10
    UINT64_C(1241513984),	// V_ADD_NC_U32_dpp8_gfx10
    UINT64_C(1241514234),	// V_ADD_NC_U32_dpp_gfx10
    UINT64_C(1241513984),	// V_ADD_NC_U32_e32_gfx10
    UINT64_C(3575971840),	// V_ADD_NC_U32_e64_gfx10
    UINT64_C(1241514233),	// V_ADD_NC_U32_sdwa_gfx10
    UINT64_C(1275068666),	// V_ADD_U16_dpp_vi
    UINT64_C(1275068416),	// V_ADD_U16_e32_vi
    UINT64_C(3508928512),	// V_ADD_U16_e64_vi
    UINT64_C(1275068665),	// V_ADD_U16_sdwa_gfx9
    UINT64_C(1275068665),	// V_ADD_U16_sdwa_vi
    UINT64_C(1744830714),	// V_ADD_U32_dpp_gfx9
    UINT64_C(838861050),	// V_ADD_U32_dpp_vi
    UINT64_C(1744830464),	// V_ADD_U32_e32_gfx9
    UINT64_C(838860800),	// V_ADD_U32_e32_vi
    UINT64_C(3509846016),	// V_ADD_U32_e64_gfx9
    UINT64_C(3508076544),	// V_ADD_U32_e64_vi
    UINT64_C(1744830713),	// V_ADD_U32_sdwa_gfx9
    UINT64_C(838861049),	// V_ADD_U32_sdwa_vi
    UINT64_C(3578658816),	// V_ALIGNBIT_B32_gfx10
    UINT64_C(3533438976),	// V_ALIGNBIT_B32_gfx6_gfx7
    UINT64_C(3519938560),	// V_ALIGNBIT_B32_vi
    UINT64_C(3578724352),	// V_ALIGNBYTE_B32_gfx10
    UINT64_C(3533570048),	// V_ALIGNBYTE_B32_gfx6_gfx7
    UINT64_C(3520004096),	// V_ALIGNBYTE_B32_vi
    UINT64_C(905969664),	// V_AND_B32_dpp8_gfx10
    UINT64_C(905969914),	// V_AND_B32_dpp_gfx10
    UINT64_C(637534458),	// V_AND_B32_dpp_vi
    UINT64_C(905969664),	// V_AND_B32_e32_gfx10
    UINT64_C(905969664),	// V_AND_B32_e32_gfx6_gfx7
    UINT64_C(637534208),	// V_AND_B32_e32_vi
    UINT64_C(3575316480),	// V_AND_B32_e64_gfx10
    UINT64_C(3526754304),	// V_AND_B32_e64_gfx6_gfx7
    UINT64_C(3507683328),	// V_AND_B32_e64_vi
    UINT64_C(905969913),	// V_AND_B32_sdwa_gfx10
    UINT64_C(637534457),	// V_AND_B32_sdwa_gfx9
    UINT64_C(637534457),	// V_AND_B32_sdwa_vi
    UINT64_C(3614507008),	// V_AND_OR_B32_gfx10
    UINT64_C(3523280896),	// V_AND_OR_B32_vi
    UINT64_C(1476395258),	// V_ASHRREV_I16_dpp_vi
    UINT64_C(1476395008),	// V_ASHRREV_I16_e32_vi
    UINT64_C(3509321728),	// V_ASHRREV_I16_e64_vi
    UINT64_C(3607625728),	// V_ASHRREV_I16_gfx10
    UINT64_C(1476395257),	// V_ASHRREV_I16_sdwa_gfx9
    UINT64_C(1476395257),	// V_ASHRREV_I16_sdwa_vi
    UINT64_C(805306368),	// V_ASHRREV_I32_dpp8_gfx10
    UINT64_C(805306618),	// V_ASHRREV_I32_dpp_gfx10
    UINT64_C(570425594),	// V_ASHRREV_I32_dpp_vi
    UINT64_C(805306368),	// V_ASHRREV_I32_e32_gfx10
    UINT64_C(805306368),	// V_ASHRREV_I32_e32_gfx6_gfx7
    UINT64_C(570425344),	// V_ASHRREV_I32_e32_vi
    UINT64_C(3575119872),	// V_ASHRREV_I32_e64_gfx10
    UINT64_C(3526361088),	// V_ASHRREV_I32_e64_gfx6_gfx7
    UINT64_C(3507552256),	// V_ASHRREV_I32_e64_vi
    UINT64_C(805306617),	// V_ASHRREV_I32_sdwa_gfx10
    UINT64_C(570425593),	// V_ASHRREV_I32_sdwa_gfx9
    UINT64_C(570425593),	// V_ASHRREV_I32_sdwa_vi
    UINT64_C(3607166976),	// V_ASHRREV_I64_gfx10
    UINT64_C(3532718080),	// V_ASHRREV_I64_vi
    UINT64_C(771751936),	// V_ASHR_I32_e32_gfx6_gfx7
    UINT64_C(3526230016),	// V_ASHR_I32_e64_gfx6_gfx7
    UINT64_C(3536191488),	// V_ASHR_I64_gfx6_gfx7
    UINT64_C(1140850688),	// V_BCNT_U32_B32_e32_gfx6_gfx7
    UINT64_C(3613655040),	// V_BCNT_U32_B32_e64_gfx10
    UINT64_C(3527671808),	// V_BCNT_U32_B32_e64_gfx6_gfx7
    UINT64_C(3532324864),	// V_BCNT_U32_B32_e64_vi
    UINT64_C(3578331136),	// V_BFE_I32_gfx10
    UINT64_C(3532783616),	// V_BFE_I32_gfx6_gfx7
    UINT64_C(3519610880),	// V_BFE_I32_vi
    UINT64_C(3578265600),	// V_BFE_U32_gfx10
    UINT64_C(3532652544),	// V_BFE_U32_gfx6_gfx7
    UINT64_C(3519545344),	// V_BFE_U32_vi
    UINT64_C(3578396672),	// V_BFI_B32_gfx10
    UINT64_C(3532914688),	// V_BFI_B32_gfx6_gfx7
    UINT64_C(3519676416),	// V_BFI_B32_vi
    UINT64_C(1006632960),	// V_BFM_B32_e32_gfx6_gfx7
    UINT64_C(3613589504),	// V_BFM_B32_e64_gfx10
    UINT64_C(3527147520),	// V_BFM_B32_e64_gfx6_gfx7
    UINT64_C(3532849152),	// V_BFM_B32_e64_vi
    UINT64_C(2113957888),	// V_BFREV_B32_dpp8_gfx10
    UINT64_C(2113958138),	// V_BFREV_B32_dpp_gfx10
    UINT64_C(2113951994),	// V_BFREV_B32_dpp_vi
    UINT64_C(2113957888),	// V_BFREV_B32_e32_gfx10
    UINT64_C(2113957888),	// V_BFREV_B32_e32_gfx6_gfx7
    UINT64_C(2113951744),	// V_BFREV_B32_e32_vi
    UINT64_C(3585605632),	// V_BFREV_B32_e64_gfx10
    UINT64_C(3547332608),	// V_BFREV_B32_e64_gfx6_gfx7
    UINT64_C(3513516032),	// V_BFREV_B32_e64_vi
    UINT64_C(2113958137),	// V_BFREV_B32_sdwa_gfx10
    UINT64_C(2113951993),	// V_BFREV_B32_sdwa_gfx9
    UINT64_C(2113951993),	// V_BFREV_B32_sdwa_vi
    UINT64_C(2113976320),	// V_CEIL_F16_dpp8_gfx10
    UINT64_C(2113976570),	// V_CEIL_F16_dpp_gfx10
    UINT64_C(2113964794),	// V_CEIL_F16_dpp_vi
    UINT64_C(2113976320),	// V_CEIL_F16_e32_gfx10
    UINT64_C(2113964544),	// V_CEIL_F16_e32_vi
    UINT64_C(3587964928),	// V_CEIL_F16_e64_gfx10
    UINT64_C(3515154432),	// V_CEIL_F16_e64_vi
    UINT64_C(2113976569),	// V_CEIL_F16_sdwa_gfx10
    UINT64_C(2113964793),	// V_CEIL_F16_sdwa_gfx9
    UINT64_C(2113964793),	// V_CEIL_F16_sdwa_vi
    UINT64_C(2113946624),	// V_CEIL_F32_dpp8_gfx10
    UINT64_C(2113946874),	// V_CEIL_F32_dpp_gfx10
    UINT64_C(2113944314),	// V_CEIL_F32_dpp_vi
    UINT64_C(2113946624),	// V_CEIL_F32_e32_gfx10
    UINT64_C(2113946624),	// V_CEIL_F32_e32_gfx6_gfx7
    UINT64_C(2113944064),	// V_CEIL_F32_e32_vi
    UINT64_C(3584163840),	// V_CEIL_F32_e64_gfx10
    UINT64_C(3544449024),	// V_CEIL_F32_e64_gfx6_gfx7
    UINT64_C(3512532992),	// V_CEIL_F32_e64_vi
    UINT64_C(2113946873),	// V_CEIL_F32_sdwa_gfx10
    UINT64_C(2113944313),	// V_CEIL_F32_sdwa_gfx9
    UINT64_C(2113944313),	// V_CEIL_F32_sdwa_vi
    UINT64_C(2113941504),	// V_CEIL_F64_e32_gfx10
    UINT64_C(2113941504),	// V_CEIL_F64_e32_gfx7
    UINT64_C(2113941504),	// V_CEIL_F64_e32_vi
    UINT64_C(3583508480),	// V_CEIL_F64_e64_gfx10
    UINT64_C(3543138304),	// V_CEIL_F64_e64_gfx7
    UINT64_C(3512205312),	// V_CEIL_F64_e64_vi
    UINT64_C(2113962496),	// V_CLREXCP_e32_gfx10
    UINT64_C(2113962496),	// V_CLREXCP_e32_gfx6_gfx7
    UINT64_C(2113956352),	// V_CLREXCP_e32_vi
    UINT64_C(3586195456),	// V_CLREXCP_e64_gfx10
    UINT64_C(3548512256),	// V_CLREXCP_e64_gfx6_gfx7
    UINT64_C(3514105856),	// V_CLREXCP_e64_vi
    UINT64_C(2091122688),	// V_CMPSX_EQ_F32_e32_gfx6_gfx7
    UINT64_C(3500408832),	// V_CMPSX_EQ_F32_e64_gfx6_gfx7
    UINT64_C(2095316992),	// V_CMPSX_EQ_F64_e32_gfx6_gfx7
    UINT64_C(3504603136),	// V_CMPSX_EQ_F64_e64_gfx6_gfx7
    UINT64_C(2090860544),	// V_CMPSX_F_F32_e32_gfx6_gfx7
    UINT64_C(3500146688),	// V_CMPSX_F_F32_e64_gfx6_gfx7
    UINT64_C(2095054848),	// V_CMPSX_F_F64_e32_gfx6_gfx7
    UINT64_C(3504340992),	// V_CMPSX_F_F64_e64_gfx6_gfx7
    UINT64_C(2091646976),	// V_CMPSX_GE_F32_e32_gfx6_gfx7
    UINT64_C(3500933120),	// V_CMPSX_GE_F32_e64_gfx6_gfx7
    UINT64_C(2095841280),	// V_CMPSX_GE_F64_e32_gfx6_gfx7
    UINT64_C(3505127424),	// V_CMPSX_GE_F64_e64_gfx6_gfx7
    UINT64_C(2091384832),	// V_CMPSX_GT_F32_e32_gfx6_gfx7
    UINT64_C(3500670976),	// V_CMPSX_GT_F32_e64_gfx6_gfx7
    UINT64_C(2095579136),	// V_CMPSX_GT_F64_e32_gfx6_gfx7
    UINT64_C(3504865280),	// V_CMPSX_GT_F64_e64_gfx6_gfx7
    UINT64_C(2091253760),	// V_CMPSX_LE_F32_e32_gfx6_gfx7
    UINT64_C(3500539904),	// V_CMPSX_LE_F32_e64_gfx6_gfx7
    UINT64_C(2095448064),	// V_CMPSX_LE_F64_e32_gfx6_gfx7
    UINT64_C(3504734208),	// V_CMPSX_LE_F64_e64_gfx6_gfx7
    UINT64_C(2091515904),	// V_CMPSX_LG_F32_e32_gfx6_gfx7
    UINT64_C(3500802048),	// V_CMPSX_LG_F32_e64_gfx6_gfx7
    UINT64_C(2095710208),	// V_CMPSX_LG_F64_e32_gfx6_gfx7
    UINT64_C(3504996352),	// V_CMPSX_LG_F64_e64_gfx6_gfx7
    UINT64_C(2090991616),	// V_CMPSX_LT_F32_e32_gfx6_gfx7
    UINT64_C(3500277760),	// V_CMPSX_LT_F32_e64_gfx6_gfx7
    UINT64_C(2095185920),	// V_CMPSX_LT_F64_e32_gfx6_gfx7
    UINT64_C(3504472064),	// V_CMPSX_LT_F64_e64_gfx6_gfx7
    UINT64_C(2092564480),	// V_CMPSX_NEQ_F32_e32_gfx6_gfx7
    UINT64_C(3501850624),	// V_CMPSX_NEQ_F32_e64_gfx6_gfx7
    UINT64_C(2096758784),	// V_CMPSX_NEQ_F64_e32_gfx6_gfx7
    UINT64_C(3506044928),	// V_CMPSX_NEQ_F64_e64_gfx6_gfx7
    UINT64_C(2092040192),	// V_CMPSX_NGE_F32_e32_gfx6_gfx7
    UINT64_C(3501326336),	// V_CMPSX_NGE_F32_e64_gfx6_gfx7
    UINT64_C(2096234496),	// V_CMPSX_NGE_F64_e32_gfx6_gfx7
    UINT64_C(3505520640),	// V_CMPSX_NGE_F64_e64_gfx6_gfx7
    UINT64_C(2092302336),	// V_CMPSX_NGT_F32_e32_gfx6_gfx7
    UINT64_C(3501588480),	// V_CMPSX_NGT_F32_e64_gfx6_gfx7
    UINT64_C(2096496640),	// V_CMPSX_NGT_F64_e32_gfx6_gfx7
    UINT64_C(3505782784),	// V_CMPSX_NGT_F64_e64_gfx6_gfx7
    UINT64_C(2092433408),	// V_CMPSX_NLE_F32_e32_gfx6_gfx7
    UINT64_C(3501719552),	// V_CMPSX_NLE_F32_e64_gfx6_gfx7
    UINT64_C(2096627712),	// V_CMPSX_NLE_F64_e32_gfx6_gfx7
    UINT64_C(3505913856),	// V_CMPSX_NLE_F64_e64_gfx6_gfx7
    UINT64_C(2092171264),	// V_CMPSX_NLG_F32_e32_gfx6_gfx7
    UINT64_C(3501457408),	// V_CMPSX_NLG_F32_e64_gfx6_gfx7
    UINT64_C(2096365568),	// V_CMPSX_NLG_F64_e32_gfx6_gfx7
    UINT64_C(3505651712),	// V_CMPSX_NLG_F64_e64_gfx6_gfx7
    UINT64_C(2092695552),	// V_CMPSX_NLT_F32_e32_gfx6_gfx7
    UINT64_C(3501981696),	// V_CMPSX_NLT_F32_e64_gfx6_gfx7
    UINT64_C(2096889856),	// V_CMPSX_NLT_F64_e32_gfx6_gfx7
    UINT64_C(3506176000),	// V_CMPSX_NLT_F64_e64_gfx6_gfx7
    UINT64_C(2091778048),	// V_CMPSX_O_F32_e32_gfx6_gfx7
    UINT64_C(3501064192),	// V_CMPSX_O_F32_e64_gfx6_gfx7
    UINT64_C(2095972352),	// V_CMPSX_O_F64_e32_gfx6_gfx7
    UINT64_C(3505258496),	// V_CMPSX_O_F64_e64_gfx6_gfx7
    UINT64_C(2092826624),	// V_CMPSX_TRU_F32_e32_gfx6_gfx7
    UINT64_C(3502112768),	// V_CMPSX_TRU_F32_e64_gfx6_gfx7
    UINT64_C(2097020928),	// V_CMPSX_TRU_F64_e32_gfx6_gfx7
    UINT64_C(3506307072),	// V_CMPSX_TRU_F64_e64_gfx6_gfx7
    UINT64_C(2091909120),	// V_CMPSX_U_F32_e32_gfx6_gfx7
    UINT64_C(3501195264),	// V_CMPSX_U_F32_e64_gfx6_gfx7
    UINT64_C(2096103424),	// V_CMPSX_U_F64_e32_gfx6_gfx7
    UINT64_C(3505389568),	// V_CMPSX_U_F64_e64_gfx6_gfx7
    UINT64_C(2089025536),	// V_CMPS_EQ_F32_e32_gfx6_gfx7
    UINT64_C(3498311680),	// V_CMPS_EQ_F32_e64_gfx6_gfx7
    UINT64_C(2093219840),	// V_CMPS_EQ_F64_e32_gfx6_gfx7
    UINT64_C(3502505984),	// V_CMPS_EQ_F64_e64_gfx6_gfx7
    UINT64_C(2088763392),	// V_CMPS_F_F32_e32_gfx6_gfx7
    UINT64_C(3498049536),	// V_CMPS_F_F32_e64_gfx6_gfx7
    UINT64_C(2092957696),	// V_CMPS_F_F64_e32_gfx6_gfx7
    UINT64_C(3502243840),	// V_CMPS_F_F64_e64_gfx6_gfx7
    UINT64_C(2089549824),	// V_CMPS_GE_F32_e32_gfx6_gfx7
    UINT64_C(3498835968),	// V_CMPS_GE_F32_e64_gfx6_gfx7
    UINT64_C(2093744128),	// V_CMPS_GE_F64_e32_gfx6_gfx7
    UINT64_C(3503030272),	// V_CMPS_GE_F64_e64_gfx6_gfx7
    UINT64_C(2089287680),	// V_CMPS_GT_F32_e32_gfx6_gfx7
    UINT64_C(3498573824),	// V_CMPS_GT_F32_e64_gfx6_gfx7
    UINT64_C(2093481984),	// V_CMPS_GT_F64_e32_gfx6_gfx7
    UINT64_C(3502768128),	// V_CMPS_GT_F64_e64_gfx6_gfx7
    UINT64_C(2089156608),	// V_CMPS_LE_F32_e32_gfx6_gfx7
    UINT64_C(3498442752),	// V_CMPS_LE_F32_e64_gfx6_gfx7
    UINT64_C(2093350912),	// V_CMPS_LE_F64_e32_gfx6_gfx7
    UINT64_C(3502637056),	// V_CMPS_LE_F64_e64_gfx6_gfx7
    UINT64_C(2089418752),	// V_CMPS_LG_F32_e32_gfx6_gfx7
    UINT64_C(3498704896),	// V_CMPS_LG_F32_e64_gfx6_gfx7
    UINT64_C(2093613056),	// V_CMPS_LG_F64_e32_gfx6_gfx7
    UINT64_C(3502899200),	// V_CMPS_LG_F64_e64_gfx6_gfx7
    UINT64_C(2088894464),	// V_CMPS_LT_F32_e32_gfx6_gfx7
    UINT64_C(3498180608),	// V_CMPS_LT_F32_e64_gfx6_gfx7
    UINT64_C(2093088768),	// V_CMPS_LT_F64_e32_gfx6_gfx7
    UINT64_C(3502374912),	// V_CMPS_LT_F64_e64_gfx6_gfx7
    UINT64_C(2090467328),	// V_CMPS_NEQ_F32_e32_gfx6_gfx7
    UINT64_C(3499753472),	// V_CMPS_NEQ_F32_e64_gfx6_gfx7
    UINT64_C(2094661632),	// V_CMPS_NEQ_F64_e32_gfx6_gfx7
    UINT64_C(3503947776),	// V_CMPS_NEQ_F64_e64_gfx6_gfx7
    UINT64_C(2089943040),	// V_CMPS_NGE_F32_e32_gfx6_gfx7
    UINT64_C(3499229184),	// V_CMPS_NGE_F32_e64_gfx6_gfx7
    UINT64_C(2094137344),	// V_CMPS_NGE_F64_e32_gfx6_gfx7
    UINT64_C(3503423488),	// V_CMPS_NGE_F64_e64_gfx6_gfx7
    UINT64_C(2090205184),	// V_CMPS_NGT_F32_e32_gfx6_gfx7
    UINT64_C(3499491328),	// V_CMPS_NGT_F32_e64_gfx6_gfx7
    UINT64_C(2094399488),	// V_CMPS_NGT_F64_e32_gfx6_gfx7
    UINT64_C(3503685632),	// V_CMPS_NGT_F64_e64_gfx6_gfx7
    UINT64_C(2090336256),	// V_CMPS_NLE_F32_e32_gfx6_gfx7
    UINT64_C(3499622400),	// V_CMPS_NLE_F32_e64_gfx6_gfx7
    UINT64_C(2094530560),	// V_CMPS_NLE_F64_e32_gfx6_gfx7
    UINT64_C(3503816704),	// V_CMPS_NLE_F64_e64_gfx6_gfx7
    UINT64_C(2090074112),	// V_CMPS_NLG_F32_e32_gfx6_gfx7
    UINT64_C(3499360256),	// V_CMPS_NLG_F32_e64_gfx6_gfx7
    UINT64_C(2094268416),	// V_CMPS_NLG_F64_e32_gfx6_gfx7
    UINT64_C(3503554560),	// V_CMPS_NLG_F64_e64_gfx6_gfx7
    UINT64_C(2090598400),	// V_CMPS_NLT_F32_e32_gfx6_gfx7
    UINT64_C(3499884544),	// V_CMPS_NLT_F32_e64_gfx6_gfx7
    UINT64_C(2094792704),	// V_CMPS_NLT_F64_e32_gfx6_gfx7
    UINT64_C(3504078848),	// V_CMPS_NLT_F64_e64_gfx6_gfx7
    UINT64_C(2089680896),	// V_CMPS_O_F32_e32_gfx6_gfx7
    UINT64_C(3498967040),	// V_CMPS_O_F32_e64_gfx6_gfx7
    UINT64_C(2093875200),	// V_CMPS_O_F64_e32_gfx6_gfx7
    UINT64_C(3503161344),	// V_CMPS_O_F64_e64_gfx6_gfx7
    UINT64_C(2090729472),	// V_CMPS_TRU_F32_e32_gfx6_gfx7
    UINT64_C(3500015616),	// V_CMPS_TRU_F32_e64_gfx6_gfx7
    UINT64_C(2094923776),	// V_CMPS_TRU_F64_e32_gfx6_gfx7
    UINT64_C(3504209920),	// V_CMPS_TRU_F64_e64_gfx6_gfx7
    UINT64_C(2089811968),	// V_CMPS_U_F32_e32_gfx6_gfx7
    UINT64_C(3499098112),	// V_CMPS_U_F32_e64_gfx6_gfx7
    UINT64_C(2094006272),	// V_CMPS_U_F64_e32_gfx6_gfx7
    UINT64_C(3503292416),	// V_CMPS_U_F64_e64_gfx6_gfx7
    UINT64_C(2101215232),	// V_CMPX_CLASS_F16_e32_gfx10
    UINT64_C(2083127296),	// V_CMPX_CLASS_F16_e32_vi
    UINT64_C(3567190016),	// V_CMPX_CLASS_F16_e64_gfx10
    UINT64_C(3491037184),	// V_CMPX_CLASS_F16_e64_vi
    UINT64_C(2101215481),	// V_CMPX_CLASS_F16_sdwa_gfx10
    UINT64_C(2083127545),	// V_CMPX_CLASS_F16_sdwa_gfx9
    UINT64_C(2083127545),	// V_CMPX_CLASS_F16_sdwa_vi
    UINT64_C(2100297728),	// V_CMPX_CLASS_F32_e32_gfx10
    UINT64_C(2100297728),	// V_CMPX_CLASS_F32_e32_gfx6_gfx7
    UINT64_C(2082603008),	// V_CMPX_CLASS_F32_e32_vi
    UINT64_C(3566731264),	// V_CMPX_CLASS_F32_e64_gfx10
    UINT64_C(3509583872),	// V_CMPX_CLASS_F32_e64_gfx6_gfx7
    UINT64_C(3490775040),	// V_CMPX_CLASS_F32_e64_vi
    UINT64_C(2100297977),	// V_CMPX_CLASS_F32_sdwa_gfx10
    UINT64_C(2082603257),	// V_CMPX_CLASS_F32_sdwa_gfx9
    UINT64_C(2082603257),	// V_CMPX_CLASS_F32_sdwa_vi
    UINT64_C(2104492032),	// V_CMPX_CLASS_F64_e32_gfx10
    UINT64_C(2104492032),	// V_CMPX_CLASS_F64_e32_gfx6_gfx7
    UINT64_C(2082865152),	// V_CMPX_CLASS_F64_e32_vi
    UINT64_C(3568828416),	// V_CMPX_CLASS_F64_e64_gfx10
    UINT64_C(3513778176),	// V_CMPX_CLASS_F64_e64_gfx6_gfx7
    UINT64_C(3490906112),	// V_CMPX_CLASS_F64_e64_vi
    UINT64_C(2108948480),	// V_CMPX_EQ_F16_e32_gfx10
    UINT64_C(2086928384),	// V_CMPX_EQ_F16_e32_vi
    UINT64_C(3571056640),	// V_CMPX_EQ_F16_e64_gfx10
    UINT64_C(3492937728),	// V_CMPX_EQ_F16_e64_vi
    UINT64_C(2108948729),	// V_CMPX_EQ_F16_sdwa_gfx10
    UINT64_C(2086928633),	// V_CMPX_EQ_F16_sdwa_gfx9
    UINT64_C(2086928633),	// V_CMPX_EQ_F16_sdwa_vi
    UINT64_C(2082734080),	// V_CMPX_EQ_F32_e32_gfx10
    UINT64_C(2082734080),	// V_CMPX_EQ_F32_e32_gfx6_gfx7
    UINT64_C(2091122688),	// V_CMPX_EQ_F32_e32_vi
    UINT64_C(3557949440),	// V_CMPX_EQ_F32_e64_gfx10
    UINT64_C(3492020224),	// V_CMPX_EQ_F32_e64_gfx6_gfx7
    UINT64_C(3495034880),	// V_CMPX_EQ_F32_e64_vi
    UINT64_C(2082734329),	// V_CMPX_EQ_F32_sdwa_gfx10
    UINT64_C(2091122937),	// V_CMPX_EQ_F32_sdwa_gfx9
    UINT64_C(2091122937),	// V_CMPX_EQ_F32_sdwa_vi
    UINT64_C(2086928384),	// V_CMPX_EQ_F64_e32_gfx10
    UINT64_C(2086928384),	// V_CMPX_EQ_F64_e32_gfx6_gfx7
    UINT64_C(2095316992),	// V_CMPX_EQ_F64_e32_vi
    UINT64_C(3560046592),	// V_CMPX_EQ_F64_e64_gfx10
    UINT64_C(3496214528),	// V_CMPX_EQ_F64_e64_gfx6_gfx7
    UINT64_C(3497132032),	// V_CMPX_EQ_F64_e64_vi
    UINT64_C(2100559872),	// V_CMPX_EQ_I16_e32_gfx10
    UINT64_C(2103705600),	// V_CMPX_EQ_I16_e32_vi
    UINT64_C(3566862336),	// V_CMPX_EQ_I16_e64_gfx10
    UINT64_C(3501326336),	// V_CMPX_EQ_I16_e64_vi
    UINT64_C(2100560121),	// V_CMPX_EQ_I16_sdwa_gfx10
    UINT64_C(2103705849),	// V_CMPX_EQ_I16_sdwa_gfx9
    UINT64_C(2103705849),	// V_CMPX_EQ_I16_sdwa_vi
    UINT64_C(2099511296),	// V_CMPX_EQ_I32_e32_gfx10
    UINT64_C(2099511296),	// V_CMPX_EQ_I32_e32_gfx6_gfx7
    UINT64_C(2107899904),	// V_CMPX_EQ_I32_e32_vi
    UINT64_C(3566338048),	// V_CMPX_EQ_I32_e64_gfx10
    UINT64_C(3508797440),	// V_CMPX_EQ_I32_e64_gfx6_gfx7
    UINT64_C(3503423488),	// V_CMPX_EQ_I32_e64_vi
    UINT64_C(2099511545),	// V_CMPX_EQ_I32_sdwa_gfx10
    UINT64_C(2107900153),	// V_CMPX_EQ_I32_sdwa_gfx9
    UINT64_C(2107900153),	// V_CMPX_EQ_I32_sdwa_vi
    UINT64_C(2103705600),	// V_CMPX_EQ_I64_e32_gfx10
    UINT64_C(2103705600),	// V_CMPX_EQ_I64_e32_gfx6_gfx7
    UINT64_C(2112094208),	// V_CMPX_EQ_I64_e32_vi
    UINT64_C(3568435200),	// V_CMPX_EQ_I64_e64_gfx10
    UINT64_C(3512991744),	// V_CMPX_EQ_I64_e64_gfx6_gfx7
    UINT64_C(3505520640),	// V_CMPX_EQ_I64_e64_vi
    UINT64_C(2104754176),	// V_CMPX_EQ_U16_e32_gfx10
    UINT64_C(2104754176),	// V_CMPX_EQ_U16_e32_vi
    UINT64_C(3568959488),	// V_CMPX_EQ_U16_e64_gfx10
    UINT64_C(3501850624),	// V_CMPX_EQ_U16_e64_vi
    UINT64_C(2104754425),	// V_CMPX_EQ_U16_sdwa_gfx10
    UINT64_C(2104754425),	// V_CMPX_EQ_U16_sdwa_gfx9
    UINT64_C(2104754425),	// V_CMPX_EQ_U16_sdwa_vi
    UINT64_C(2107899904),	// V_CMPX_EQ_U32_e32_gfx10
    UINT64_C(2107899904),	// V_CMPX_EQ_U32_e32_gfx6_gfx7
    UINT64_C(2108948480),	// V_CMPX_EQ_U32_e32_vi
    UINT64_C(3570532352),	// V_CMPX_EQ_U32_e64_gfx10
    UINT64_C(3517186048),	// V_CMPX_EQ_U32_e64_gfx6_gfx7
    UINT64_C(3503947776),	// V_CMPX_EQ_U32_e64_vi
    UINT64_C(2107900153),	// V_CMPX_EQ_U32_sdwa_gfx10
    UINT64_C(2108948729),	// V_CMPX_EQ_U32_sdwa_gfx9
    UINT64_C(2108948729),	// V_CMPX_EQ_U32_sdwa_vi
    UINT64_C(2112094208),	// V_CMPX_EQ_U64_e32_gfx10
    UINT64_C(2112094208),	// V_CMPX_EQ_U64_e32_gfx6_gfx7
    UINT64_C(2113142784),	// V_CMPX_EQ_U64_e32_vi
    UINT64_C(3572629504),	// V_CMPX_EQ_U64_e64_gfx10
    UINT64_C(3521380352),	// V_CMPX_EQ_U64_e64_gfx6_gfx7
    UINT64_C(3506044928),	// V_CMPX_EQ_U64_e64_vi
    UINT64_C(2108686336),	// V_CMPX_F_F16_e32_gfx10
    UINT64_C(2086666240),	// V_CMPX_F_F16_e32_vi
    UINT64_C(3570925568),	// V_CMPX_F_F16_e64_gfx10
    UINT64_C(3492806656),	// V_CMPX_F_F16_e64_vi
    UINT64_C(2108686585),	// V_CMPX_F_F16_sdwa_gfx10
    UINT64_C(2086666489),	// V_CMPX_F_F16_sdwa_gfx9
    UINT64_C(2086666489),	// V_CMPX_F_F16_sdwa_vi
    UINT64_C(2082471936),	// V_CMPX_F_F32_e32_gfx10
    UINT64_C(2082471936),	// V_CMPX_F_F32_e32_gfx6_gfx7
    UINT64_C(2090860544),	// V_CMPX_F_F32_e32_vi
    UINT64_C(3557818368),	// V_CMPX_F_F32_e64_gfx10
    UINT64_C(3491758080),	// V_CMPX_F_F32_e64_gfx6_gfx7
    UINT64_C(3494903808),	// V_CMPX_F_F32_e64_vi
    UINT64_C(2082472185),	// V_CMPX_F_F32_sdwa_gfx10
    UINT64_C(2090860793),	// V_CMPX_F_F32_sdwa_gfx9
    UINT64_C(2090860793),	// V_CMPX_F_F32_sdwa_vi
    UINT64_C(2086666240),	// V_CMPX_F_F64_e32_gfx10
    UINT64_C(2086666240),	// V_CMPX_F_F64_e32_gfx6_gfx7
    UINT64_C(2095054848),	// V_CMPX_F_F64_e32_vi
    UINT64_C(3559915520),	// V_CMPX_F_F64_e64_gfx10
    UINT64_C(3495952384),	// V_CMPX_F_F64_e64_gfx6_gfx7
    UINT64_C(3497000960),	// V_CMPX_F_F64_e64_vi
    UINT64_C(2103443456),	// V_CMPX_F_I16_e32_vi
    UINT64_C(3501195264),	// V_CMPX_F_I16_e64_vi
    UINT64_C(2103443705),	// V_CMPX_F_I16_sdwa_gfx9
    UINT64_C(2103443705),	// V_CMPX_F_I16_sdwa_vi
    UINT64_C(2099249152),	// V_CMPX_F_I32_e32_gfx10
    UINT64_C(2099249152),	// V_CMPX_F_I32_e32_gfx6_gfx7
    UINT64_C(2107637760),	// V_CMPX_F_I32_e32_vi
    UINT64_C(3566206976),	// V_CMPX_F_I32_e64_gfx10
    UINT64_C(3508535296),	// V_CMPX_F_I32_e64_gfx6_gfx7
    UINT64_C(3503292416),	// V_CMPX_F_I32_e64_vi
    UINT64_C(2099249401),	// V_CMPX_F_I32_sdwa_gfx10
    UINT64_C(2107638009),	// V_CMPX_F_I32_sdwa_gfx9
    UINT64_C(2107638009),	// V_CMPX_F_I32_sdwa_vi
    UINT64_C(2103443456),	// V_CMPX_F_I64_e32_gfx10
    UINT64_C(2103443456),	// V_CMPX_F_I64_e32_gfx6_gfx7
    UINT64_C(2111832064),	// V_CMPX_F_I64_e32_vi
    UINT64_C(3568304128),	// V_CMPX_F_I64_e64_gfx10
    UINT64_C(3512729600),	// V_CMPX_F_I64_e64_gfx6_gfx7
    UINT64_C(3505389568),	// V_CMPX_F_I64_e64_vi
    UINT64_C(2104492032),	// V_CMPX_F_U16_e32_vi
    UINT64_C(3501719552),	// V_CMPX_F_U16_e64_vi
    UINT64_C(2104492281),	// V_CMPX_F_U16_sdwa_gfx9
    UINT64_C(2104492281),	// V_CMPX_F_U16_sdwa_vi
    UINT64_C(2107637760),	// V_CMPX_F_U32_e32_gfx10
    UINT64_C(2107637760),	// V_CMPX_F_U32_e32_gfx6_gfx7
    UINT64_C(2108686336),	// V_CMPX_F_U32_e32_vi
    UINT64_C(3570401280),	// V_CMPX_F_U32_e64_gfx10
    UINT64_C(3516923904),	// V_CMPX_F_U32_e64_gfx6_gfx7
    UINT64_C(3503816704),	// V_CMPX_F_U32_e64_vi
    UINT64_C(2107638009),	// V_CMPX_F_U32_sdwa_gfx10
    UINT64_C(2108686585),	// V_CMPX_F_U32_sdwa_gfx9
    UINT64_C(2108686585),	// V_CMPX_F_U32_sdwa_vi
    UINT64_C(2111832064),	// V_CMPX_F_U64_e32_gfx10
    UINT64_C(2111832064),	// V_CMPX_F_U64_e32_gfx6_gfx7
    UINT64_C(2112880640),	// V_CMPX_F_U64_e32_vi
    UINT64_C(3572498432),	// V_CMPX_F_U64_e64_gfx10
    UINT64_C(3521118208),	// V_CMPX_F_U64_e64_gfx6_gfx7
    UINT64_C(3505913856),	// V_CMPX_F_U64_e64_vi
    UINT64_C(2109472768),	// V_CMPX_GE_F16_e32_gfx10
    UINT64_C(2087452672),	// V_CMPX_GE_F16_e32_vi
    UINT64_C(3571318784),	// V_CMPX_GE_F16_e64_gfx10
    UINT64_C(3493199872),	// V_CMPX_GE_F16_e64_vi
    UINT64_C(2109473017),	// V_CMPX_GE_F16_sdwa_gfx10
    UINT64_C(2087452921),	// V_CMPX_GE_F16_sdwa_gfx9
    UINT64_C(2087452921),	// V_CMPX_GE_F16_sdwa_vi
    UINT64_C(2083258368),	// V_CMPX_GE_F32_e32_gfx10
    UINT64_C(2083258368),	// V_CMPX_GE_F32_e32_gfx6_gfx7
    UINT64_C(2091646976),	// V_CMPX_GE_F32_e32_vi
    UINT64_C(3558211584),	// V_CMPX_GE_F32_e64_gfx10
    UINT64_C(3492544512),	// V_CMPX_GE_F32_e64_gfx6_gfx7
    UINT64_C(3495297024),	// V_CMPX_GE_F32_e64_vi
    UINT64_C(2083258617),	// V_CMPX_GE_F32_sdwa_gfx10
    UINT64_C(2091647225),	// V_CMPX_GE_F32_sdwa_gfx9
    UINT64_C(2091647225),	// V_CMPX_GE_F32_sdwa_vi
    UINT64_C(2087452672),	// V_CMPX_GE_F64_e32_gfx10
    UINT64_C(2087452672),	// V_CMPX_GE_F64_e32_gfx6_gfx7
    UINT64_C(2095841280),	// V_CMPX_GE_F64_e32_vi
    UINT64_C(3560308736),	// V_CMPX_GE_F64_e64_gfx10
    UINT64_C(3496738816),	// V_CMPX_GE_F64_e64_gfx6_gfx7
    UINT64_C(3497394176),	// V_CMPX_GE_F64_e64_vi
    UINT64_C(2101084160),	// V_CMPX_GE_I16_e32_gfx10
    UINT64_C(2104229888),	// V_CMPX_GE_I16_e32_vi
    UINT64_C(3567124480),	// V_CMPX_GE_I16_e64_gfx10
    UINT64_C(3501588480),	// V_CMPX_GE_I16_e64_vi
    UINT64_C(2101084409),	// V_CMPX_GE_I16_sdwa_gfx10
    UINT64_C(2104230137),	// V_CMPX_GE_I16_sdwa_gfx9
    UINT64_C(2104230137),	// V_CMPX_GE_I16_sdwa_vi
    UINT64_C(2100035584),	// V_CMPX_GE_I32_e32_gfx10
    UINT64_C(2100035584),	// V_CMPX_GE_I32_e32_gfx6_gfx7
    UINT64_C(2108424192),	// V_CMPX_GE_I32_e32_vi
    UINT64_C(3566600192),	// V_CMPX_GE_I32_e64_gfx10
    UINT64_C(3509321728),	// V_CMPX_GE_I32_e64_gfx6_gfx7
    UINT64_C(3503685632),	// V_CMPX_GE_I32_e64_vi
    UINT64_C(2100035833),	// V_CMPX_GE_I32_sdwa_gfx10
    UINT64_C(2108424441),	// V_CMPX_GE_I32_sdwa_gfx9
    UINT64_C(2108424441),	// V_CMPX_GE_I32_sdwa_vi
    UINT64_C(2104229888),	// V_CMPX_GE_I64_e32_gfx10
    UINT64_C(2104229888),	// V_CMPX_GE_I64_e32_gfx6_gfx7
    UINT64_C(2112618496),	// V_CMPX_GE_I64_e32_vi
    UINT64_C(3568697344),	// V_CMPX_GE_I64_e64_gfx10
    UINT64_C(3513516032),	// V_CMPX_GE_I64_e64_gfx6_gfx7
    UINT64_C(3505782784),	// V_CMPX_GE_I64_e64_vi
    UINT64_C(2105278464),	// V_CMPX_GE_U16_e32_gfx10
    UINT64_C(2105278464),	// V_CMPX_GE_U16_e32_vi
    UINT64_C(3569221632),	// V_CMPX_GE_U16_e64_gfx10
    UINT64_C(3502112768),	// V_CMPX_GE_U16_e64_vi
    UINT64_C(2105278713),	// V_CMPX_GE_U16_sdwa_gfx10
    UINT64_C(2105278713),	// V_CMPX_GE_U16_sdwa_gfx9
    UINT64_C(2105278713),	// V_CMPX_GE_U16_sdwa_vi
    UINT64_C(2108424192),	// V_CMPX_GE_U32_e32_gfx10
    UINT64_C(2108424192),	// V_CMPX_GE_U32_e32_gfx6_gfx7
    UINT64_C(2109472768),	// V_CMPX_GE_U32_e32_vi
    UINT64_C(3570794496),	// V_CMPX_GE_U32_e64_gfx10
    UINT64_C(3517710336),	// V_CMPX_GE_U32_e64_gfx6_gfx7
    UINT64_C(3504209920),	// V_CMPX_GE_U32_e64_vi
    UINT64_C(2108424441),	// V_CMPX_GE_U32_sdwa_gfx10
    UINT64_C(2109473017),	// V_CMPX_GE_U32_sdwa_gfx9
    UINT64_C(2109473017),	// V_CMPX_GE_U32_sdwa_vi
    UINT64_C(2112618496),	// V_CMPX_GE_U64_e32_gfx10
    UINT64_C(2112618496),	// V_CMPX_GE_U64_e32_gfx6_gfx7
    UINT64_C(2113667072),	// V_CMPX_GE_U64_e32_vi
    UINT64_C(3572891648),	// V_CMPX_GE_U64_e64_gfx10
    UINT64_C(3521904640),	// V_CMPX_GE_U64_e64_gfx6_gfx7
    UINT64_C(3506307072),	// V_CMPX_GE_U64_e64_vi
    UINT64_C(2109210624),	// V_CMPX_GT_F16_e32_gfx10
    UINT64_C(2087190528),	// V_CMPX_GT_F16_e32_vi
    UINT64_C(3571187712),	// V_CMPX_GT_F16_e64_gfx10
    UINT64_C(3493068800),	// V_CMPX_GT_F16_e64_vi
    UINT64_C(2109210873),	// V_CMPX_GT_F16_sdwa_gfx10
    UINT64_C(2087190777),	// V_CMPX_GT_F16_sdwa_gfx9
    UINT64_C(2087190777),	// V_CMPX_GT_F16_sdwa_vi
    UINT64_C(2082996224),	// V_CMPX_GT_F32_e32_gfx10
    UINT64_C(2082996224),	// V_CMPX_GT_F32_e32_gfx6_gfx7
    UINT64_C(2091384832),	// V_CMPX_GT_F32_e32_vi
    UINT64_C(3558080512),	// V_CMPX_GT_F32_e64_gfx10
    UINT64_C(3492282368),	// V_CMPX_GT_F32_e64_gfx6_gfx7
    UINT64_C(3495165952),	// V_CMPX_GT_F32_e64_vi
    UINT64_C(2082996473),	// V_CMPX_GT_F32_sdwa_gfx10
    UINT64_C(2091385081),	// V_CMPX_GT_F32_sdwa_gfx9
    UINT64_C(2091385081),	// V_CMPX_GT_F32_sdwa_vi
    UINT64_C(2087190528),	// V_CMPX_GT_F64_e32_gfx10
    UINT64_C(2087190528),	// V_CMPX_GT_F64_e32_gfx6_gfx7
    UINT64_C(2095579136),	// V_CMPX_GT_F64_e32_vi
    UINT64_C(3560177664),	// V_CMPX_GT_F64_e64_gfx10
    UINT64_C(3496476672),	// V_CMPX_GT_F64_e64_gfx6_gfx7
    UINT64_C(3497263104),	// V_CMPX_GT_F64_e64_vi
    UINT64_C(2100822016),	// V_CMPX_GT_I16_e32_gfx10
    UINT64_C(2103967744),	// V_CMPX_GT_I16_e32_vi
    UINT64_C(3566993408),	// V_CMPX_GT_I16_e64_gfx10
    UINT64_C(3501457408),	// V_CMPX_GT_I16_e64_vi
    UINT64_C(2100822265),	// V_CMPX_GT_I16_sdwa_gfx10
    UINT64_C(2103967993),	// V_CMPX_GT_I16_sdwa_gfx9
    UINT64_C(2103967993),	// V_CMPX_GT_I16_sdwa_vi
    UINT64_C(2099773440),	// V_CMPX_GT_I32_e32_gfx10
    UINT64_C(2099773440),	// V_CMPX_GT_I32_e32_gfx6_gfx7
    UINT64_C(2108162048),	// V_CMPX_GT_I32_e32_vi
    UINT64_C(3566469120),	// V_CMPX_GT_I32_e64_gfx10
    UINT64_C(3509059584),	// V_CMPX_GT_I32_e64_gfx6_gfx7
    UINT64_C(3503554560),	// V_CMPX_GT_I32_e64_vi
    UINT64_C(2099773689),	// V_CMPX_GT_I32_sdwa_gfx10
    UINT64_C(2108162297),	// V_CMPX_GT_I32_sdwa_gfx9
    UINT64_C(2108162297),	// V_CMPX_GT_I32_sdwa_vi
    UINT64_C(2103967744),	// V_CMPX_GT_I64_e32_gfx10
    UINT64_C(2103967744),	// V_CMPX_GT_I64_e32_gfx6_gfx7
    UINT64_C(2112356352),	// V_CMPX_GT_I64_e32_vi
    UINT64_C(3568566272),	// V_CMPX_GT_I64_e64_gfx10
    UINT64_C(3513253888),	// V_CMPX_GT_I64_e64_gfx6_gfx7
    UINT64_C(3505651712),	// V_CMPX_GT_I64_e64_vi
    UINT64_C(2105016320),	// V_CMPX_GT_U16_e32_gfx10
    UINT64_C(2105016320),	// V_CMPX_GT_U16_e32_vi
    UINT64_C(3569090560),	// V_CMPX_GT_U16_e64_gfx10
    UINT64_C(3501981696),	// V_CMPX_GT_U16_e64_vi
    UINT64_C(2105016569),	// V_CMPX_GT_U16_sdwa_gfx10
    UINT64_C(2105016569),	// V_CMPX_GT_U16_sdwa_gfx9
    UINT64_C(2105016569),	// V_CMPX_GT_U16_sdwa_vi
    UINT64_C(2108162048),	// V_CMPX_GT_U32_e32_gfx10
    UINT64_C(2108162048),	// V_CMPX_GT_U32_e32_gfx6_gfx7
    UINT64_C(2109210624),	// V_CMPX_GT_U32_e32_vi
    UINT64_C(3570663424),	// V_CMPX_GT_U32_e64_gfx10
    UINT64_C(3517448192),	// V_CMPX_GT_U32_e64_gfx6_gfx7
    UINT64_C(3504078848),	// V_CMPX_GT_U32_e64_vi
    UINT64_C(2108162297),	// V_CMPX_GT_U32_sdwa_gfx10
    UINT64_C(2109210873),	// V_CMPX_GT_U32_sdwa_gfx9
    UINT64_C(2109210873),	// V_CMPX_GT_U32_sdwa_vi
    UINT64_C(2112356352),	// V_CMPX_GT_U64_e32_gfx10
    UINT64_C(2112356352),	// V_CMPX_GT_U64_e32_gfx6_gfx7
    UINT64_C(2113404928),	// V_CMPX_GT_U64_e32_vi
    UINT64_C(3572760576),	// V_CMPX_GT_U64_e64_gfx10
    UINT64_C(3521642496),	// V_CMPX_GT_U64_e64_gfx6_gfx7
    UINT64_C(3506176000),	// V_CMPX_GT_U64_e64_vi
    UINT64_C(2109079552),	// V_CMPX_LE_F16_e32_gfx10
    UINT64_C(2087059456),	// V_CMPX_LE_F16_e32_vi
    UINT64_C(3571122176),	// V_CMPX_LE_F16_e64_gfx10
    UINT64_C(3493003264),	// V_CMPX_LE_F16_e64_vi
    UINT64_C(2109079801),	// V_CMPX_LE_F16_sdwa_gfx10
    UINT64_C(2087059705),	// V_CMPX_LE_F16_sdwa_gfx9
    UINT64_C(2087059705),	// V_CMPX_LE_F16_sdwa_vi
    UINT64_C(2082865152),	// V_CMPX_LE_F32_e32_gfx10
    UINT64_C(2082865152),	// V_CMPX_LE_F32_e32_gfx6_gfx7
    UINT64_C(2091253760),	// V_CMPX_LE_F32_e32_vi
    UINT64_C(3558014976),	// V_CMPX_LE_F32_e64_gfx10
    UINT64_C(3492151296),	// V_CMPX_LE_F32_e64_gfx6_gfx7
    UINT64_C(3495100416),	// V_CMPX_LE_F32_e64_vi
    UINT64_C(2082865401),	// V_CMPX_LE_F32_sdwa_gfx10
    UINT64_C(2091254009),	// V_CMPX_LE_F32_sdwa_gfx9
    UINT64_C(2091254009),	// V_CMPX_LE_F32_sdwa_vi
    UINT64_C(2087059456),	// V_CMPX_LE_F64_e32_gfx10
    UINT64_C(2087059456),	// V_CMPX_LE_F64_e32_gfx6_gfx7
    UINT64_C(2095448064),	// V_CMPX_LE_F64_e32_vi
    UINT64_C(3560112128),	// V_CMPX_LE_F64_e64_gfx10
    UINT64_C(3496345600),	// V_CMPX_LE_F64_e64_gfx6_gfx7
    UINT64_C(3497197568),	// V_CMPX_LE_F64_e64_vi
    UINT64_C(2100690944),	// V_CMPX_LE_I16_e32_gfx10
    UINT64_C(2103836672),	// V_CMPX_LE_I16_e32_vi
    UINT64_C(3566927872),	// V_CMPX_LE_I16_e64_gfx10
    UINT64_C(3501391872),	// V_CMPX_LE_I16_e64_vi
    UINT64_C(2100691193),	// V_CMPX_LE_I16_sdwa_gfx10
    UINT64_C(2103836921),	// V_CMPX_LE_I16_sdwa_gfx9
    UINT64_C(2103836921),	// V_CMPX_LE_I16_sdwa_vi
    UINT64_C(2099642368),	// V_CMPX_LE_I32_e32_gfx10
    UINT64_C(2099642368),	// V_CMPX_LE_I32_e32_gfx6_gfx7
    UINT64_C(2108030976),	// V_CMPX_LE_I32_e32_vi
    UINT64_C(3566403584),	// V_CMPX_LE_I32_e64_gfx10
    UINT64_C(3508928512),	// V_CMPX_LE_I32_e64_gfx6_gfx7
    UINT64_C(3503489024),	// V_CMPX_LE_I32_e64_vi
    UINT64_C(2099642617),	// V_CMPX_LE_I32_sdwa_gfx10
    UINT64_C(2108031225),	// V_CMPX_LE_I32_sdwa_gfx9
    UINT64_C(2108031225),	// V_CMPX_LE_I32_sdwa_vi
    UINT64_C(2103836672),	// V_CMPX_LE_I64_e32_gfx10
    UINT64_C(2103836672),	// V_CMPX_LE_I64_e32_gfx6_gfx7
    UINT64_C(2112225280),	// V_CMPX_LE_I64_e32_vi
    UINT64_C(3568500736),	// V_CMPX_LE_I64_e64_gfx10
    UINT64_C(3513122816),	// V_CMPX_LE_I64_e64_gfx6_gfx7
    UINT64_C(3505586176),	// V_CMPX_LE_I64_e64_vi
    UINT64_C(2104885248),	// V_CMPX_LE_U16_e32_gfx10
    UINT64_C(2104885248),	// V_CMPX_LE_U16_e32_vi
    UINT64_C(3569025024),	// V_CMPX_LE_U16_e64_gfx10
    UINT64_C(3501916160),	// V_CMPX_LE_U16_e64_vi
    UINT64_C(2104885497),	// V_CMPX_LE_U16_sdwa_gfx10
    UINT64_C(2104885497),	// V_CMPX_LE_U16_sdwa_gfx9
    UINT64_C(2104885497),	// V_CMPX_LE_U16_sdwa_vi
    UINT64_C(2108030976),	// V_CMPX_LE_U32_e32_gfx10
    UINT64_C(2108030976),	// V_CMPX_LE_U32_e32_gfx6_gfx7
    UINT64_C(2109079552),	// V_CMPX_LE_U32_e32_vi
    UINT64_C(3570597888),	// V_CMPX_LE_U32_e64_gfx10
    UINT64_C(3517317120),	// V_CMPX_LE_U32_e64_gfx6_gfx7
    UINT64_C(3504013312),	// V_CMPX_LE_U32_e64_vi
    UINT64_C(2108031225),	// V_CMPX_LE_U32_sdwa_gfx10
    UINT64_C(2109079801),	// V_CMPX_LE_U32_sdwa_gfx9
    UINT64_C(2109079801),	// V_CMPX_LE_U32_sdwa_vi
    UINT64_C(2112225280),	// V_CMPX_LE_U64_e32_gfx10
    UINT64_C(2112225280),	// V_CMPX_LE_U64_e32_gfx6_gfx7
    UINT64_C(2113273856),	// V_CMPX_LE_U64_e32_vi
    UINT64_C(3572695040),	// V_CMPX_LE_U64_e64_gfx10
    UINT64_C(3521511424),	// V_CMPX_LE_U64_e64_gfx6_gfx7
    UINT64_C(3506110464),	// V_CMPX_LE_U64_e64_vi
    UINT64_C(2109341696),	// V_CMPX_LG_F16_e32_gfx10
    UINT64_C(2087321600),	// V_CMPX_LG_F16_e32_vi
    UINT64_C(3571253248),	// V_CMPX_LG_F16_e64_gfx10
    UINT64_C(3493134336),	// V_CMPX_LG_F16_e64_vi
    UINT64_C(2109341945),	// V_CMPX_LG_F16_sdwa_gfx10
    UINT64_C(2087321849),	// V_CMPX_LG_F16_sdwa_gfx9
    UINT64_C(2087321849),	// V_CMPX_LG_F16_sdwa_vi
    UINT64_C(2083127296),	// V_CMPX_LG_F32_e32_gfx10
    UINT64_C(2083127296),	// V_CMPX_LG_F32_e32_gfx6_gfx7
    UINT64_C(2091515904),	// V_CMPX_LG_F32_e32_vi
    UINT64_C(3558146048),	// V_CMPX_LG_F32_e64_gfx10
    UINT64_C(3492413440),	// V_CMPX_LG_F32_e64_gfx6_gfx7
    UINT64_C(3495231488),	// V_CMPX_LG_F32_e64_vi
    UINT64_C(2083127545),	// V_CMPX_LG_F32_sdwa_gfx10
    UINT64_C(2091516153),	// V_CMPX_LG_F32_sdwa_gfx9
    UINT64_C(2091516153),	// V_CMPX_LG_F32_sdwa_vi
    UINT64_C(2087321600),	// V_CMPX_LG_F64_e32_gfx10
    UINT64_C(2087321600),	// V_CMPX_LG_F64_e32_gfx6_gfx7
    UINT64_C(2095710208),	// V_CMPX_LG_F64_e32_vi
    UINT64_C(3560243200),	// V_CMPX_LG_F64_e64_gfx10
    UINT64_C(3496607744),	// V_CMPX_LG_F64_e64_gfx6_gfx7
    UINT64_C(3497328640),	// V_CMPX_LG_F64_e64_vi
    UINT64_C(2108817408),	// V_CMPX_LT_F16_e32_gfx10
    UINT64_C(2086797312),	// V_CMPX_LT_F16_e32_vi
    UINT64_C(3570991104),	// V_CMPX_LT_F16_e64_gfx10
    UINT64_C(3492872192),	// V_CMPX_LT_F16_e64_vi
    UINT64_C(2108817657),	// V_CMPX_LT_F16_sdwa_gfx10
    UINT64_C(2086797561),	// V_CMPX_LT_F16_sdwa_gfx9
    UINT64_C(2086797561),	// V_CMPX_LT_F16_sdwa_vi
    UINT64_C(2082603008),	// V_CMPX_LT_F32_e32_gfx10
    UINT64_C(2082603008),	// V_CMPX_LT_F32_e32_gfx6_gfx7
    UINT64_C(2090991616),	// V_CMPX_LT_F32_e32_vi
    UINT64_C(3557883904),	// V_CMPX_LT_F32_e64_gfx10
    UINT64_C(3491889152),	// V_CMPX_LT_F32_e64_gfx6_gfx7
    UINT64_C(3494969344),	// V_CMPX_LT_F32_e64_vi
    UINT64_C(2082603257),	// V_CMPX_LT_F32_sdwa_gfx10
    UINT64_C(2090991865),	// V_CMPX_LT_F32_sdwa_gfx9
    UINT64_C(2090991865),	// V_CMPX_LT_F32_sdwa_vi
    UINT64_C(2086797312),	// V_CMPX_LT_F64_e32_gfx10
    UINT64_C(2086797312),	// V_CMPX_LT_F64_e32_gfx6_gfx7
    UINT64_C(2095185920),	// V_CMPX_LT_F64_e32_vi
    UINT64_C(3559981056),	// V_CMPX_LT_F64_e64_gfx10
    UINT64_C(3496083456),	// V_CMPX_LT_F64_e64_gfx6_gfx7
    UINT64_C(3497066496),	// V_CMPX_LT_F64_e64_vi
    UINT64_C(2100428800),	// V_CMPX_LT_I16_e32_gfx10
    UINT64_C(2103574528),	// V_CMPX_LT_I16_e32_vi
    UINT64_C(3566796800),	// V_CMPX_LT_I16_e64_gfx10
    UINT64_C(3501260800),	// V_CMPX_LT_I16_e64_vi
    UINT64_C(2100429049),	// V_CMPX_LT_I16_sdwa_gfx10
    UINT64_C(2103574777),	// V_CMPX_LT_I16_sdwa_gfx9
    UINT64_C(2103574777),	// V_CMPX_LT_I16_sdwa_vi
    UINT64_C(2099380224),	// V_CMPX_LT_I32_e32_gfx10
    UINT64_C(2099380224),	// V_CMPX_LT_I32_e32_gfx6_gfx7
    UINT64_C(2107768832),	// V_CMPX_LT_I32_e32_vi
    UINT64_C(3566272512),	// V_CMPX_LT_I32_e64_gfx10
    UINT64_C(3508666368),	// V_CMPX_LT_I32_e64_gfx6_gfx7
    UINT64_C(3503357952),	// V_CMPX_LT_I32_e64_vi
    UINT64_C(2099380473),	// V_CMPX_LT_I32_sdwa_gfx10
    UINT64_C(2107769081),	// V_CMPX_LT_I32_sdwa_gfx9
    UINT64_C(2107769081),	// V_CMPX_LT_I32_sdwa_vi
    UINT64_C(2103574528),	// V_CMPX_LT_I64_e32_gfx10
    UINT64_C(2103574528),	// V_CMPX_LT_I64_e32_gfx6_gfx7
    UINT64_C(2111963136),	// V_CMPX_LT_I64_e32_vi
    UINT64_C(3568369664),	// V_CMPX_LT_I64_e64_gfx10
    UINT64_C(3512860672),	// V_CMPX_LT_I64_e64_gfx6_gfx7
    UINT64_C(3505455104),	// V_CMPX_LT_I64_e64_vi
    UINT64_C(2104623104),	// V_CMPX_LT_U16_e32_gfx10
    UINT64_C(2104623104),	// V_CMPX_LT_U16_e32_vi
    UINT64_C(3568893952),	// V_CMPX_LT_U16_e64_gfx10
    UINT64_C(3501785088),	// V_CMPX_LT_U16_e64_vi
    UINT64_C(2104623353),	// V_CMPX_LT_U16_sdwa_gfx10
    UINT64_C(2104623353),	// V_CMPX_LT_U16_sdwa_gfx9
    UINT64_C(2104623353),	// V_CMPX_LT_U16_sdwa_vi
    UINT64_C(2107768832),	// V_CMPX_LT_U32_e32_gfx10
    UINT64_C(2107768832),	// V_CMPX_LT_U32_e32_gfx6_gfx7
    UINT64_C(2108817408),	// V_CMPX_LT_U32_e32_vi
    UINT64_C(3570466816),	// V_CMPX_LT_U32_e64_gfx10
    UINT64_C(3517054976),	// V_CMPX_LT_U32_e64_gfx6_gfx7
    UINT64_C(3503882240),	// V_CMPX_LT_U32_e64_vi
    UINT64_C(2107769081),	// V_CMPX_LT_U32_sdwa_gfx10
    UINT64_C(2108817657),	// V_CMPX_LT_U32_sdwa_gfx9
    UINT64_C(2108817657),	// V_CMPX_LT_U32_sdwa_vi
    UINT64_C(2111963136),	// V_CMPX_LT_U64_e32_gfx10
    UINT64_C(2111963136),	// V_CMPX_LT_U64_e32_gfx6_gfx7
    UINT64_C(2113011712),	// V_CMPX_LT_U64_e32_vi
    UINT64_C(3572563968),	// V_CMPX_LT_U64_e64_gfx10
    UINT64_C(3521249280),	// V_CMPX_LT_U64_e64_gfx6_gfx7
    UINT64_C(3505979392),	// V_CMPX_LT_U64_e64_vi
    UINT64_C(2113536000),	// V_CMPX_NEQ_F16_e32_gfx10
    UINT64_C(2088370176),	// V_CMPX_NEQ_F16_e32_vi
    UINT64_C(3573350400),	// V_CMPX_NEQ_F16_e64_gfx10
    UINT64_C(3493658624),	// V_CMPX_NEQ_F16_e64_vi
    UINT64_C(2113536249),	// V_CMPX_NEQ_F16_sdwa_gfx10
    UINT64_C(2088370425),	// V_CMPX_NEQ_F16_sdwa_gfx9
    UINT64_C(2088370425),	// V_CMPX_NEQ_F16_sdwa_vi
    UINT64_C(2084175872),	// V_CMPX_NEQ_F32_e32_gfx10
    UINT64_C(2084175872),	// V_CMPX_NEQ_F32_e32_gfx6_gfx7
    UINT64_C(2092564480),	// V_CMPX_NEQ_F32_e32_vi
    UINT64_C(3558670336),	// V_CMPX_NEQ_F32_e64_gfx10
    UINT64_C(3493462016),	// V_CMPX_NEQ_F32_e64_gfx6_gfx7
    UINT64_C(3495755776),	// V_CMPX_NEQ_F32_e64_vi
    UINT64_C(2084176121),	// V_CMPX_NEQ_F32_sdwa_gfx10
    UINT64_C(2092564729),	// V_CMPX_NEQ_F32_sdwa_gfx9
    UINT64_C(2092564729),	// V_CMPX_NEQ_F32_sdwa_vi
    UINT64_C(2088370176),	// V_CMPX_NEQ_F64_e32_gfx10
    UINT64_C(2088370176),	// V_CMPX_NEQ_F64_e32_gfx6_gfx7
    UINT64_C(2096758784),	// V_CMPX_NEQ_F64_e32_vi
    UINT64_C(3560767488),	// V_CMPX_NEQ_F64_e64_gfx10
    UINT64_C(3497656320),	// V_CMPX_NEQ_F64_e64_gfx6_gfx7
    UINT64_C(3497852928),	// V_CMPX_NEQ_F64_e64_vi
    UINT64_C(2100953088),	// V_CMPX_NE_I16_e32_gfx10
    UINT64_C(2104098816),	// V_CMPX_NE_I16_e32_vi
    UINT64_C(3567058944),	// V_CMPX_NE_I16_e64_gfx10
    UINT64_C(3501522944),	// V_CMPX_NE_I16_e64_vi
    UINT64_C(2100953337),	// V_CMPX_NE_I16_sdwa_gfx10
    UINT64_C(2104099065),	// V_CMPX_NE_I16_sdwa_gfx9
    UINT64_C(2104099065),	// V_CMPX_NE_I16_sdwa_vi
    UINT64_C(2099904512),	// V_CMPX_NE_I32_e32_gfx10
    UINT64_C(2099904512),	// V_CMPX_NE_I32_e32_gfx6_gfx7
    UINT64_C(2108293120),	// V_CMPX_NE_I32_e32_vi
    UINT64_C(3566534656),	// V_CMPX_NE_I32_e64_gfx10
    UINT64_C(3509190656),	// V_CMPX_NE_I32_e64_gfx6_gfx7
    UINT64_C(3503620096),	// V_CMPX_NE_I32_e64_vi
    UINT64_C(2099904761),	// V_CMPX_NE_I32_sdwa_gfx10
    UINT64_C(2108293369),	// V_CMPX_NE_I32_sdwa_gfx9
    UINT64_C(2108293369),	// V_CMPX_NE_I32_sdwa_vi
    UINT64_C(2104098816),	// V_CMPX_NE_I64_e32_gfx10
    UINT64_C(2104098816),	// V_CMPX_NE_I64_e32_gfx6_gfx7
    UINT64_C(2112487424),	// V_CMPX_NE_I64_e32_vi
    UINT64_C(3568631808),	// V_CMPX_NE_I64_e64_gfx10
    UINT64_C(3513384960),	// V_CMPX_NE_I64_e64_gfx6_gfx7
    UINT64_C(3505717248),	// V_CMPX_NE_I64_e64_vi
    UINT64_C(2105147392),	// V_CMPX_NE_U16_e32_gfx10
    UINT64_C(2105147392),	// V_CMPX_NE_U16_e32_vi
    UINT64_C(3569156096),	// V_CMPX_NE_U16_e64_gfx10
    UINT64_C(3502047232),	// V_CMPX_NE_U16_e64_vi
    UINT64_C(2105147641),	// V_CMPX_NE_U16_sdwa_gfx10
    UINT64_C(2105147641),	// V_CMPX_NE_U16_sdwa_gfx9
    UINT64_C(2105147641),	// V_CMPX_NE_U16_sdwa_vi
    UINT64_C(2108293120),	// V_CMPX_NE_U32_e32_gfx10
    UINT64_C(2108293120),	// V_CMPX_NE_U32_e32_gfx6_gfx7
    UINT64_C(2109341696),	// V_CMPX_NE_U32_e32_vi
    UINT64_C(3570728960),	// V_CMPX_NE_U32_e64_gfx10
    UINT64_C(3517579264),	// V_CMPX_NE_U32_e64_gfx6_gfx7
    UINT64_C(3504144384),	// V_CMPX_NE_U32_e64_vi
    UINT64_C(2108293369),	// V_CMPX_NE_U32_sdwa_gfx10
    UINT64_C(2109341945),	// V_CMPX_NE_U32_sdwa_gfx9
    UINT64_C(2109341945),	// V_CMPX_NE_U32_sdwa_vi
    UINT64_C(2112487424),	// V_CMPX_NE_U64_e32_gfx10
    UINT64_C(2112487424),	// V_CMPX_NE_U64_e32_gfx6_gfx7
    UINT64_C(2113536000),	// V_CMPX_NE_U64_e32_vi
    UINT64_C(3572826112),	// V_CMPX_NE_U64_e64_gfx10
    UINT64_C(3521773568),	// V_CMPX_NE_U64_e64_gfx6_gfx7
    UINT64_C(3506241536),	// V_CMPX_NE_U64_e64_vi
    UINT64_C(2113011712),	// V_CMPX_NGE_F16_e32_gfx10
    UINT64_C(2087845888),	// V_CMPX_NGE_F16_e32_vi
    UINT64_C(3573088256),	// V_CMPX_NGE_F16_e64_gfx10
    UINT64_C(3493396480),	// V_CMPX_NGE_F16_e64_vi
    UINT64_C(2113011961),	// V_CMPX_NGE_F16_sdwa_gfx10
    UINT64_C(2087846137),	// V_CMPX_NGE_F16_sdwa_gfx9
    UINT64_C(2087846137),	// V_CMPX_NGE_F16_sdwa_vi
    UINT64_C(2083651584),	// V_CMPX_NGE_F32_e32_gfx10
    UINT64_C(2083651584),	// V_CMPX_NGE_F32_e32_gfx6_gfx7
    UINT64_C(2092040192),	// V_CMPX_NGE_F32_e32_vi
    UINT64_C(3558408192),	// V_CMPX_NGE_F32_e64_gfx10
    UINT64_C(3492937728),	// V_CMPX_NGE_F32_e64_gfx6_gfx7
    UINT64_C(3495493632),	// V_CMPX_NGE_F32_e64_vi
    UINT64_C(2083651833),	// V_CMPX_NGE_F32_sdwa_gfx10
    UINT64_C(2092040441),	// V_CMPX_NGE_F32_sdwa_gfx9
    UINT64_C(2092040441),	// V_CMPX_NGE_F32_sdwa_vi
    UINT64_C(2087845888),	// V_CMPX_NGE_F64_e32_gfx10
    UINT64_C(2087845888),	// V_CMPX_NGE_F64_e32_gfx6_gfx7
    UINT64_C(2096234496),	// V_CMPX_NGE_F64_e32_vi
    UINT64_C(3560505344),	// V_CMPX_NGE_F64_e64_gfx10
    UINT64_C(3497132032),	// V_CMPX_NGE_F64_e64_gfx6_gfx7
    UINT64_C(3497590784),	// V_CMPX_NGE_F64_e64_vi
    UINT64_C(2113273856),	// V_CMPX_NGT_F16_e32_gfx10
    UINT64_C(2088108032),	// V_CMPX_NGT_F16_e32_vi
    UINT64_C(3573219328),	// V_CMPX_NGT_F16_e64_gfx10
    UINT64_C(3493527552),	// V_CMPX_NGT_F16_e64_vi
    UINT64_C(2113274105),	// V_CMPX_NGT_F16_sdwa_gfx10
    UINT64_C(2088108281),	// V_CMPX_NGT_F16_sdwa_gfx9
    UINT64_C(2088108281),	// V_CMPX_NGT_F16_sdwa_vi
    UINT64_C(2083913728),	// V_CMPX_NGT_F32_e32_gfx10
    UINT64_C(2083913728),	// V_CMPX_NGT_F32_e32_gfx6_gfx7
    UINT64_C(2092302336),	// V_CMPX_NGT_F32_e32_vi
    UINT64_C(3558539264),	// V_CMPX_NGT_F32_e64_gfx10
    UINT64_C(3493199872),	// V_CMPX_NGT_F32_e64_gfx6_gfx7
    UINT64_C(3495624704),	// V_CMPX_NGT_F32_e64_vi
    UINT64_C(2083913977),	// V_CMPX_NGT_F32_sdwa_gfx10
    UINT64_C(2092302585),	// V_CMPX_NGT_F32_sdwa_gfx9
    UINT64_C(2092302585),	// V_CMPX_NGT_F32_sdwa_vi
    UINT64_C(2088108032),	// V_CMPX_NGT_F64_e32_gfx10
    UINT64_C(2088108032),	// V_CMPX_NGT_F64_e32_gfx6_gfx7
    UINT64_C(2096496640),	// V_CMPX_NGT_F64_e32_vi
    UINT64_C(3560636416),	// V_CMPX_NGT_F64_e64_gfx10
    UINT64_C(3497394176),	// V_CMPX_NGT_F64_e64_gfx6_gfx7
    UINT64_C(3497721856),	// V_CMPX_NGT_F64_e64_vi
    UINT64_C(2113404928),	// V_CMPX_NLE_F16_e32_gfx10
    UINT64_C(2088239104),	// V_CMPX_NLE_F16_e32_vi
    UINT64_C(3573284864),	// V_CMPX_NLE_F16_e64_gfx10
    UINT64_C(3493593088),	// V_CMPX_NLE_F16_e64_vi
    UINT64_C(2113405177),	// V_CMPX_NLE_F16_sdwa_gfx10
    UINT64_C(2088239353),	// V_CMPX_NLE_F16_sdwa_gfx9
    UINT64_C(2088239353),	// V_CMPX_NLE_F16_sdwa_vi
    UINT64_C(2084044800),	// V_CMPX_NLE_F32_e32_gfx10
    UINT64_C(2084044800),	// V_CMPX_NLE_F32_e32_gfx6_gfx7
    UINT64_C(2092433408),	// V_CMPX_NLE_F32_e32_vi
    UINT64_C(3558604800),	// V_CMPX_NLE_F32_e64_gfx10
    UINT64_C(3493330944),	// V_CMPX_NLE_F32_e64_gfx6_gfx7
    UINT64_C(3495690240),	// V_CMPX_NLE_F32_e64_vi
    UINT64_C(2084045049),	// V_CMPX_NLE_F32_sdwa_gfx10
    UINT64_C(2092433657),	// V_CMPX_NLE_F32_sdwa_gfx9
    UINT64_C(2092433657),	// V_CMPX_NLE_F32_sdwa_vi
    UINT64_C(2088239104),	// V_CMPX_NLE_F64_e32_gfx10
    UINT64_C(2088239104),	// V_CMPX_NLE_F64_e32_gfx6_gfx7
    UINT64_C(2096627712),	// V_CMPX_NLE_F64_e32_vi
    UINT64_C(3560701952),	// V_CMPX_NLE_F64_e64_gfx10
    UINT64_C(3497525248),	// V_CMPX_NLE_F64_e64_gfx6_gfx7
    UINT64_C(3497787392),	// V_CMPX_NLE_F64_e64_vi
    UINT64_C(2113142784),	// V_CMPX_NLG_F16_e32_gfx10
    UINT64_C(2087976960),	// V_CMPX_NLG_F16_e32_vi
    UINT64_C(3573153792),	// V_CMPX_NLG_F16_e64_gfx10
    UINT64_C(3493462016),	// V_CMPX_NLG_F16_e64_vi
    UINT64_C(2113143033),	// V_CMPX_NLG_F16_sdwa_gfx10
    UINT64_C(2087977209),	// V_CMPX_NLG_F16_sdwa_gfx9
    UINT64_C(2087977209),	// V_CMPX_NLG_F16_sdwa_vi
    UINT64_C(2083782656),	// V_CMPX_NLG_F32_e32_gfx10
    UINT64_C(2083782656),	// V_CMPX_NLG_F32_e32_gfx6_gfx7
    UINT64_C(2092171264),	// V_CMPX_NLG_F32_e32_vi
    UINT64_C(3558473728),	// V_CMPX_NLG_F32_e64_gfx10
    UINT64_C(3493068800),	// V_CMPX_NLG_F32_e64_gfx6_gfx7
    UINT64_C(3495559168),	// V_CMPX_NLG_F32_e64_vi
    UINT64_C(2083782905),	// V_CMPX_NLG_F32_sdwa_gfx10
    UINT64_C(2092171513),	// V_CMPX_NLG_F32_sdwa_gfx9
    UINT64_C(2092171513),	// V_CMPX_NLG_F32_sdwa_vi
    UINT64_C(2087976960),	// V_CMPX_NLG_F64_e32_gfx10
    UINT64_C(2087976960),	// V_CMPX_NLG_F64_e32_gfx6_gfx7
    UINT64_C(2096365568),	// V_CMPX_NLG_F64_e32_vi
    UINT64_C(3560570880),	// V_CMPX_NLG_F64_e64_gfx10
    UINT64_C(3497263104),	// V_CMPX_NLG_F64_e64_gfx6_gfx7
    UINT64_C(3497656320),	// V_CMPX_NLG_F64_e64_vi
    UINT64_C(2113667072),	// V_CMPX_NLT_F16_e32_gfx10
    UINT64_C(2088501248),	// V_CMPX_NLT_F16_e32_vi
    UINT64_C(3573415936),	// V_CMPX_NLT_F16_e64_gfx10
    UINT64_C(3493724160),	// V_CMPX_NLT_F16_e64_vi
    UINT64_C(2113667321),	// V_CMPX_NLT_F16_sdwa_gfx10
    UINT64_C(2088501497),	// V_CMPX_NLT_F16_sdwa_gfx9
    UINT64_C(2088501497),	// V_CMPX_NLT_F16_sdwa_vi
    UINT64_C(2084306944),	// V_CMPX_NLT_F32_e32_gfx10
    UINT64_C(2084306944),	// V_CMPX_NLT_F32_e32_gfx6_gfx7
    UINT64_C(2092695552),	// V_CMPX_NLT_F32_e32_vi
    UINT64_C(3558735872),	// V_CMPX_NLT_F32_e64_gfx10
    UINT64_C(3493593088),	// V_CMPX_NLT_F32_e64_gfx6_gfx7
    UINT64_C(3495821312),	// V_CMPX_NLT_F32_e64_vi
    UINT64_C(2084307193),	// V_CMPX_NLT_F32_sdwa_gfx10
    UINT64_C(2092695801),	// V_CMPX_NLT_F32_sdwa_gfx9
    UINT64_C(2092695801),	// V_CMPX_NLT_F32_sdwa_vi
    UINT64_C(2088501248),	// V_CMPX_NLT_F64_e32_gfx10
    UINT64_C(2088501248),	// V_CMPX_NLT_F64_e32_gfx6_gfx7
    UINT64_C(2096889856),	// V_CMPX_NLT_F64_e32_vi
    UINT64_C(3560833024),	// V_CMPX_NLT_F64_e64_gfx10
    UINT64_C(3497787392),	// V_CMPX_NLT_F64_e64_gfx6_gfx7
    UINT64_C(3497918464),	// V_CMPX_NLT_F64_e64_vi
    UINT64_C(2109603840),	// V_CMPX_O_F16_e32_gfx10
    UINT64_C(2087583744),	// V_CMPX_O_F16_e32_vi
    UINT64_C(3571384320),	// V_CMPX_O_F16_e64_gfx10
    UINT64_C(3493265408),	// V_CMPX_O_F16_e64_vi
    UINT64_C(2109604089),	// V_CMPX_O_F16_sdwa_gfx10
    UINT64_C(2087583993),	// V_CMPX_O_F16_sdwa_gfx9
    UINT64_C(2087583993),	// V_CMPX_O_F16_sdwa_vi
    UINT64_C(2083389440),	// V_CMPX_O_F32_e32_gfx10
    UINT64_C(2083389440),	// V_CMPX_O_F32_e32_gfx6_gfx7
    UINT64_C(2091778048),	// V_CMPX_O_F32_e32_vi
    UINT64_C(3558277120),	// V_CMPX_O_F32_e64_gfx10
    UINT64_C(3492675584),	// V_CMPX_O_F32_e64_gfx6_gfx7
    UINT64_C(3495362560),	// V_CMPX_O_F32_e64_vi
    UINT64_C(2083389689),	// V_CMPX_O_F32_sdwa_gfx10
    UINT64_C(2091778297),	// V_CMPX_O_F32_sdwa_gfx9
    UINT64_C(2091778297),	// V_CMPX_O_F32_sdwa_vi
    UINT64_C(2087583744),	// V_CMPX_O_F64_e32_gfx10
    UINT64_C(2087583744),	// V_CMPX_O_F64_e32_gfx6_gfx7
    UINT64_C(2095972352),	// V_CMPX_O_F64_e32_vi
    UINT64_C(3560374272),	// V_CMPX_O_F64_e64_gfx10
    UINT64_C(3496869888),	// V_CMPX_O_F64_e64_gfx6_gfx7
    UINT64_C(3497459712),	// V_CMPX_O_F64_e64_vi
    UINT64_C(2113798144),	// V_CMPX_TRU_F16_e32_gfx10
    UINT64_C(2088632320),	// V_CMPX_TRU_F16_e32_vi
    UINT64_C(3573481472),	// V_CMPX_TRU_F16_e64_gfx10
    UINT64_C(3493789696),	// V_CMPX_TRU_F16_e64_vi
    UINT64_C(2113798393),	// V_CMPX_TRU_F16_sdwa_gfx10
    UINT64_C(2088632569),	// V_CMPX_TRU_F16_sdwa_gfx9
    UINT64_C(2088632569),	// V_CMPX_TRU_F16_sdwa_vi
    UINT64_C(2084438016),	// V_CMPX_TRU_F32_e32_gfx10
    UINT64_C(2084438016),	// V_CMPX_TRU_F32_e32_gfx6_gfx7
    UINT64_C(2092826624),	// V_CMPX_TRU_F32_e32_vi
    UINT64_C(3558801408),	// V_CMPX_TRU_F32_e64_gfx10
    UINT64_C(3493724160),	// V_CMPX_TRU_F32_e64_gfx6_gfx7
    UINT64_C(3495886848),	// V_CMPX_TRU_F32_e64_vi
    UINT64_C(2084438265),	// V_CMPX_TRU_F32_sdwa_gfx10
    UINT64_C(2092826873),	// V_CMPX_TRU_F32_sdwa_gfx9
    UINT64_C(2092826873),	// V_CMPX_TRU_F32_sdwa_vi
    UINT64_C(2088632320),	// V_CMPX_TRU_F64_e32_gfx10
    UINT64_C(2088632320),	// V_CMPX_TRU_F64_e32_gfx6_gfx7
    UINT64_C(2097020928),	// V_CMPX_TRU_F64_e32_vi
    UINT64_C(3560898560),	// V_CMPX_TRU_F64_e64_gfx10
    UINT64_C(3497918464),	// V_CMPX_TRU_F64_e64_gfx6_gfx7
    UINT64_C(3497984000),	// V_CMPX_TRU_F64_e64_vi
    UINT64_C(2104360960),	// V_CMPX_T_I16_e32_vi
    UINT64_C(3501654016),	// V_CMPX_T_I16_e64_vi
    UINT64_C(2104361209),	// V_CMPX_T_I16_sdwa_gfx9
    UINT64_C(2104361209),	// V_CMPX_T_I16_sdwa_vi
    UINT64_C(2100166656),	// V_CMPX_T_I32_e32_gfx10
    UINT64_C(2100166656),	// V_CMPX_T_I32_e32_gfx6_gfx7
    UINT64_C(2108555264),	// V_CMPX_T_I32_e32_vi
    UINT64_C(3566665728),	// V_CMPX_T_I32_e64_gfx10
    UINT64_C(3509452800),	// V_CMPX_T_I32_e64_gfx6_gfx7
    UINT64_C(3503751168),	// V_CMPX_T_I32_e64_vi
    UINT64_C(2100166905),	// V_CMPX_T_I32_sdwa_gfx10
    UINT64_C(2108555513),	// V_CMPX_T_I32_sdwa_gfx9
    UINT64_C(2108555513),	// V_CMPX_T_I32_sdwa_vi
    UINT64_C(2104360960),	// V_CMPX_T_I64_e32_gfx10
    UINT64_C(2104360960),	// V_CMPX_T_I64_e32_gfx6_gfx7
    UINT64_C(2112749568),	// V_CMPX_T_I64_e32_vi
    UINT64_C(3568762880),	// V_CMPX_T_I64_e64_gfx10
    UINT64_C(3513647104),	// V_CMPX_T_I64_e64_gfx6_gfx7
    UINT64_C(3505848320),	// V_CMPX_T_I64_e64_vi
    UINT64_C(2105409536),	// V_CMPX_T_U16_e32_vi
    UINT64_C(3502178304),	// V_CMPX_T_U16_e64_vi
    UINT64_C(2105409785),	// V_CMPX_T_U16_sdwa_gfx9
    UINT64_C(2105409785),	// V_CMPX_T_U16_sdwa_vi
    UINT64_C(2108555264),	// V_CMPX_T_U32_e32_gfx10
    UINT64_C(2108555264),	// V_CMPX_T_U32_e32_gfx6_gfx7
    UINT64_C(2109603840),	// V_CMPX_T_U32_e32_vi
    UINT64_C(3570860032),	// V_CMPX_T_U32_e64_gfx10
    UINT64_C(3517841408),	// V_CMPX_T_U32_e64_gfx6_gfx7
    UINT64_C(3504275456),	// V_CMPX_T_U32_e64_vi
    UINT64_C(2108555513),	// V_CMPX_T_U32_sdwa_gfx10
    UINT64_C(2109604089),	// V_CMPX_T_U32_sdwa_gfx9
    UINT64_C(2109604089),	// V_CMPX_T_U32_sdwa_vi
    UINT64_C(2112749568),	// V_CMPX_T_U64_e32_gfx10
    UINT64_C(2112749568),	// V_CMPX_T_U64_e32_gfx6_gfx7
    UINT64_C(2113798144),	// V_CMPX_T_U64_e32_vi
    UINT64_C(3572957184),	// V_CMPX_T_U64_e64_gfx10
    UINT64_C(3522035712),	// V_CMPX_T_U64_e64_gfx6_gfx7
    UINT64_C(3506372608),	// V_CMPX_T_U64_e64_vi
    UINT64_C(2112880640),	// V_CMPX_U_F16_e32_gfx10
    UINT64_C(2087714816),	// V_CMPX_U_F16_e32_vi
    UINT64_C(3573022720),	// V_CMPX_U_F16_e64_gfx10
    UINT64_C(3493330944),	// V_CMPX_U_F16_e64_vi
    UINT64_C(2112880889),	// V_CMPX_U_F16_sdwa_gfx10
    UINT64_C(2087715065),	// V_CMPX_U_F16_sdwa_gfx9
    UINT64_C(2087715065),	// V_CMPX_U_F16_sdwa_vi
    UINT64_C(2083520512),	// V_CMPX_U_F32_e32_gfx10
    UINT64_C(2083520512),	// V_CMPX_U_F32_e32_gfx6_gfx7
    UINT64_C(2091909120),	// V_CMPX_U_F32_e32_vi
    UINT64_C(3558342656),	// V_CMPX_U_F32_e64_gfx10
    UINT64_C(3492806656),	// V_CMPX_U_F32_e64_gfx6_gfx7
    UINT64_C(3495428096),	// V_CMPX_U_F32_e64_vi
    UINT64_C(2083520761),	// V_CMPX_U_F32_sdwa_gfx10
    UINT64_C(2091909369),	// V_CMPX_U_F32_sdwa_gfx9
    UINT64_C(2091909369),	// V_CMPX_U_F32_sdwa_vi
    UINT64_C(2087714816),	// V_CMPX_U_F64_e32_gfx10
    UINT64_C(2087714816),	// V_CMPX_U_F64_e32_gfx6_gfx7
    UINT64_C(2096103424),	// V_CMPX_U_F64_e32_vi
    UINT64_C(3560439808),	// V_CMPX_U_F64_e64_gfx10
    UINT64_C(3497000960),	// V_CMPX_U_F64_e64_gfx6_gfx7
    UINT64_C(3497525248),	// V_CMPX_U_F64_e64_vi
    UINT64_C(2099118080),	// V_CMP_CLASS_F16_e32_gfx10
    UINT64_C(2082996224),	// V_CMP_CLASS_F16_e32_vi
    UINT64_C(3566141440),	// V_CMP_CLASS_F16_e64_gfx10
    UINT64_C(3490971648),	// V_CMP_CLASS_F16_e64_vi
    UINT64_C(2099118329),	// V_CMP_CLASS_F16_sdwa_gfx10
    UINT64_C(2082996473),	// V_CMP_CLASS_F16_sdwa_gfx9
    UINT64_C(2082996473),	// V_CMP_CLASS_F16_sdwa_vi
    UINT64_C(2098200576),	// V_CMP_CLASS_F32_e32_gfx10
    UINT64_C(2098200576),	// V_CMP_CLASS_F32_e32_gfx6_gfx7
    UINT64_C(2082471936),	// V_CMP_CLASS_F32_e32_vi
    UINT64_C(3565682688),	// V_CMP_CLASS_F32_e64_gfx10
    UINT64_C(3507486720),	// V_CMP_CLASS_F32_e64_gfx6_gfx7
    UINT64_C(3490709504),	// V_CMP_CLASS_F32_e64_vi
    UINT64_C(2098200825),	// V_CMP_CLASS_F32_sdwa_gfx10
    UINT64_C(2082472185),	// V_CMP_CLASS_F32_sdwa_gfx9
    UINT64_C(2082472185),	// V_CMP_CLASS_F32_sdwa_vi
    UINT64_C(2102394880),	// V_CMP_CLASS_F64_e32_gfx10
    UINT64_C(2102394880),	// V_CMP_CLASS_F64_e32_gfx6_gfx7
    UINT64_C(2082734080),	// V_CMP_CLASS_F64_e32_vi
    UINT64_C(3567779840),	// V_CMP_CLASS_F64_e64_gfx10
    UINT64_C(3511681024),	// V_CMP_CLASS_F64_e64_gfx6_gfx7
    UINT64_C(3490840576),	// V_CMP_CLASS_F64_e64_vi
    UINT64_C(2106851328),	// V_CMP_EQ_F16_e32_gfx10
    UINT64_C(2084831232),	// V_CMP_EQ_F16_e32_vi
    UINT64_C(3570008064),	// V_CMP_EQ_F16_e64_gfx10
    UINT64_C(3491889152),	// V_CMP_EQ_F16_e64_vi
    UINT64_C(2106851577),	// V_CMP_EQ_F16_sdwa_gfx10
    UINT64_C(2084831481),	// V_CMP_EQ_F16_sdwa_gfx9
    UINT64_C(2084831481),	// V_CMP_EQ_F16_sdwa_vi
    UINT64_C(2080636928),	// V_CMP_EQ_F32_e32_gfx10
    UINT64_C(2080636928),	// V_CMP_EQ_F32_e32_gfx6_gfx7
    UINT64_C(2089025536),	// V_CMP_EQ_F32_e32_vi
    UINT64_C(3556900864),	// V_CMP_EQ_F32_e64_gfx10
    UINT64_C(3489923072),	// V_CMP_EQ_F32_e64_gfx6_gfx7
    UINT64_C(3493986304),	// V_CMP_EQ_F32_e64_vi
    UINT64_C(2080637177),	// V_CMP_EQ_F32_sdwa_gfx10
    UINT64_C(2089025785),	// V_CMP_EQ_F32_sdwa_gfx9
    UINT64_C(2089025785),	// V_CMP_EQ_F32_sdwa_vi
    UINT64_C(2084831232),	// V_CMP_EQ_F64_e32_gfx10
    UINT64_C(2084831232),	// V_CMP_EQ_F64_e32_gfx6_gfx7
    UINT64_C(2093219840),	// V_CMP_EQ_F64_e32_vi
    UINT64_C(3558998016),	// V_CMP_EQ_F64_e64_gfx10
    UINT64_C(3494117376),	// V_CMP_EQ_F64_e64_gfx6_gfx7
    UINT64_C(3496083456),	// V_CMP_EQ_F64_e64_vi
    UINT64_C(2098462720),	// V_CMP_EQ_I16_e32_gfx10
    UINT64_C(2101608448),	// V_CMP_EQ_I16_e32_vi
    UINT64_C(3565813760),	// V_CMP_EQ_I16_e64_gfx10
    UINT64_C(3500277760),	// V_CMP_EQ_I16_e64_vi
    UINT64_C(2098462969),	// V_CMP_EQ_I16_sdwa_gfx10
    UINT64_C(2101608697),	// V_CMP_EQ_I16_sdwa_gfx9
    UINT64_C(2101608697),	// V_CMP_EQ_I16_sdwa_vi
    UINT64_C(2097414144),	// V_CMP_EQ_I32_e32_gfx10
    UINT64_C(2097414144),	// V_CMP_EQ_I32_e32_gfx6_gfx7
    UINT64_C(2105802752),	// V_CMP_EQ_I32_e32_vi
    UINT64_C(3565289472),	// V_CMP_EQ_I32_e64_gfx10
    UINT64_C(3506700288),	// V_CMP_EQ_I32_e64_gfx6_gfx7
    UINT64_C(3502374912),	// V_CMP_EQ_I32_e64_vi
    UINT64_C(2097414393),	// V_CMP_EQ_I32_sdwa_gfx10
    UINT64_C(2105803001),	// V_CMP_EQ_I32_sdwa_gfx9
    UINT64_C(2105803001),	// V_CMP_EQ_I32_sdwa_vi
    UINT64_C(2101608448),	// V_CMP_EQ_I64_e32_gfx10
    UINT64_C(2101608448),	// V_CMP_EQ_I64_e32_gfx6_gfx7
    UINT64_C(2109997056),	// V_CMP_EQ_I64_e32_vi
    UINT64_C(3567386624),	// V_CMP_EQ_I64_e64_gfx10
    UINT64_C(3510894592),	// V_CMP_EQ_I64_e64_gfx6_gfx7
    UINT64_C(3504472064),	// V_CMP_EQ_I64_e64_vi
    UINT64_C(2102657024),	// V_CMP_EQ_U16_e32_gfx10
    UINT64_C(2102657024),	// V_CMP_EQ_U16_e32_vi
    UINT64_C(3567910912),	// V_CMP_EQ_U16_e64_gfx10
    UINT64_C(3500802048),	// V_CMP_EQ_U16_e64_vi
    UINT64_C(2102657273),	// V_CMP_EQ_U16_sdwa_gfx10
    UINT64_C(2102657273),	// V_CMP_EQ_U16_sdwa_gfx9
    UINT64_C(2102657273),	// V_CMP_EQ_U16_sdwa_vi
    UINT64_C(2105802752),	// V_CMP_EQ_U32_e32_gfx10
    UINT64_C(2105802752),	// V_CMP_EQ_U32_e32_gfx6_gfx7
    UINT64_C(2106851328),	// V_CMP_EQ_U32_e32_vi
    UINT64_C(3569483776),	// V_CMP_EQ_U32_e64_gfx10
    UINT64_C(3515088896),	// V_CMP_EQ_U32_e64_gfx6_gfx7
    UINT64_C(3502899200),	// V_CMP_EQ_U32_e64_vi
    UINT64_C(2105803001),	// V_CMP_EQ_U32_sdwa_gfx10
    UINT64_C(2106851577),	// V_CMP_EQ_U32_sdwa_gfx9
    UINT64_C(2106851577),	// V_CMP_EQ_U32_sdwa_vi
    UINT64_C(2109997056),	// V_CMP_EQ_U64_e32_gfx10
    UINT64_C(2109997056),	// V_CMP_EQ_U64_e32_gfx6_gfx7
    UINT64_C(2111045632),	// V_CMP_EQ_U64_e32_vi
    UINT64_C(3571580928),	// V_CMP_EQ_U64_e64_gfx10
    UINT64_C(3519283200),	// V_CMP_EQ_U64_e64_gfx6_gfx7
    UINT64_C(3504996352),	// V_CMP_EQ_U64_e64_vi
    UINT64_C(2106589184),	// V_CMP_F_F16_e32_gfx10
    UINT64_C(2084569088),	// V_CMP_F_F16_e32_vi
    UINT64_C(3569876992),	// V_CMP_F_F16_e64_gfx10
    UINT64_C(3491758080),	// V_CMP_F_F16_e64_vi
    UINT64_C(2106589433),	// V_CMP_F_F16_sdwa_gfx10
    UINT64_C(2084569337),	// V_CMP_F_F16_sdwa_gfx9
    UINT64_C(2084569337),	// V_CMP_F_F16_sdwa_vi
    UINT64_C(2080374784),	// V_CMP_F_F32_e32_gfx10
    UINT64_C(2080374784),	// V_CMP_F_F32_e32_gfx6_gfx7
    UINT64_C(2088763392),	// V_CMP_F_F32_e32_vi
    UINT64_C(3556769792),	// V_CMP_F_F32_e64_gfx10
    UINT64_C(3489660928),	// V_CMP_F_F32_e64_gfx6_gfx7
    UINT64_C(3493855232),	// V_CMP_F_F32_e64_vi
    UINT64_C(2080375033),	// V_CMP_F_F32_sdwa_gfx10
    UINT64_C(2088763641),	// V_CMP_F_F32_sdwa_gfx9
    UINT64_C(2088763641),	// V_CMP_F_F32_sdwa_vi
    UINT64_C(2084569088),	// V_CMP_F_F64_e32_gfx10
    UINT64_C(2084569088),	// V_CMP_F_F64_e32_gfx6_gfx7
    UINT64_C(2092957696),	// V_CMP_F_F64_e32_vi
    UINT64_C(3558866944),	// V_CMP_F_F64_e64_gfx10
    UINT64_C(3493855232),	// V_CMP_F_F64_e64_gfx6_gfx7
    UINT64_C(3495952384),	// V_CMP_F_F64_e64_vi
    UINT64_C(2101346304),	// V_CMP_F_I16_e32_vi
    UINT64_C(3500146688),	// V_CMP_F_I16_e64_vi
    UINT64_C(2101346553),	// V_CMP_F_I16_sdwa_gfx9
    UINT64_C(2101346553),	// V_CMP_F_I16_sdwa_vi
    UINT64_C(2097152000),	// V_CMP_F_I32_e32_gfx10
    UINT64_C(2097152000),	// V_CMP_F_I32_e32_gfx6_gfx7
    UINT64_C(2105540608),	// V_CMP_F_I32_e32_vi
    UINT64_C(3565158400),	// V_CMP_F_I32_e64_gfx10
    UINT64_C(3506438144),	// V_CMP_F_I32_e64_gfx6_gfx7
    UINT64_C(3502243840),	// V_CMP_F_I32_e64_vi
    UINT64_C(2097152249),	// V_CMP_F_I32_sdwa_gfx10
    UINT64_C(2105540857),	// V_CMP_F_I32_sdwa_gfx9
    UINT64_C(2105540857),	// V_CMP_F_I32_sdwa_vi
    UINT64_C(2101346304),	// V_CMP_F_I64_e32_gfx10
    UINT64_C(2101346304),	// V_CMP_F_I64_e32_gfx6_gfx7
    UINT64_C(2109734912),	// V_CMP_F_I64_e32_vi
    UINT64_C(3567255552),	// V_CMP_F_I64_e64_gfx10
    UINT64_C(3510632448),	// V_CMP_F_I64_e64_gfx6_gfx7
    UINT64_C(3504340992),	// V_CMP_F_I64_e64_vi
    UINT64_C(2102394880),	// V_CMP_F_U16_e32_vi
    UINT64_C(3500670976),	// V_CMP_F_U16_e64_vi
    UINT64_C(2102395129),	// V_CMP_F_U16_sdwa_gfx9
    UINT64_C(2102395129),	// V_CMP_F_U16_sdwa_vi
    UINT64_C(2105540608),	// V_CMP_F_U32_e32_gfx10
    UINT64_C(2105540608),	// V_CMP_F_U32_e32_gfx6_gfx7
    UINT64_C(2106589184),	// V_CMP_F_U32_e32_vi
    UINT64_C(3569352704),	// V_CMP_F_U32_e64_gfx10
    UINT64_C(3514826752),	// V_CMP_F_U32_e64_gfx6_gfx7
    UINT64_C(3502768128),	// V_CMP_F_U32_e64_vi
    UINT64_C(2105540857),	// V_CMP_F_U32_sdwa_gfx10
    UINT64_C(2106589433),	// V_CMP_F_U32_sdwa_gfx9
    UINT64_C(2106589433),	// V_CMP_F_U32_sdwa_vi
    UINT64_C(2109734912),	// V_CMP_F_U64_e32_gfx10
    UINT64_C(2109734912),	// V_CMP_F_U64_e32_gfx6_gfx7
    UINT64_C(2110783488),	// V_CMP_F_U64_e32_vi
    UINT64_C(3571449856),	// V_CMP_F_U64_e64_gfx10
    UINT64_C(3519021056),	// V_CMP_F_U64_e64_gfx6_gfx7
    UINT64_C(3504865280),	// V_CMP_F_U64_e64_vi
    UINT64_C(2107375616),	// V_CMP_GE_F16_e32_gfx10
    UINT64_C(2085355520),	// V_CMP_GE_F16_e32_vi
    UINT64_C(3570270208),	// V_CMP_GE_F16_e64_gfx10
    UINT64_C(3492151296),	// V_CMP_GE_F16_e64_vi
    UINT64_C(2107375865),	// V_CMP_GE_F16_sdwa_gfx10
    UINT64_C(2085355769),	// V_CMP_GE_F16_sdwa_gfx9
    UINT64_C(2085355769),	// V_CMP_GE_F16_sdwa_vi
    UINT64_C(2081161216),	// V_CMP_GE_F32_e32_gfx10
    UINT64_C(2081161216),	// V_CMP_GE_F32_e32_gfx6_gfx7
    UINT64_C(2089549824),	// V_CMP_GE_F32_e32_vi
    UINT64_C(3557163008),	// V_CMP_GE_F32_e64_gfx10
    UINT64_C(3490447360),	// V_CMP_GE_F32_e64_gfx6_gfx7
    UINT64_C(3494248448),	// V_CMP_GE_F32_e64_vi
    UINT64_C(2081161465),	// V_CMP_GE_F32_sdwa_gfx10
    UINT64_C(2089550073),	// V_CMP_GE_F32_sdwa_gfx9
    UINT64_C(2089550073),	// V_CMP_GE_F32_sdwa_vi
    UINT64_C(2085355520),	// V_CMP_GE_F64_e32_gfx10
    UINT64_C(2085355520),	// V_CMP_GE_F64_e32_gfx6_gfx7
    UINT64_C(2093744128),	// V_CMP_GE_F64_e32_vi
    UINT64_C(3559260160),	// V_CMP_GE_F64_e64_gfx10
    UINT64_C(3494641664),	// V_CMP_GE_F64_e64_gfx6_gfx7
    UINT64_C(3496345600),	// V_CMP_GE_F64_e64_vi
    UINT64_C(2098987008),	// V_CMP_GE_I16_e32_gfx10
    UINT64_C(2102132736),	// V_CMP_GE_I16_e32_vi
    UINT64_C(3566075904),	// V_CMP_GE_I16_e64_gfx10
    UINT64_C(3500539904),	// V_CMP_GE_I16_e64_vi
    UINT64_C(2098987257),	// V_CMP_GE_I16_sdwa_gfx10
    UINT64_C(2102132985),	// V_CMP_GE_I16_sdwa_gfx9
    UINT64_C(2102132985),	// V_CMP_GE_I16_sdwa_vi
    UINT64_C(2097938432),	// V_CMP_GE_I32_e32_gfx10
    UINT64_C(2097938432),	// V_CMP_GE_I32_e32_gfx6_gfx7
    UINT64_C(2106327040),	// V_CMP_GE_I32_e32_vi
    UINT64_C(3565551616),	// V_CMP_GE_I32_e64_gfx10
    UINT64_C(3507224576),	// V_CMP_GE_I32_e64_gfx6_gfx7
    UINT64_C(3502637056),	// V_CMP_GE_I32_e64_vi
    UINT64_C(2097938681),	// V_CMP_GE_I32_sdwa_gfx10
    UINT64_C(2106327289),	// V_CMP_GE_I32_sdwa_gfx9
    UINT64_C(2106327289),	// V_CMP_GE_I32_sdwa_vi
    UINT64_C(2102132736),	// V_CMP_GE_I64_e32_gfx10
    UINT64_C(2102132736),	// V_CMP_GE_I64_e32_gfx6_gfx7
    UINT64_C(2110521344),	// V_CMP_GE_I64_e32_vi
    UINT64_C(3567648768),	// V_CMP_GE_I64_e64_gfx10
    UINT64_C(3511418880),	// V_CMP_GE_I64_e64_gfx6_gfx7
    UINT64_C(3504734208),	// V_CMP_GE_I64_e64_vi
    UINT64_C(2103181312),	// V_CMP_GE_U16_e32_gfx10
    UINT64_C(2103181312),	// V_CMP_GE_U16_e32_vi
    UINT64_C(3568173056),	// V_CMP_GE_U16_e64_gfx10
    UINT64_C(3501064192),	// V_CMP_GE_U16_e64_vi
    UINT64_C(2103181561),	// V_CMP_GE_U16_sdwa_gfx10
    UINT64_C(2103181561),	// V_CMP_GE_U16_sdwa_gfx9
    UINT64_C(2103181561),	// V_CMP_GE_U16_sdwa_vi
    UINT64_C(2106327040),	// V_CMP_GE_U32_e32_gfx10
    UINT64_C(2106327040),	// V_CMP_GE_U32_e32_gfx6_gfx7
    UINT64_C(2107375616),	// V_CMP_GE_U32_e32_vi
    UINT64_C(3569745920),	// V_CMP_GE_U32_e64_gfx10
    UINT64_C(3515613184),	// V_CMP_GE_U32_e64_gfx6_gfx7
    UINT64_C(3503161344),	// V_CMP_GE_U32_e64_vi
    UINT64_C(2106327289),	// V_CMP_GE_U32_sdwa_gfx10
    UINT64_C(2107375865),	// V_CMP_GE_U32_sdwa_gfx9
    UINT64_C(2107375865),	// V_CMP_GE_U32_sdwa_vi
    UINT64_C(2110521344),	// V_CMP_GE_U64_e32_gfx10
    UINT64_C(2110521344),	// V_CMP_GE_U64_e32_gfx6_gfx7
    UINT64_C(2111569920),	// V_CMP_GE_U64_e32_vi
    UINT64_C(3571843072),	// V_CMP_GE_U64_e64_gfx10
    UINT64_C(3519807488),	// V_CMP_GE_U64_e64_gfx6_gfx7
    UINT64_C(3505258496),	// V_CMP_GE_U64_e64_vi
    UINT64_C(2107113472),	// V_CMP_GT_F16_e32_gfx10
    UINT64_C(2085093376),	// V_CMP_GT_F16_e32_vi
    UINT64_C(3570139136),	// V_CMP_GT_F16_e64_gfx10
    UINT64_C(3492020224),	// V_CMP_GT_F16_e64_vi
    UINT64_C(2107113721),	// V_CMP_GT_F16_sdwa_gfx10
    UINT64_C(2085093625),	// V_CMP_GT_F16_sdwa_gfx9
    UINT64_C(2085093625),	// V_CMP_GT_F16_sdwa_vi
    UINT64_C(2080899072),	// V_CMP_GT_F32_e32_gfx10
    UINT64_C(2080899072),	// V_CMP_GT_F32_e32_gfx6_gfx7
    UINT64_C(2089287680),	// V_CMP_GT_F32_e32_vi
    UINT64_C(3557031936),	// V_CMP_GT_F32_e64_gfx10
    UINT64_C(3490185216),	// V_CMP_GT_F32_e64_gfx6_gfx7
    UINT64_C(3494117376),	// V_CMP_GT_F32_e64_vi
    UINT64_C(2080899321),	// V_CMP_GT_F32_sdwa_gfx10
    UINT64_C(2089287929),	// V_CMP_GT_F32_sdwa_gfx9
    UINT64_C(2089287929),	// V_CMP_GT_F32_sdwa_vi
    UINT64_C(2085093376),	// V_CMP_GT_F64_e32_gfx10
    UINT64_C(2085093376),	// V_CMP_GT_F64_e32_gfx6_gfx7
    UINT64_C(2093481984),	// V_CMP_GT_F64_e32_vi
    UINT64_C(3559129088),	// V_CMP_GT_F64_e64_gfx10
    UINT64_C(3494379520),	// V_CMP_GT_F64_e64_gfx6_gfx7
    UINT64_C(3496214528),	// V_CMP_GT_F64_e64_vi
    UINT64_C(2098724864),	// V_CMP_GT_I16_e32_gfx10
    UINT64_C(2101870592),	// V_CMP_GT_I16_e32_vi
    UINT64_C(3565944832),	// V_CMP_GT_I16_e64_gfx10
    UINT64_C(3500408832),	// V_CMP_GT_I16_e64_vi
    UINT64_C(2098725113),	// V_CMP_GT_I16_sdwa_gfx10
    UINT64_C(2101870841),	// V_CMP_GT_I16_sdwa_gfx9
    UINT64_C(2101870841),	// V_CMP_GT_I16_sdwa_vi
    UINT64_C(2097676288),	// V_CMP_GT_I32_e32_gfx10
    UINT64_C(2097676288),	// V_CMP_GT_I32_e32_gfx6_gfx7
    UINT64_C(2106064896),	// V_CMP_GT_I32_e32_vi
    UINT64_C(3565420544),	// V_CMP_GT_I32_e64_gfx10
    UINT64_C(3506962432),	// V_CMP_GT_I32_e64_gfx6_gfx7
    UINT64_C(3502505984),	// V_CMP_GT_I32_e64_vi
    UINT64_C(2097676537),	// V_CMP_GT_I32_sdwa_gfx10
    UINT64_C(2106065145),	// V_CMP_GT_I32_sdwa_gfx9
    UINT64_C(2106065145),	// V_CMP_GT_I32_sdwa_vi
    UINT64_C(2101870592),	// V_CMP_GT_I64_e32_gfx10
    UINT64_C(2101870592),	// V_CMP_GT_I64_e32_gfx6_gfx7
    UINT64_C(2110259200),	// V_CMP_GT_I64_e32_vi
    UINT64_C(3567517696),	// V_CMP_GT_I64_e64_gfx10
    UINT64_C(3511156736),	// V_CMP_GT_I64_e64_gfx6_gfx7
    UINT64_C(3504603136),	// V_CMP_GT_I64_e64_vi
    UINT64_C(2102919168),	// V_CMP_GT_U16_e32_gfx10
    UINT64_C(2102919168),	// V_CMP_GT_U16_e32_vi
    UINT64_C(3568041984),	// V_CMP_GT_U16_e64_gfx10
    UINT64_C(3500933120),	// V_CMP_GT_U16_e64_vi
    UINT64_C(2102919417),	// V_CMP_GT_U16_sdwa_gfx10
    UINT64_C(2102919417),	// V_CMP_GT_U16_sdwa_gfx9
    UINT64_C(2102919417),	// V_CMP_GT_U16_sdwa_vi
    UINT64_C(2106064896),	// V_CMP_GT_U32_e32_gfx10
    UINT64_C(2106064896),	// V_CMP_GT_U32_e32_gfx6_gfx7
    UINT64_C(2107113472),	// V_CMP_GT_U32_e32_vi
    UINT64_C(3569614848),	// V_CMP_GT_U32_e64_gfx10
    UINT64_C(3515351040),	// V_CMP_GT_U32_e64_gfx6_gfx7
    UINT64_C(3503030272),	// V_CMP_GT_U32_e64_vi
    UINT64_C(2106065145),	// V_CMP_GT_U32_sdwa_gfx10
    UINT64_C(2107113721),	// V_CMP_GT_U32_sdwa_gfx9
    UINT64_C(2107113721),	// V_CMP_GT_U32_sdwa_vi
    UINT64_C(2110259200),	// V_CMP_GT_U64_e32_gfx10
    UINT64_C(2110259200),	// V_CMP_GT_U64_e32_gfx6_gfx7
    UINT64_C(2111307776),	// V_CMP_GT_U64_e32_vi
    UINT64_C(3571712000),	// V_CMP_GT_U64_e64_gfx10
    UINT64_C(3519545344),	// V_CMP_GT_U64_e64_gfx6_gfx7
    UINT64_C(3505127424),	// V_CMP_GT_U64_e64_vi
    UINT64_C(2106982400),	// V_CMP_LE_F16_e32_gfx10
    UINT64_C(2084962304),	// V_CMP_LE_F16_e32_vi
    UINT64_C(3570073600),	// V_CMP_LE_F16_e64_gfx10
    UINT64_C(3491954688),	// V_CMP_LE_F16_e64_vi
    UINT64_C(2106982649),	// V_CMP_LE_F16_sdwa_gfx10
    UINT64_C(2084962553),	// V_CMP_LE_F16_sdwa_gfx9
    UINT64_C(2084962553),	// V_CMP_LE_F16_sdwa_vi
    UINT64_C(2080768000),	// V_CMP_LE_F32_e32_gfx10
    UINT64_C(2080768000),	// V_CMP_LE_F32_e32_gfx6_gfx7
    UINT64_C(2089156608),	// V_CMP_LE_F32_e32_vi
    UINT64_C(3556966400),	// V_CMP_LE_F32_e64_gfx10
    UINT64_C(3490054144),	// V_CMP_LE_F32_e64_gfx6_gfx7
    UINT64_C(3494051840),	// V_CMP_LE_F32_e64_vi
    UINT64_C(2080768249),	// V_CMP_LE_F32_sdwa_gfx10
    UINT64_C(2089156857),	// V_CMP_LE_F32_sdwa_gfx9
    UINT64_C(2089156857),	// V_CMP_LE_F32_sdwa_vi
    UINT64_C(2084962304),	// V_CMP_LE_F64_e32_gfx10
    UINT64_C(2084962304),	// V_CMP_LE_F64_e32_gfx6_gfx7
    UINT64_C(2093350912),	// V_CMP_LE_F64_e32_vi
    UINT64_C(3559063552),	// V_CMP_LE_F64_e64_gfx10
    UINT64_C(3494248448),	// V_CMP_LE_F64_e64_gfx6_gfx7
    UINT64_C(3496148992),	// V_CMP_LE_F64_e64_vi
    UINT64_C(2098593792),	// V_CMP_LE_I16_e32_gfx10
    UINT64_C(2101739520),	// V_CMP_LE_I16_e32_vi
    UINT64_C(3565879296),	// V_CMP_LE_I16_e64_gfx10
    UINT64_C(3500343296),	// V_CMP_LE_I16_e64_vi
    UINT64_C(2098594041),	// V_CMP_LE_I16_sdwa_gfx10
    UINT64_C(2101739769),	// V_CMP_LE_I16_sdwa_gfx9
    UINT64_C(2101739769),	// V_CMP_LE_I16_sdwa_vi
    UINT64_C(2097545216),	// V_CMP_LE_I32_e32_gfx10
    UINT64_C(2097545216),	// V_CMP_LE_I32_e32_gfx6_gfx7
    UINT64_C(2105933824),	// V_CMP_LE_I32_e32_vi
    UINT64_C(3565355008),	// V_CMP_LE_I32_e64_gfx10
    UINT64_C(3506831360),	// V_CMP_LE_I32_e64_gfx6_gfx7
    UINT64_C(3502440448),	// V_CMP_LE_I32_e64_vi
    UINT64_C(2097545465),	// V_CMP_LE_I32_sdwa_gfx10
    UINT64_C(2105934073),	// V_CMP_LE_I32_sdwa_gfx9
    UINT64_C(2105934073),	// V_CMP_LE_I32_sdwa_vi
    UINT64_C(2101739520),	// V_CMP_LE_I64_e32_gfx10
    UINT64_C(2101739520),	// V_CMP_LE_I64_e32_gfx6_gfx7
    UINT64_C(2110128128),	// V_CMP_LE_I64_e32_vi
    UINT64_C(3567452160),	// V_CMP_LE_I64_e64_gfx10
    UINT64_C(3511025664),	// V_CMP_LE_I64_e64_gfx6_gfx7
    UINT64_C(3504537600),	// V_CMP_LE_I64_e64_vi
    UINT64_C(2102788096),	// V_CMP_LE_U16_e32_gfx10
    UINT64_C(2102788096),	// V_CMP_LE_U16_e32_vi
    UINT64_C(3567976448),	// V_CMP_LE_U16_e64_gfx10
    UINT64_C(3500867584),	// V_CMP_LE_U16_e64_vi
    UINT64_C(2102788345),	// V_CMP_LE_U16_sdwa_gfx10
    UINT64_C(2102788345),	// V_CMP_LE_U16_sdwa_gfx9
    UINT64_C(2102788345),	// V_CMP_LE_U16_sdwa_vi
    UINT64_C(2105933824),	// V_CMP_LE_U32_e32_gfx10
    UINT64_C(2105933824),	// V_CMP_LE_U32_e32_gfx6_gfx7
    UINT64_C(2106982400),	// V_CMP_LE_U32_e32_vi
    UINT64_C(3569549312),	// V_CMP_LE_U32_e64_gfx10
    UINT64_C(3515219968),	// V_CMP_LE_U32_e64_gfx6_gfx7
    UINT64_C(3502964736),	// V_CMP_LE_U32_e64_vi
    UINT64_C(2105934073),	// V_CMP_LE_U32_sdwa_gfx10
    UINT64_C(2106982649),	// V_CMP_LE_U32_sdwa_gfx9
    UINT64_C(2106982649),	// V_CMP_LE_U32_sdwa_vi
    UINT64_C(2110128128),	// V_CMP_LE_U64_e32_gfx10
    UINT64_C(2110128128),	// V_CMP_LE_U64_e32_gfx6_gfx7
    UINT64_C(2111176704),	// V_CMP_LE_U64_e32_vi
    UINT64_C(3571646464),	// V_CMP_LE_U64_e64_gfx10
    UINT64_C(3519414272),	// V_CMP_LE_U64_e64_gfx6_gfx7
    UINT64_C(3505061888),	// V_CMP_LE_U64_e64_vi
    UINT64_C(2107244544),	// V_CMP_LG_F16_e32_gfx10
    UINT64_C(2085224448),	// V_CMP_LG_F16_e32_vi
    UINT64_C(3570204672),	// V_CMP_LG_F16_e64_gfx10
    UINT64_C(3492085760),	// V_CMP_LG_F16_e64_vi
    UINT64_C(2107244793),	// V_CMP_LG_F16_sdwa_gfx10
    UINT64_C(2085224697),	// V_CMP_LG_F16_sdwa_gfx9
    UINT64_C(2085224697),	// V_CMP_LG_F16_sdwa_vi
    UINT64_C(2081030144),	// V_CMP_LG_F32_e32_gfx10
    UINT64_C(2081030144),	// V_CMP_LG_F32_e32_gfx6_gfx7
    UINT64_C(2089418752),	// V_CMP_LG_F32_e32_vi
    UINT64_C(3557097472),	// V_CMP_LG_F32_e64_gfx10
    UINT64_C(3490316288),	// V_CMP_LG_F32_e64_gfx6_gfx7
    UINT64_C(3494182912),	// V_CMP_LG_F32_e64_vi
    UINT64_C(2081030393),	// V_CMP_LG_F32_sdwa_gfx10
    UINT64_C(2089419001),	// V_CMP_LG_F32_sdwa_gfx9
    UINT64_C(2089419001),	// V_CMP_LG_F32_sdwa_vi
    UINT64_C(2085224448),	// V_CMP_LG_F64_e32_gfx10
    UINT64_C(2085224448),	// V_CMP_LG_F64_e32_gfx6_gfx7
    UINT64_C(2093613056),	// V_CMP_LG_F64_e32_vi
    UINT64_C(3559194624),	// V_CMP_LG_F64_e64_gfx10
    UINT64_C(3494510592),	// V_CMP_LG_F64_e64_gfx6_gfx7
    UINT64_C(3496280064),	// V_CMP_LG_F64_e64_vi
    UINT64_C(2106720256),	// V_CMP_LT_F16_e32_gfx10
    UINT64_C(2084700160),	// V_CMP_LT_F16_e32_vi
    UINT64_C(3569942528),	// V_CMP_LT_F16_e64_gfx10
    UINT64_C(3491823616),	// V_CMP_LT_F16_e64_vi
    UINT64_C(2106720505),	// V_CMP_LT_F16_sdwa_gfx10
    UINT64_C(2084700409),	// V_CMP_LT_F16_sdwa_gfx9
    UINT64_C(2084700409),	// V_CMP_LT_F16_sdwa_vi
    UINT64_C(2080505856),	// V_CMP_LT_F32_e32_gfx10
    UINT64_C(2080505856),	// V_CMP_LT_F32_e32_gfx6_gfx7
    UINT64_C(2088894464),	// V_CMP_LT_F32_e32_vi
    UINT64_C(3556835328),	// V_CMP_LT_F32_e64_gfx10
    UINT64_C(3489792000),	// V_CMP_LT_F32_e64_gfx6_gfx7
    UINT64_C(3493920768),	// V_CMP_LT_F32_e64_vi
    UINT64_C(2080506105),	// V_CMP_LT_F32_sdwa_gfx10
    UINT64_C(2088894713),	// V_CMP_LT_F32_sdwa_gfx9
    UINT64_C(2088894713),	// V_CMP_LT_F32_sdwa_vi
    UINT64_C(2084700160),	// V_CMP_LT_F64_e32_gfx10
    UINT64_C(2084700160),	// V_CMP_LT_F64_e32_gfx6_gfx7
    UINT64_C(2093088768),	// V_CMP_LT_F64_e32_vi
    UINT64_C(3558932480),	// V_CMP_LT_F64_e64_gfx10
    UINT64_C(3493986304),	// V_CMP_LT_F64_e64_gfx6_gfx7
    UINT64_C(3496017920),	// V_CMP_LT_F64_e64_vi
    UINT64_C(2098331648),	// V_CMP_LT_I16_e32_gfx10
    UINT64_C(2101477376),	// V_CMP_LT_I16_e32_vi
    UINT64_C(3565748224),	// V_CMP_LT_I16_e64_gfx10
    UINT64_C(3500212224),	// V_CMP_LT_I16_e64_vi
    UINT64_C(2098331897),	// V_CMP_LT_I16_sdwa_gfx10
    UINT64_C(2101477625),	// V_CMP_LT_I16_sdwa_gfx9
    UINT64_C(2101477625),	// V_CMP_LT_I16_sdwa_vi
    UINT64_C(2097283072),	// V_CMP_LT_I32_e32_gfx10
    UINT64_C(2097283072),	// V_CMP_LT_I32_e32_gfx6_gfx7
    UINT64_C(2105671680),	// V_CMP_LT_I32_e32_vi
    UINT64_C(3565223936),	// V_CMP_LT_I32_e64_gfx10
    UINT64_C(3506569216),	// V_CMP_LT_I32_e64_gfx6_gfx7
    UINT64_C(3502309376),	// V_CMP_LT_I32_e64_vi
    UINT64_C(2097283321),	// V_CMP_LT_I32_sdwa_gfx10
    UINT64_C(2105671929),	// V_CMP_LT_I32_sdwa_gfx9
    UINT64_C(2105671929),	// V_CMP_LT_I32_sdwa_vi
    UINT64_C(2101477376),	// V_CMP_LT_I64_e32_gfx10
    UINT64_C(2101477376),	// V_CMP_LT_I64_e32_gfx6_gfx7
    UINT64_C(2109865984),	// V_CMP_LT_I64_e32_vi
    UINT64_C(3567321088),	// V_CMP_LT_I64_e64_gfx10
    UINT64_C(3510763520),	// V_CMP_LT_I64_e64_gfx6_gfx7
    UINT64_C(3504406528),	// V_CMP_LT_I64_e64_vi
    UINT64_C(2102525952),	// V_CMP_LT_U16_e32_gfx10
    UINT64_C(2102525952),	// V_CMP_LT_U16_e32_vi
    UINT64_C(3567845376),	// V_CMP_LT_U16_e64_gfx10
    UINT64_C(3500736512),	// V_CMP_LT_U16_e64_vi
    UINT64_C(2102526201),	// V_CMP_LT_U16_sdwa_gfx10
    UINT64_C(2102526201),	// V_CMP_LT_U16_sdwa_gfx9
    UINT64_C(2102526201),	// V_CMP_LT_U16_sdwa_vi
    UINT64_C(2105671680),	// V_CMP_LT_U32_e32_gfx10
    UINT64_C(2105671680),	// V_CMP_LT_U32_e32_gfx6_gfx7
    UINT64_C(2106720256),	// V_CMP_LT_U32_e32_vi
    UINT64_C(3569418240),	// V_CMP_LT_U32_e64_gfx10
    UINT64_C(3514957824),	// V_CMP_LT_U32_e64_gfx6_gfx7
    UINT64_C(3502833664),	// V_CMP_LT_U32_e64_vi
    UINT64_C(2105671929),	// V_CMP_LT_U32_sdwa_gfx10
    UINT64_C(2106720505),	// V_CMP_LT_U32_sdwa_gfx9
    UINT64_C(2106720505),	// V_CMP_LT_U32_sdwa_vi
    UINT64_C(2109865984),	// V_CMP_LT_U64_e32_gfx10
    UINT64_C(2109865984),	// V_CMP_LT_U64_e32_gfx6_gfx7
    UINT64_C(2110914560),	// V_CMP_LT_U64_e32_vi
    UINT64_C(3571515392),	// V_CMP_LT_U64_e64_gfx10
    UINT64_C(3519152128),	// V_CMP_LT_U64_e64_gfx6_gfx7
    UINT64_C(3504930816),	// V_CMP_LT_U64_e64_vi
    UINT64_C(2111438848),	// V_CMP_NEQ_F16_e32_gfx10
    UINT64_C(2086273024),	// V_CMP_NEQ_F16_e32_vi
    UINT64_C(3572301824),	// V_CMP_NEQ_F16_e64_gfx10
    UINT64_C(3492610048),	// V_CMP_NEQ_F16_e64_vi
    UINT64_C(2111439097),	// V_CMP_NEQ_F16_sdwa_gfx10
    UINT64_C(2086273273),	// V_CMP_NEQ_F16_sdwa_gfx9
    UINT64_C(2086273273),	// V_CMP_NEQ_F16_sdwa_vi
    UINT64_C(2082078720),	// V_CMP_NEQ_F32_e32_gfx10
    UINT64_C(2082078720),	// V_CMP_NEQ_F32_e32_gfx6_gfx7
    UINT64_C(2090467328),	// V_CMP_NEQ_F32_e32_vi
    UINT64_C(3557621760),	// V_CMP_NEQ_F32_e64_gfx10
    UINT64_C(3491364864),	// V_CMP_NEQ_F32_e64_gfx6_gfx7
    UINT64_C(3494707200),	// V_CMP_NEQ_F32_e64_vi
    UINT64_C(2082078969),	// V_CMP_NEQ_F32_sdwa_gfx10
    UINT64_C(2090467577),	// V_CMP_NEQ_F32_sdwa_gfx9
    UINT64_C(2090467577),	// V_CMP_NEQ_F32_sdwa_vi
    UINT64_C(2086273024),	// V_CMP_NEQ_F64_e32_gfx10
    UINT64_C(2086273024),	// V_CMP_NEQ_F64_e32_gfx6_gfx7
    UINT64_C(2094661632),	// V_CMP_NEQ_F64_e32_vi
    UINT64_C(3559718912),	// V_CMP_NEQ_F64_e64_gfx10
    UINT64_C(3495559168),	// V_CMP_NEQ_F64_e64_gfx6_gfx7
    UINT64_C(3496804352),	// V_CMP_NEQ_F64_e64_vi
    UINT64_C(2098855936),	// V_CMP_NE_I16_e32_gfx10
    UINT64_C(2102001664),	// V_CMP_NE_I16_e32_vi
    UINT64_C(3566010368),	// V_CMP_NE_I16_e64_gfx10
    UINT64_C(3500474368),	// V_CMP_NE_I16_e64_vi
    UINT64_C(2098856185),	// V_CMP_NE_I16_sdwa_gfx10
    UINT64_C(2102001913),	// V_CMP_NE_I16_sdwa_gfx9
    UINT64_C(2102001913),	// V_CMP_NE_I16_sdwa_vi
    UINT64_C(2097807360),	// V_CMP_NE_I32_e32_gfx10
    UINT64_C(2097807360),	// V_CMP_NE_I32_e32_gfx6_gfx7
    UINT64_C(2106195968),	// V_CMP_NE_I32_e32_vi
    UINT64_C(3565486080),	// V_CMP_NE_I32_e64_gfx10
    UINT64_C(3507093504),	// V_CMP_NE_I32_e64_gfx6_gfx7
    UINT64_C(3502571520),	// V_CMP_NE_I32_e64_vi
    UINT64_C(2097807609),	// V_CMP_NE_I32_sdwa_gfx10
    UINT64_C(2106196217),	// V_CMP_NE_I32_sdwa_gfx9
    UINT64_C(2106196217),	// V_CMP_NE_I32_sdwa_vi
    UINT64_C(2102001664),	// V_CMP_NE_I64_e32_gfx10
    UINT64_C(2102001664),	// V_CMP_NE_I64_e32_gfx6_gfx7
    UINT64_C(2110390272),	// V_CMP_NE_I64_e32_vi
    UINT64_C(3567583232),	// V_CMP_NE_I64_e64_gfx10
    UINT64_C(3511287808),	// V_CMP_NE_I64_e64_gfx6_gfx7
    UINT64_C(3504668672),	// V_CMP_NE_I64_e64_vi
    UINT64_C(2103050240),	// V_CMP_NE_U16_e32_gfx10
    UINT64_C(2103050240),	// V_CMP_NE_U16_e32_vi
    UINT64_C(3568107520),	// V_CMP_NE_U16_e64_gfx10
    UINT64_C(3500998656),	// V_CMP_NE_U16_e64_vi
    UINT64_C(2103050489),	// V_CMP_NE_U16_sdwa_gfx10
    UINT64_C(2103050489),	// V_CMP_NE_U16_sdwa_gfx9
    UINT64_C(2103050489),	// V_CMP_NE_U16_sdwa_vi
    UINT64_C(2106195968),	// V_CMP_NE_U32_e32_gfx10
    UINT64_C(2106195968),	// V_CMP_NE_U32_e32_gfx6_gfx7
    UINT64_C(2107244544),	// V_CMP_NE_U32_e32_vi
    UINT64_C(3569680384),	// V_CMP_NE_U32_e64_gfx10
    UINT64_C(3515482112),	// V_CMP_NE_U32_e64_gfx6_gfx7
    UINT64_C(3503095808),	// V_CMP_NE_U32_e64_vi
    UINT64_C(2106196217),	// V_CMP_NE_U32_sdwa_gfx10
    UINT64_C(2107244793),	// V_CMP_NE_U32_sdwa_gfx9
    UINT64_C(2107244793),	// V_CMP_NE_U32_sdwa_vi
    UINT64_C(2110390272),	// V_CMP_NE_U64_e32_gfx10
    UINT64_C(2110390272),	// V_CMP_NE_U64_e32_gfx6_gfx7
    UINT64_C(2111438848),	// V_CMP_NE_U64_e32_vi
    UINT64_C(3571777536),	// V_CMP_NE_U64_e64_gfx10
    UINT64_C(3519676416),	// V_CMP_NE_U64_e64_gfx6_gfx7
    UINT64_C(3505192960),	// V_CMP_NE_U64_e64_vi
    UINT64_C(2110914560),	// V_CMP_NGE_F16_e32_gfx10
    UINT64_C(2085748736),	// V_CMP_NGE_F16_e32_vi
    UINT64_C(3572039680),	// V_CMP_NGE_F16_e64_gfx10
    UINT64_C(3492347904),	// V_CMP_NGE_F16_e64_vi
    UINT64_C(2110914809),	// V_CMP_NGE_F16_sdwa_gfx10
    UINT64_C(2085748985),	// V_CMP_NGE_F16_sdwa_gfx9
    UINT64_C(2085748985),	// V_CMP_NGE_F16_sdwa_vi
    UINT64_C(2081554432),	// V_CMP_NGE_F32_e32_gfx10
    UINT64_C(2081554432),	// V_CMP_NGE_F32_e32_gfx6_gfx7
    UINT64_C(2089943040),	// V_CMP_NGE_F32_e32_vi
    UINT64_C(3557359616),	// V_CMP_NGE_F32_e64_gfx10
    UINT64_C(3490840576),	// V_CMP_NGE_F32_e64_gfx6_gfx7
    UINT64_C(3494445056),	// V_CMP_NGE_F32_e64_vi
    UINT64_C(2081554681),	// V_CMP_NGE_F32_sdwa_gfx10
    UINT64_C(2089943289),	// V_CMP_NGE_F32_sdwa_gfx9
    UINT64_C(2089943289),	// V_CMP_NGE_F32_sdwa_vi
    UINT64_C(2085748736),	// V_CMP_NGE_F64_e32_gfx10
    UINT64_C(2085748736),	// V_CMP_NGE_F64_e32_gfx6_gfx7
    UINT64_C(2094137344),	// V_CMP_NGE_F64_e32_vi
    UINT64_C(3559456768),	// V_CMP_NGE_F64_e64_gfx10
    UINT64_C(3495034880),	// V_CMP_NGE_F64_e64_gfx6_gfx7
    UINT64_C(3496542208),	// V_CMP_NGE_F64_e64_vi
    UINT64_C(2111176704),	// V_CMP_NGT_F16_e32_gfx10
    UINT64_C(2086010880),	// V_CMP_NGT_F16_e32_vi
    UINT64_C(3572170752),	// V_CMP_NGT_F16_e64_gfx10
    UINT64_C(3492478976),	// V_CMP_NGT_F16_e64_vi
    UINT64_C(2111176953),	// V_CMP_NGT_F16_sdwa_gfx10
    UINT64_C(2086011129),	// V_CMP_NGT_F16_sdwa_gfx9
    UINT64_C(2086011129),	// V_CMP_NGT_F16_sdwa_vi
    UINT64_C(2081816576),	// V_CMP_NGT_F32_e32_gfx10
    UINT64_C(2081816576),	// V_CMP_NGT_F32_e32_gfx6_gfx7
    UINT64_C(2090205184),	// V_CMP_NGT_F32_e32_vi
    UINT64_C(3557490688),	// V_CMP_NGT_F32_e64_gfx10
    UINT64_C(3491102720),	// V_CMP_NGT_F32_e64_gfx6_gfx7
    UINT64_C(3494576128),	// V_CMP_NGT_F32_e64_vi
    UINT64_C(2081816825),	// V_CMP_NGT_F32_sdwa_gfx10
    UINT64_C(2090205433),	// V_CMP_NGT_F32_sdwa_gfx9
    UINT64_C(2090205433),	// V_CMP_NGT_F32_sdwa_vi
    UINT64_C(2086010880),	// V_CMP_NGT_F64_e32_gfx10
    UINT64_C(2086010880),	// V_CMP_NGT_F64_e32_gfx6_gfx7
    UINT64_C(2094399488),	// V_CMP_NGT_F64_e32_vi
    UINT64_C(3559587840),	// V_CMP_NGT_F64_e64_gfx10
    UINT64_C(3495297024),	// V_CMP_NGT_F64_e64_gfx6_gfx7
    UINT64_C(3496673280),	// V_CMP_NGT_F64_e64_vi
    UINT64_C(2111307776),	// V_CMP_NLE_F16_e32_gfx10
    UINT64_C(2086141952),	// V_CMP_NLE_F16_e32_vi
    UINT64_C(3572236288),	// V_CMP_NLE_F16_e64_gfx10
    UINT64_C(3492544512),	// V_CMP_NLE_F16_e64_vi
    UINT64_C(2111308025),	// V_CMP_NLE_F16_sdwa_gfx10
    UINT64_C(2086142201),	// V_CMP_NLE_F16_sdwa_gfx9
    UINT64_C(2086142201),	// V_CMP_NLE_F16_sdwa_vi
    UINT64_C(2081947648),	// V_CMP_NLE_F32_e32_gfx10
    UINT64_C(2081947648),	// V_CMP_NLE_F32_e32_gfx6_gfx7
    UINT64_C(2090336256),	// V_CMP_NLE_F32_e32_vi
    UINT64_C(3557556224),	// V_CMP_NLE_F32_e64_gfx10
    UINT64_C(3491233792),	// V_CMP_NLE_F32_e64_gfx6_gfx7
    UINT64_C(3494641664),	// V_CMP_NLE_F32_e64_vi
    UINT64_C(2081947897),	// V_CMP_NLE_F32_sdwa_gfx10
    UINT64_C(2090336505),	// V_CMP_NLE_F32_sdwa_gfx9
    UINT64_C(2090336505),	// V_CMP_NLE_F32_sdwa_vi
    UINT64_C(2086141952),	// V_CMP_NLE_F64_e32_gfx10
    UINT64_C(2086141952),	// V_CMP_NLE_F64_e32_gfx6_gfx7
    UINT64_C(2094530560),	// V_CMP_NLE_F64_e32_vi
    UINT64_C(3559653376),	// V_CMP_NLE_F64_e64_gfx10
    UINT64_C(3495428096),	// V_CMP_NLE_F64_e64_gfx6_gfx7
    UINT64_C(3496738816),	// V_CMP_NLE_F64_e64_vi
    UINT64_C(2111045632),	// V_CMP_NLG_F16_e32_gfx10
    UINT64_C(2085879808),	// V_CMP_NLG_F16_e32_vi
    UINT64_C(3572105216),	// V_CMP_NLG_F16_e64_gfx10
    UINT64_C(3492413440),	// V_CMP_NLG_F16_e64_vi
    UINT64_C(2111045881),	// V_CMP_NLG_F16_sdwa_gfx10
    UINT64_C(2085880057),	// V_CMP_NLG_F16_sdwa_gfx9
    UINT64_C(2085880057),	// V_CMP_NLG_F16_sdwa_vi
    UINT64_C(2081685504),	// V_CMP_NLG_F32_e32_gfx10
    UINT64_C(2081685504),	// V_CMP_NLG_F32_e32_gfx6_gfx7
    UINT64_C(2090074112),	// V_CMP_NLG_F32_e32_vi
    UINT64_C(3557425152),	// V_CMP_NLG_F32_e64_gfx10
    UINT64_C(3490971648),	// V_CMP_NLG_F32_e64_gfx6_gfx7
    UINT64_C(3494510592),	// V_CMP_NLG_F32_e64_vi
    UINT64_C(2081685753),	// V_CMP_NLG_F32_sdwa_gfx10
    UINT64_C(2090074361),	// V_CMP_NLG_F32_sdwa_gfx9
    UINT64_C(2090074361),	// V_CMP_NLG_F32_sdwa_vi
    UINT64_C(2085879808),	// V_CMP_NLG_F64_e32_gfx10
    UINT64_C(2085879808),	// V_CMP_NLG_F64_e32_gfx6_gfx7
    UINT64_C(2094268416),	// V_CMP_NLG_F64_e32_vi
    UINT64_C(3559522304),	// V_CMP_NLG_F64_e64_gfx10
    UINT64_C(3495165952),	// V_CMP_NLG_F64_e64_gfx6_gfx7
    UINT64_C(3496607744),	// V_CMP_NLG_F64_e64_vi
    UINT64_C(2111569920),	// V_CMP_NLT_F16_e32_gfx10
    UINT64_C(2086404096),	// V_CMP_NLT_F16_e32_vi
    UINT64_C(3572367360),	// V_CMP_NLT_F16_e64_gfx10
    UINT64_C(3492675584),	// V_CMP_NLT_F16_e64_vi
    UINT64_C(2111570169),	// V_CMP_NLT_F16_sdwa_gfx10
    UINT64_C(2086404345),	// V_CMP_NLT_F16_sdwa_gfx9
    UINT64_C(2086404345),	// V_CMP_NLT_F16_sdwa_vi
    UINT64_C(2082209792),	// V_CMP_NLT_F32_e32_gfx10
    UINT64_C(2082209792),	// V_CMP_NLT_F32_e32_gfx6_gfx7
    UINT64_C(2090598400),	// V_CMP_NLT_F32_e32_vi
    UINT64_C(3557687296),	// V_CMP_NLT_F32_e64_gfx10
    UINT64_C(3491495936),	// V_CMP_NLT_F32_e64_gfx6_gfx7
    UINT64_C(3494772736),	// V_CMP_NLT_F32_e64_vi
    UINT64_C(2082210041),	// V_CMP_NLT_F32_sdwa_gfx10
    UINT64_C(2090598649),	// V_CMP_NLT_F32_sdwa_gfx9
    UINT64_C(2090598649),	// V_CMP_NLT_F32_sdwa_vi
    UINT64_C(2086404096),	// V_CMP_NLT_F64_e32_gfx10
    UINT64_C(2086404096),	// V_CMP_NLT_F64_e32_gfx6_gfx7
    UINT64_C(2094792704),	// V_CMP_NLT_F64_e32_vi
    UINT64_C(3559784448),	// V_CMP_NLT_F64_e64_gfx10
    UINT64_C(3495690240),	// V_CMP_NLT_F64_e64_gfx6_gfx7
    UINT64_C(3496869888),	// V_CMP_NLT_F64_e64_vi
    UINT64_C(2107506688),	// V_CMP_O_F16_e32_gfx10
    UINT64_C(2085486592),	// V_CMP_O_F16_e32_vi
    UINT64_C(3570335744),	// V_CMP_O_F16_e64_gfx10
    UINT64_C(3492216832),	// V_CMP_O_F16_e64_vi
    UINT64_C(2107506937),	// V_CMP_O_F16_sdwa_gfx10
    UINT64_C(2085486841),	// V_CMP_O_F16_sdwa_gfx9
    UINT64_C(2085486841),	// V_CMP_O_F16_sdwa_vi
    UINT64_C(2081292288),	// V_CMP_O_F32_e32_gfx10
    UINT64_C(2081292288),	// V_CMP_O_F32_e32_gfx6_gfx7
    UINT64_C(2089680896),	// V_CMP_O_F32_e32_vi
    UINT64_C(3557228544),	// V_CMP_O_F32_e64_gfx10
    UINT64_C(3490578432),	// V_CMP_O_F32_e64_gfx6_gfx7
    UINT64_C(3494313984),	// V_CMP_O_F32_e64_vi
    UINT64_C(2081292537),	// V_CMP_O_F32_sdwa_gfx10
    UINT64_C(2089681145),	// V_CMP_O_F32_sdwa_gfx9
    UINT64_C(2089681145),	// V_CMP_O_F32_sdwa_vi
    UINT64_C(2085486592),	// V_CMP_O_F64_e32_gfx10
    UINT64_C(2085486592),	// V_CMP_O_F64_e32_gfx6_gfx7
    UINT64_C(2093875200),	// V_CMP_O_F64_e32_vi
    UINT64_C(3559325696),	// V_CMP_O_F64_e64_gfx10
    UINT64_C(3494772736),	// V_CMP_O_F64_e64_gfx6_gfx7
    UINT64_C(3496411136),	// V_CMP_O_F64_e64_vi
    UINT64_C(2111700992),	// V_CMP_TRU_F16_e32_gfx10
    UINT64_C(2086535168),	// V_CMP_TRU_F16_e32_vi
    UINT64_C(3572432896),	// V_CMP_TRU_F16_e64_gfx10
    UINT64_C(3492741120),	// V_CMP_TRU_F16_e64_vi
    UINT64_C(2111701241),	// V_CMP_TRU_F16_sdwa_gfx10
    UINT64_C(2086535417),	// V_CMP_TRU_F16_sdwa_gfx9
    UINT64_C(2086535417),	// V_CMP_TRU_F16_sdwa_vi
    UINT64_C(2082340864),	// V_CMP_TRU_F32_e32_gfx10
    UINT64_C(2082340864),	// V_CMP_TRU_F32_e32_gfx6_gfx7
    UINT64_C(2090729472),	// V_CMP_TRU_F32_e32_vi
    UINT64_C(3557752832),	// V_CMP_TRU_F32_e64_gfx10
    UINT64_C(3491627008),	// V_CMP_TRU_F32_e64_gfx6_gfx7
    UINT64_C(3494838272),	// V_CMP_TRU_F32_e64_vi
    UINT64_C(2082341113),	// V_CMP_TRU_F32_sdwa_gfx10
    UINT64_C(2090729721),	// V_CMP_TRU_F32_sdwa_gfx9
    UINT64_C(2090729721),	// V_CMP_TRU_F32_sdwa_vi
    UINT64_C(2086535168),	// V_CMP_TRU_F64_e32_gfx10
    UINT64_C(2086535168),	// V_CMP_TRU_F64_e32_gfx6_gfx7
    UINT64_C(2094923776),	// V_CMP_TRU_F64_e32_vi
    UINT64_C(3559849984),	// V_CMP_TRU_F64_e64_gfx10
    UINT64_C(3495821312),	// V_CMP_TRU_F64_e64_gfx6_gfx7
    UINT64_C(3496935424),	// V_CMP_TRU_F64_e64_vi
    UINT64_C(2102263808),	// V_CMP_T_I16_e32_vi
    UINT64_C(3500605440),	// V_CMP_T_I16_e64_vi
    UINT64_C(2102264057),	// V_CMP_T_I16_sdwa_gfx9
    UINT64_C(2102264057),	// V_CMP_T_I16_sdwa_vi
    UINT64_C(2098069504),	// V_CMP_T_I32_e32_gfx10
    UINT64_C(2098069504),	// V_CMP_T_I32_e32_gfx6_gfx7
    UINT64_C(2106458112),	// V_CMP_T_I32_e32_vi
    UINT64_C(3565617152),	// V_CMP_T_I32_e64_gfx10
    UINT64_C(3507355648),	// V_CMP_T_I32_e64_gfx6_gfx7
    UINT64_C(3502702592),	// V_CMP_T_I32_e64_vi
    UINT64_C(2098069753),	// V_CMP_T_I32_sdwa_gfx10
    UINT64_C(2106458361),	// V_CMP_T_I32_sdwa_gfx9
    UINT64_C(2106458361),	// V_CMP_T_I32_sdwa_vi
    UINT64_C(2102263808),	// V_CMP_T_I64_e32_gfx10
    UINT64_C(2102263808),	// V_CMP_T_I64_e32_gfx6_gfx7
    UINT64_C(2110652416),	// V_CMP_T_I64_e32_vi
    UINT64_C(3567714304),	// V_CMP_T_I64_e64_gfx10
    UINT64_C(3511549952),	// V_CMP_T_I64_e64_gfx6_gfx7
    UINT64_C(3504799744),	// V_CMP_T_I64_e64_vi
    UINT64_C(2103312384),	// V_CMP_T_U16_e32_vi
    UINT64_C(3501129728),	// V_CMP_T_U16_e64_vi
    UINT64_C(2103312633),	// V_CMP_T_U16_sdwa_gfx9
    UINT64_C(2103312633),	// V_CMP_T_U16_sdwa_vi
    UINT64_C(2106458112),	// V_CMP_T_U32_e32_gfx10
    UINT64_C(2106458112),	// V_CMP_T_U32_e32_gfx6_gfx7
    UINT64_C(2107506688),	// V_CMP_T_U32_e32_vi
    UINT64_C(3569811456),	// V_CMP_T_U32_e64_gfx10
    UINT64_C(3515744256),	// V_CMP_T_U32_e64_gfx6_gfx7
    UINT64_C(3503226880),	// V_CMP_T_U32_e64_vi
    UINT64_C(2106458361),	// V_CMP_T_U32_sdwa_gfx10
    UINT64_C(2107506937),	// V_CMP_T_U32_sdwa_gfx9
    UINT64_C(2107506937),	// V_CMP_T_U32_sdwa_vi
    UINT64_C(2110652416),	// V_CMP_T_U64_e32_gfx10
    UINT64_C(2110652416),	// V_CMP_T_U64_e32_gfx6_gfx7
    UINT64_C(2111700992),	// V_CMP_T_U64_e32_vi
    UINT64_C(3571908608),	// V_CMP_T_U64_e64_gfx10
    UINT64_C(3519938560),	// V_CMP_T_U64_e64_gfx6_gfx7
    UINT64_C(3505324032),	// V_CMP_T_U64_e64_vi
    UINT64_C(2110783488),	// V_CMP_U_F16_e32_gfx10
    UINT64_C(2085617664),	// V_CMP_U_F16_e32_vi
    UINT64_C(3571974144),	// V_CMP_U_F16_e64_gfx10
    UINT64_C(3492282368),	// V_CMP_U_F16_e64_vi
    UINT64_C(2110783737),	// V_CMP_U_F16_sdwa_gfx10
    UINT64_C(2085617913),	// V_CMP_U_F16_sdwa_gfx9
    UINT64_C(2085617913),	// V_CMP_U_F16_sdwa_vi
    UINT64_C(2081423360),	// V_CMP_U_F32_e32_gfx10
    UINT64_C(2081423360),	// V_CMP_U_F32_e32_gfx6_gfx7
    UINT64_C(2089811968),	// V_CMP_U_F32_e32_vi
    UINT64_C(3557294080),	// V_CMP_U_F32_e64_gfx10
    UINT64_C(3490709504),	// V_CMP_U_F32_e64_gfx6_gfx7
    UINT64_C(3494379520),	// V_CMP_U_F32_e64_vi
    UINT64_C(2081423609),	// V_CMP_U_F32_sdwa_gfx10
    UINT64_C(2089812217),	// V_CMP_U_F32_sdwa_gfx9
    UINT64_C(2089812217),	// V_CMP_U_F32_sdwa_vi
    UINT64_C(2085617664),	// V_CMP_U_F64_e32_gfx10
    UINT64_C(2085617664),	// V_CMP_U_F64_e32_gfx6_gfx7
    UINT64_C(2094006272),	// V_CMP_U_F64_e32_vi
    UINT64_C(3559391232),	// V_CMP_U_F64_e64_gfx10
    UINT64_C(3494903808),	// V_CMP_U_F64_e64_gfx6_gfx7
    UINT64_C(3496476672),	// V_CMP_U_F64_e64_vi
    UINT64_C(33554432),	// V_CNDMASK_B32_dpp8_gfx10
    UINT64_C(33554432),	// V_CNDMASK_B32_dpp8_w32_gfx10
    UINT64_C(33554432),	// V_CNDMASK_B32_dpp8_w64_gfx10
    UINT64_C(33554682),	// V_CNDMASK_B32_dpp_gfx10
    UINT64_C(250),	// V_CNDMASK_B32_dpp_vi
    UINT64_C(33554682),	// V_CNDMASK_B32_dpp_w32_gfx10
    UINT64_C(33554682),	// V_CNDMASK_B32_dpp_w64_gfx10
    UINT64_C(33554432),	// V_CNDMASK_B32_e32_gfx10
    UINT64_C(0),	// V_CNDMASK_B32_e32_gfx6_gfx7
    UINT64_C(0),	// V_CNDMASK_B32_e32_vi
    UINT64_C(3573612544),	// V_CNDMASK_B32_e64_gfx10
    UINT64_C(3523215360),	// V_CNDMASK_B32_e64_gfx6_gfx7
    UINT64_C(3506438144),	// V_CNDMASK_B32_e64_vi
    UINT64_C(33554681),	// V_CNDMASK_B32_sdwa_gfx10
    UINT64_C(249),	// V_CNDMASK_B32_sdwa_gfx9
    UINT64_C(249),	// V_CNDMASK_B32_sdwa_vi
    UINT64_C(33554681),	// V_CNDMASK_B32_sdwa_w32_gfx10
    UINT64_C(33554681),	// V_CNDMASK_B32_sdwa_w64_gfx10
    UINT64_C(2113978880),	// V_COS_F16_dpp8_gfx10
    UINT64_C(2113979130),	// V_COS_F16_dpp_gfx10
    UINT64_C(2113967354),	// V_COS_F16_dpp_vi
    UINT64_C(2113978880),	// V_COS_F16_e32_gfx10
    UINT64_C(2113967104),	// V_COS_F16_e32_vi
    UINT64_C(3588292608),	// V_COS_F16_e64_gfx10
    UINT64_C(3515482112),	// V_COS_F16_e64_vi
    UINT64_C(2113979129),	// V_COS_F16_sdwa_gfx10
    UINT64_C(2113967353),	// V_COS_F16_sdwa_gfx9
    UINT64_C(2113967353),	// V_COS_F16_sdwa_vi
    UINT64_C(2113956864),	// V_COS_F32_dpp8_gfx10
    UINT64_C(2113957114),	// V_COS_F32_dpp_gfx10
    UINT64_C(2113950970),	// V_COS_F32_dpp_vi
    UINT64_C(2113956864),	// V_COS_F32_e32_gfx10
    UINT64_C(2113956864),	// V_COS_F32_e32_gfx6_gfx7
    UINT64_C(2113950720),	// V_COS_F32_e32_vi
    UINT64_C(3585474560),	// V_COS_F32_e64_gfx10
    UINT64_C(3547070464),	// V_COS_F32_e64_gfx6_gfx7
    UINT64_C(3513384960),	// V_COS_F32_e64_vi
    UINT64_C(2113957113),	// V_COS_F32_sdwa_gfx10
    UINT64_C(2113950969),	// V_COS_F32_sdwa_gfx9
    UINT64_C(2113950969),	// V_COS_F32_sdwa_vi
    UINT64_C(3578003456),	// V_CUBEID_F32_gfx10
    UINT64_C(3532128256),	// V_CUBEID_F32_gfx6_gfx7
    UINT64_C(3519283200),	// V_CUBEID_F32_vi
    UINT64_C(3578200064),	// V_CUBEMA_F32_gfx10
    UINT64_C(3532521472),	// V_CUBEMA_F32_gfx6_gfx7
    UINT64_C(3519479808),	// V_CUBEMA_F32_vi
    UINT64_C(3578068992),	// V_CUBESC_F32_gfx10
    UINT64_C(3532259328),	// V_CUBESC_F32_gfx6_gfx7
    UINT64_C(3519348736),	// V_CUBESC_F32_vi
    UINT64_C(3578134528),	// V_CUBETC_F32_gfx10
    UINT64_C(3532390400),	// V_CUBETC_F32_gfx6_gfx7
    UINT64_C(3519414272),	// V_CUBETC_F32_vi
    UINT64_C(2113934336),	// V_CVT_F16_F32_dpp8_gfx10
    UINT64_C(2113934586),	// V_CVT_F16_F32_dpp_gfx10
    UINT64_C(2113934586),	// V_CVT_F16_F32_dpp_vi
    UINT64_C(2113934336),	// V_CVT_F16_F32_e32_gfx10
    UINT64_C(2113934336),	// V_CVT_F16_F32_e32_gfx6_gfx7
    UINT64_C(2113934336),	// V_CVT_F16_F32_e32_vi
    UINT64_C(3582590976),	// V_CVT_F16_F32_e64_gfx10
    UINT64_C(3541303296),	// V_CVT_F16_F32_e64_gfx6_gfx7
    UINT64_C(3511287808),	// V_CVT_F16_F32_e64_vi
    UINT64_C(2113934585),	// V_CVT_F16_F32_sdwa_gfx10
    UINT64_C(2113934585),	// V_CVT_F16_F32_sdwa_gfx9
    UINT64_C(2113934585),	// V_CVT_F16_F32_sdwa_vi
    UINT64_C(2113970688),	// V_CVT_F16_I16_dpp8_gfx10
    UINT64_C(2113970938),	// V_CVT_F16_I16_dpp_gfx10
    UINT64_C(2113959162),	// V_CVT_F16_I16_dpp_vi
    UINT64_C(2113970688),	// V_CVT_F16_I16_e32_gfx10
    UINT64_C(2113958912),	// V_CVT_F16_I16_e32_vi
    UINT64_C(3587244032),	// V_CVT_F16_I16_e64_gfx10
    UINT64_C(3514433536),	// V_CVT_F16_I16_e64_vi
    UINT64_C(2113970937),	// V_CVT_F16_I16_sdwa_gfx10
    UINT64_C(2113959161),	// V_CVT_F16_I16_sdwa_gfx9
    UINT64_C(2113959161),	// V_CVT_F16_I16_sdwa_vi
    UINT64_C(2113970176),	// V_CVT_F16_U16_dpp8_gfx10
    UINT64_C(2113970426),	// V_CVT_F16_U16_dpp_gfx10
    UINT64_C(2113958650),	// V_CVT_F16_U16_dpp_vi
    UINT64_C(2113970176),	// V_CVT_F16_U16_e32_gfx10
    UINT64_C(2113958400),	// V_CVT_F16_U16_e32_vi
    UINT64_C(3587178496),	// V_CVT_F16_U16_e64_gfx10
    UINT64_C(3514368000),	// V_CVT_F16_U16_e64_vi
    UINT64_C(2113970425),	// V_CVT_F16_U16_sdwa_gfx10
    UINT64_C(2113958649),	// V_CVT_F16_U16_sdwa_gfx9
    UINT64_C(2113958649),	// V_CVT_F16_U16_sdwa_vi
    UINT64_C(2113934848),	// V_CVT_F32_F16_dpp8_gfx10
    UINT64_C(2113935098),	// V_CVT_F32_F16_dpp_gfx10
    UINT64_C(2113935098),	// V_CVT_F32_F16_dpp_vi
    UINT64_C(2113934848),	// V_CVT_F32_F16_e32_gfx10
    UINT64_C(2113934848),	// V_CVT_F32_F16_e32_gfx6_gfx7
    UINT64_C(2113934848),	// V_CVT_F32_F16_e32_vi
    UINT64_C(3582656512),	// V_CVT_F32_F16_e64_gfx10
    UINT64_C(3541434368),	// V_CVT_F32_F16_e64_gfx6_gfx7
    UINT64_C(3511353344),	// V_CVT_F32_F16_e64_vi
    UINT64_C(2113935097),	// V_CVT_F32_F16_sdwa_gfx10
    UINT64_C(2113935097),	// V_CVT_F32_F16_sdwa_gfx9
    UINT64_C(2113935097),	// V_CVT_F32_F16_sdwa_vi
    UINT64_C(2113936896),	// V_CVT_F32_F64_e32_gfx10
    UINT64_C(2113936896),	// V_CVT_F32_F64_e32_gfx6_gfx7
    UINT64_C(2113936896),	// V_CVT_F32_F64_e32_vi
    UINT64_C(3582918656),	// V_CVT_F32_F64_e64_gfx10
    UINT64_C(3541958656),	// V_CVT_F32_F64_e64_gfx6_gfx7
    UINT64_C(3511615488),	// V_CVT_F32_F64_e64_vi
    UINT64_C(2113931776),	// V_CVT_F32_I32_dpp8_gfx10
    UINT64_C(2113932026),	// V_CVT_F32_I32_dpp_gfx10
    UINT64_C(2113932026),	// V_CVT_F32_I32_dpp_vi
    UINT64_C(2113931776),	// V_CVT_F32_I32_e32_gfx10
    UINT64_C(2113931776),	// V_CVT_F32_I32_e32_gfx6_gfx7
    UINT64_C(2113931776),	// V_CVT_F32_I32_e32_vi
    UINT64_C(3582263296),	// V_CVT_F32_I32_e64_gfx10
    UINT64_C(3540647936),	// V_CVT_F32_I32_e64_gfx6_gfx7
    UINT64_C(3510960128),	// V_CVT_F32_I32_e64_vi
    UINT64_C(2113932025),	// V_CVT_F32_I32_sdwa_gfx10
    UINT64_C(2113932025),	// V_CVT_F32_I32_sdwa_gfx9
    UINT64_C(2113932025),	// V_CVT_F32_I32_sdwa_vi
    UINT64_C(2113932288),	// V_CVT_F32_U32_dpp8_gfx10
    UINT64_C(2113932538),	// V_CVT_F32_U32_dpp_gfx10
    UINT64_C(2113932538),	// V_CVT_F32_U32_dpp_vi
    UINT64_C(2113932288),	// V_CVT_F32_U32_e32_gfx10
    UINT64_C(2113932288),	// V_CVT_F32_U32_e32_gfx6_gfx7
    UINT64_C(2113932288),	// V_CVT_F32_U32_e32_vi
    UINT64_C(3582328832),	// V_CVT_F32_U32_e64_gfx10
    UINT64_C(3540779008),	// V_CVT_F32_U32_e64_gfx6_gfx7
    UINT64_C(3511025664),	// V_CVT_F32_U32_e64_vi
    UINT64_C(2113932537),	// V_CVT_F32_U32_sdwa_gfx10
    UINT64_C(2113932537),	// V_CVT_F32_U32_sdwa_gfx9
    UINT64_C(2113932537),	// V_CVT_F32_U32_sdwa_vi
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_dpp8_gfx10
    UINT64_C(2113938170),	// V_CVT_F32_UBYTE0_dpp_gfx10
    UINT64_C(2113938170),	// V_CVT_F32_UBYTE0_dpp_vi
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_e32_gfx10
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_e32_gfx6_gfx7
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_e32_vi
    UINT64_C(3583049728),	// V_CVT_F32_UBYTE0_e64_gfx10
    UINT64_C(3542220800),	// V_CVT_F32_UBYTE0_e64_gfx6_gfx7
    UINT64_C(3511746560),	// V_CVT_F32_UBYTE0_e64_vi
    UINT64_C(2113938169),	// V_CVT_F32_UBYTE0_sdwa_gfx10
    UINT64_C(2113938169),	// V_CVT_F32_UBYTE0_sdwa_gfx9
    UINT64_C(2113938169),	// V_CVT_F32_UBYTE0_sdwa_vi
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_dpp8_gfx10
    UINT64_C(2113938682),	// V_CVT_F32_UBYTE1_dpp_gfx10
    UINT64_C(2113938682),	// V_CVT_F32_UBYTE1_dpp_vi
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_e32_gfx10
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_e32_gfx6_gfx7
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_e32_vi
    UINT64_C(3583115264),	// V_CVT_F32_UBYTE1_e64_gfx10
    UINT64_C(3542351872),	// V_CVT_F32_UBYTE1_e64_gfx6_gfx7
    UINT64_C(3511812096),	// V_CVT_F32_UBYTE1_e64_vi
    UINT64_C(2113938681),	// V_CVT_F32_UBYTE1_sdwa_gfx10
    UINT64_C(2113938681),	// V_CVT_F32_UBYTE1_sdwa_gfx9
    UINT64_C(2113938681),	// V_CVT_F32_UBYTE1_sdwa_vi
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_dpp8_gfx10
    UINT64_C(2113939194),	// V_CVT_F32_UBYTE2_dpp_gfx10
    UINT64_C(2113939194),	// V_CVT_F32_UBYTE2_dpp_vi
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_e32_gfx10
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_e32_gfx6_gfx7
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_e32_vi
    UINT64_C(3583180800),	// V_CVT_F32_UBYTE2_e64_gfx10
    UINT64_C(3542482944),	// V_CVT_F32_UBYTE2_e64_gfx6_gfx7
    UINT64_C(3511877632),	// V_CVT_F32_UBYTE2_e64_vi
    UINT64_C(2113939193),	// V_CVT_F32_UBYTE2_sdwa_gfx10
    UINT64_C(2113939193),	// V_CVT_F32_UBYTE2_sdwa_gfx9
    UINT64_C(2113939193),	// V_CVT_F32_UBYTE2_sdwa_vi
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_dpp8_gfx10
    UINT64_C(2113939706),	// V_CVT_F32_UBYTE3_dpp_gfx10
    UINT64_C(2113939706),	// V_CVT_F32_UBYTE3_dpp_vi
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_e32_gfx10
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_e32_gfx6_gfx7
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_e32_vi
    UINT64_C(3583246336),	// V_CVT_F32_UBYTE3_e64_gfx10
    UINT64_C(3542614016),	// V_CVT_F32_UBYTE3_e64_gfx6_gfx7
    UINT64_C(3511943168),	// V_CVT_F32_UBYTE3_e64_vi
    UINT64_C(2113939705),	// V_CVT_F32_UBYTE3_sdwa_gfx10
    UINT64_C(2113939705),	// V_CVT_F32_UBYTE3_sdwa_gfx9
    UINT64_C(2113939705),	// V_CVT_F32_UBYTE3_sdwa_vi
    UINT64_C(2113937408),	// V_CVT_F64_F32_e32_gfx10
    UINT64_C(2113937408),	// V_CVT_F64_F32_e32_gfx6_gfx7
    UINT64_C(2113937408),	// V_CVT_F64_F32_e32_vi
    UINT64_C(3582984192),	// V_CVT_F64_F32_e64_gfx10
    UINT64_C(3542089728),	// V_CVT_F64_F32_e64_gfx6_gfx7
    UINT64_C(3511681024),	// V_CVT_F64_F32_e64_vi
    UINT64_C(2113931264),	// V_CVT_F64_I32_e32_gfx10
    UINT64_C(2113931264),	// V_CVT_F64_I32_e32_gfx6_gfx7
    UINT64_C(2113931264),	// V_CVT_F64_I32_e32_vi
    UINT64_C(3582197760),	// V_CVT_F64_I32_e64_gfx10
    UINT64_C(3540516864),	// V_CVT_F64_I32_e64_gfx6_gfx7
    UINT64_C(3510894592),	// V_CVT_F64_I32_e64_vi
    UINT64_C(2113940480),	// V_CVT_F64_U32_e32_gfx10
    UINT64_C(2113940480),	// V_CVT_F64_U32_e32_gfx6_gfx7
    UINT64_C(2113940480),	// V_CVT_F64_U32_e32_vi
    UINT64_C(3583377408),	// V_CVT_F64_U32_e64_gfx10
    UINT64_C(3542876160),	// V_CVT_F64_U32_e64_gfx6_gfx7
    UINT64_C(3512074240),	// V_CVT_F64_U32_e64_vi
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_dpp8_gfx10
    UINT64_C(2113936122),	// V_CVT_FLR_I32_F32_dpp_gfx10
    UINT64_C(2113936122),	// V_CVT_FLR_I32_F32_dpp_vi
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_e32_gfx10
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_e32_gfx6_gfx7
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_e32_vi
    UINT64_C(3582787584),	// V_CVT_FLR_I32_F32_e64_gfx10
    UINT64_C(3541696512),	// V_CVT_FLR_I32_F32_e64_gfx6_gfx7
    UINT64_C(3511484416),	// V_CVT_FLR_I32_F32_e64_vi
    UINT64_C(2113936121),	// V_CVT_FLR_I32_F32_sdwa_gfx10
    UINT64_C(2113936121),	// V_CVT_FLR_I32_F32_sdwa_gfx9
    UINT64_C(2113936121),	// V_CVT_FLR_I32_F32_sdwa_vi
    UINT64_C(2113971712),	// V_CVT_I16_F16_dpp8_gfx10
    UINT64_C(2113971962),	// V_CVT_I16_F16_dpp_gfx10
    UINT64_C(2113960186),	// V_CVT_I16_F16_dpp_vi
    UINT64_C(2113971712),	// V_CVT_I16_F16_e32_gfx10
    UINT64_C(2113959936),	// V_CVT_I16_F16_e32_vi
    UINT64_C(3587375104),	// V_CVT_I16_F16_e64_gfx10
    UINT64_C(3514564608),	// V_CVT_I16_F16_e64_vi
    UINT64_C(2113971961),	// V_CVT_I16_F16_sdwa_gfx10
    UINT64_C(2113960185),	// V_CVT_I16_F16_sdwa_gfx9
    UINT64_C(2113960185),	// V_CVT_I16_F16_sdwa_vi
    UINT64_C(2113933312),	// V_CVT_I32_F32_dpp8_gfx10
    UINT64_C(2113933562),	// V_CVT_I32_F32_dpp_gfx10
    UINT64_C(2113933562),	// V_CVT_I32_F32_dpp_vi
    UINT64_C(2113933312),	// V_CVT_I32_F32_e32_gfx10
    UINT64_C(2113933312),	// V_CVT_I32_F32_e32_gfx6_gfx7
    UINT64_C(2113933312),	// V_CVT_I32_F32_e32_vi
    UINT64_C(3582459904),	// V_CVT_I32_F32_e64_gfx10
    UINT64_C(3541041152),	// V_CVT_I32_F32_e64_gfx6_gfx7
    UINT64_C(3511156736),	// V_CVT_I32_F32_e64_vi
    UINT64_C(2113933561),	// V_CVT_I32_F32_sdwa_gfx10
    UINT64_C(2113933561),	// V_CVT_I32_F32_sdwa_gfx9
    UINT64_C(2113933561),	// V_CVT_I32_F32_sdwa_vi
    UINT64_C(2113930752),	// V_CVT_I32_F64_e32_gfx10
    UINT64_C(2113930752),	// V_CVT_I32_F64_e32_gfx6_gfx7
    UINT64_C(2113930752),	// V_CVT_I32_F64_e32_vi
    UINT64_C(3582132224),	// V_CVT_I32_F64_e64_gfx10
    UINT64_C(3540385792),	// V_CVT_I32_F64_e64_gfx6_gfx7
    UINT64_C(3510829056),	// V_CVT_I32_F64_e64_vi
    UINT64_C(2113979904),	// V_CVT_NORM_I16_F16_dpp8_gfx10
    UINT64_C(2113980154),	// V_CVT_NORM_I16_F16_dpp_gfx10
    UINT64_C(2113968890),	// V_CVT_NORM_I16_F16_dpp_vi
    UINT64_C(2113979904),	// V_CVT_NORM_I16_F16_e32_gfx10
    UINT64_C(2113968640),	// V_CVT_NORM_I16_F16_e32_vi
    UINT64_C(3588423680),	// V_CVT_NORM_I16_F16_e64_gfx10
    UINT64_C(3515678720),	// V_CVT_NORM_I16_F16_e64_vi
    UINT64_C(2113980153),	// V_CVT_NORM_I16_F16_sdwa_gfx10
    UINT64_C(2113968889),	// V_CVT_NORM_I16_F16_sdwa_gfx9
    UINT64_C(2113968889),	// V_CVT_NORM_I16_F16_sdwa_vi
    UINT64_C(2113980416),	// V_CVT_NORM_U16_F16_dpp8_gfx10
    UINT64_C(2113980666),	// V_CVT_NORM_U16_F16_dpp_gfx10
    UINT64_C(2113969402),	// V_CVT_NORM_U16_F16_dpp_vi
    UINT64_C(2113980416),	// V_CVT_NORM_U16_F16_e32_gfx10
    UINT64_C(2113969152),	// V_CVT_NORM_U16_F16_e32_vi
    UINT64_C(3588489216),	// V_CVT_NORM_U16_F16_e64_gfx10
    UINT64_C(3515744256),	// V_CVT_NORM_U16_F16_e64_vi
    UINT64_C(2113980665),	// V_CVT_NORM_U16_F16_sdwa_gfx10
    UINT64_C(2113969401),	// V_CVT_NORM_U16_F16_sdwa_gfx9
    UINT64_C(2113969401),	// V_CVT_NORM_U16_F16_sdwa_vi
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_dpp8_gfx10
    UINT64_C(2113936634),	// V_CVT_OFF_F32_I4_dpp_gfx10
    UINT64_C(2113936634),	// V_CVT_OFF_F32_I4_dpp_vi
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_e32_gfx10
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_e32_gfx6_gfx7
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_e32_vi
    UINT64_C(3582853120),	// V_CVT_OFF_F32_I4_e64_gfx10
    UINT64_C(3541827584),	// V_CVT_OFF_F32_I4_e64_gfx6_gfx7
    UINT64_C(3511549952),	// V_CVT_OFF_F32_I4_e64_vi
    UINT64_C(2113936633),	// V_CVT_OFF_F32_I4_sdwa_gfx10
    UINT64_C(2113936633),	// V_CVT_OFF_F32_I4_sdwa_gfx9
    UINT64_C(2113936633),	// V_CVT_OFF_F32_I4_sdwa_vi
    UINT64_C(1476395008),	// V_CVT_PKACCUM_U8_F32_e32_gfx6_gfx7
    UINT64_C(3528982528),	// V_CVT_PKACCUM_U8_F32_e64_gfx6_gfx7
    UINT64_C(3522166784),	// V_CVT_PKACCUM_U8_F32_e64_vi
    UINT64_C(3608281088),	// V_CVT_PKNORM_I16_F16_gfx10
    UINT64_C(3533242368),	// V_CVT_PKNORM_I16_F16_vi
    UINT64_C(1509949440),	// V_CVT_PKNORM_I16_F32_e32_gfx6_gfx7
    UINT64_C(3613917184),	// V_CVT_PKNORM_I16_F32_e64_gfx10
    UINT64_C(3529113600),	// V_CVT_PKNORM_I16_F32_e64_gfx6_gfx7
    UINT64_C(3532914688),	// V_CVT_PKNORM_I16_F32_e64_vi
    UINT64_C(3608346624),	// V_CVT_PKNORM_U16_F16_gfx10
    UINT64_C(3533307904),	// V_CVT_PKNORM_U16_F16_vi
    UINT64_C(1543503872),	// V_CVT_PKNORM_U16_F32_e32_gfx6_gfx7
    UINT64_C(3613982720),	// V_CVT_PKNORM_U16_F32_e64_gfx10
    UINT64_C(3529244672),	// V_CVT_PKNORM_U16_F32_e64_gfx6_gfx7
    UINT64_C(3532980224),	// V_CVT_PKNORM_U16_F32_e64_vi
    UINT64_C(1577058304),	// V_CVT_PKRTZ_F16_F32_e32_gfx10
    UINT64_C(1577058304),	// V_CVT_PKRTZ_F16_F32_e32_gfx6_gfx7
    UINT64_C(3576627200),	// V_CVT_PKRTZ_F16_F32_e64_gfx10
    UINT64_C(3529375744),	// V_CVT_PKRTZ_F16_F32_e64_gfx6_gfx7
    UINT64_C(3533045760),	// V_CVT_PKRTZ_F16_F32_e64_vi
    UINT64_C(1644167168),	// V_CVT_PK_I16_I32_e32_gfx6_gfx7
    UINT64_C(3614113792),	// V_CVT_PK_I16_I32_e64_gfx10
    UINT64_C(3529637888),	// V_CVT_PK_I16_I32_e64_gfx6_gfx7
    UINT64_C(3533176832),	// V_CVT_PK_I16_I32_e64_vi
    UINT64_C(1610612736),	// V_CVT_PK_U16_U32_e32_gfx6_gfx7
    UINT64_C(3614048256),	// V_CVT_PK_U16_U32_e64_gfx10
    UINT64_C(3529506816),	// V_CVT_PK_U16_U32_e64_gfx6_gfx7
    UINT64_C(3533111296),	// V_CVT_PK_U16_U32_e64_vi
    UINT64_C(3579707392),	// V_CVT_PK_U8_F32_gfx10
    UINT64_C(3535536128),	// V_CVT_PK_U8_F32_gfx6_gfx7
    UINT64_C(3520921600),	// V_CVT_PK_U8_F32_vi
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_dpp8_gfx10
    UINT64_C(2113935610),	// V_CVT_RPI_I32_F32_dpp_gfx10
    UINT64_C(2113935610),	// V_CVT_RPI_I32_F32_dpp_vi
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_e32_gfx10
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_e32_gfx6_gfx7
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_e32_vi
    UINT64_C(3582722048),	// V_CVT_RPI_I32_F32_e64_gfx10
    UINT64_C(3541565440),	// V_CVT_RPI_I32_F32_e64_gfx6_gfx7
    UINT64_C(3511418880),	// V_CVT_RPI_I32_F32_e64_vi
    UINT64_C(2113935609),	// V_CVT_RPI_I32_F32_sdwa_gfx10
    UINT64_C(2113935609),	// V_CVT_RPI_I32_F32_sdwa_gfx9
    UINT64_C(2113935609),	// V_CVT_RPI_I32_F32_sdwa_vi
    UINT64_C(2113971200),	// V_CVT_U16_F16_dpp8_gfx10
    UINT64_C(2113971450),	// V_CVT_U16_F16_dpp_gfx10
    UINT64_C(2113959674),	// V_CVT_U16_F16_dpp_vi
    UINT64_C(2113971200),	// V_CVT_U16_F16_e32_gfx10
    UINT64_C(2113959424),	// V_CVT_U16_F16_e32_vi
    UINT64_C(3587309568),	// V_CVT_U16_F16_e64_gfx10
    UINT64_C(3514499072),	// V_CVT_U16_F16_e64_vi
    UINT64_C(2113971449),	// V_CVT_U16_F16_sdwa_gfx10
    UINT64_C(2113959673),	// V_CVT_U16_F16_sdwa_gfx9
    UINT64_C(2113959673),	// V_CVT_U16_F16_sdwa_vi
    UINT64_C(2113932800),	// V_CVT_U32_F32_dpp8_gfx10
    UINT64_C(2113933050),	// V_CVT_U32_F32_dpp_gfx10
    UINT64_C(2113933050),	// V_CVT_U32_F32_dpp_vi
    UINT64_C(2113932800),	// V_CVT_U32_F32_e32_gfx10
    UINT64_C(2113932800),	// V_CVT_U32_F32_e32_gfx6_gfx7
    UINT64_C(2113932800),	// V_CVT_U32_F32_e32_vi
    UINT64_C(3582394368),	// V_CVT_U32_F32_e64_gfx10
    UINT64_C(3540910080),	// V_CVT_U32_F32_e64_gfx6_gfx7
    UINT64_C(3511091200),	// V_CVT_U32_F32_e64_vi
    UINT64_C(2113933049),	// V_CVT_U32_F32_sdwa_gfx10
    UINT64_C(2113933049),	// V_CVT_U32_F32_sdwa_gfx9
    UINT64_C(2113933049),	// V_CVT_U32_F32_sdwa_vi
    UINT64_C(2113939968),	// V_CVT_U32_F64_e32_gfx10
    UINT64_C(2113939968),	// V_CVT_U32_F64_e32_gfx6_gfx7
    UINT64_C(2113939968),	// V_CVT_U32_F64_e32_vi
    UINT64_C(3583311872),	// V_CVT_U32_F64_e64_gfx10
    UINT64_C(3542745088),	// V_CVT_U32_F64_e64_gfx6_gfx7
    UINT64_C(3512008704),	// V_CVT_U32_F64_e64_vi
    UINT64_C(3613327360),	// V_DIV_FIXUP_F16_gfx10
    UINT64_C(3523674112),	// V_DIV_FIXUP_F16_gfx9_gfx9
    UINT64_C(3522101248),	// V_DIV_FIXUP_F16_vi
    UINT64_C(3579772928),	// V_DIV_FIXUP_F32_gfx10
    UINT64_C(3535667200),	// V_DIV_FIXUP_F32_gfx6_gfx7
    UINT64_C(3520987136),	// V_DIV_FIXUP_F32_vi
    UINT64_C(3579838464),	// V_DIV_FIXUP_F64_gfx10
    UINT64_C(3535798272),	// V_DIV_FIXUP_F64_gfx6_gfx7
    UINT64_C(3521052672),	// V_DIV_FIXUP_F64_vi
    UINT64_C(3522101248),	// V_DIV_FIXUP_LEGACY_F16_gfx9
    UINT64_C(3580821504),	// V_DIV_FMAS_F32_gfx10
    UINT64_C(3537764352),	// V_DIV_FMAS_F32_gfx6_gfx7
    UINT64_C(3521249280),	// V_DIV_FMAS_F32_vi
    UINT64_C(3580887040),	// V_DIV_FMAS_F64_gfx10
    UINT64_C(3537895424),	// V_DIV_FMAS_F64_gfx6_gfx7
    UINT64_C(3521314816),	// V_DIV_FMAS_F64_vi
    UINT64_C(3580690432),	// V_DIV_SCALE_F32_gfx10
    UINT64_C(3537502208),	// V_DIV_SCALE_F32_gfx6_gfx7
    UINT64_C(3521118208),	// V_DIV_SCALE_F32_vi
    UINT64_C(3580755968),	// V_DIV_SCALE_F64_gfx10
    UINT64_C(3537633280),	// V_DIV_SCALE_F64_gfx6_gfx7
    UINT64_C(3521183744),	// V_DIV_SCALE_F64_vi
    UINT64_C(67108864),	// V_DOT2C_F32_F16_dpp8_gfx10
    UINT64_C(67109114),	// V_DOT2C_F32_F16_dpp_gfx10
    UINT64_C(1845494010),	// V_DOT2C_F32_F16_dpp_vi
    UINT64_C(67108864),	// V_DOT2C_F32_F16_e32_gfx10
    UINT64_C(1845493760),	// V_DOT2C_F32_F16_e32_vi
    UINT64_C(1879048442),	// V_DOT2C_I32_I16_dpp_vi
    UINT64_C(1879048192),	// V_DOT2C_I32_I16_e32_vi
    UINT64_C(3423797248),	// V_DOT2_F32_F16_gfx10
    UINT64_C(3550674944),	// V_DOT2_F32_F16_vi
    UINT64_C(3423862784),	// V_DOT2_I32_I16_gfx10
    UINT64_C(3550871552),	// V_DOT2_I32_I16_vi
    UINT64_C(3423928320),	// V_DOT2_U32_U16_gfx10
    UINT64_C(3550937088),	// V_DOT2_U32_U16_vi
    UINT64_C(436207616),	// V_DOT4C_I32_I8_dpp8_gfx10
    UINT64_C(436207866),	// V_DOT4C_I32_I8_dpp_gfx10
    UINT64_C(1912602874),	// V_DOT4C_I32_I8_dpp_vi
    UINT64_C(436207616),	// V_DOT4C_I32_I8_e32_gfx10
    UINT64_C(1912602624),	// V_DOT4C_I32_I8_e32_vi
    UINT64_C(3423993856),	// V_DOT4_I32_I8_gfx10
    UINT64_C(3551002624),	// V_DOT4_I32_I8_vi
    UINT64_C(3424059392),	// V_DOT4_U32_U8_gfx10
    UINT64_C(3551068160),	// V_DOT4_U32_U8_vi
    UINT64_C(1946157306),	// V_DOT8C_I32_I4_dpp_vi
    UINT64_C(1946157056),	// V_DOT8C_I32_I4_e32_vi
    UINT64_C(3424124928),	// V_DOT8_I32_I4_gfx10
    UINT64_C(3551133696),	// V_DOT8_I32_I4_vi
    UINT64_C(3424190464),	// V_DOT8_U32_U4_gfx10
    UINT64_C(3551199232),	// V_DOT8_U32_U4_vi
    UINT64_C(2113974272),	// V_EXP_F16_dpp8_gfx10
    UINT64_C(2113974522),	// V_EXP_F16_dpp_gfx10
    UINT64_C(2113962746),	// V_EXP_F16_dpp_vi
    UINT64_C(2113974272),	// V_EXP_F16_e32_gfx10
    UINT64_C(2113962496),	// V_EXP_F16_e32_vi
    UINT64_C(3587702784),	// V_EXP_F16_e64_gfx10
    UINT64_C(3514892288),	// V_EXP_F16_e64_vi
    UINT64_C(2113974521),	// V_EXP_F16_sdwa_gfx10
    UINT64_C(2113962745),	// V_EXP_F16_sdwa_gfx9
    UINT64_C(2113962745),	// V_EXP_F16_sdwa_vi
    UINT64_C(2113948160),	// V_EXP_F32_dpp8_gfx10
    UINT64_C(2113948410),	// V_EXP_F32_dpp_gfx10
    UINT64_C(2113945850),	// V_EXP_F32_dpp_vi
    UINT64_C(2113948160),	// V_EXP_F32_e32_gfx10
    UINT64_C(2113948160),	// V_EXP_F32_e32_gfx6_gfx7
    UINT64_C(2113945600),	// V_EXP_F32_e32_vi
    UINT64_C(3584360448),	// V_EXP_F32_e64_gfx10
    UINT64_C(3544842240),	// V_EXP_F32_e64_gfx6_gfx7
    UINT64_C(3512729600),	// V_EXP_F32_e64_vi
    UINT64_C(2113948409),	// V_EXP_F32_sdwa_gfx10
    UINT64_C(2113945849),	// V_EXP_F32_sdwa_gfx9
    UINT64_C(2113945849),	// V_EXP_F32_sdwa_vi
    UINT64_C(2113967866),	// V_EXP_LEGACY_F32_dpp_vi
    UINT64_C(2113965056),	// V_EXP_LEGACY_F32_e32_gfx7
    UINT64_C(2113967616),	// V_EXP_LEGACY_F32_e32_vi
    UINT64_C(3549167616),	// V_EXP_LEGACY_F32_e64_gfx7
    UINT64_C(3515547648),	// V_EXP_LEGACY_F32_e64_vi
    UINT64_C(2113967865),	// V_EXP_LEGACY_F32_sdwa_gfx9
    UINT64_C(2113967865),	// V_EXP_LEGACY_F32_sdwa_vi
    UINT64_C(2113959424),	// V_FFBH_I32_dpp8_gfx10
    UINT64_C(2113959674),	// V_FFBH_I32_dpp_gfx10
    UINT64_C(2113953530),	// V_FFBH_I32_dpp_vi
    UINT64_C(2113959424),	// V_FFBH_I32_e32_gfx10
    UINT64_C(2113959424),	// V_FFBH_I32_e32_gfx6_gfx7
    UINT64_C(2113953280),	// V_FFBH_I32_e32_vi
    UINT64_C(3585802240),	// V_FFBH_I32_e64_gfx10
    UINT64_C(3547725824),	// V_FFBH_I32_e64_gfx6_gfx7
    UINT64_C(3513712640),	// V_FFBH_I32_e64_vi
    UINT64_C(2113959673),	// V_FFBH_I32_sdwa_gfx10
    UINT64_C(2113953529),	// V_FFBH_I32_sdwa_gfx9
    UINT64_C(2113953529),	// V_FFBH_I32_sdwa_vi
    UINT64_C(2113958400),	// V_FFBH_U32_dpp8_gfx10
    UINT64_C(2113958650),	// V_FFBH_U32_dpp_gfx10
    UINT64_C(2113952506),	// V_FFBH_U32_dpp_vi
    UINT64_C(2113958400),	// V_FFBH_U32_e32_gfx10
    UINT64_C(2113958400),	// V_FFBH_U32_e32_gfx6_gfx7
    UINT64_C(2113952256),	// V_FFBH_U32_e32_vi
    UINT64_C(3585671168),	// V_FFBH_U32_e64_gfx10
    UINT64_C(3547463680),	// V_FFBH_U32_e64_gfx6_gfx7
    UINT64_C(3513581568),	// V_FFBH_U32_e64_vi
    UINT64_C(2113958649),	// V_FFBH_U32_sdwa_gfx10
    UINT64_C(2113952505),	// V_FFBH_U32_sdwa_gfx9
    UINT64_C(2113952505),	// V_FFBH_U32_sdwa_vi
    UINT64_C(2113958912),	// V_FFBL_B32_dpp8_gfx10
    UINT64_C(2113959162),	// V_FFBL_B32_dpp_gfx10
    UINT64_C(2113953018),	// V_FFBL_B32_dpp_vi
    UINT64_C(2113958912),	// V_FFBL_B32_e32_gfx10
    UINT64_C(2113958912),	// V_FFBL_B32_e32_gfx6_gfx7
    UINT64_C(2113952768),	// V_FFBL_B32_e32_vi
    UINT64_C(3585736704),	// V_FFBL_B32_e64_gfx10
    UINT64_C(3547594752),	// V_FFBL_B32_e64_gfx6_gfx7
    UINT64_C(3513647104),	// V_FFBL_B32_e64_vi
    UINT64_C(2113959161),	// V_FFBL_B32_sdwa_gfx10
    UINT64_C(2113953017),	// V_FFBL_B32_sdwa_gfx9
    UINT64_C(2113953017),	// V_FFBL_B32_sdwa_vi
    UINT64_C(2113975808),	// V_FLOOR_F16_dpp8_gfx10
    UINT64_C(2113976058),	// V_FLOOR_F16_dpp_gfx10
    UINT64_C(2113964282),	// V_FLOOR_F16_dpp_vi
    UINT64_C(2113975808),	// V_FLOOR_F16_e32_gfx10
    UINT64_C(2113964032),	// V_FLOOR_F16_e32_vi
    UINT64_C(3587899392),	// V_FLOOR_F16_e64_gfx10
    UINT64_C(3515088896),	// V_FLOOR_F16_e64_vi
    UINT64_C(2113976057),	// V_FLOOR_F16_sdwa_gfx10
    UINT64_C(2113964281),	// V_FLOOR_F16_sdwa_gfx9
    UINT64_C(2113964281),	// V_FLOOR_F16_sdwa_vi
    UINT64_C(2113947648),	// V_FLOOR_F32_dpp8_gfx10
    UINT64_C(2113947898),	// V_FLOOR_F32_dpp_gfx10
    UINT64_C(2113945338),	// V_FLOOR_F32_dpp_vi
    UINT64_C(2113947648),	// V_FLOOR_F32_e32_gfx10
    UINT64_C(2113947648),	// V_FLOOR_F32_e32_gfx6_gfx7
    UINT64_C(2113945088),	// V_FLOOR_F32_e32_vi
    UINT64_C(3584294912),	// V_FLOOR_F32_e64_gfx10
    UINT64_C(3544711168),	// V_FLOOR_F32_e64_gfx6_gfx7
    UINT64_C(3512664064),	// V_FLOOR_F32_e64_vi
    UINT64_C(2113947897),	// V_FLOOR_F32_sdwa_gfx10
    UINT64_C(2113945337),	// V_FLOOR_F32_sdwa_gfx9
    UINT64_C(2113945337),	// V_FLOOR_F32_sdwa_vi
    UINT64_C(2113942528),	// V_FLOOR_F64_e32_gfx10
    UINT64_C(2113942528),	// V_FLOOR_F64_e32_gfx7
    UINT64_C(2113942528),	// V_FLOOR_F64_e32_vi
    UINT64_C(3583639552),	// V_FLOOR_F64_e64_gfx10
    UINT64_C(3543400448),	// V_FLOOR_F64_e64_gfx7
    UINT64_C(3512336384),	// V_FLOOR_F64_e64_vi
    UINT64_C(1879048192),	// V_FMAAK_F16_gfx10
    UINT64_C(1509949440),	// V_FMAAK_F32_gfx10
    UINT64_C(1811939328),	// V_FMAC_F16_dpp8_gfx10
    UINT64_C(1811939578),	// V_FMAC_F16_dpp_gfx10
    UINT64_C(1811939328),	// V_FMAC_F16_e32_gfx10
    UINT64_C(3577085952),	// V_FMAC_F16_e64_gfx10
    UINT64_C(1442840576),	// V_FMAC_F32_dpp8_gfx10
    UINT64_C(1442840826),	// V_FMAC_F32_dpp_gfx10
    UINT64_C(1979711738),	// V_FMAC_F32_dpp_vi
    UINT64_C(1442840576),	// V_FMAC_F32_e32_gfx10
    UINT64_C(1979711488),	// V_FMAC_F32_e32_vi
    UINT64_C(3576365056),	// V_FMAC_F32_e64_gfx10
    UINT64_C(3510304768),	// V_FMAC_F32_e64_vi
    UINT64_C(1979711737),	// V_FMAC_F32_sdwa_vi
    UINT64_C(1845493760),	// V_FMAMK_F16_gfx10
    UINT64_C(1476395008),	// V_FMAMK_F32_gfx10
    UINT64_C(3612016640),	// V_FMA_F16_gfx10
    UINT64_C(3523608576),	// V_FMA_F16_gfx9_gfx9
    UINT64_C(3522035712),	// V_FMA_F16_vi
    UINT64_C(3578462208),	// V_FMA_F32_gfx10
    UINT64_C(3533045760),	// V_FMA_F32_gfx6_gfx7
    UINT64_C(3519741952),	// V_FMA_F32_vi
    UINT64_C(3578527744),	// V_FMA_F64_gfx10
    UINT64_C(3533176832),	// V_FMA_F64_gfx6_gfx7
    UINT64_C(3519807488),	// V_FMA_F64_vi
    UINT64_C(3522035712),	// V_FMA_LEGACY_F16_gfx9
    UINT64_C(3424780288),	// V_FMA_MIXHI_F16_gfx10
    UINT64_C(3550609408),	// V_FMA_MIXHI_F16_vi
    UINT64_C(3424714752),	// V_FMA_MIXLO_F16_gfx10
    UINT64_C(3550543872),	// V_FMA_MIXLO_F16_vi
    UINT64_C(3424649216),	// V_FMA_MIX_F32_gfx10
    UINT64_C(3550478336),	// V_FMA_MIX_F32_vi
    UINT64_C(2113977856),	// V_FRACT_F16_dpp8_gfx10
    UINT64_C(2113978106),	// V_FRACT_F16_dpp_gfx10
    UINT64_C(2113966330),	// V_FRACT_F16_dpp_vi
    UINT64_C(2113977856),	// V_FRACT_F16_e32_gfx10
    UINT64_C(2113966080),	// V_FRACT_F16_e32_vi
    UINT64_C(3588161536),	// V_FRACT_F16_e64_gfx10
    UINT64_C(3515351040),	// V_FRACT_F16_e64_vi
    UINT64_C(2113978105),	// V_FRACT_F16_sdwa_gfx10
    UINT64_C(2113966329),	// V_FRACT_F16_sdwa_gfx9
    UINT64_C(2113966329),	// V_FRACT_F16_sdwa_vi
    UINT64_C(2113945600),	// V_FRACT_F32_dpp8_gfx10
    UINT64_C(2113945850),	// V_FRACT_F32_dpp_gfx10
    UINT64_C(2113943290),	// V_FRACT_F32_dpp_vi
    UINT64_C(2113945600),	// V_FRACT_F32_e32_gfx10
    UINT64_C(2113945600),	// V_FRACT_F32_e32_gfx6_gfx7
    UINT64_C(2113943040),	// V_FRACT_F32_e32_vi
    UINT64_C(3584032768),	// V_FRACT_F32_e64_gfx10
    UINT64_C(3544186880),	// V_FRACT_F32_e64_gfx6_gfx7
    UINT64_C(3512401920),	// V_FRACT_F32_e64_vi
    UINT64_C(2113945849),	// V_FRACT_F32_sdwa_gfx10
    UINT64_C(2113943289),	// V_FRACT_F32_sdwa_gfx9
    UINT64_C(2113943289),	// V_FRACT_F32_sdwa_vi
    UINT64_C(2113960960),	// V_FRACT_F64_e32_gfx10
    UINT64_C(2113960960),	// V_FRACT_F64_e32_gfx6_gfx7
    UINT64_C(2113954816),	// V_FRACT_F64_e32_vi
    UINT64_C(3585998848),	// V_FRACT_F64_e64_gfx10
    UINT64_C(3548119040),	// V_FRACT_F64_e64_gfx6_gfx7
    UINT64_C(3513909248),	// V_FRACT_F64_e64_vi
    UINT64_C(2113975296),	// V_FREXP_EXP_I16_F16_dpp8_gfx10
    UINT64_C(2113975546),	// V_FREXP_EXP_I16_F16_dpp_gfx10
    UINT64_C(2113963770),	// V_FREXP_EXP_I16_F16_dpp_vi
    UINT64_C(2113975296),	// V_FREXP_EXP_I16_F16_e32_gfx10
    UINT64_C(2113963520),	// V_FREXP_EXP_I16_F16_e32_vi
    UINT64_C(3587833856),	// V_FREXP_EXP_I16_F16_e64_gfx10
    UINT64_C(3515023360),	// V_FREXP_EXP_I16_F16_e64_vi
    UINT64_C(2113975545),	// V_FREXP_EXP_I16_F16_sdwa_gfx10
    UINT64_C(2113963769),	// V_FREXP_EXP_I16_F16_sdwa_gfx9
    UINT64_C(2113963769),	// V_FREXP_EXP_I16_F16_sdwa_vi
    UINT64_C(2113961472),	// V_FREXP_EXP_I32_F32_dpp8_gfx10
    UINT64_C(2113961722),	// V_FREXP_EXP_I32_F32_dpp_gfx10
    UINT64_C(2113955578),	// V_FREXP_EXP_I32_F32_dpp_vi
    UINT64_C(2113961472),	// V_FREXP_EXP_I32_F32_e32_gfx10
    UINT64_C(2113961472),	// V_FREXP_EXP_I32_F32_e32_gfx6_gfx7
    UINT64_C(2113955328),	// V_FREXP_EXP_I32_F32_e32_vi
    UINT64_C(3586064384),	// V_FREXP_EXP_I32_F32_e64_gfx10
    UINT64_C(3548250112),	// V_FREXP_EXP_I32_F32_e64_gfx6_gfx7
    UINT64_C(3513974784),	// V_FREXP_EXP_I32_F32_e64_vi
    UINT64_C(2113961721),	// V_FREXP_EXP_I32_F32_sdwa_gfx10
    UINT64_C(2113955577),	// V_FREXP_EXP_I32_F32_sdwa_gfx9
    UINT64_C(2113955577),	// V_FREXP_EXP_I32_F32_sdwa_vi
    UINT64_C(2113959936),	// V_FREXP_EXP_I32_F64_e32_gfx10
    UINT64_C(2113959936),	// V_FREXP_EXP_I32_F64_e32_gfx6_gfx7
    UINT64_C(2113953792),	// V_FREXP_EXP_I32_F64_e32_vi
    UINT64_C(3585867776),	// V_FREXP_EXP_I32_F64_e64_gfx10
    UINT64_C(3547856896),	// V_FREXP_EXP_I32_F64_e64_gfx6_gfx7
    UINT64_C(3513778176),	// V_FREXP_EXP_I32_F64_e64_vi
    UINT64_C(2113974784),	// V_FREXP_MANT_F16_dpp8_gfx10
    UINT64_C(2113975034),	// V_FREXP_MANT_F16_dpp_gfx10
    UINT64_C(2113963258),	// V_FREXP_MANT_F16_dpp_vi
    UINT64_C(2113974784),	// V_FREXP_MANT_F16_e32_gfx10
    UINT64_C(2113963008),	// V_FREXP_MANT_F16_e32_vi
    UINT64_C(3587768320),	// V_FREXP_MANT_F16_e64_gfx10
    UINT64_C(3514957824),	// V_FREXP_MANT_F16_e64_vi
    UINT64_C(2113975033),	// V_FREXP_MANT_F16_sdwa_gfx10
    UINT64_C(2113963257),	// V_FREXP_MANT_F16_sdwa_gfx9
    UINT64_C(2113963257),	// V_FREXP_MANT_F16_sdwa_vi
    UINT64_C(2113961984),	// V_FREXP_MANT_F32_dpp8_gfx10
    UINT64_C(2113962234),	// V_FREXP_MANT_F32_dpp_gfx10
    UINT64_C(2113956090),	// V_FREXP_MANT_F32_dpp_vi
    UINT64_C(2113961984),	// V_FREXP_MANT_F32_e32_gfx10
    UINT64_C(2113961984),	// V_FREXP_MANT_F32_e32_gfx6_gfx7
    UINT64_C(2113955840),	// V_FREXP_MANT_F32_e32_vi
    UINT64_C(3586129920),	// V_FREXP_MANT_F32_e64_gfx10
    UINT64_C(3548381184),	// V_FREXP_MANT_F32_e64_gfx6_gfx7
    UINT64_C(3514040320),	// V_FREXP_MANT_F32_e64_vi
    UINT64_C(2113962233),	// V_FREXP_MANT_F32_sdwa_gfx10
    UINT64_C(2113956089),	// V_FREXP_MANT_F32_sdwa_gfx9
    UINT64_C(2113956089),	// V_FREXP_MANT_F32_sdwa_vi
    UINT64_C(2113960448),	// V_FREXP_MANT_F64_e32_gfx10
    UINT64_C(2113960448),	// V_FREXP_MANT_F64_e32_gfx6_gfx7
    UINT64_C(2113954304),	// V_FREXP_MANT_F64_e32_vi
    UINT64_C(3585933312),	// V_FREXP_MANT_F64_e64_gfx10
    UINT64_C(3547987968),	// V_FREXP_MANT_F64_e64_gfx6_gfx7
    UINT64_C(3513843712),	// V_FREXP_MANT_F64_e64_vi
    UINT64_C(3590455296),	// V_INTERP_MOV_F32_e64_gfx10
    UINT64_C(3530686464),	// V_INTERP_MOV_F32_e64_vi
    UINT64_C(3355574272),	// V_INTERP_MOV_F32_gfx10
    UINT64_C(3355574272),	// V_INTERP_MOV_F32_si
    UINT64_C(3556900864),	// V_INTERP_MOV_F32_vi
    UINT64_C(3611426816),	// V_INTERP_P1LL_F16_gfx10
    UINT64_C(3530817536),	// V_INTERP_P1LL_F16_vi
    UINT64_C(3611492352),	// V_INTERP_P1LV_F16_gfx10
    UINT64_C(3530883072),	// V_INTERP_P1LV_F16_vi
    UINT64_C(3355443200),	// V_INTERP_P1_F32_16bank_gfx10
    UINT64_C(3355443200),	// V_INTERP_P1_F32_16bank_si
    UINT64_C(3556769792),	// V_INTERP_P1_F32_16bank_vi
    UINT64_C(3590324224),	// V_INTERP_P1_F32_e64_gfx10
    UINT64_C(3530555392),	// V_INTERP_P1_F32_e64_vi
    UINT64_C(3355443200),	// V_INTERP_P1_F32_gfx10
    UINT64_C(3355443200),	// V_INTERP_P1_F32_si
    UINT64_C(3556769792),	// V_INTERP_P1_F32_vi
    UINT64_C(3612999680),	// V_INTERP_P2_F16_gfx10
    UINT64_C(3531014144),	// V_INTERP_P2_F16_gfx9_gfx9
    UINT64_C(3530948608),	// V_INTERP_P2_F16_vi
    UINT64_C(3590389760),	// V_INTERP_P2_F32_e64_gfx10
    UINT64_C(3530620928),	// V_INTERP_P2_F32_e64_vi
    UINT64_C(3355508736),	// V_INTERP_P2_F32_gfx10
    UINT64_C(3355508736),	// V_INTERP_P2_F32_si
    UINT64_C(3556835328),	// V_INTERP_P2_F32_vi
    UINT64_C(3530948608),	// V_INTERP_P2_LEGACY_F16_gfx9
    UINT64_C(1979711488),	// V_LDEXP_F16_dpp8_gfx10
    UINT64_C(1979711738),	// V_LDEXP_F16_dpp_gfx10
    UINT64_C(1711276282),	// V_LDEXP_F16_dpp_vi
    UINT64_C(1979711488),	// V_LDEXP_F16_e32_gfx10
    UINT64_C(1711276032),	// V_LDEXP_F16_e32_vi
    UINT64_C(3577413632),	// V_LDEXP_F16_e64_gfx10
    UINT64_C(3509780480),	// V_LDEXP_F16_e64_vi
    UINT64_C(1979711737),	// V_LDEXP_F16_sdwa_gfx10
    UINT64_C(1711276281),	// V_LDEXP_F16_sdwa_gfx9
    UINT64_C(1711276281),	// V_LDEXP_F16_sdwa_vi
    UINT64_C(1442840576),	// V_LDEXP_F32_e32_gfx6_gfx7
    UINT64_C(3613523968),	// V_LDEXP_F32_e64_gfx10
    UINT64_C(3528851456),	// V_LDEXP_F32_e64_gfx6_gfx7
    UINT64_C(3532128256),	// V_LDEXP_F32_e64_vi
    UINT64_C(3580362752),	// V_LDEXP_F64_gfx10
    UINT64_C(3536846848),	// V_LDEXP_F64_gfx6_gfx7
    UINT64_C(3531866112),	// V_LDEXP_F64_vi
    UINT64_C(3578593280),	// V_LERP_U8_gfx10
    UINT64_C(3533307904),	// V_LERP_U8_gfx6_gfx7
    UINT64_C(3519873024),	// V_LERP_U8_vi
    UINT64_C(2113948672),	// V_LOG_CLAMP_F32_e32_gfx6_gfx7
    UINT64_C(3544973312),	// V_LOG_CLAMP_F32_e64_gfx6_gfx7
    UINT64_C(2113973760),	// V_LOG_F16_dpp8_gfx10
    UINT64_C(2113974010),	// V_LOG_F16_dpp_gfx10
    UINT64_C(2113962234),	// V_LOG_F16_dpp_vi
    UINT64_C(2113973760),	// V_LOG_F16_e32_gfx10
    UINT64_C(2113961984),	// V_LOG_F16_e32_vi
    UINT64_C(3587637248),	// V_LOG_F16_e64_gfx10
    UINT64_C(3514826752),	// V_LOG_F16_e64_vi
    UINT64_C(2113974009),	// V_LOG_F16_sdwa_gfx10
    UINT64_C(2113962233),	// V_LOG_F16_sdwa_gfx9
    UINT64_C(2113962233),	// V_LOG_F16_sdwa_vi
    UINT64_C(2113949184),	// V_LOG_F32_dpp8_gfx10
    UINT64_C(2113949434),	// V_LOG_F32_dpp_gfx10
    UINT64_C(2113946362),	// V_LOG_F32_dpp_vi
    UINT64_C(2113949184),	// V_LOG_F32_e32_gfx10
    UINT64_C(2113949184),	// V_LOG_F32_e32_gfx6_gfx7
    UINT64_C(2113946112),	// V_LOG_F32_e32_vi
    UINT64_C(3584491520),	// V_LOG_F32_e64_gfx10
    UINT64_C(3545104384),	// V_LOG_F32_e64_gfx6_gfx7
    UINT64_C(3512795136),	// V_LOG_F32_e64_vi
    UINT64_C(2113949433),	// V_LOG_F32_sdwa_gfx10
    UINT64_C(2113946361),	// V_LOG_F32_sdwa_gfx9
    UINT64_C(2113946361),	// V_LOG_F32_sdwa_vi
    UINT64_C(2113968378),	// V_LOG_LEGACY_F32_dpp_vi
    UINT64_C(2113964544),	// V_LOG_LEGACY_F32_e32_gfx7
    UINT64_C(2113968128),	// V_LOG_LEGACY_F32_e32_vi
    UINT64_C(3549036544),	// V_LOG_LEGACY_F32_e64_gfx7
    UINT64_C(3515613184),	// V_LOG_LEGACY_F32_e64_vi
    UINT64_C(2113968377),	// V_LOG_LEGACY_F32_sdwa_gfx9
    UINT64_C(2113968377),	// V_LOG_LEGACY_F32_sdwa_vi
    UINT64_C(1409286394),	// V_LSHLREV_B16_dpp_vi
    UINT64_C(1409286144),	// V_LSHLREV_B16_e32_vi
    UINT64_C(3509190656),	// V_LSHLREV_B16_e64_vi
    UINT64_C(3608412160),	// V_LSHLREV_B16_gfx10
    UINT64_C(1409286393),	// V_LSHLREV_B16_sdwa_gfx9
    UINT64_C(1409286393),	// V_LSHLREV_B16_sdwa_vi
    UINT64_C(872415232),	// V_LSHLREV_B32_dpp8_gfx10
    UINT64_C(872415482),	// V_LSHLREV_B32_dpp_gfx10
    UINT64_C(603980026),	// V_LSHLREV_B32_dpp_vi
    UINT64_C(872415232),	// V_LSHLREV_B32_e32_gfx10
    UINT64_C(872415232),	// V_LSHLREV_B32_e32_gfx6_gfx7
    UINT64_C(603979776),	// V_LSHLREV_B32_e32_vi
    UINT64_C(3575250944),	// V_LSHLREV_B32_e64_gfx10
    UINT64_C(3526623232),	// V_LSHLREV_B32_e64_gfx6_gfx7
    UINT64_C(3507617792),	// V_LSHLREV_B32_e64_vi
    UINT64_C(872415481),	// V_LSHLREV_B32_sdwa_gfx10
    UINT64_C(603980025),	// V_LSHLREV_B32_sdwa_gfx9
    UINT64_C(603980025),	// V_LSHLREV_B32_sdwa_vi
    UINT64_C(3607035904),	// V_LSHLREV_B64_gfx10
    UINT64_C(3532587008),	// V_LSHLREV_B64_vi
    UINT64_C(3611688960),	// V_LSHL_ADD_U32_gfx10
    UINT64_C(3523018752),	// V_LSHL_ADD_U32_vi
    UINT64_C(838860800),	// V_LSHL_B32_e32_gfx6_gfx7
    UINT64_C(3526492160),	// V_LSHL_B32_e64_gfx6_gfx7
    UINT64_C(3535929344),	// V_LSHL_B64_gfx6_gfx7
    UINT64_C(3614375936),	// V_LSHL_OR_B32_gfx10
    UINT64_C(3523215360),	// V_LSHL_OR_B32_vi
    UINT64_C(1442840826),	// V_LSHRREV_B16_dpp_vi
    UINT64_C(1442840576),	// V_LSHRREV_B16_e32_vi
    UINT64_C(3509256192),	// V_LSHRREV_B16_e64_vi
    UINT64_C(3607560192),	// V_LSHRREV_B16_gfx10
    UINT64_C(1442840825),	// V_LSHRREV_B16_sdwa_gfx9
    UINT64_C(1442840825),	// V_LSHRREV_B16_sdwa_vi
    UINT64_C(738197504),	// V_LSHRREV_B32_dpp8_gfx10
    UINT64_C(738197754),	// V_LSHRREV_B32_dpp_gfx10
    UINT64_C(536871162),	// V_LSHRREV_B32_dpp_vi
    UINT64_C(738197504),	// V_LSHRREV_B32_e32_gfx10
    UINT64_C(738197504),	// V_LSHRREV_B32_e32_gfx6_gfx7
    UINT64_C(536870912),	// V_LSHRREV_B32_e32_vi
    UINT64_C(3574988800),	// V_LSHRREV_B32_e64_gfx10
    UINT64_C(3526098944),	// V_LSHRREV_B32_e64_gfx6_gfx7
    UINT64_C(3507486720),	// V_LSHRREV_B32_e64_vi
    UINT64_C(738197753),	// V_LSHRREV_B32_sdwa_gfx10
    UINT64_C(536871161),	// V_LSHRREV_B32_sdwa_gfx9
    UINT64_C(536871161),	// V_LSHRREV_B32_sdwa_vi
    UINT64_C(3607101440),	// V_LSHRREV_B64_gfx10
    UINT64_C(3532652544),	// V_LSHRREV_B64_vi
    UINT64_C(704643072),	// V_LSHR_B32_e32_gfx6_gfx7
    UINT64_C(3525967872),	// V_LSHR_B32_e64_gfx6_gfx7
    UINT64_C(3536060416),	// V_LSHR_B64_gfx6_gfx7
    UINT64_C(1174405370),	// V_MAC_F16_dpp_vi
    UINT64_C(1174405120),	// V_MAC_F16_e32_vi
    UINT64_C(3508731904),	// V_MAC_F16_e64_vi
    UINT64_C(1174405369),	// V_MAC_F16_sdwa_vi
    UINT64_C(1040187392),	// V_MAC_F32_dpp8_gfx10
    UINT64_C(1040187642),	// V_MAC_F32_dpp_gfx10
    UINT64_C(738197754),	// V_MAC_F32_dpp_vi
    UINT64_C(1040187392),	// V_MAC_F32_e32_gfx10
    UINT64_C(1040187392),	// V_MAC_F32_e32_gfx6_gfx7
    UINT64_C(738197504),	// V_MAC_F32_e32_vi
    UINT64_C(3575578624),	// V_MAC_F32_e64_gfx10
    UINT64_C(3527278592),	// V_MAC_F32_e64_gfx6_gfx7
    UINT64_C(3507879936),	// V_MAC_F32_e64_vi
    UINT64_C(738197753),	// V_MAC_F32_sdwa_vi
    UINT64_C(201326592),	// V_MAC_LEGACY_F32_dpp8_gfx10
    UINT64_C(201326842),	// V_MAC_LEGACY_F32_dpp_gfx10
    UINT64_C(201326592),	// V_MAC_LEGACY_F32_e32_gfx10
    UINT64_C(201326592),	// V_MAC_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(3573940224),	// V_MAC_LEGACY_F32_e64_gfx10
    UINT64_C(3524001792),	// V_MAC_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(201326841),	// V_MAC_LEGACY_F32_sdwa_gfx10
    UINT64_C(1241513984),	// V_MADAK_F16_vi
    UINT64_C(1107296256),	// V_MADAK_F32_gfx10
    UINT64_C(1107296256),	// V_MADAK_F32_gfx6_gfx7
    UINT64_C(805306368),	// V_MADAK_F32_vi
    UINT64_C(1207959552),	// V_MADMK_F16_vi
    UINT64_C(1073741824),	// V_MADMK_F32_gfx10
    UINT64_C(1073741824),	// V_MADMK_F32_gfx6_gfx7
    UINT64_C(771751936),	// V_MADMK_F32_vi
    UINT64_C(3523411968),	// V_MAD_F16_gfx9_gfx9
    UINT64_C(3521773568),	// V_MAD_F16_vi
    UINT64_C(3577806848),	// V_MAD_F32_gfx10
    UINT64_C(3531735040),	// V_MAD_F32_gfx6_gfx7
    UINT64_C(3519086592),	// V_MAD_F32_vi
    UINT64_C(3613261824),	// V_MAD_I16_gfx10
    UINT64_C(3523543040),	// V_MAD_I16_gfx9_gfx9
    UINT64_C(3521904640),	// V_MAD_I16_vi
    UINT64_C(3614769152),	// V_MAD_I32_I16_gfx10
    UINT64_C(3522297856),	// V_MAD_I32_I16_vi
    UINT64_C(3577872384),	// V_MAD_I32_I24_gfx10
    UINT64_C(3531866112),	// V_MAD_I32_I24_gfx6_gfx7
    UINT64_C(3519152128),	// V_MAD_I32_I24_vi
    UINT64_C(3581345792),	// V_MAD_I64_I32_gfx10
    UINT64_C(3538812928),	// V_MAD_I64_I32_gfx7
    UINT64_C(3521708032),	// V_MAD_I64_I32_vi
    UINT64_C(3521773568),	// V_MAD_LEGACY_F16_gfx9
    UINT64_C(3577741312),	// V_MAD_LEGACY_F32_gfx10
    UINT64_C(3531603968),	// V_MAD_LEGACY_F32_gfx6_gfx7
    UINT64_C(3519021056),	// V_MAD_LEGACY_F32_vi
    UINT64_C(3521904640),	// V_MAD_LEGACY_I16_gfx9
    UINT64_C(3521839104),	// V_MAD_LEGACY_U16_gfx9
    UINT64_C(3550609408),	// V_MAD_MIXHI_F16_vi
    UINT64_C(3550543872),	// V_MAD_MIXLO_F16_vi
    UINT64_C(3550478336),	// V_MAD_MIX_F32_vi
    UINT64_C(3611295744),	// V_MAD_U16_gfx10
    UINT64_C(3523477504),	// V_MAD_U16_gfx9_gfx9
    UINT64_C(3521839104),	// V_MAD_U16_vi
    UINT64_C(3614638080),	// V_MAD_U32_U16_gfx10
    UINT64_C(3522232320),	// V_MAD_U32_U16_vi
    UINT64_C(3577937920),	// V_MAD_U32_U24_gfx10
    UINT64_C(3531997184),	// V_MAD_U32_U24_gfx6_gfx7
    UINT64_C(3519217664),	// V_MAD_U32_U24_vi
    UINT64_C(3581280256),	// V_MAD_U64_U32_gfx10
    UINT64_C(3538681856),	// V_MAD_U64_U32_gfx7
    UINT64_C(3521642496),	// V_MAD_U64_U32_vi
    UINT64_C(3612606464),	// V_MAX3_F16_gfx10
    UINT64_C(3522625536),	// V_MAX3_F16_vi
    UINT64_C(3579052032),	// V_MAX3_F32_gfx10
    UINT64_C(3534225408),	// V_MAX3_F32_gfx6_gfx7
    UINT64_C(3520266240),	// V_MAX3_F32_vi
    UINT64_C(3612672000),	// V_MAX3_I16_gfx10
    UINT64_C(3522691072),	// V_MAX3_I16_vi
    UINT64_C(3579117568),	// V_MAX3_I32_gfx10
    UINT64_C(3534356480),	// V_MAX3_I32_gfx6_gfx7
    UINT64_C(3520331776),	// V_MAX3_I32_vi
    UINT64_C(3612737536),	// V_MAX3_U16_gfx10
    UINT64_C(3522756608),	// V_MAX3_U16_vi
    UINT64_C(3579183104),	// V_MAX3_U32_gfx10
    UINT64_C(3534487552),	// V_MAX3_U32_gfx6_gfx7
    UINT64_C(3520397312),	// V_MAX3_U32_vi
    UINT64_C(1912602624),	// V_MAX_F16_dpp8_gfx10
    UINT64_C(1912602874),	// V_MAX_F16_dpp_gfx10
    UINT64_C(1509949690),	// V_MAX_F16_dpp_vi
    UINT64_C(1912602624),	// V_MAX_F16_e32_gfx10
    UINT64_C(1509949440),	// V_MAX_F16_e32_vi
    UINT64_C(3577282560),	// V_MAX_F16_e64_gfx10
    UINT64_C(3509387264),	// V_MAX_F16_e64_vi
    UINT64_C(1912602873),	// V_MAX_F16_sdwa_gfx10
    UINT64_C(1509949689),	// V_MAX_F16_sdwa_gfx9
    UINT64_C(1509949689),	// V_MAX_F16_sdwa_vi
    UINT64_C(536870912),	// V_MAX_F32_dpp8_gfx10
    UINT64_C(536871162),	// V_MAX_F32_dpp_gfx10
    UINT64_C(369099002),	// V_MAX_F32_dpp_vi
    UINT64_C(536870912),	// V_MAX_F32_e32_gfx10
    UINT64_C(536870912),	// V_MAX_F32_e32_gfx6_gfx7
    UINT64_C(369098752),	// V_MAX_F32_e32_vi
    UINT64_C(3574595584),	// V_MAX_F32_e64_gfx10
    UINT64_C(3525312512),	// V_MAX_F32_e64_gfx6_gfx7
    UINT64_C(3507159040),	// V_MAX_F32_e64_vi
    UINT64_C(536871161),	// V_MAX_F32_sdwa_gfx10
    UINT64_C(369099001),	// V_MAX_F32_sdwa_gfx9
    UINT64_C(369099001),	// V_MAX_F32_sdwa_vi
    UINT64_C(3580297216),	// V_MAX_F64_gfx10
    UINT64_C(3536715776),	// V_MAX_F64_gfx6_gfx7
    UINT64_C(3531800576),	// V_MAX_F64_vi
    UINT64_C(1610612986),	// V_MAX_I16_dpp_vi
    UINT64_C(1610612736),	// V_MAX_I16_e32_vi
    UINT64_C(3509583872),	// V_MAX_I16_e64_vi
    UINT64_C(3607756800),	// V_MAX_I16_gfx10
    UINT64_C(1610612985),	// V_MAX_I16_sdwa_gfx9
    UINT64_C(1610612985),	// V_MAX_I16_sdwa_vi
    UINT64_C(603979776),	// V_MAX_I32_dpp8_gfx10
    UINT64_C(603980026),	// V_MAX_I32_dpp_gfx10
    UINT64_C(436207866),	// V_MAX_I32_dpp_vi
    UINT64_C(603979776),	// V_MAX_I32_e32_gfx10
    UINT64_C(603979776),	// V_MAX_I32_e32_gfx6_gfx7
    UINT64_C(436207616),	// V_MAX_I32_e32_vi
    UINT64_C(3574726656),	// V_MAX_I32_e64_gfx10
    UINT64_C(3525574656),	// V_MAX_I32_e64_gfx6_gfx7
    UINT64_C(3507290112),	// V_MAX_I32_e64_vi
    UINT64_C(603980025),	// V_MAX_I32_sdwa_gfx10
    UINT64_C(436207865),	// V_MAX_I32_sdwa_gfx9
    UINT64_C(436207865),	// V_MAX_I32_sdwa_vi
    UINT64_C(469762048),	// V_MAX_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(3525050368),	// V_MAX_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(1577058554),	// V_MAX_U16_dpp_vi
    UINT64_C(1577058304),	// V_MAX_U16_e32_vi
    UINT64_C(3509518336),	// V_MAX_U16_e64_vi
    UINT64_C(3607691264),	// V_MAX_U16_gfx10
    UINT64_C(1577058553),	// V_MAX_U16_sdwa_gfx9
    UINT64_C(1577058553),	// V_MAX_U16_sdwa_vi
    UINT64_C(671088640),	// V_MAX_U32_dpp8_gfx10
    UINT64_C(671088890),	// V_MAX_U32_dpp_gfx10
    UINT64_C(503316730),	// V_MAX_U32_dpp_vi
    UINT64_C(671088640),	// V_MAX_U32_e32_gfx10
    UINT64_C(671088640),	// V_MAX_U32_e32_gfx6_gfx7
    UINT64_C(503316480),	// V_MAX_U32_e32_vi
    UINT64_C(3574857728),	// V_MAX_U32_e64_gfx10
    UINT64_C(3525836800),	// V_MAX_U32_e64_gfx6_gfx7
    UINT64_C(3507421184),	// V_MAX_U32_e64_vi
    UINT64_C(671088889),	// V_MAX_U32_sdwa_gfx10
    UINT64_C(503316729),	// V_MAX_U32_sdwa_gfx9
    UINT64_C(503316729),	// V_MAX_U32_sdwa_vi
    UINT64_C(1207959552),	// V_MBCNT_HI_U32_B32_e32_gfx6_gfx7
    UINT64_C(3613786112),	// V_MBCNT_HI_U32_B32_e64_gfx10
    UINT64_C(3527933952),	// V_MBCNT_HI_U32_B32_e64_gfx6_gfx7
    UINT64_C(3532455936),	// V_MBCNT_HI_U32_B32_e64_vi
    UINT64_C(1174405120),	// V_MBCNT_LO_U32_B32_e32_gfx6_gfx7
    UINT64_C(3613720576),	// V_MBCNT_LO_U32_B32_e64_gfx10
    UINT64_C(3527802880),	// V_MBCNT_LO_U32_B32_e64_gfx6_gfx7
    UINT64_C(3532390400),	// V_MBCNT_LO_U32_B32_e64_vi
    UINT64_C(3612803072),	// V_MED3_F16_gfx10
    UINT64_C(3522822144),	// V_MED3_F16_vi
    UINT64_C(3579248640),	// V_MED3_F32_gfx10
    UINT64_C(3534618624),	// V_MED3_F32_gfx6_gfx7
    UINT64_C(3520462848),	// V_MED3_F32_vi
    UINT64_C(3612868608),	// V_MED3_I16_gfx10
    UINT64_C(3522887680),	// V_MED3_I16_vi
    UINT64_C(3579314176),	// V_MED3_I32_gfx10
    UINT64_C(3534749696),	// V_MED3_I32_gfx6_gfx7
    UINT64_C(3520528384),	// V_MED3_I32_vi
    UINT64_C(3612934144),	// V_MED3_U16_gfx10
    UINT64_C(3522953216),	// V_MED3_U16_vi
    UINT64_C(3579379712),	// V_MED3_U32_gfx10
    UINT64_C(3534880768),	// V_MED3_U32_gfx6_gfx7
    UINT64_C(3520593920),	// V_MED3_U32_vi
    UINT64_C(3553427456),	// V_MFMA_F32_16X16X16F16_vi
    UINT64_C(3552641024),	// V_MFMA_F32_16X16X1F32_vi
    UINT64_C(3555262464),	// V_MFMA_F32_16X16X2BF16_vi
    UINT64_C(3553165312),	// V_MFMA_F32_16X16X4F16_vi
    UINT64_C(3552903168),	// V_MFMA_F32_16X16X4F32_vi
    UINT64_C(3555524608),	// V_MFMA_F32_16X16X8BF16_vi
    UINT64_C(3552575488),	// V_MFMA_F32_32X32X1F32_vi
    UINT64_C(3555196928),	// V_MFMA_F32_32X32X2BF16_vi
    UINT64_C(3552837632),	// V_MFMA_F32_32X32X2F32_vi
    UINT64_C(3555459072),	// V_MFMA_F32_32X32X4BF16_vi
    UINT64_C(3553099776),	// V_MFMA_F32_32X32X4F16_vi
    UINT64_C(3553361920),	// V_MFMA_F32_32X32X8F16_vi
    UINT64_C(3552706560),	// V_MFMA_F32_4X4X1F32_vi
    UINT64_C(3555393536),	// V_MFMA_F32_4X4X2BF16_vi
    UINT64_C(3553230848),	// V_MFMA_F32_4X4X4F16_vi
    UINT64_C(3553951744),	// V_MFMA_I32_16X16X16I8_vi
    UINT64_C(3553689600),	// V_MFMA_I32_16X16X4I8_vi
    UINT64_C(3553624064),	// V_MFMA_I32_32X32X4I8_vi
    UINT64_C(3553886208),	// V_MFMA_I32_32X32X8I8_vi
    UINT64_C(3553755136),	// V_MFMA_I32_4X4X4I8_vi
    UINT64_C(3612409856),	// V_MIN3_F16_gfx10
    UINT64_C(3522428928),	// V_MIN3_F16_vi
    UINT64_C(3578855424),	// V_MIN3_F32_gfx10
    UINT64_C(3533832192),	// V_MIN3_F32_gfx6_gfx7
    UINT64_C(3520069632),	// V_MIN3_F32_vi
    UINT64_C(3612475392),	// V_MIN3_I16_gfx10
    UINT64_C(3522494464),	// V_MIN3_I16_vi
    UINT64_C(3578920960),	// V_MIN3_I32_gfx10
    UINT64_C(3533963264),	// V_MIN3_I32_gfx6_gfx7
    UINT64_C(3520135168),	// V_MIN3_I32_vi
    UINT64_C(3612540928),	// V_MIN3_U16_gfx10
    UINT64_C(3522560000),	// V_MIN3_U16_vi
    UINT64_C(3578986496),	// V_MIN3_U32_gfx10
    UINT64_C(3534094336),	// V_MIN3_U32_gfx6_gfx7
    UINT64_C(3520200704),	// V_MIN3_U32_vi
    UINT64_C(1946157056),	// V_MIN_F16_dpp8_gfx10
    UINT64_C(1946157306),	// V_MIN_F16_dpp_gfx10
    UINT64_C(1543504122),	// V_MIN_F16_dpp_vi
    UINT64_C(1946157056),	// V_MIN_F16_e32_gfx10
    UINT64_C(1543503872),	// V_MIN_F16_e32_vi
    UINT64_C(3577348096),	// V_MIN_F16_e64_gfx10
    UINT64_C(3509452800),	// V_MIN_F16_e64_vi
    UINT64_C(1946157305),	// V_MIN_F16_sdwa_gfx10
    UINT64_C(1543504121),	// V_MIN_F16_sdwa_gfx9
    UINT64_C(1543504121),	// V_MIN_F16_sdwa_vi
    UINT64_C(503316480),	// V_MIN_F32_dpp8_gfx10
    UINT64_C(503316730),	// V_MIN_F32_dpp_gfx10
    UINT64_C(335544570),	// V_MIN_F32_dpp_vi
    UINT64_C(503316480),	// V_MIN_F32_e32_gfx10
    UINT64_C(503316480),	// V_MIN_F32_e32_gfx6_gfx7
    UINT64_C(335544320),	// V_MIN_F32_e32_vi
    UINT64_C(3574530048),	// V_MIN_F32_e64_gfx10
    UINT64_C(3525181440),	// V_MIN_F32_e64_gfx6_gfx7
    UINT64_C(3507093504),	// V_MIN_F32_e64_vi
    UINT64_C(503316729),	// V_MIN_F32_sdwa_gfx10
    UINT64_C(335544569),	// V_MIN_F32_sdwa_gfx9
    UINT64_C(335544569),	// V_MIN_F32_sdwa_vi
    UINT64_C(3580231680),	// V_MIN_F64_gfx10
    UINT64_C(3536584704),	// V_MIN_F64_gfx6_gfx7
    UINT64_C(3531735040),	// V_MIN_F64_vi
    UINT64_C(1677721850),	// V_MIN_I16_dpp_vi
    UINT64_C(1677721600),	// V_MIN_I16_e32_vi
    UINT64_C(3509714944),	// V_MIN_I16_e64_vi
    UINT64_C(3607887872),	// V_MIN_I16_gfx10
    UINT64_C(1677721849),	// V_MIN_I16_sdwa_gfx9
    UINT64_C(1677721849),	// V_MIN_I16_sdwa_vi
    UINT64_C(570425344),	// V_MIN_I32_dpp8_gfx10
    UINT64_C(570425594),	// V_MIN_I32_dpp_gfx10
    UINT64_C(402653434),	// V_MIN_I32_dpp_vi
    UINT64_C(570425344),	// V_MIN_I32_e32_gfx10
    UINT64_C(570425344),	// V_MIN_I32_e32_gfx6_gfx7
    UINT64_C(402653184),	// V_MIN_I32_e32_vi
    UINT64_C(3574661120),	// V_MIN_I32_e64_gfx10
    UINT64_C(3525443584),	// V_MIN_I32_e64_gfx6_gfx7
    UINT64_C(3507224576),	// V_MIN_I32_e64_vi
    UINT64_C(570425593),	// V_MIN_I32_sdwa_gfx10
    UINT64_C(402653433),	// V_MIN_I32_sdwa_gfx9
    UINT64_C(402653433),	// V_MIN_I32_sdwa_vi
    UINT64_C(436207616),	// V_MIN_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(3524919296),	// V_MIN_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(1644167418),	// V_MIN_U16_dpp_vi
    UINT64_C(1644167168),	// V_MIN_U16_e32_vi
    UINT64_C(3509649408),	// V_MIN_U16_e64_vi
    UINT64_C(3607822336),	// V_MIN_U16_gfx10
    UINT64_C(1644167417),	// V_MIN_U16_sdwa_gfx9
    UINT64_C(1644167417),	// V_MIN_U16_sdwa_vi
    UINT64_C(637534208),	// V_MIN_U32_dpp8_gfx10
    UINT64_C(637534458),	// V_MIN_U32_dpp_gfx10
    UINT64_C(469762298),	// V_MIN_U32_dpp_vi
    UINT64_C(637534208),	// V_MIN_U32_e32_gfx10
    UINT64_C(637534208),	// V_MIN_U32_e32_gfx6_gfx7
    UINT64_C(469762048),	// V_MIN_U32_e32_vi
    UINT64_C(3574792192),	// V_MIN_U32_e64_gfx10
    UINT64_C(3525705728),	// V_MIN_U32_e64_gfx6_gfx7
    UINT64_C(3507355648),	// V_MIN_U32_e64_vi
    UINT64_C(637534457),	// V_MIN_U32_sdwa_gfx10
    UINT64_C(469762297),	// V_MIN_U32_sdwa_gfx9
    UINT64_C(469762297),	// V_MIN_U32_sdwa_vi
    UINT64_C(2113963008),	// V_MOVRELD_B32_dpp8_gfx10
    UINT64_C(2113963258),	// V_MOVRELD_B32_dpp_gfx10
    UINT64_C(2113963008),	// V_MOVRELD_B32_e32_gfx10
    UINT64_C(2113963008),	// V_MOVRELD_B32_e32_gfx6_gfx7
    UINT64_C(2113956864),	// V_MOVRELD_B32_e32_vi
    UINT64_C(3586260992),	// V_MOVRELD_B32_e64_gfx10
    UINT64_C(3548643328),	// V_MOVRELD_B32_e64_gfx6_gfx7
    UINT64_C(3514171392),	// V_MOVRELD_B32_e64_vi
    UINT64_C(2113963257),	// V_MOVRELD_B32_sdwa_gfx10
    UINT64_C(2113966080),	// V_MOVRELSD_2_B32_dpp8_gfx10
    UINT64_C(2113966330),	// V_MOVRELSD_2_B32_dpp_gfx10
    UINT64_C(2113966080),	// V_MOVRELSD_2_B32_e32_gfx10
    UINT64_C(3586654208),	// V_MOVRELSD_2_B32_e64_gfx10
    UINT64_C(2113966329),	// V_MOVRELSD_2_B32_sdwa_gfx10
    UINT64_C(2113964032),	// V_MOVRELSD_B32_dpp8_gfx10
    UINT64_C(2113964282),	// V_MOVRELSD_B32_dpp_gfx10
    UINT64_C(2113964032),	// V_MOVRELSD_B32_e32_gfx10
    UINT64_C(2113964032),	// V_MOVRELSD_B32_e32_gfx6_gfx7
    UINT64_C(2113957888),	// V_MOVRELSD_B32_e32_vi
    UINT64_C(3586392064),	// V_MOVRELSD_B32_e64_gfx10
    UINT64_C(3548905472),	// V_MOVRELSD_B32_e64_gfx6_gfx7
    UINT64_C(3514302464),	// V_MOVRELSD_B32_e64_vi
    UINT64_C(2113964281),	// V_MOVRELSD_B32_sdwa_gfx10
    UINT64_C(2113963520),	// V_MOVRELS_B32_dpp8_gfx10
    UINT64_C(2113963770),	// V_MOVRELS_B32_dpp_gfx10
    UINT64_C(2113963520),	// V_MOVRELS_B32_e32_gfx10
    UINT64_C(2113963520),	// V_MOVRELS_B32_e32_gfx6_gfx7
    UINT64_C(2113957376),	// V_MOVRELS_B32_e32_vi
    UINT64_C(3586326528),	// V_MOVRELS_B32_e64_gfx10
    UINT64_C(3548774400),	// V_MOVRELS_B32_e64_gfx6_gfx7
    UINT64_C(3514236928),	// V_MOVRELS_B32_e64_vi
    UINT64_C(2113963769),	// V_MOVRELS_B32_sdwa_gfx10
    UINT64_C(2113929728),	// V_MOV_B32_dpp8_gfx10
    UINT64_C(2113929978),	// V_MOV_B32_dpp_gfx10
    UINT64_C(2113929978),	// V_MOV_B32_dpp_vi
    UINT64_C(2113929728),	// V_MOV_B32_e32_gfx10
    UINT64_C(2113929728),	// V_MOV_B32_e32_gfx6_gfx7
    UINT64_C(2113929728),	// V_MOV_B32_e32_vi
    UINT64_C(3582001152),	// V_MOV_B32_e64_gfx10
    UINT64_C(3540123648),	// V_MOV_B32_e64_gfx6_gfx7
    UINT64_C(3510697984),	// V_MOV_B32_e64_vi
    UINT64_C(2113929977),	// V_MOV_B32_sdwa_gfx10
    UINT64_C(2113929977),	// V_MOV_B32_sdwa_gfx9
    UINT64_C(2113929977),	// V_MOV_B32_sdwa_vi
    UINT64_C(2113933824),	// V_MOV_FED_B32_dpp8_gfx10
    UINT64_C(2113934074),	// V_MOV_FED_B32_dpp_gfx10
    UINT64_C(2113934074),	// V_MOV_FED_B32_dpp_vi
    UINT64_C(2113933824),	// V_MOV_FED_B32_e32_gfx10
    UINT64_C(2113933824),	// V_MOV_FED_B32_e32_gfx6_gfx7
    UINT64_C(2113933824),	// V_MOV_FED_B32_e32_vi
    UINT64_C(3582525440),	// V_MOV_FED_B32_e64_gfx10
    UINT64_C(3541172224),	// V_MOV_FED_B32_e64_gfx6_gfx7
    UINT64_C(3511222272),	// V_MOV_FED_B32_e64_vi
    UINT64_C(2113934073),	// V_MOV_FED_B32_sdwa_gfx10
    UINT64_C(2113934073),	// V_MOV_FED_B32_sdwa_gfx9
    UINT64_C(2113934073),	// V_MOV_FED_B32_sdwa_vi
    UINT64_C(3581083648),	// V_MQSAD_PK_U16_U8_gfx10
    UINT64_C(3538288640),	// V_MQSAD_PK_U16_U8_gfx6_gfx7
    UINT64_C(3521511424),	// V_MQSAD_PK_U16_U8_vi
    UINT64_C(3581214720),	// V_MQSAD_U32_U8_gfx10
    UINT64_C(3538550784),	// V_MQSAD_U32_U8_gfx7
    UINT64_C(3521576960),	// V_MQSAD_U32_U8_vi
    UINT64_C(3580952576),	// V_MSAD_U8_gfx10
    UINT64_C(3538026496),	// V_MSAD_U8_gfx6_gfx7
    UINT64_C(3521380352),	// V_MSAD_U8_vi
    UINT64_C(3578789888),	// V_MULLIT_F32_gfx10
    UINT64_C(3533701120),	// V_MULLIT_F32_gfx6_gfx7
    UINT64_C(1778384896),	// V_MUL_F16_dpp8_gfx10
    UINT64_C(1778385146),	// V_MUL_F16_dpp_gfx10
    UINT64_C(1140850938),	// V_MUL_F16_dpp_vi
    UINT64_C(1778384896),	// V_MUL_F16_e32_gfx10
    UINT64_C(1140850688),	// V_MUL_F16_e32_vi
    UINT64_C(3577020416),	// V_MUL_F16_e64_gfx10
    UINT64_C(3508666368),	// V_MUL_F16_e64_vi
    UINT64_C(1778385145),	// V_MUL_F16_sdwa_gfx10
    UINT64_C(1140850937),	// V_MUL_F16_sdwa_gfx9
    UINT64_C(1140850937),	// V_MUL_F16_sdwa_vi
    UINT64_C(268435456),	// V_MUL_F32_dpp8_gfx10
    UINT64_C(268435706),	// V_MUL_F32_dpp_gfx10
    UINT64_C(167772410),	// V_MUL_F32_dpp_vi
    UINT64_C(268435456),	// V_MUL_F32_e32_gfx10
    UINT64_C(268435456),	// V_MUL_F32_e32_gfx6_gfx7
    UINT64_C(167772160),	// V_MUL_F32_e32_vi
    UINT64_C(3574071296),	// V_MUL_F32_e64_gfx10
    UINT64_C(3524263936),	// V_MUL_F32_e64_gfx6_gfx7
    UINT64_C(3506765824),	// V_MUL_F32_e64_vi
    UINT64_C(268435705),	// V_MUL_F32_sdwa_gfx10
    UINT64_C(167772409),	// V_MUL_F32_sdwa_gfx9
    UINT64_C(167772409),	// V_MUL_F32_sdwa_vi
    UINT64_C(3580166144),	// V_MUL_F64_gfx10
    UINT64_C(3536453632),	// V_MUL_F64_gfx6_gfx7
    UINT64_C(3531669504),	// V_MUL_F64_vi
    UINT64_C(335544320),	// V_MUL_HI_I32_I24_dpp8_gfx10
    UINT64_C(335544570),	// V_MUL_HI_I32_I24_dpp_gfx10
    UINT64_C(234881274),	// V_MUL_HI_I32_I24_dpp_vi
    UINT64_C(335544320),	// V_MUL_HI_I32_I24_e32_gfx10
    UINT64_C(335544320),	// V_MUL_HI_I32_I24_e32_gfx6_gfx7
    UINT64_C(234881024),	// V_MUL_HI_I32_I24_e32_vi
    UINT64_C(3574202368),	// V_MUL_HI_I32_I24_e64_gfx10
    UINT64_C(3524526080),	// V_MUL_HI_I32_I24_e64_gfx6_gfx7
    UINT64_C(3506896896),	// V_MUL_HI_I32_I24_e64_vi
    UINT64_C(335544569),	// V_MUL_HI_I32_I24_sdwa_gfx10
    UINT64_C(234881273),	// V_MUL_HI_I32_I24_sdwa_gfx9
    UINT64_C(234881273),	// V_MUL_HI_I32_I24_sdwa_vi
    UINT64_C(3580624896),	// V_MUL_HI_I32_gfx10
    UINT64_C(3537371136),	// V_MUL_HI_I32_gfx6_gfx7
    UINT64_C(3532062720),	// V_MUL_HI_I32_vi
    UINT64_C(402653184),	// V_MUL_HI_U32_U24_dpp8_gfx10
    UINT64_C(402653434),	// V_MUL_HI_U32_U24_dpp_gfx10
    UINT64_C(301990138),	// V_MUL_HI_U32_U24_dpp_vi
    UINT64_C(402653184),	// V_MUL_HI_U32_U24_e32_gfx10
    UINT64_C(402653184),	// V_MUL_HI_U32_U24_e32_gfx6_gfx7
    UINT64_C(301989888),	// V_MUL_HI_U32_U24_e32_vi
    UINT64_C(3574333440),	// V_MUL_HI_U32_U24_e64_gfx10
    UINT64_C(3524788224),	// V_MUL_HI_U32_U24_e64_gfx6_gfx7
    UINT64_C(3507027968),	// V_MUL_HI_U32_U24_e64_vi
    UINT64_C(402653433),	// V_MUL_HI_U32_U24_sdwa_gfx10
    UINT64_C(301990137),	// V_MUL_HI_U32_U24_sdwa_gfx9
    UINT64_C(301990137),	// V_MUL_HI_U32_U24_sdwa_vi
    UINT64_C(3580493824),	// V_MUL_HI_U32_gfx10
    UINT64_C(3537108992),	// V_MUL_HI_U32_gfx6_gfx7
    UINT64_C(3531997184),	// V_MUL_HI_U32_vi
    UINT64_C(301989888),	// V_MUL_I32_I24_dpp8_gfx10
    UINT64_C(301990138),	// V_MUL_I32_I24_dpp_gfx10
    UINT64_C(201326842),	// V_MUL_I32_I24_dpp_vi
    UINT64_C(301989888),	// V_MUL_I32_I24_e32_gfx10
    UINT64_C(301989888),	// V_MUL_I32_I24_e32_gfx6_gfx7
    UINT64_C(201326592),	// V_MUL_I32_I24_e32_vi
    UINT64_C(3574136832),	// V_MUL_I32_I24_e64_gfx10
    UINT64_C(3524395008),	// V_MUL_I32_I24_e64_gfx6_gfx7
    UINT64_C(3506831360),	// V_MUL_I32_I24_e64_vi
    UINT64_C(301990137),	// V_MUL_I32_I24_sdwa_gfx10
    UINT64_C(201326841),	// V_MUL_I32_I24_sdwa_gfx9
    UINT64_C(201326841),	// V_MUL_I32_I24_sdwa_vi
    UINT64_C(234881024),	// V_MUL_LEGACY_F32_dpp8_gfx10
    UINT64_C(234881274),	// V_MUL_LEGACY_F32_dpp_gfx10
    UINT64_C(134217978),	// V_MUL_LEGACY_F32_dpp_vi
    UINT64_C(234881024),	// V_MUL_LEGACY_F32_e32_gfx10
    UINT64_C(234881024),	// V_MUL_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(134217728),	// V_MUL_LEGACY_F32_e32_vi
    UINT64_C(3574005760),	// V_MUL_LEGACY_F32_e64_gfx10
    UINT64_C(3524132864),	// V_MUL_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(3506700288),	// V_MUL_LEGACY_F32_e64_vi
    UINT64_C(234881273),	// V_MUL_LEGACY_F32_sdwa_gfx10
    UINT64_C(134217977),	// V_MUL_LEGACY_F32_sdwa_gfx9
    UINT64_C(134217977),	// V_MUL_LEGACY_F32_sdwa_vi
    UINT64_C(3580559360),	// V_MUL_LO_I32_gfx10
    UINT64_C(3537240064),	// V_MUL_LO_I32_gfx6_gfx7
    UINT64_C(3531931648),	// V_MUL_LO_I32_vi
    UINT64_C(1375731962),	// V_MUL_LO_U16_dpp_vi
    UINT64_C(1375731712),	// V_MUL_LO_U16_e32_vi
    UINT64_C(3509125120),	// V_MUL_LO_U16_e64_vi
    UINT64_C(3607429120),	// V_MUL_LO_U16_gfx10
    UINT64_C(1375731961),	// V_MUL_LO_U16_sdwa_gfx9
    UINT64_C(1375731961),	// V_MUL_LO_U16_sdwa_vi
    UINT64_C(3580428288),	// V_MUL_LO_U32_gfx10
    UINT64_C(3536977920),	// V_MUL_LO_U32_gfx6_gfx7
    UINT64_C(3531931648),	// V_MUL_LO_U32_vi
    UINT64_C(369098752),	// V_MUL_U32_U24_dpp8_gfx10
    UINT64_C(369099002),	// V_MUL_U32_U24_dpp_gfx10
    UINT64_C(268435706),	// V_MUL_U32_U24_dpp_vi
    UINT64_C(369098752),	// V_MUL_U32_U24_e32_gfx10
    UINT64_C(369098752),	// V_MUL_U32_U24_e32_gfx6_gfx7
    UINT64_C(268435456),	// V_MUL_U32_U24_e32_vi
    UINT64_C(3574267904),	// V_MUL_U32_U24_e64_gfx10
    UINT64_C(3524657152),	// V_MUL_U32_U24_e64_gfx6_gfx7
    UINT64_C(3506962432),	// V_MUL_U32_U24_e64_vi
    UINT64_C(369099001),	// V_MUL_U32_U24_sdwa_gfx10
    UINT64_C(268435705),	// V_MUL_U32_U24_sdwa_gfx9
    UINT64_C(268435705),	// V_MUL_U32_U24_sdwa_vi
    UINT64_C(2113929216),	// V_NOP_e32_gfx10
    UINT64_C(2113929216),	// V_NOP_e32_gfx6_gfx7
    UINT64_C(2113929216),	// V_NOP_e32_vi
    UINT64_C(3581935616),	// V_NOP_e64_gfx10
    UINT64_C(3539992576),	// V_NOP_e64_gfx6_gfx7
    UINT64_C(3510632448),	// V_NOP_e64_vi
    UINT64_C(2113929465),	// V_NOP_sdwa_gfx10
    UINT64_C(2113929465),	// V_NOP_sdwa_gfx9
    UINT64_C(2113929465),	// V_NOP_sdwa_vi
    UINT64_C(2113957376),	// V_NOT_B32_dpp8_gfx10
    UINT64_C(2113957626),	// V_NOT_B32_dpp_gfx10
    UINT64_C(2113951482),	// V_NOT_B32_dpp_vi
    UINT64_C(2113957376),	// V_NOT_B32_e32_gfx10
    UINT64_C(2113957376),	// V_NOT_B32_e32_gfx6_gfx7
    UINT64_C(2113951232),	// V_NOT_B32_e32_vi
    UINT64_C(3585540096),	// V_NOT_B32_e64_gfx10
    UINT64_C(3547201536),	// V_NOT_B32_e64_gfx6_gfx7
    UINT64_C(3513450496),	// V_NOT_B32_e64_vi
    UINT64_C(2113957625),	// V_NOT_B32_sdwa_gfx10
    UINT64_C(2113951481),	// V_NOT_B32_sdwa_gfx9
    UINT64_C(2113951481),	// V_NOT_B32_sdwa_vi
    UINT64_C(3614572544),	// V_OR3_B32_gfx10
    UINT64_C(3523346432),	// V_OR3_B32_vi
    UINT64_C(939524096),	// V_OR_B32_dpp8_gfx10
    UINT64_C(939524346),	// V_OR_B32_dpp_gfx10
    UINT64_C(671088890),	// V_OR_B32_dpp_vi
    UINT64_C(939524096),	// V_OR_B32_e32_gfx10
    UINT64_C(939524096),	// V_OR_B32_e32_gfx6_gfx7
    UINT64_C(671088640),	// V_OR_B32_e32_vi
    UINT64_C(3575382016),	// V_OR_B32_e64_gfx10
    UINT64_C(3526885376),	// V_OR_B32_e64_gfx6_gfx7
    UINT64_C(3507748864),	// V_OR_B32_e64_vi
    UINT64_C(939524345),	// V_OR_B32_sdwa_gfx10
    UINT64_C(671088889),	// V_OR_B32_sdwa_gfx9
    UINT64_C(671088889),	// V_OR_B32_sdwa_vi
    UINT64_C(3608215552),	// V_PACK_B32_F16_gfx10
    UINT64_C(3533701120),	// V_PACK_B32_F16_vi
    UINT64_C(3614900224),	// V_PERMLANE16_B32_gfx10
    UINT64_C(3614965760),	// V_PERMLANEX16_B32_gfx10
    UINT64_C(3611557888),	// V_PERM_B32_gfx10
    UINT64_C(3521970176),	// V_PERM_B32_vi
    UINT64_C(2113943040),	// V_PIPEFLUSH_e32_gfx10
    UINT64_C(3583705088),	// V_PIPEFLUSH_e64_gfx10
    UINT64_C(2113943289),	// V_PIPEFLUSH_sdwa_gfx10
    UINT64_C(3423535104),	// V_PK_ADD_F16_gfx10
    UINT64_C(3549364224),	// V_PK_ADD_F16_vi
    UINT64_C(3422683136),	// V_PK_ADD_I16_gfx10
    UINT64_C(3548512256),	// V_PK_ADD_I16_vi
    UINT64_C(3423207424),	// V_PK_ADD_U16_gfx10
    UINT64_C(3549036544),	// V_PK_ADD_U16_vi
    UINT64_C(3422945280),	// V_PK_ASHRREV_I16_gfx10
    UINT64_C(3548774400),	// V_PK_ASHRREV_I16_vi
    UINT64_C(2013265920),	// V_PK_FMAC_F16_e32_gfx10
    UINT64_C(2013265920),	// V_PK_FMAC_F16_e32_vi
    UINT64_C(3423469568),	// V_PK_FMA_F16_gfx10
    UINT64_C(3549298688),	// V_PK_FMA_F16_vi
    UINT64_C(3422814208),	// V_PK_LSHLREV_B16_gfx10
    UINT64_C(3548643328),	// V_PK_LSHLREV_B16_vi
    UINT64_C(3422879744),	// V_PK_LSHRREV_B16_gfx10
    UINT64_C(3548708864),	// V_PK_LSHRREV_B16_vi
    UINT64_C(3422552064),	// V_PK_MAD_I16_gfx10
    UINT64_C(3548381184),	// V_PK_MAD_I16_vi
    UINT64_C(3423141888),	// V_PK_MAD_U16_gfx10
    UINT64_C(3548971008),	// V_PK_MAD_U16_vi
    UINT64_C(3423731712),	// V_PK_MAX_F16_gfx10
    UINT64_C(3549560832),	// V_PK_MAX_F16_vi
    UINT64_C(3423010816),	// V_PK_MAX_I16_gfx10
    UINT64_C(3548839936),	// V_PK_MAX_I16_vi
    UINT64_C(3423338496),	// V_PK_MAX_U16_gfx10
    UINT64_C(3549167616),	// V_PK_MAX_U16_vi
    UINT64_C(3423666176),	// V_PK_MIN_F16_gfx10
    UINT64_C(3549495296),	// V_PK_MIN_F16_vi
    UINT64_C(3423076352),	// V_PK_MIN_I16_gfx10
    UINT64_C(3548905472),	// V_PK_MIN_I16_vi
    UINT64_C(3423404032),	// V_PK_MIN_U16_gfx10
    UINT64_C(3549233152),	// V_PK_MIN_U16_vi
    UINT64_C(3423600640),	// V_PK_MUL_F16_gfx10
    UINT64_C(3549429760),	// V_PK_MUL_F16_vi
    UINT64_C(3422617600),	// V_PK_MUL_LO_U16_gfx10
    UINT64_C(3548446720),	// V_PK_MUL_LO_U16_vi
    UINT64_C(3422748672),	// V_PK_SUB_I16_gfx10
    UINT64_C(3548577792),	// V_PK_SUB_I16_vi
    UINT64_C(3423272960),	// V_PK_SUB_U16_gfx10
    UINT64_C(3549102080),	// V_PK_SUB_U16_vi
    UINT64_C(3581018112),	// V_QSAD_PK_U16_U8_gfx10
    UINT64_C(3538157568),	// V_QSAD_PK_U16_U8_gfx7
    UINT64_C(3521445888),	// V_QSAD_PK_U16_U8_vi
    UINT64_C(2113949696),	// V_RCP_CLAMP_F32_e32_gfx6_gfx7
    UINT64_C(3545235456),	// V_RCP_CLAMP_F32_e64_gfx6_gfx7
    UINT64_C(2113953792),	// V_RCP_CLAMP_F64_e32_gfx6_gfx7
    UINT64_C(3546284032),	// V_RCP_CLAMP_F64_e64_gfx6_gfx7
    UINT64_C(2113972224),	// V_RCP_F16_dpp8_gfx10
    UINT64_C(2113972474),	// V_RCP_F16_dpp_gfx10
    UINT64_C(2113960698),	// V_RCP_F16_dpp_vi
    UINT64_C(2113972224),	// V_RCP_F16_e32_gfx10
    UINT64_C(2113960448),	// V_RCP_F16_e32_vi
    UINT64_C(3587440640),	// V_RCP_F16_e64_gfx10
    UINT64_C(3514630144),	// V_RCP_F16_e64_vi
    UINT64_C(2113972473),	// V_RCP_F16_sdwa_gfx10
    UINT64_C(2113960697),	// V_RCP_F16_sdwa_gfx9
    UINT64_C(2113960697),	// V_RCP_F16_sdwa_vi
    UINT64_C(2113950720),	// V_RCP_F32_dpp8_gfx10
    UINT64_C(2113950970),	// V_RCP_F32_dpp_gfx10
    UINT64_C(2113946874),	// V_RCP_F32_dpp_vi
    UINT64_C(2113950720),	// V_RCP_F32_e32_gfx10
    UINT64_C(2113950720),	// V_RCP_F32_e32_gfx6_gfx7
    UINT64_C(2113946624),	// V_RCP_F32_e32_vi
    UINT64_C(3584688128),	// V_RCP_F32_e64_gfx10
    UINT64_C(3545497600),	// V_RCP_F32_e64_gfx6_gfx7
    UINT64_C(3512860672),	// V_RCP_F32_e64_vi
    UINT64_C(2113950969),	// V_RCP_F32_sdwa_gfx10
    UINT64_C(2113946873),	// V_RCP_F32_sdwa_gfx9
    UINT64_C(2113946873),	// V_RCP_F32_sdwa_vi
    UINT64_C(2113953280),	// V_RCP_F64_e32_gfx10
    UINT64_C(2113953280),	// V_RCP_F64_e32_gfx6_gfx7
    UINT64_C(2113948160),	// V_RCP_F64_e32_vi
    UINT64_C(3585015808),	// V_RCP_F64_e64_gfx10
    UINT64_C(3546152960),	// V_RCP_F64_e64_gfx6_gfx7
    UINT64_C(3513057280),	// V_RCP_F64_e64_vi
    UINT64_C(2113951232),	// V_RCP_IFLAG_F32_dpp8_gfx10
    UINT64_C(2113951482),	// V_RCP_IFLAG_F32_dpp_gfx10
    UINT64_C(2113947386),	// V_RCP_IFLAG_F32_dpp_vi
    UINT64_C(2113951232),	// V_RCP_IFLAG_F32_e32_gfx10
    UINT64_C(2113951232),	// V_RCP_IFLAG_F32_e32_gfx6_gfx7
    UINT64_C(2113947136),	// V_RCP_IFLAG_F32_e32_vi
    UINT64_C(3584753664),	// V_RCP_IFLAG_F32_e64_gfx10
    UINT64_C(3545628672),	// V_RCP_IFLAG_F32_e64_gfx6_gfx7
    UINT64_C(3512926208),	// V_RCP_IFLAG_F32_e64_vi
    UINT64_C(2113951481),	// V_RCP_IFLAG_F32_sdwa_gfx10
    UINT64_C(2113947385),	// V_RCP_IFLAG_F32_sdwa_gfx9
    UINT64_C(2113947385),	// V_RCP_IFLAG_F32_sdwa_vi
    UINT64_C(2113950208),	// V_RCP_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(3545366528),	// V_RCP_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(2113930240),	// V_READFIRSTLANE_B32
    UINT64_C(3613392896),	// V_READLANE_B32_gfx10
    UINT64_C(33554432),	// V_READLANE_B32_gfx6_gfx7
    UINT64_C(3532193792),	// V_READLANE_B32_vi
    UINT64_C(2113977344),	// V_RNDNE_F16_dpp8_gfx10
    UINT64_C(2113977594),	// V_RNDNE_F16_dpp_gfx10
    UINT64_C(2113965818),	// V_RNDNE_F16_dpp_vi
    UINT64_C(2113977344),	// V_RNDNE_F16_e32_gfx10
    UINT64_C(2113965568),	// V_RNDNE_F16_e32_vi
    UINT64_C(3588096000),	// V_RNDNE_F16_e64_gfx10
    UINT64_C(3515285504),	// V_RNDNE_F16_e64_vi
    UINT64_C(2113977593),	// V_RNDNE_F16_sdwa_gfx10
    UINT64_C(2113965817),	// V_RNDNE_F16_sdwa_gfx9
    UINT64_C(2113965817),	// V_RNDNE_F16_sdwa_vi
    UINT64_C(2113947136),	// V_RNDNE_F32_dpp8_gfx10
    UINT64_C(2113947386),	// V_RNDNE_F32_dpp_gfx10
    UINT64_C(2113944826),	// V_RNDNE_F32_dpp_vi
    UINT64_C(2113947136),	// V_RNDNE_F32_e32_gfx10
    UINT64_C(2113947136),	// V_RNDNE_F32_e32_gfx6_gfx7
    UINT64_C(2113944576),	// V_RNDNE_F32_e32_vi
    UINT64_C(3584229376),	// V_RNDNE_F32_e64_gfx10
    UINT64_C(3544580096),	// V_RNDNE_F32_e64_gfx6_gfx7
    UINT64_C(3512598528),	// V_RNDNE_F32_e64_vi
    UINT64_C(2113947385),	// V_RNDNE_F32_sdwa_gfx10
    UINT64_C(2113944825),	// V_RNDNE_F32_sdwa_gfx9
    UINT64_C(2113944825),	// V_RNDNE_F32_sdwa_vi
    UINT64_C(2113942016),	// V_RNDNE_F64_e32_gfx10
    UINT64_C(2113942016),	// V_RNDNE_F64_e32_gfx7
    UINT64_C(2113942016),	// V_RNDNE_F64_e32_vi
    UINT64_C(3583574016),	// V_RNDNE_F64_e64_gfx10
    UINT64_C(3543269376),	// V_RNDNE_F64_e64_gfx7
    UINT64_C(3512270848),	// V_RNDNE_F64_e64_vi
    UINT64_C(2113951744),	// V_RSQ_CLAMP_F32_e32_gfx6_gfx7
    UINT64_C(3545759744),	// V_RSQ_CLAMP_F32_e64_gfx6_gfx7
    UINT64_C(2113954816),	// V_RSQ_CLAMP_F64_e32_gfx6_gfx7
    UINT64_C(3546546176),	// V_RSQ_CLAMP_F64_e64_gfx6_gfx7
    UINT64_C(2113973248),	// V_RSQ_F16_dpp8_gfx10
    UINT64_C(2113973498),	// V_RSQ_F16_dpp_gfx10
    UINT64_C(2113961722),	// V_RSQ_F16_dpp_vi
    UINT64_C(2113973248),	// V_RSQ_F16_e32_gfx10
    UINT64_C(2113961472),	// V_RSQ_F16_e32_vi
    UINT64_C(3587571712),	// V_RSQ_F16_e64_gfx10
    UINT64_C(3514761216),	// V_RSQ_F16_e64_vi
    UINT64_C(2113973497),	// V_RSQ_F16_sdwa_gfx10
    UINT64_C(2113961721),	// V_RSQ_F16_sdwa_gfx9
    UINT64_C(2113961721),	// V_RSQ_F16_sdwa_vi
    UINT64_C(2113952768),	// V_RSQ_F32_dpp8_gfx10
    UINT64_C(2113953018),	// V_RSQ_F32_dpp_gfx10
    UINT64_C(2113947898),	// V_RSQ_F32_dpp_vi
    UINT64_C(2113952768),	// V_RSQ_F32_e32_gfx10
    UINT64_C(2113952768),	// V_RSQ_F32_e32_gfx6_gfx7
    UINT64_C(2113947648),	// V_RSQ_F32_e32_vi
    UINT64_C(3584950272),	// V_RSQ_F32_e64_gfx10
    UINT64_C(3546021888),	// V_RSQ_F32_e64_gfx6_gfx7
    UINT64_C(3512991744),	// V_RSQ_F32_e64_vi
    UINT64_C(2113953017),	// V_RSQ_F32_sdwa_gfx10
    UINT64_C(2113947897),	// V_RSQ_F32_sdwa_gfx9
    UINT64_C(2113947897),	// V_RSQ_F32_sdwa_vi
    UINT64_C(2113954304),	// V_RSQ_F64_e32_gfx10
    UINT64_C(2113954304),	// V_RSQ_F64_e32_gfx6_gfx7
    UINT64_C(2113948672),	// V_RSQ_F64_e32_vi
    UINT64_C(3585146880),	// V_RSQ_F64_e64_gfx10
    UINT64_C(3546415104),	// V_RSQ_F64_e64_gfx6_gfx7
    UINT64_C(3513122816),	// V_RSQ_F64_e64_vi
    UINT64_C(2113952256),	// V_RSQ_LEGACY_F32_e32_gfx6_gfx7
    UINT64_C(3545890816),	// V_RSQ_LEGACY_F32_e64_gfx6_gfx7
    UINT64_C(3579510784),	// V_SAD_HI_U8_gfx10
    UINT64_C(3535142912),	// V_SAD_HI_U8_gfx6_gfx7
    UINT64_C(3520724992),	// V_SAD_HI_U8_vi
    UINT64_C(3579576320),	// V_SAD_U16_gfx10
    UINT64_C(3535273984),	// V_SAD_U16_gfx6_gfx7
    UINT64_C(3520790528),	// V_SAD_U16_vi
    UINT64_C(3579641856),	// V_SAD_U32_gfx10
    UINT64_C(3535405056),	// V_SAD_U32_gfx6_gfx7
    UINT64_C(3520856064),	// V_SAD_U32_vi
    UINT64_C(3579445248),	// V_SAD_U8_gfx10
    UINT64_C(3535011840),	// V_SAD_U8_gfx6_gfx7
    UINT64_C(3520659456),	// V_SAD_U8_vi
    UINT64_C(2113979392),	// V_SAT_PK_U8_I16_dpp8_gfx10
    UINT64_C(2113979642),	// V_SAT_PK_U8_I16_dpp_gfx10
    UINT64_C(2113969914),	// V_SAT_PK_U8_I16_dpp_vi
    UINT64_C(2113979392),	// V_SAT_PK_U8_I16_e32_gfx10
    UINT64_C(2113969664),	// V_SAT_PK_U8_I16_e32_vi
    UINT64_C(3588358144),	// V_SAT_PK_U8_I16_e64_gfx10
    UINT64_C(3515809792),	// V_SAT_PK_U8_I16_e64_vi
    UINT64_C(2113979641),	// V_SAT_PK_U8_I16_sdwa_gfx10
    UINT64_C(2113969913),	// V_SAT_PK_U8_I16_sdwa_gfx9
    UINT64_C(2113969913),	// V_SAT_PK_U8_I16_sdwa_vi
    UINT64_C(2113957626),	// V_SCREEN_PARTITION_4SE_B32_dpp_gfx9
    UINT64_C(2113957376),	// V_SCREEN_PARTITION_4SE_B32_e32_vi
    UINT64_C(3514236928),	// V_SCREEN_PARTITION_4SE_B32_e64_vi
    UINT64_C(2113957625),	// V_SCREEN_PARTITION_4SE_B32_sdwa_gfx9
    UINT64_C(2113978368),	// V_SIN_F16_dpp8_gfx10
    UINT64_C(2113978618),	// V_SIN_F16_dpp_gfx10
    UINT64_C(2113966842),	// V_SIN_F16_dpp_vi
    UINT64_C(2113978368),	// V_SIN_F16_e32_gfx10
    UINT64_C(2113966592),	// V_SIN_F16_e32_vi
    UINT64_C(3588227072),	// V_SIN_F16_e64_gfx10
    UINT64_C(3515416576),	// V_SIN_F16_e64_vi
    UINT64_C(2113978617),	// V_SIN_F16_sdwa_gfx10
    UINT64_C(2113966841),	// V_SIN_F16_sdwa_gfx9
    UINT64_C(2113966841),	// V_SIN_F16_sdwa_vi
    UINT64_C(2113956352),	// V_SIN_F32_dpp8_gfx10
    UINT64_C(2113956602),	// V_SIN_F32_dpp_gfx10
    UINT64_C(2113950458),	// V_SIN_F32_dpp_vi
    UINT64_C(2113956352),	// V_SIN_F32_e32_gfx10
    UINT64_C(2113956352),	// V_SIN_F32_e32_gfx6_gfx7
    UINT64_C(2113950208),	// V_SIN_F32_e32_vi
    UINT64_C(3585409024),	// V_SIN_F32_e64_gfx10
    UINT64_C(3546939392),	// V_SIN_F32_e64_gfx6_gfx7
    UINT64_C(3513319424),	// V_SIN_F32_e64_vi
    UINT64_C(2113956601),	// V_SIN_F32_sdwa_gfx10
    UINT64_C(2113950457),	// V_SIN_F32_sdwa_gfx9
    UINT64_C(2113950457),	// V_SIN_F32_sdwa_vi
    UINT64_C(2113972736),	// V_SQRT_F16_dpp8_gfx10
    UINT64_C(2113972986),	// V_SQRT_F16_dpp_gfx10
    UINT64_C(2113961210),	// V_SQRT_F16_dpp_vi
    UINT64_C(2113972736),	// V_SQRT_F16_e32_gfx10
    UINT64_C(2113960960),	// V_SQRT_F16_e32_vi
    UINT64_C(3587506176),	// V_SQRT_F16_e64_gfx10
    UINT64_C(3514695680),	// V_SQRT_F16_e64_vi
    UINT64_C(2113972985),	// V_SQRT_F16_sdwa_gfx10
    UINT64_C(2113961209),	// V_SQRT_F16_sdwa_gfx9
    UINT64_C(2113961209),	// V_SQRT_F16_sdwa_vi
    UINT64_C(2113955328),	// V_SQRT_F32_dpp8_gfx10
    UINT64_C(2113955578),	// V_SQRT_F32_dpp_gfx10
    UINT64_C(2113949434),	// V_SQRT_F32_dpp_vi
    UINT64_C(2113955328),	// V_SQRT_F32_e32_gfx10
    UINT64_C(2113955328),	// V_SQRT_F32_e32_gfx6_gfx7
    UINT64_C(2113949184),	// V_SQRT_F32_e32_vi
    UINT64_C(3585277952),	// V_SQRT_F32_e64_gfx10
    UINT64_C(3546677248),	// V_SQRT_F32_e64_gfx6_gfx7
    UINT64_C(3513188352),	// V_SQRT_F32_e64_vi
    UINT64_C(2113955577),	// V_SQRT_F32_sdwa_gfx10
    UINT64_C(2113949433),	// V_SQRT_F32_sdwa_gfx9
    UINT64_C(2113949433),	// V_SQRT_F32_sdwa_vi
    UINT64_C(2113955840),	// V_SQRT_F64_e32_gfx10
    UINT64_C(2113955840),	// V_SQRT_F64_e32_gfx6_gfx7
    UINT64_C(2113949696),	// V_SQRT_F64_e32_vi
    UINT64_C(3585343488),	// V_SQRT_F64_e64_gfx10
    UINT64_C(3546808320),	// V_SQRT_F64_e64_gfx6_gfx7
    UINT64_C(3513253888),	// V_SQRT_F64_e64_vi
    UINT64_C(1006633210),	// V_SUBBREV_CO_U32_dpp_gfx9
    UINT64_C(1006632960),	// V_SUBBREV_CO_U32_e32_gfx9
    UINT64_C(3508404224),	// V_SUBBREV_CO_U32_e64_gfx9
    UINT64_C(1006633209),	// V_SUBBREV_CO_U32_sdwa_gfx9
    UINT64_C(1006633210),	// V_SUBBREV_U32_dpp_vi
    UINT64_C(1409286144),	// V_SUBBREV_U32_e32_gfx6_gfx7
    UINT64_C(1006632960),	// V_SUBBREV_U32_e32_vi
    UINT64_C(3528720384),	// V_SUBBREV_U32_e64_gfx6_gfx7
    UINT64_C(3508404224),	// V_SUBBREV_U32_e64_vi
    UINT64_C(1006633209),	// V_SUBBREV_U32_sdwa_vi
    UINT64_C(973078778),	// V_SUBB_CO_U32_dpp_gfx9
    UINT64_C(973078528),	// V_SUBB_CO_U32_e32_gfx9
    UINT64_C(3508338688),	// V_SUBB_CO_U32_e64_gfx9
    UINT64_C(973078777),	// V_SUBB_CO_U32_sdwa_gfx9
    UINT64_C(973078778),	// V_SUBB_U32_dpp_vi
    UINT64_C(1375731712),	// V_SUBB_U32_e32_gfx6_gfx7
    UINT64_C(973078528),	// V_SUBB_U32_e32_vi
    UINT64_C(3528589312),	// V_SUBB_U32_e64_gfx6_gfx7
    UINT64_C(3508338688),	// V_SUBB_U32_e64_vi
    UINT64_C(973078777),	// V_SUBB_U32_sdwa_vi
    UINT64_C(1409286144),	// V_SUBREV_CO_CI_U32_dpp8_gfx10
    UINT64_C(1409286144),	// V_SUBREV_CO_CI_U32_dpp8_w32_gfx10
    UINT64_C(1409286144),	// V_SUBREV_CO_CI_U32_dpp8_w64_gfx10
    UINT64_C(1409286394),	// V_SUBREV_CO_CI_U32_dpp_gfx10
    UINT64_C(1409286394),	// V_SUBREV_CO_CI_U32_dpp_w32_gfx10
    UINT64_C(1409286394),	// V_SUBREV_CO_CI_U32_dpp_w64_gfx10
    UINT64_C(1409286144),	// V_SUBREV_CO_CI_U32_e32_gfx10
    UINT64_C(3576299520),	// V_SUBREV_CO_CI_U32_e64_gfx10
    UINT64_C(1409286393),	// V_SUBREV_CO_CI_U32_sdwa_gfx10
    UINT64_C(1409286393),	// V_SUBREV_CO_CI_U32_sdwa_w32_gfx10
    UINT64_C(1409286393),	// V_SUBREV_CO_CI_U32_sdwa_w64_gfx10
    UINT64_C(905969914),	// V_SUBREV_CO_U32_dpp_gfx9
    UINT64_C(905969664),	// V_SUBREV_CO_U32_e32_gfx9
    UINT64_C(3608739840),	// V_SUBREV_CO_U32_e64_gfx10
    UINT64_C(3508207616),	// V_SUBREV_CO_U32_e64_gfx9
    UINT64_C(905969913),	// V_SUBREV_CO_U32_sdwa_gfx9
    UINT64_C(1744830464),	// V_SUBREV_F16_dpp8_gfx10
    UINT64_C(1744830714),	// V_SUBREV_F16_dpp_gfx10
    UINT64_C(1107296506),	// V_SUBREV_F16_dpp_vi
    UINT64_C(1744830464),	// V_SUBREV_F16_e32_gfx10
    UINT64_C(1107296256),	// V_SUBREV_F16_e32_vi
    UINT64_C(3576954880),	// V_SUBREV_F16_e64_gfx10
    UINT64_C(3508600832),	// V_SUBREV_F16_e64_vi
    UINT64_C(1744830713),	// V_SUBREV_F16_sdwa_gfx10
    UINT64_C(1107296505),	// V_SUBREV_F16_sdwa_gfx9
    UINT64_C(1107296505),	// V_SUBREV_F16_sdwa_vi
    UINT64_C(167772160),	// V_SUBREV_F32_dpp8_gfx10
    UINT64_C(167772410),	// V_SUBREV_F32_dpp_gfx10
    UINT64_C(100663546),	// V_SUBREV_F32_dpp_vi
    UINT64_C(167772160),	// V_SUBREV_F32_e32_gfx10
    UINT64_C(167772160),	// V_SUBREV_F32_e32_gfx6_gfx7
    UINT64_C(100663296),	// V_SUBREV_F32_e32_vi
    UINT64_C(3573874688),	// V_SUBREV_F32_e64_gfx10
    UINT64_C(3523870720),	// V_SUBREV_F32_e64_gfx6_gfx7
    UINT64_C(3506634752),	// V_SUBREV_F32_e64_vi
    UINT64_C(167772409),	// V_SUBREV_F32_sdwa_gfx10
    UINT64_C(100663545),	// V_SUBREV_F32_sdwa_gfx9
    UINT64_C(100663545),	// V_SUBREV_F32_sdwa_vi
    UINT64_C(1308622848),	// V_SUBREV_I32_e32_gfx6_gfx7
    UINT64_C(3528327168),	// V_SUBREV_I32_e64_gfx6_gfx7
    UINT64_C(1308622848),	// V_SUBREV_NC_U32_dpp8_gfx10
    UINT64_C(1308623098),	// V_SUBREV_NC_U32_dpp_gfx10
    UINT64_C(1308622848),	// V_SUBREV_NC_U32_e32_gfx10
    UINT64_C(3576102912),	// V_SUBREV_NC_U32_e64_gfx10
    UINT64_C(1308623097),	// V_SUBREV_NC_U32_sdwa_gfx10
    UINT64_C(1342177530),	// V_SUBREV_U16_dpp_vi
    UINT64_C(1342177280),	// V_SUBREV_U16_e32_vi
    UINT64_C(3509059584),	// V_SUBREV_U16_e64_vi
    UINT64_C(1342177529),	// V_SUBREV_U16_sdwa_gfx9
    UINT64_C(1342177529),	// V_SUBREV_U16_sdwa_vi
    UINT64_C(1811939578),	// V_SUBREV_U32_dpp_gfx9
    UINT64_C(905969914),	// V_SUBREV_U32_dpp_vi
    UINT64_C(1811939328),	// V_SUBREV_U32_e32_gfx9
    UINT64_C(905969664),	// V_SUBREV_U32_e32_vi
    UINT64_C(3509977088),	// V_SUBREV_U32_e64_gfx9
    UINT64_C(3508207616),	// V_SUBREV_U32_e64_vi
    UINT64_C(1811939577),	// V_SUBREV_U32_sdwa_gfx9
    UINT64_C(905969913),	// V_SUBREV_U32_sdwa_vi
    UINT64_C(1375731712),	// V_SUB_CO_CI_U32_dpp8_gfx10
    UINT64_C(1375731712),	// V_SUB_CO_CI_U32_dpp8_w32_gfx10
    UINT64_C(1375731712),	// V_SUB_CO_CI_U32_dpp8_w64_gfx10
    UINT64_C(1375731962),	// V_SUB_CO_CI_U32_dpp_gfx10
    UINT64_C(1375731962),	// V_SUB_CO_CI_U32_dpp_w32_gfx10
    UINT64_C(1375731962),	// V_SUB_CO_CI_U32_dpp_w64_gfx10
    UINT64_C(1375731712),	// V_SUB_CO_CI_U32_e32_gfx10
    UINT64_C(3576233984),	// V_SUB_CO_CI_U32_e64_gfx10
    UINT64_C(1375731961),	// V_SUB_CO_CI_U32_sdwa_gfx10
    UINT64_C(1375731961),	// V_SUB_CO_CI_U32_sdwa_w32_gfx10
    UINT64_C(1375731961),	// V_SUB_CO_CI_U32_sdwa_w64_gfx10
    UINT64_C(872415482),	// V_SUB_CO_U32_dpp_gfx9
    UINT64_C(872415232),	// V_SUB_CO_U32_e32_gfx9
    UINT64_C(3608150016),	// V_SUB_CO_U32_e64_gfx10
    UINT64_C(3508142080),	// V_SUB_CO_U32_e64_gfx9
    UINT64_C(872415481),	// V_SUB_CO_U32_sdwa_gfx9
    UINT64_C(1711276032),	// V_SUB_F16_dpp8_gfx10
    UINT64_C(1711276282),	// V_SUB_F16_dpp_gfx10
    UINT64_C(1073742074),	// V_SUB_F16_dpp_vi
    UINT64_C(1711276032),	// V_SUB_F16_e32_gfx10
    UINT64_C(1073741824),	// V_SUB_F16_e32_vi
    UINT64_C(3576889344),	// V_SUB_F16_e64_gfx10
    UINT64_C(3508535296),	// V_SUB_F16_e64_vi
    UINT64_C(1711276281),	// V_SUB_F16_sdwa_gfx10
    UINT64_C(1073742073),	// V_SUB_F16_sdwa_gfx9
    UINT64_C(1073742073),	// V_SUB_F16_sdwa_vi
    UINT64_C(134217728),	// V_SUB_F32_dpp8_gfx10
    UINT64_C(134217978),	// V_SUB_F32_dpp_gfx10
    UINT64_C(67109114),	// V_SUB_F32_dpp_vi
    UINT64_C(134217728),	// V_SUB_F32_e32_gfx10
    UINT64_C(134217728),	// V_SUB_F32_e32_gfx6_gfx7
    UINT64_C(67108864),	// V_SUB_F32_e32_vi
    UINT64_C(3573809152),	// V_SUB_F32_e64_gfx10
    UINT64_C(3523739648),	// V_SUB_F32_e64_gfx6_gfx7
    UINT64_C(3506569216),	// V_SUB_F32_e64_vi
    UINT64_C(134217977),	// V_SUB_F32_sdwa_gfx10
    UINT64_C(67109113),	// V_SUB_F32_sdwa_gfx9
    UINT64_C(67109113),	// V_SUB_F32_sdwa_vi
    UINT64_C(3533635584),	// V_SUB_I16_vi
    UINT64_C(1275068416),	// V_SUB_I32_e32_gfx6_gfx7
    UINT64_C(3528196096),	// V_SUB_I32_e64_gfx6_gfx7
    UINT64_C(3533504512),	// V_SUB_I32_gfx9_gfx9
    UINT64_C(3608018944),	// V_SUB_NC_I16_gfx10
    UINT64_C(3614834688),	// V_SUB_NC_I32_gfx10
    UINT64_C(3607363584),	// V_SUB_NC_U16_gfx10
    UINT64_C(1275068416),	// V_SUB_NC_U32_dpp8_gfx10
    UINT64_C(1275068666),	// V_SUB_NC_U32_dpp_gfx10
    UINT64_C(1275068416),	// V_SUB_NC_U32_e32_gfx10
    UINT64_C(3576037376),	// V_SUB_NC_U32_e64_gfx10
    UINT64_C(1275068665),	// V_SUB_NC_U32_sdwa_gfx10
    UINT64_C(1308623098),	// V_SUB_U16_dpp_vi
    UINT64_C(1308622848),	// V_SUB_U16_e32_vi
    UINT64_C(3508994048),	// V_SUB_U16_e64_vi
    UINT64_C(1308623097),	// V_SUB_U16_sdwa_gfx9
    UINT64_C(1308623097),	// V_SUB_U16_sdwa_vi
    UINT64_C(1778385146),	// V_SUB_U32_dpp_gfx9
    UINT64_C(872415482),	// V_SUB_U32_dpp_vi
    UINT64_C(1778384896),	// V_SUB_U32_e32_gfx9
    UINT64_C(872415232),	// V_SUB_U32_e32_vi
    UINT64_C(3509911552),	// V_SUB_U32_e64_gfx9
    UINT64_C(3508142080),	// V_SUB_U32_e64_vi
    UINT64_C(1778385145),	// V_SUB_U32_sdwa_gfx9
    UINT64_C(872415481),	// V_SUB_U32_sdwa_vi
    UINT64_C(2113982464),	// V_SWAPREL_B32_gfx10
    UINT64_C(2113980928),	// V_SWAP_B32_gfx10
    UINT64_C(2113970688),	// V_SWAP_B32_vi
    UINT64_C(3581149184),	// V_TRIG_PREOP_F64_gfx10
    UINT64_C(3538419712),	// V_TRIG_PREOP_F64_gfx6_gfx7
    UINT64_C(3532783616),	// V_TRIG_PREOP_F64_vi
    UINT64_C(2113976832),	// V_TRUNC_F16_dpp8_gfx10
    UINT64_C(2113977082),	// V_TRUNC_F16_dpp_gfx10
    UINT64_C(2113965306),	// V_TRUNC_F16_dpp_vi
    UINT64_C(2113976832),	// V_TRUNC_F16_e32_gfx10
    UINT64_C(2113965056),	// V_TRUNC_F16_e32_vi
    UINT64_C(3588030464),	// V_TRUNC_F16_e64_gfx10
    UINT64_C(3515219968),	// V_TRUNC_F16_e64_vi
    UINT64_C(2113977081),	// V_TRUNC_F16_sdwa_gfx10
    UINT64_C(2113965305),	// V_TRUNC_F16_sdwa_gfx9
    UINT64_C(2113965305),	// V_TRUNC_F16_sdwa_vi
    UINT64_C(2113946112),	// V_TRUNC_F32_dpp8_gfx10
    UINT64_C(2113946362),	// V_TRUNC_F32_dpp_gfx10
    UINT64_C(2113943802),	// V_TRUNC_F32_dpp_vi
    UINT64_C(2113946112),	// V_TRUNC_F32_e32_gfx10
    UINT64_C(2113946112),	// V_TRUNC_F32_e32_gfx6_gfx7
    UINT64_C(2113943552),	// V_TRUNC_F32_e32_vi
    UINT64_C(3584098304),	// V_TRUNC_F32_e64_gfx10
    UINT64_C(3544317952),	// V_TRUNC_F32_e64_gfx6_gfx7
    UINT64_C(3512467456),	// V_TRUNC_F32_e64_vi
    UINT64_C(2113946361),	// V_TRUNC_F32_sdwa_gfx10
    UINT64_C(2113943801),	// V_TRUNC_F32_sdwa_gfx9
    UINT64_C(2113943801),	// V_TRUNC_F32_sdwa_vi
    UINT64_C(2113940992),	// V_TRUNC_F64_e32_gfx10
    UINT64_C(2113940992),	// V_TRUNC_F64_e32_gfx7
    UINT64_C(2113940992),	// V_TRUNC_F64_e32_vi
    UINT64_C(3583442944),	// V_TRUNC_F64_e64_gfx10
    UINT64_C(3543007232),	// V_TRUNC_F64_e64_gfx7
    UINT64_C(3512139776),	// V_TRUNC_F64_e64_vi
    UINT64_C(3613458432),	// V_WRITELANE_B32_gfx10
    UINT64_C(67108864),	// V_WRITELANE_B32_gfx6_gfx7
    UINT64_C(3532259328),	// V_WRITELANE_B32_vi
    UINT64_C(3611623424),	// V_XAD_U32_gfx10
    UINT64_C(3522363392),	// V_XAD_U32_vi
    UINT64_C(1006632960),	// V_XNOR_B32_dpp8_gfx10
    UINT64_C(1006633210),	// V_XNOR_B32_dpp_gfx10
    UINT64_C(2046820602),	// V_XNOR_B32_dpp_vi
    UINT64_C(1006632960),	// V_XNOR_B32_e32_gfx10
    UINT64_C(2046820352),	// V_XNOR_B32_e32_vi
    UINT64_C(3575513088),	// V_XNOR_B32_e64_gfx10
    UINT64_C(3510435840),	// V_XNOR_B32_e64_vi
    UINT64_C(1006633209),	// V_XNOR_B32_sdwa_gfx10
    UINT64_C(2046820601),	// V_XNOR_B32_sdwa_gfx9
    UINT64_C(2046820601),	// V_XNOR_B32_sdwa_vi
    UINT64_C(3581411328),	// V_XOR3_B32_gfx10
    UINT64_C(973078528),	// V_XOR_B32_dpp8_gfx10
    UINT64_C(973078778),	// V_XOR_B32_dpp_gfx10
    UINT64_C(704643322),	// V_XOR_B32_dpp_vi
    UINT64_C(973078528),	// V_XOR_B32_e32_gfx10
    UINT64_C(973078528),	// V_XOR_B32_e32_gfx6_gfx7
    UINT64_C(704643072),	// V_XOR_B32_e32_vi
    UINT64_C(3575447552),	// V_XOR_B32_e64_gfx10
    UINT64_C(3527016448),	// V_XOR_B32_e64_gfx6_gfx7
    UINT64_C(3507814400),	// V_XOR_B32_e64_vi
    UINT64_C(973078777),	// V_XOR_B32_sdwa_gfx10
    UINT64_C(704643321),	// V_XOR_B32_sdwa_gfx9
    UINT64_C(704643321),	// V_XOR_B32_sdwa_vi
    UINT64_C(0)
  };
  const unsigned opcode = MI.getOpcode();
  uint64_t Value = InstBits[opcode];
  uint64_t op = 0;
  (void)op;  // suppress warning
  switch (opcode) {
    case AMDGPU::BUFFER_GL0_INV_gfx10:
    case AMDGPU::BUFFER_GL1_INV_gfx10:
    case AMDGPU::BUFFER_WBINVL1_SC_gfx6:
    case AMDGPU::BUFFER_WBINVL1_VOL_gfx7:
    case AMDGPU::BUFFER_WBINVL1_VOL_vi:
    case AMDGPU::BUFFER_WBINVL1_gfx6_gfx7:
    case AMDGPU::BUFFER_WBINVL1_vi:
    case AMDGPU::DS_NOP_gfx10:
    case AMDGPU::DS_NOP_gfx6_gfx7:
    case AMDGPU::DS_NOP_vi:
    case AMDGPU::S_BARRIER:
    case AMDGPU::S_CODE_END:
    case AMDGPU::S_DCACHE_INV_VOL_ci:
    case AMDGPU::S_DCACHE_INV_VOL_vi:
    case AMDGPU::S_DCACHE_INV_gfx10:
    case AMDGPU::S_DCACHE_INV_si:
    case AMDGPU::S_DCACHE_INV_vi:
    case AMDGPU::S_DCACHE_WB_VOL_vi:
    case AMDGPU::S_DCACHE_WB_gfx10:
    case AMDGPU::S_DCACHE_WB_vi:
    case AMDGPU::S_ENDPGM_ORDERED_PS_DONE:
    case AMDGPU::S_ENDPGM_SAVED:
    case AMDGPU::S_GL1_INV_gfx10:
    case AMDGPU::S_ICACHE_INV:
    case AMDGPU::S_SET_GPR_IDX_OFF:
    case AMDGPU::S_TTRACEDATA:
    case AMDGPU::S_WAITCNT_IDLE:
    case AMDGPU::S_WAKEUP:
    case AMDGPU::V_CLREXCP_e32_gfx10:
    case AMDGPU::V_CLREXCP_e32_gfx6_gfx7:
    case AMDGPU::V_CLREXCP_e32_vi:
    case AMDGPU::V_CLREXCP_e64_gfx10:
    case AMDGPU::V_CLREXCP_e64_gfx6_gfx7:
    case AMDGPU::V_CLREXCP_e64_vi:
    case AMDGPU::V_NOP_e32_gfx10:
    case AMDGPU::V_NOP_e32_gfx6_gfx7:
    case AMDGPU::V_NOP_e32_vi:
    case AMDGPU::V_NOP_e64_gfx10:
    case AMDGPU::V_NOP_e64_gfx6_gfx7:
    case AMDGPU::V_NOP_e64_vi:
    case AMDGPU::V_NOP_sdwa_gfx10:
    case AMDGPU::V_NOP_sdwa_gfx9:
    case AMDGPU::V_NOP_sdwa_vi:
    case AMDGPU::V_PIPEFLUSH_e32_gfx10:
    case AMDGPU::V_PIPEFLUSH_e64_gfx10:
    case AMDGPU::V_PIPEFLUSH_sdwa_gfx10: {
      break;
    }
    case AMDGPU::DS_GWS_BARRIER_gfx10:
    case AMDGPU::DS_GWS_BARRIER_gfx6_gfx7:
    case AMDGPU::DS_GWS_BARRIER_vi:
    case AMDGPU::DS_GWS_INIT_gfx10:
    case AMDGPU::DS_GWS_INIT_gfx6_gfx7:
    case AMDGPU::DS_GWS_INIT_vi:
    case AMDGPU::DS_GWS_SEMA_BR_gfx10:
    case AMDGPU::DS_GWS_SEMA_BR_gfx6_gfx7:
    case AMDGPU::DS_GWS_SEMA_BR_vi: {
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::EXP_DONE_gfx10:
    case AMDGPU::EXP_DONE_si:
    case AMDGPU::EXP_DONE_vi:
    case AMDGPU::EXP_gfx10:
    case AMDGPU::EXP_si:
    case AMDGPU::EXP_vi: {
      // op: en
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      Value |= op;
      // op: tgt
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 4;
      Value |= op;
      // op: compr
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 10;
      Value |= op;
      // op: vm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: src3
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_SRC2_F32_vi:
    case AMDGPU::DS_ADD_SRC2_U32_vi:
    case AMDGPU::DS_ADD_SRC2_U64_vi:
    case AMDGPU::DS_AND_SRC2_B32_vi:
    case AMDGPU::DS_AND_SRC2_B64_vi:
    case AMDGPU::DS_DEC_SRC2_U32_vi:
    case AMDGPU::DS_DEC_SRC2_U64_vi:
    case AMDGPU::DS_INC_SRC2_U32_vi:
    case AMDGPU::DS_INC_SRC2_U64_vi:
    case AMDGPU::DS_MAX_SRC2_F32_vi:
    case AMDGPU::DS_MAX_SRC2_F64_vi:
    case AMDGPU::DS_MAX_SRC2_I32_vi:
    case AMDGPU::DS_MAX_SRC2_I64_vi:
    case AMDGPU::DS_MAX_SRC2_U32_vi:
    case AMDGPU::DS_MAX_SRC2_U64_vi:
    case AMDGPU::DS_MIN_SRC2_F32_vi:
    case AMDGPU::DS_MIN_SRC2_F64_vi:
    case AMDGPU::DS_MIN_SRC2_I32_vi:
    case AMDGPU::DS_MIN_SRC2_I64_vi:
    case AMDGPU::DS_MIN_SRC2_U32_vi:
    case AMDGPU::DS_MIN_SRC2_U64_vi:
    case AMDGPU::DS_OR_SRC2_B32_vi:
    case AMDGPU::DS_OR_SRC2_B64_vi:
    case AMDGPU::DS_RSUB_SRC2_U32_vi:
    case AMDGPU::DS_RSUB_SRC2_U64_vi:
    case AMDGPU::DS_SUB_SRC2_U32_vi:
    case AMDGPU::DS_SUB_SRC2_U64_vi:
    case AMDGPU::DS_WRITE_SRC2_B32_vi:
    case AMDGPU::DS_WRITE_SRC2_B64_vi:
    case AMDGPU::DS_XOR_SRC2_B32_vi:
    case AMDGPU::DS_XOR_SRC2_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRITE_ADDTID_B32_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_SRC2_F32_gfx10:
    case AMDGPU::DS_ADD_SRC2_U32_gfx10:
    case AMDGPU::DS_ADD_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_ADD_SRC2_U64_gfx10:
    case AMDGPU::DS_ADD_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_AND_SRC2_B32_gfx10:
    case AMDGPU::DS_AND_SRC2_B32_gfx6_gfx7:
    case AMDGPU::DS_AND_SRC2_B64_gfx10:
    case AMDGPU::DS_AND_SRC2_B64_gfx6_gfx7:
    case AMDGPU::DS_DEC_SRC2_U32_gfx10:
    case AMDGPU::DS_DEC_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_DEC_SRC2_U64_gfx10:
    case AMDGPU::DS_DEC_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_INC_SRC2_U32_gfx10:
    case AMDGPU::DS_INC_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_INC_SRC2_U64_gfx10:
    case AMDGPU::DS_INC_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_F32_gfx10:
    case AMDGPU::DS_MAX_SRC2_F32_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_F64_gfx10:
    case AMDGPU::DS_MAX_SRC2_F64_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_I32_gfx10:
    case AMDGPU::DS_MAX_SRC2_I32_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_I64_gfx10:
    case AMDGPU::DS_MAX_SRC2_I64_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_U32_gfx10:
    case AMDGPU::DS_MAX_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_MAX_SRC2_U64_gfx10:
    case AMDGPU::DS_MAX_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_F32_gfx10:
    case AMDGPU::DS_MIN_SRC2_F32_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_F64_gfx10:
    case AMDGPU::DS_MIN_SRC2_F64_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_I32_gfx10:
    case AMDGPU::DS_MIN_SRC2_I32_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_I64_gfx10:
    case AMDGPU::DS_MIN_SRC2_I64_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_U32_gfx10:
    case AMDGPU::DS_MIN_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_MIN_SRC2_U64_gfx10:
    case AMDGPU::DS_MIN_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_OR_SRC2_B32_gfx10:
    case AMDGPU::DS_OR_SRC2_B32_gfx6_gfx7:
    case AMDGPU::DS_OR_SRC2_B64_gfx10:
    case AMDGPU::DS_OR_SRC2_B64_gfx6_gfx7:
    case AMDGPU::DS_RSUB_SRC2_U32_gfx10:
    case AMDGPU::DS_RSUB_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_RSUB_SRC2_U64_gfx10:
    case AMDGPU::DS_RSUB_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_SUB_SRC2_U32_gfx10:
    case AMDGPU::DS_SUB_SRC2_U32_gfx6_gfx7:
    case AMDGPU::DS_SUB_SRC2_U64_gfx10:
    case AMDGPU::DS_SUB_SRC2_U64_gfx6_gfx7:
    case AMDGPU::DS_WRITE_SRC2_B32_gfx10:
    case AMDGPU::DS_WRITE_SRC2_B32_gfx6_gfx7:
    case AMDGPU::DS_WRITE_SRC2_B64_gfx10:
    case AMDGPU::DS_WRITE_SRC2_B64_gfx6_gfx7:
    case AMDGPU::DS_XOR_SRC2_B32_gfx10:
    case AMDGPU::DS_XOR_SRC2_B32_gfx6_gfx7:
    case AMDGPU::DS_XOR_SRC2_B64_gfx10:
    case AMDGPU::DS_XOR_SRC2_B64_gfx6_gfx7: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRITE_ADDTID_B32_gfx10: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_F32_vi:
    case AMDGPU::DS_ADD_U32_vi:
    case AMDGPU::DS_ADD_U64_vi:
    case AMDGPU::DS_AND_B32_vi:
    case AMDGPU::DS_AND_B64_vi:
    case AMDGPU::DS_DEC_U32_vi:
    case AMDGPU::DS_DEC_U64_vi:
    case AMDGPU::DS_INC_U32_vi:
    case AMDGPU::DS_INC_U64_vi:
    case AMDGPU::DS_MAX_F32_vi:
    case AMDGPU::DS_MAX_F64_vi:
    case AMDGPU::DS_MAX_I32_vi:
    case AMDGPU::DS_MAX_I64_vi:
    case AMDGPU::DS_MAX_U32_vi:
    case AMDGPU::DS_MAX_U64_vi:
    case AMDGPU::DS_MIN_F32_vi:
    case AMDGPU::DS_MIN_F64_vi:
    case AMDGPU::DS_MIN_I32_vi:
    case AMDGPU::DS_MIN_I64_vi:
    case AMDGPU::DS_MIN_U32_vi:
    case AMDGPU::DS_MIN_U64_vi:
    case AMDGPU::DS_OR_B32_vi:
    case AMDGPU::DS_OR_B64_vi:
    case AMDGPU::DS_RSUB_U32_vi:
    case AMDGPU::DS_RSUB_U64_vi:
    case AMDGPU::DS_SUB_U32_vi:
    case AMDGPU::DS_SUB_U64_vi:
    case AMDGPU::DS_WRITE_B128_vi:
    case AMDGPU::DS_WRITE_B16_D16_HI_vi:
    case AMDGPU::DS_WRITE_B16_vi:
    case AMDGPU::DS_WRITE_B32_vi:
    case AMDGPU::DS_WRITE_B64_vi:
    case AMDGPU::DS_WRITE_B8_D16_HI_vi:
    case AMDGPU::DS_WRITE_B8_vi:
    case AMDGPU::DS_WRITE_B96_vi:
    case AMDGPU::DS_XOR_B32_vi:
    case AMDGPU::DS_XOR_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_F32_gfx10:
    case AMDGPU::DS_ADD_U32_gfx10:
    case AMDGPU::DS_ADD_U32_gfx6_gfx7:
    case AMDGPU::DS_ADD_U64_gfx10:
    case AMDGPU::DS_ADD_U64_gfx6_gfx7:
    case AMDGPU::DS_AND_B32_gfx10:
    case AMDGPU::DS_AND_B32_gfx6_gfx7:
    case AMDGPU::DS_AND_B64_gfx10:
    case AMDGPU::DS_AND_B64_gfx6_gfx7:
    case AMDGPU::DS_DEC_U32_gfx10:
    case AMDGPU::DS_DEC_U32_gfx6_gfx7:
    case AMDGPU::DS_DEC_U64_gfx10:
    case AMDGPU::DS_DEC_U64_gfx6_gfx7:
    case AMDGPU::DS_INC_U32_gfx10:
    case AMDGPU::DS_INC_U32_gfx6_gfx7:
    case AMDGPU::DS_INC_U64_gfx10:
    case AMDGPU::DS_INC_U64_gfx6_gfx7:
    case AMDGPU::DS_MAX_F32_gfx10:
    case AMDGPU::DS_MAX_F32_gfx6_gfx7:
    case AMDGPU::DS_MAX_F64_gfx10:
    case AMDGPU::DS_MAX_F64_gfx6_gfx7:
    case AMDGPU::DS_MAX_I32_gfx10:
    case AMDGPU::DS_MAX_I32_gfx6_gfx7:
    case AMDGPU::DS_MAX_I64_gfx10:
    case AMDGPU::DS_MAX_I64_gfx6_gfx7:
    case AMDGPU::DS_MAX_U32_gfx10:
    case AMDGPU::DS_MAX_U32_gfx6_gfx7:
    case AMDGPU::DS_MAX_U64_gfx10:
    case AMDGPU::DS_MAX_U64_gfx6_gfx7:
    case AMDGPU::DS_MIN_F32_gfx10:
    case AMDGPU::DS_MIN_F32_gfx6_gfx7:
    case AMDGPU::DS_MIN_F64_gfx10:
    case AMDGPU::DS_MIN_F64_gfx6_gfx7:
    case AMDGPU::DS_MIN_I32_gfx10:
    case AMDGPU::DS_MIN_I32_gfx6_gfx7:
    case AMDGPU::DS_MIN_I64_gfx10:
    case AMDGPU::DS_MIN_I64_gfx6_gfx7:
    case AMDGPU::DS_MIN_U32_gfx10:
    case AMDGPU::DS_MIN_U32_gfx6_gfx7:
    case AMDGPU::DS_MIN_U64_gfx10:
    case AMDGPU::DS_MIN_U64_gfx6_gfx7:
    case AMDGPU::DS_OR_B32_gfx10:
    case AMDGPU::DS_OR_B32_gfx6_gfx7:
    case AMDGPU::DS_OR_B64_gfx10:
    case AMDGPU::DS_OR_B64_gfx6_gfx7:
    case AMDGPU::DS_RSUB_U32_gfx10:
    case AMDGPU::DS_RSUB_U32_gfx6_gfx7:
    case AMDGPU::DS_RSUB_U64_gfx10:
    case AMDGPU::DS_RSUB_U64_gfx6_gfx7:
    case AMDGPU::DS_SUB_U32_gfx10:
    case AMDGPU::DS_SUB_U32_gfx6_gfx7:
    case AMDGPU::DS_SUB_U64_gfx10:
    case AMDGPU::DS_SUB_U64_gfx6_gfx7:
    case AMDGPU::DS_WRITE_B128_gfx10:
    case AMDGPU::DS_WRITE_B128_gfx7:
    case AMDGPU::DS_WRITE_B16_D16_HI_gfx10:
    case AMDGPU::DS_WRITE_B16_gfx10:
    case AMDGPU::DS_WRITE_B16_gfx6_gfx7:
    case AMDGPU::DS_WRITE_B32_gfx10:
    case AMDGPU::DS_WRITE_B32_gfx6_gfx7:
    case AMDGPU::DS_WRITE_B64_gfx10:
    case AMDGPU::DS_WRITE_B64_gfx6_gfx7:
    case AMDGPU::DS_WRITE_B8_D16_HI_gfx10:
    case AMDGPU::DS_WRITE_B8_gfx10:
    case AMDGPU::DS_WRITE_B8_gfx6_gfx7:
    case AMDGPU::DS_WRITE_B96_gfx10:
    case AMDGPU::DS_WRITE_B96_gfx7:
    case AMDGPU::DS_XOR_B32_gfx10:
    case AMDGPU::DS_XOR_B32_gfx6_gfx7:
    case AMDGPU::DS_XOR_B64_gfx10:
    case AMDGPU::DS_XOR_B64_gfx6_gfx7: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_CMPST_B32_vi:
    case AMDGPU::DS_CMPST_B64_vi:
    case AMDGPU::DS_CMPST_F32_vi:
    case AMDGPU::DS_CMPST_F64_vi:
    case AMDGPU::DS_MSKOR_B32_vi:
    case AMDGPU::DS_MSKOR_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_CMPST_B32_gfx10:
    case AMDGPU::DS_CMPST_B32_gfx6_gfx7:
    case AMDGPU::DS_CMPST_B64_gfx10:
    case AMDGPU::DS_CMPST_B64_gfx6_gfx7:
    case AMDGPU::DS_CMPST_F32_gfx10:
    case AMDGPU::DS_CMPST_F32_gfx6_gfx7:
    case AMDGPU::DS_CMPST_F64_gfx10:
    case AMDGPU::DS_CMPST_F64_gfx6_gfx7:
    case AMDGPU::DS_MSKOR_B32_gfx10:
    case AMDGPU::DS_MSKOR_B32_gfx6_gfx7:
    case AMDGPU::DS_MSKOR_B64_gfx10:
    case AMDGPU::DS_MSKOR_B64_gfx6_gfx7: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRITE2ST64_B32_vi:
    case AMDGPU::DS_WRITE2ST64_B64_vi:
    case AMDGPU::DS_WRITE2_B32_vi:
    case AMDGPU::DS_WRITE2_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRITE2ST64_B32_gfx10:
    case AMDGPU::DS_WRITE2ST64_B32_gfx6_gfx7:
    case AMDGPU::DS_WRITE2ST64_B64_gfx10:
    case AMDGPU::DS_WRITE2ST64_B64_gfx6_gfx7:
    case AMDGPU::DS_WRITE2_B32_gfx10:
    case AMDGPU::DS_WRITE2_B32_gfx6_gfx7:
    case AMDGPU::DS_WRITE2_B64_gfx10:
    case AMDGPU::DS_WRITE2_B64_gfx6_gfx7: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::DS_GWS_SEMA_P_gfx10:
    case AMDGPU::DS_GWS_SEMA_P_gfx6_gfx7:
    case AMDGPU::DS_GWS_SEMA_P_vi:
    case AMDGPU::DS_GWS_SEMA_RELEASE_ALL_gfx10:
    case AMDGPU::DS_GWS_SEMA_RELEASE_ALL_gfx7:
    case AMDGPU::DS_GWS_SEMA_RELEASE_ALL_vi:
    case AMDGPU::DS_GWS_SEMA_V_gfx10:
    case AMDGPU::DS_GWS_SEMA_V_gfx6_gfx7:
    case AMDGPU::DS_GWS_SEMA_V_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_STORE_LDS_DWORD_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFSET_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_DWORD_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_OFFSET_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_BYTE_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORD_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_SHORT_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFSET_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_BYTE_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORD_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_SHORT_OFFSET_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: format
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 19;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: format
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 19;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFEN_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_IDXEN_gfx10:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_BYTE_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORD_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORD_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_DWORD_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_IDXEN_gfx10:
    case AMDGPU::BUFFER_STORE_SHORT_OFFEN_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_LDS_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_LDS_OFFEN_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_BYTE_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_BYTE_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_BYTE_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_BYTE_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX3_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX4_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORD_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORD_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORD_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_DWORD_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_SHORT_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_SHORT_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_SHORT_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_STORE_SHORT_OFFEN_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN_gfx10:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_gfx10:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_gfx10: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: format
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 19;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN_vi:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: format
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 19;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 55;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx6_gfx7:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx10:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx6_gfx7: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 54;
      Value |= op;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORD_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_SSHORT_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_SADDR_gfx10:
    case AMDGPU::SCRATCH_LOAD_USHORT_SADDR_gfx10: {
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_DWORD_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_SSHORT_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_SADDR_vi:
    case AMDGPU::SCRATCH_LOAD_USHORT_SADDR_vi: {
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::S_DCACHE_DISCARD_IMM_gfx10:
    case AMDGPU::S_DCACHE_DISCARD_IMM_vi:
    case AMDGPU::S_DCACHE_DISCARD_SGPR_vi:
    case AMDGPU::S_DCACHE_DISCARD_X2_IMM_gfx10:
    case AMDGPU::S_DCACHE_DISCARD_X2_IMM_vi:
    case AMDGPU::S_DCACHE_DISCARD_X2_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::S_DCACHE_DISCARD_SGPR_gfx10:
    case AMDGPU::S_DCACHE_DISCARD_X2_SGPR_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX16_IMM_si:
    case AMDGPU::S_LOAD_DWORDX16_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX2_IMM_si:
    case AMDGPU::S_LOAD_DWORDX2_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX4_IMM_si:
    case AMDGPU::S_LOAD_DWORDX4_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX8_IMM_si:
    case AMDGPU::S_LOAD_DWORDX8_SGPR_si:
    case AMDGPU::S_LOAD_DWORD_IMM_si:
    case AMDGPU::S_LOAD_DWORD_SGPR_si: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op <<= 8;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 15;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX16_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX2_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX4_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX8_IMM_ci:
    case AMDGPU::S_LOAD_DWORD_IMM_ci: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op <<= 8;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 15;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4294967295);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATOMIC_ADD_IMM_gfx10:
    case AMDGPU::S_ATOMIC_ADD_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_AND_IMM_gfx10:
    case AMDGPU::S_ATOMIC_AND_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_IMM_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_DEC_IMM_gfx10:
    case AMDGPU::S_ATOMIC_DEC_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_INC_IMM_gfx10:
    case AMDGPU::S_ATOMIC_INC_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_OR_IMM_gfx10:
    case AMDGPU::S_ATOMIC_OR_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SUB_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SUB_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_IMM_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_IMM_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_IMM_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_X2_IMM_gfx10:
    case AMDGPU::S_ATOMIC_XOR_IMM_gfx10:
    case AMDGPU::S_ATOMIC_XOR_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_IMM_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_IMM_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_STORE_DWORDX2_IMM_gfx10:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_IMM_gfx10:
    case AMDGPU::S_BUFFER_STORE_DWORD_IMM_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORDX2_IMM_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORDX4_IMM_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORD_IMM_gfx10:
    case AMDGPU::S_STORE_DWORDX2_IMM_gfx10:
    case AMDGPU::S_STORE_DWORDX4_IMM_gfx10:
    case AMDGPU::S_STORE_DWORD_IMM_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_STORE_DWORDX2_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX2_SGPR_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_SGPR_vi:
    case AMDGPU::S_BUFFER_STORE_DWORD_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORD_SGPR_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORDX2_IMM_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORDX2_SGPR_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORDX4_IMM_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORDX4_SGPR_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORD_IMM_vi:
    case AMDGPU::S_SCRATCH_STORE_DWORD_SGPR_vi:
    case AMDGPU::S_STORE_DWORDX2_IMM_vi:
    case AMDGPU::S_STORE_DWORDX2_SGPR_vi:
    case AMDGPU::S_STORE_DWORDX4_IMM_vi:
    case AMDGPU::S_STORE_DWORDX4_SGPR_vi:
    case AMDGPU::S_STORE_DWORD_IMM_vi:
    case AMDGPU::S_STORE_DWORD_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATC_PROBE_BUFFER_IMM_gfx10:
    case AMDGPU::S_ATC_PROBE_BUFFER_IMM_vi:
    case AMDGPU::S_ATC_PROBE_BUFFER_SGPR_vi:
    case AMDGPU::S_ATC_PROBE_IMM_gfx10:
    case AMDGPU::S_ATC_PROBE_IMM_vi:
    case AMDGPU::S_ATC_PROBE_SGPR_vi:
    case AMDGPU::S_ATOMIC_ADD_IMM_vi:
    case AMDGPU::S_ATOMIC_ADD_SGPR_vi:
    case AMDGPU::S_ATOMIC_ADD_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_ADD_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_AND_IMM_vi:
    case AMDGPU::S_ATOMIC_AND_SGPR_vi:
    case AMDGPU::S_ATOMIC_AND_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_AND_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_IMM_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_SGPR_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_DEC_IMM_vi:
    case AMDGPU::S_ATOMIC_DEC_SGPR_vi:
    case AMDGPU::S_ATOMIC_DEC_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_DEC_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_INC_IMM_vi:
    case AMDGPU::S_ATOMIC_INC_SGPR_vi:
    case AMDGPU::S_ATOMIC_INC_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_INC_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_OR_IMM_vi:
    case AMDGPU::S_ATOMIC_OR_SGPR_vi:
    case AMDGPU::S_ATOMIC_OR_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_OR_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_SMAX_IMM_vi:
    case AMDGPU::S_ATOMIC_SMAX_SGPR_vi:
    case AMDGPU::S_ATOMIC_SMAX_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_SMAX_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_SMIN_IMM_vi:
    case AMDGPU::S_ATOMIC_SMIN_SGPR_vi:
    case AMDGPU::S_ATOMIC_SMIN_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_SMIN_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_SUB_IMM_vi:
    case AMDGPU::S_ATOMIC_SUB_SGPR_vi:
    case AMDGPU::S_ATOMIC_SUB_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_SUB_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_SWAP_IMM_vi:
    case AMDGPU::S_ATOMIC_SWAP_SGPR_vi:
    case AMDGPU::S_ATOMIC_SWAP_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_SWAP_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_UMAX_IMM_vi:
    case AMDGPU::S_ATOMIC_UMAX_SGPR_vi:
    case AMDGPU::S_ATOMIC_UMAX_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_UMAX_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_UMIN_IMM_vi:
    case AMDGPU::S_ATOMIC_UMIN_SGPR_vi:
    case AMDGPU::S_ATOMIC_UMIN_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_UMIN_X2_SGPR_vi:
    case AMDGPU::S_ATOMIC_XOR_IMM_vi:
    case AMDGPU::S_ATOMIC_XOR_SGPR_vi:
    case AMDGPU::S_ATOMIC_XOR_X2_IMM_vi:
    case AMDGPU::S_ATOMIC_XOR_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_SGPR_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_IMM_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATOMIC_ADD_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_ADD_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_AND_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_AND_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_DEC_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_DEC_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_INC_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_INC_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_OR_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_OR_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SUB_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SUB_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_X2_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_XOR_SGPR_gfx10:
    case AMDGPU::S_ATOMIC_XOR_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_SGPR_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_SGPR_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_STORE_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_BUFFER_STORE_DWORD_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_STORE_DWORD_SGPR_gfx10:
    case AMDGPU::S_STORE_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_STORE_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_STORE_DWORD_SGPR_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATC_PROBE_BUFFER_SGPR_gfx10:
    case AMDGPU::S_ATC_PROBE_SGPR_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX16_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX16_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX2_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX2_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX4_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX4_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX8_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX8_SGPR_vi:
    case AMDGPU::S_LOAD_DWORD_IMM_vi:
    case AMDGPU::S_LOAD_DWORD_SGPR_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX2_IMM_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX2_SGPR_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX4_IMM_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX4_SGPR_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORD_IMM_vi:
    case AMDGPU::S_SCRATCH_LOAD_DWORD_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_gfx10:
    case AMDGPU::S_LOAD_DWORDX16_IMM_gfx10:
    case AMDGPU::S_LOAD_DWORDX2_IMM_gfx10:
    case AMDGPU::S_LOAD_DWORDX4_IMM_gfx10:
    case AMDGPU::S_LOAD_DWORDX8_IMM_gfx10:
    case AMDGPU::S_LOAD_DWORD_IMM_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX2_IMM_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX4_IMM_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORD_IMM_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_gfx10:
    case AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_gfx10:
    case AMDGPU::S_LOAD_DWORDX16_SGPR_gfx10:
    case AMDGPU::S_LOAD_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_LOAD_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_LOAD_DWORDX8_SGPR_gfx10:
    case AMDGPU::S_LOAD_DWORD_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX2_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORDX4_SGPR_gfx10:
    case AMDGPU::S_SCRATCH_LOAD_DWORD_SGPR_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATOMIC_ADD_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_ADD_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_ADD_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_ADD_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_AND_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_AND_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_AND_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_AND_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_DEC_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_DEC_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_DEC_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_DEC_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_INC_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_INC_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_INC_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_INC_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_OR_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_OR_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_OR_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_OR_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SMAX_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SMAX_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SMAX_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SMAX_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SMIN_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SMIN_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SMIN_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SMIN_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SUB_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SUB_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SUB_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SUB_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SWAP_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SWAP_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_SWAP_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_SWAP_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_UMAX_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_UMAX_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_UMAX_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_UMAX_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_UMIN_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_UMIN_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_UMIN_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_UMIN_X2_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_XOR_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_XOR_SGPR_RTN_vi:
    case AMDGPU::S_ATOMIC_XOR_X2_IMM_RTN_vi:
    case AMDGPU::S_ATOMIC_XOR_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_SGPR_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_vi:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATOMIC_ADD_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_ADD_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_AND_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_AND_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_DEC_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_DEC_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_INC_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_INC_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_OR_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_OR_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SUB_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SUB_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_X2_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_XOR_IMM_RTN_gfx10:
    case AMDGPU::S_ATOMIC_XOR_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_IMM_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1048575);
      op <<= 32;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::S_ATOMIC_ADD_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_ADD_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_AND_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_AND_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_DEC_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_DEC_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_INC_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_INC_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_OR_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_OR_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMAX_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SMIN_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SUB_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SUB_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_SWAP_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMAX_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_UMIN_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_XOR_SGPR_RTN_gfx10:
    case AMDGPU::S_ATOMIC_XOR_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_SGPR_RTN_gfx10:
    case AMDGPU::S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_gfx10: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(126);
      op >>= 1;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 57;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::S_MEMTIME_si: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::S_GETPC_B64_gfx10:
    case AMDGPU::S_GETPC_B64_gfx6_gfx7:
    case AMDGPU::S_GETPC_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      break;
    }
    case AMDGPU::S_CMOVK_I32_gfx10:
    case AMDGPU::S_CMOVK_I32_gfx6_gfx7:
    case AMDGPU::S_CMOVK_I32_vi:
    case AMDGPU::S_CMPK_EQ_I32_gfx10:
    case AMDGPU::S_CMPK_EQ_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_EQ_I32_vi:
    case AMDGPU::S_CMPK_EQ_U32_gfx10:
    case AMDGPU::S_CMPK_EQ_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_EQ_U32_vi:
    case AMDGPU::S_CMPK_GE_I32_gfx10:
    case AMDGPU::S_CMPK_GE_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_GE_I32_vi:
    case AMDGPU::S_CMPK_GE_U32_gfx10:
    case AMDGPU::S_CMPK_GE_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_GE_U32_vi:
    case AMDGPU::S_CMPK_GT_I32_gfx10:
    case AMDGPU::S_CMPK_GT_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_GT_I32_vi:
    case AMDGPU::S_CMPK_GT_U32_gfx10:
    case AMDGPU::S_CMPK_GT_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_GT_U32_vi:
    case AMDGPU::S_CMPK_LE_I32_gfx10:
    case AMDGPU::S_CMPK_LE_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LE_I32_vi:
    case AMDGPU::S_CMPK_LE_U32_gfx10:
    case AMDGPU::S_CMPK_LE_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LE_U32_vi:
    case AMDGPU::S_CMPK_LG_I32_gfx10:
    case AMDGPU::S_CMPK_LG_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LG_I32_vi:
    case AMDGPU::S_CMPK_LG_U32_gfx10:
    case AMDGPU::S_CMPK_LG_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LG_U32_vi:
    case AMDGPU::S_CMPK_LT_I32_gfx10:
    case AMDGPU::S_CMPK_LT_I32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LT_I32_vi:
    case AMDGPU::S_CMPK_LT_U32_gfx10:
    case AMDGPU::S_CMPK_LT_U32_gfx6_gfx7:
    case AMDGPU::S_CMPK_LT_U32_vi:
    case AMDGPU::S_GETREG_B32_gfx10:
    case AMDGPU::S_GETREG_B32_gfx6_gfx7:
    case AMDGPU::S_GETREG_B32_vi:
    case AMDGPU::S_MOVK_I32_gfx10:
    case AMDGPU::S_MOVK_I32_gfx6_gfx7:
    case AMDGPU::S_MOVK_I32_vi:
    case AMDGPU::S_SETREG_B32_gfx10:
    case AMDGPU::S_SETREG_B32_gfx6_gfx7:
    case AMDGPU::S_SETREG_B32_vi:
    case AMDGPU::S_WAITCNT_EXPCNT_gfx10:
    case AMDGPU::S_WAITCNT_LGKMCNT_gfx10:
    case AMDGPU::S_WAITCNT_VMCNT_gfx10:
    case AMDGPU::S_WAITCNT_VSCNT_gfx10: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_ADDK_I32_gfx10:
    case AMDGPU::S_ADDK_I32_gfx6_gfx7:
    case AMDGPU::S_ADDK_I32_vi:
    case AMDGPU::S_MULK_I32_gfx10:
    case AMDGPU::S_MULK_I32_gfx6_gfx7:
    case AMDGPU::S_MULK_I32_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_CALL_B64_gfx10:
    case AMDGPU::S_CALL_B64_vi:
    case AMDGPU::S_CBRANCH_I_FORK_gfx6_gfx7:
    case AMDGPU::S_CBRANCH_I_FORK_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: simm16
      op = getSOPPBrEncoding(MI, 1, Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_ABS_I32_gfx10:
    case AMDGPU::S_ABS_I32_gfx6_gfx7:
    case AMDGPU::S_ABS_I32_vi:
    case AMDGPU::S_ANDN1_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_ANDN1_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_ANDN1_SAVEEXEC_B64_vi:
    case AMDGPU::S_ANDN1_WREXEC_B32_gfx10:
    case AMDGPU::S_ANDN1_WREXEC_B64_gfx10:
    case AMDGPU::S_ANDN1_WREXEC_B64_vi:
    case AMDGPU::S_ANDN2_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_ANDN2_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_ANDN2_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_ANDN2_SAVEEXEC_B64_vi:
    case AMDGPU::S_ANDN2_WREXEC_B32_gfx10:
    case AMDGPU::S_ANDN2_WREXEC_B64_gfx10:
    case AMDGPU::S_ANDN2_WREXEC_B64_vi:
    case AMDGPU::S_AND_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_AND_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_AND_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_AND_SAVEEXEC_B64_vi:
    case AMDGPU::S_BCNT0_I32_B32_gfx10:
    case AMDGPU::S_BCNT0_I32_B32_gfx6_gfx7:
    case AMDGPU::S_BCNT0_I32_B32_vi:
    case AMDGPU::S_BCNT0_I32_B64_gfx10:
    case AMDGPU::S_BCNT0_I32_B64_gfx6_gfx7:
    case AMDGPU::S_BCNT0_I32_B64_vi:
    case AMDGPU::S_BCNT1_I32_B32_gfx10:
    case AMDGPU::S_BCNT1_I32_B32_gfx6_gfx7:
    case AMDGPU::S_BCNT1_I32_B32_vi:
    case AMDGPU::S_BCNT1_I32_B64_gfx10:
    case AMDGPU::S_BCNT1_I32_B64_gfx6_gfx7:
    case AMDGPU::S_BCNT1_I32_B64_vi:
    case AMDGPU::S_BITREPLICATE_B64_B32_gfx10:
    case AMDGPU::S_BITREPLICATE_B64_B32_vi:
    case AMDGPU::S_BITSET0_B32_gfx10:
    case AMDGPU::S_BITSET0_B32_gfx6_gfx7:
    case AMDGPU::S_BITSET0_B32_vi:
    case AMDGPU::S_BITSET0_B64_gfx10:
    case AMDGPU::S_BITSET0_B64_gfx6_gfx7:
    case AMDGPU::S_BITSET0_B64_vi:
    case AMDGPU::S_BITSET1_B32_gfx10:
    case AMDGPU::S_BITSET1_B32_gfx6_gfx7:
    case AMDGPU::S_BITSET1_B32_vi:
    case AMDGPU::S_BITSET1_B64_gfx10:
    case AMDGPU::S_BITSET1_B64_gfx6_gfx7:
    case AMDGPU::S_BITSET1_B64_vi:
    case AMDGPU::S_BREV_B32_gfx10:
    case AMDGPU::S_BREV_B32_gfx6_gfx7:
    case AMDGPU::S_BREV_B32_vi:
    case AMDGPU::S_BREV_B64_gfx10:
    case AMDGPU::S_BREV_B64_gfx6_gfx7:
    case AMDGPU::S_BREV_B64_vi:
    case AMDGPU::S_CMOV_B32_gfx10:
    case AMDGPU::S_CMOV_B32_gfx6_gfx7:
    case AMDGPU::S_CMOV_B32_vi:
    case AMDGPU::S_CMOV_B64_gfx10:
    case AMDGPU::S_CMOV_B64_gfx6_gfx7:
    case AMDGPU::S_CMOV_B64_vi:
    case AMDGPU::S_FF0_I32_B32_gfx10:
    case AMDGPU::S_FF0_I32_B32_gfx6_gfx7:
    case AMDGPU::S_FF0_I32_B32_vi:
    case AMDGPU::S_FF0_I32_B64_gfx10:
    case AMDGPU::S_FF0_I32_B64_gfx6_gfx7:
    case AMDGPU::S_FF0_I32_B64_vi:
    case AMDGPU::S_FF1_I32_B32_gfx10:
    case AMDGPU::S_FF1_I32_B32_gfx6_gfx7:
    case AMDGPU::S_FF1_I32_B32_vi:
    case AMDGPU::S_FF1_I32_B64_gfx10:
    case AMDGPU::S_FF1_I32_B64_gfx6_gfx7:
    case AMDGPU::S_FF1_I32_B64_vi:
    case AMDGPU::S_FLBIT_I32_B32_gfx10:
    case AMDGPU::S_FLBIT_I32_B32_gfx6_gfx7:
    case AMDGPU::S_FLBIT_I32_B32_vi:
    case AMDGPU::S_FLBIT_I32_B64_gfx10:
    case AMDGPU::S_FLBIT_I32_B64_gfx6_gfx7:
    case AMDGPU::S_FLBIT_I32_B64_vi:
    case AMDGPU::S_FLBIT_I32_I64_gfx10:
    case AMDGPU::S_FLBIT_I32_I64_gfx6_gfx7:
    case AMDGPU::S_FLBIT_I32_I64_vi:
    case AMDGPU::S_FLBIT_I32_gfx10:
    case AMDGPU::S_FLBIT_I32_gfx6_gfx7:
    case AMDGPU::S_FLBIT_I32_vi:
    case AMDGPU::S_MOVRELD_B32_gfx10:
    case AMDGPU::S_MOVRELD_B32_gfx6_gfx7:
    case AMDGPU::S_MOVRELD_B32_vi:
    case AMDGPU::S_MOVRELD_B64_gfx10:
    case AMDGPU::S_MOVRELD_B64_gfx6_gfx7:
    case AMDGPU::S_MOVRELD_B64_vi:
    case AMDGPU::S_MOVRELSD_2_B32_gfx10:
    case AMDGPU::S_MOVRELS_B32_gfx10:
    case AMDGPU::S_MOVRELS_B32_gfx6_gfx7:
    case AMDGPU::S_MOVRELS_B32_vi:
    case AMDGPU::S_MOVRELS_B64_gfx10:
    case AMDGPU::S_MOVRELS_B64_gfx6_gfx7:
    case AMDGPU::S_MOVRELS_B64_vi:
    case AMDGPU::S_MOV_B32_gfx10:
    case AMDGPU::S_MOV_B32_gfx6_gfx7:
    case AMDGPU::S_MOV_B32_vi:
    case AMDGPU::S_MOV_B64_gfx10:
    case AMDGPU::S_MOV_B64_gfx6_gfx7:
    case AMDGPU::S_MOV_B64_vi:
    case AMDGPU::S_MOV_FED_B32_gfx10:
    case AMDGPU::S_MOV_FED_B32_gfx6_gfx7:
    case AMDGPU::S_MOV_FED_B32_vi:
    case AMDGPU::S_MOV_REGRD_B32_gfx6_gfx7:
    case AMDGPU::S_MOV_REGRD_B32_vi:
    case AMDGPU::S_NAND_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_NAND_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_NAND_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_NAND_SAVEEXEC_B64_vi:
    case AMDGPU::S_NOR_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_NOR_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_NOR_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_NOR_SAVEEXEC_B64_vi:
    case AMDGPU::S_NOT_B32_gfx10:
    case AMDGPU::S_NOT_B32_gfx6_gfx7:
    case AMDGPU::S_NOT_B32_vi:
    case AMDGPU::S_NOT_B64_gfx10:
    case AMDGPU::S_NOT_B64_gfx6_gfx7:
    case AMDGPU::S_NOT_B64_vi:
    case AMDGPU::S_ORN1_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_ORN1_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_ORN1_SAVEEXEC_B64_vi:
    case AMDGPU::S_ORN2_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_ORN2_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_ORN2_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_ORN2_SAVEEXEC_B64_vi:
    case AMDGPU::S_OR_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_OR_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_OR_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_OR_SAVEEXEC_B64_vi:
    case AMDGPU::S_QUADMASK_B32_gfx10:
    case AMDGPU::S_QUADMASK_B32_gfx6_gfx7:
    case AMDGPU::S_QUADMASK_B32_vi:
    case AMDGPU::S_QUADMASK_B64_gfx10:
    case AMDGPU::S_QUADMASK_B64_gfx6_gfx7:
    case AMDGPU::S_QUADMASK_B64_vi:
    case AMDGPU::S_SEXT_I32_I16_gfx10:
    case AMDGPU::S_SEXT_I32_I16_gfx6_gfx7:
    case AMDGPU::S_SEXT_I32_I16_vi:
    case AMDGPU::S_SEXT_I32_I8_gfx10:
    case AMDGPU::S_SEXT_I32_I8_gfx6_gfx7:
    case AMDGPU::S_SEXT_I32_I8_vi:
    case AMDGPU::S_SWAPPC_B64_gfx10:
    case AMDGPU::S_SWAPPC_B64_gfx6_gfx7:
    case AMDGPU::S_SWAPPC_B64_vi:
    case AMDGPU::S_WQM_B32_gfx10:
    case AMDGPU::S_WQM_B32_gfx6_gfx7:
    case AMDGPU::S_WQM_B32_vi:
    case AMDGPU::S_WQM_B64_gfx10:
    case AMDGPU::S_WQM_B64_gfx6_gfx7:
    case AMDGPU::S_WQM_B64_vi:
    case AMDGPU::S_XNOR_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_XNOR_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_XNOR_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_XNOR_SAVEEXEC_B64_vi:
    case AMDGPU::S_XOR_SAVEEXEC_B32_gfx10:
    case AMDGPU::S_XOR_SAVEEXEC_B64_gfx10:
    case AMDGPU::S_XOR_SAVEEXEC_B64_gfx6_gfx7:
    case AMDGPU::S_XOR_SAVEEXEC_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::S_ABSDIFF_I32_gfx10:
    case AMDGPU::S_ABSDIFF_I32_gfx6_gfx7:
    case AMDGPU::S_ABSDIFF_I32_vi:
    case AMDGPU::S_ADDC_U32_gfx10:
    case AMDGPU::S_ADDC_U32_gfx6_gfx7:
    case AMDGPU::S_ADDC_U32_vi:
    case AMDGPU::S_ADD_I32_gfx10:
    case AMDGPU::S_ADD_I32_gfx6_gfx7:
    case AMDGPU::S_ADD_I32_vi:
    case AMDGPU::S_ADD_U32_gfx10:
    case AMDGPU::S_ADD_U32_gfx6_gfx7:
    case AMDGPU::S_ADD_U32_vi:
    case AMDGPU::S_ANDN2_B32_gfx10:
    case AMDGPU::S_ANDN2_B32_gfx6_gfx7:
    case AMDGPU::S_ANDN2_B32_vi:
    case AMDGPU::S_ANDN2_B64_gfx10:
    case AMDGPU::S_ANDN2_B64_gfx6_gfx7:
    case AMDGPU::S_ANDN2_B64_vi:
    case AMDGPU::S_AND_B32_gfx10:
    case AMDGPU::S_AND_B32_gfx6_gfx7:
    case AMDGPU::S_AND_B32_vi:
    case AMDGPU::S_AND_B64_gfx10:
    case AMDGPU::S_AND_B64_gfx6_gfx7:
    case AMDGPU::S_AND_B64_vi:
    case AMDGPU::S_ASHR_I32_gfx10:
    case AMDGPU::S_ASHR_I32_gfx6_gfx7:
    case AMDGPU::S_ASHR_I32_vi:
    case AMDGPU::S_ASHR_I64_gfx10:
    case AMDGPU::S_ASHR_I64_gfx6_gfx7:
    case AMDGPU::S_ASHR_I64_vi:
    case AMDGPU::S_BFE_I32_gfx10:
    case AMDGPU::S_BFE_I32_gfx6_gfx7:
    case AMDGPU::S_BFE_I32_vi:
    case AMDGPU::S_BFE_I64_gfx10:
    case AMDGPU::S_BFE_I64_gfx6_gfx7:
    case AMDGPU::S_BFE_I64_vi:
    case AMDGPU::S_BFE_U32_gfx10:
    case AMDGPU::S_BFE_U32_gfx6_gfx7:
    case AMDGPU::S_BFE_U32_vi:
    case AMDGPU::S_BFE_U64_gfx10:
    case AMDGPU::S_BFE_U64_gfx6_gfx7:
    case AMDGPU::S_BFE_U64_vi:
    case AMDGPU::S_BFM_B32_gfx10:
    case AMDGPU::S_BFM_B32_gfx6_gfx7:
    case AMDGPU::S_BFM_B32_vi:
    case AMDGPU::S_BFM_B64_gfx10:
    case AMDGPU::S_BFM_B64_gfx6_gfx7:
    case AMDGPU::S_BFM_B64_vi:
    case AMDGPU::S_CSELECT_B32_gfx10:
    case AMDGPU::S_CSELECT_B32_gfx6_gfx7:
    case AMDGPU::S_CSELECT_B32_vi:
    case AMDGPU::S_CSELECT_B64_gfx10:
    case AMDGPU::S_CSELECT_B64_gfx6_gfx7:
    case AMDGPU::S_CSELECT_B64_vi:
    case AMDGPU::S_LSHL1_ADD_U32_gfx10:
    case AMDGPU::S_LSHL1_ADD_U32_vi:
    case AMDGPU::S_LSHL2_ADD_U32_gfx10:
    case AMDGPU::S_LSHL2_ADD_U32_vi:
    case AMDGPU::S_LSHL3_ADD_U32_gfx10:
    case AMDGPU::S_LSHL3_ADD_U32_vi:
    case AMDGPU::S_LSHL4_ADD_U32_gfx10:
    case AMDGPU::S_LSHL4_ADD_U32_vi:
    case AMDGPU::S_LSHL_B32_gfx10:
    case AMDGPU::S_LSHL_B32_gfx6_gfx7:
    case AMDGPU::S_LSHL_B32_vi:
    case AMDGPU::S_LSHL_B64_gfx10:
    case AMDGPU::S_LSHL_B64_gfx6_gfx7:
    case AMDGPU::S_LSHL_B64_vi:
    case AMDGPU::S_LSHR_B32_gfx10:
    case AMDGPU::S_LSHR_B32_gfx6_gfx7:
    case AMDGPU::S_LSHR_B32_vi:
    case AMDGPU::S_LSHR_B64_gfx10:
    case AMDGPU::S_LSHR_B64_gfx6_gfx7:
    case AMDGPU::S_LSHR_B64_vi:
    case AMDGPU::S_MAX_I32_gfx10:
    case AMDGPU::S_MAX_I32_gfx6_gfx7:
    case AMDGPU::S_MAX_I32_vi:
    case AMDGPU::S_MAX_U32_gfx10:
    case AMDGPU::S_MAX_U32_gfx6_gfx7:
    case AMDGPU::S_MAX_U32_vi:
    case AMDGPU::S_MIN_I32_gfx10:
    case AMDGPU::S_MIN_I32_gfx6_gfx7:
    case AMDGPU::S_MIN_I32_vi:
    case AMDGPU::S_MIN_U32_gfx10:
    case AMDGPU::S_MIN_U32_gfx6_gfx7:
    case AMDGPU::S_MIN_U32_vi:
    case AMDGPU::S_MUL_HI_I32_gfx10:
    case AMDGPU::S_MUL_HI_I32_vi:
    case AMDGPU::S_MUL_HI_U32_gfx10:
    case AMDGPU::S_MUL_HI_U32_vi:
    case AMDGPU::S_MUL_I32_gfx10:
    case AMDGPU::S_MUL_I32_gfx6_gfx7:
    case AMDGPU::S_MUL_I32_vi:
    case AMDGPU::S_NAND_B32_gfx10:
    case AMDGPU::S_NAND_B32_gfx6_gfx7:
    case AMDGPU::S_NAND_B32_vi:
    case AMDGPU::S_NAND_B64_gfx10:
    case AMDGPU::S_NAND_B64_gfx6_gfx7:
    case AMDGPU::S_NAND_B64_vi:
    case AMDGPU::S_NOR_B32_gfx10:
    case AMDGPU::S_NOR_B32_gfx6_gfx7:
    case AMDGPU::S_NOR_B32_vi:
    case AMDGPU::S_NOR_B64_gfx10:
    case AMDGPU::S_NOR_B64_gfx6_gfx7:
    case AMDGPU::S_NOR_B64_vi:
    case AMDGPU::S_ORN2_B32_gfx10:
    case AMDGPU::S_ORN2_B32_gfx6_gfx7:
    case AMDGPU::S_ORN2_B32_vi:
    case AMDGPU::S_ORN2_B64_gfx10:
    case AMDGPU::S_ORN2_B64_gfx6_gfx7:
    case AMDGPU::S_ORN2_B64_vi:
    case AMDGPU::S_OR_B32_gfx10:
    case AMDGPU::S_OR_B32_gfx6_gfx7:
    case AMDGPU::S_OR_B32_vi:
    case AMDGPU::S_OR_B64_gfx10:
    case AMDGPU::S_OR_B64_gfx6_gfx7:
    case AMDGPU::S_OR_B64_vi:
    case AMDGPU::S_PACK_HH_B32_B16_gfx10:
    case AMDGPU::S_PACK_HH_B32_B16_vi:
    case AMDGPU::S_PACK_LH_B32_B16_gfx10:
    case AMDGPU::S_PACK_LH_B32_B16_vi:
    case AMDGPU::S_PACK_LL_B32_B16_gfx10:
    case AMDGPU::S_PACK_LL_B32_B16_vi:
    case AMDGPU::S_SUBB_U32_gfx10:
    case AMDGPU::S_SUBB_U32_gfx6_gfx7:
    case AMDGPU::S_SUBB_U32_vi:
    case AMDGPU::S_SUB_I32_gfx10:
    case AMDGPU::S_SUB_I32_gfx6_gfx7:
    case AMDGPU::S_SUB_I32_vi:
    case AMDGPU::S_SUB_U32_gfx10:
    case AMDGPU::S_SUB_U32_gfx6_gfx7:
    case AMDGPU::S_SUB_U32_vi:
    case AMDGPU::S_XNOR_B32_gfx10:
    case AMDGPU::S_XNOR_B32_gfx6_gfx7:
    case AMDGPU::S_XNOR_B32_vi:
    case AMDGPU::S_XNOR_B64_gfx10:
    case AMDGPU::S_XNOR_B64_gfx6_gfx7:
    case AMDGPU::S_XNOR_B64_vi:
    case AMDGPU::S_XOR_B32_gfx10:
    case AMDGPU::S_XOR_B32_gfx6_gfx7:
    case AMDGPU::S_XOR_B32_vi:
    case AMDGPU::S_XOR_B64_gfx10:
    case AMDGPU::S_XOR_B64_gfx6_gfx7:
    case AMDGPU::S_XOR_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::S_GET_WAVEID_IN_WORKGROUP_gfx10:
    case AMDGPU::S_MEMREALTIME_gfx10:
    case AMDGPU::S_MEMREALTIME_vi:
    case AMDGPU::S_MEMTIME_gfx10:
    case AMDGPU::S_MEMTIME_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 6;
      Value |= op;
      break;
    }
    case AMDGPU::S_SUBVECTOR_LOOP_BEGIN_gfx10:
    case AMDGPU::S_SUBVECTOR_LOOP_END_gfx10: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 16;
      Value |= op;
      // op: simm16
      op = getSOPPBrEncoding(MI, 0, Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_CLAUSE:
    case AMDGPU::S_DECPERFLEVEL:
    case AMDGPU::S_DENORM_MODE:
    case AMDGPU::S_ENDPGM:
    case AMDGPU::S_INCPERFLEVEL:
    case AMDGPU::S_INST_PREFETCH:
    case AMDGPU::S_NOP:
    case AMDGPU::S_ROUND_MODE:
    case AMDGPU::S_SENDMSG:
    case AMDGPU::S_SENDMSGHALT:
    case AMDGPU::S_SETHALT:
    case AMDGPU::S_SETKILL:
    case AMDGPU::S_SETPRIO:
    case AMDGPU::S_SET_GPR_IDX_MODE:
    case AMDGPU::S_SLEEP:
    case AMDGPU::S_TRAP:
    case AMDGPU::S_TTRACEDATA_IMM:
    case AMDGPU::S_VERSION_gfx10:
    case AMDGPU::S_WAITCNT:
    case AMDGPU::S_WAITCNT_DEPCTR: {
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_SETREG_IMM32_B32_gfx10:
    case AMDGPU::S_SETREG_IMM32_B32_gfx6_gfx7:
    case AMDGPU::S_SETREG_IMM32_B32_vi: {
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(4294967295);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::S_BRANCH:
    case AMDGPU::S_BRANCH_pad_s_nop:
    case AMDGPU::S_CBRANCH_CDBGSYS:
    case AMDGPU::S_CBRANCH_CDBGSYS_AND_USER:
    case AMDGPU::S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop:
    case AMDGPU::S_CBRANCH_CDBGSYS_OR_USER:
    case AMDGPU::S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop:
    case AMDGPU::S_CBRANCH_CDBGSYS_pad_s_nop:
    case AMDGPU::S_CBRANCH_CDBGUSER:
    case AMDGPU::S_CBRANCH_CDBGUSER_pad_s_nop:
    case AMDGPU::S_CBRANCH_EXECNZ:
    case AMDGPU::S_CBRANCH_EXECNZ_pad_s_nop:
    case AMDGPU::S_CBRANCH_EXECZ:
    case AMDGPU::S_CBRANCH_EXECZ_pad_s_nop:
    case AMDGPU::S_CBRANCH_SCC0:
    case AMDGPU::S_CBRANCH_SCC0_pad_s_nop:
    case AMDGPU::S_CBRANCH_SCC1:
    case AMDGPU::S_CBRANCH_SCC1_pad_s_nop:
    case AMDGPU::S_CBRANCH_VCCNZ:
    case AMDGPU::S_CBRANCH_VCCNZ_pad_s_nop:
    case AMDGPU::S_CBRANCH_VCCZ:
    case AMDGPU::S_CBRANCH_VCCZ_pad_s_nop: {
      // op: simm16
      op = getSOPPBrEncoding(MI, 0, Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::S_CBRANCH_JOIN_gfx6_gfx7:
    case AMDGPU::S_CBRANCH_JOIN_vi:
    case AMDGPU::S_RFE_B64_gfx10:
    case AMDGPU::S_RFE_B64_gfx6_gfx7:
    case AMDGPU::S_RFE_B64_vi:
    case AMDGPU::S_SETPC_B64_gfx10:
    case AMDGPU::S_SETPC_B64_gfx6_gfx7:
    case AMDGPU::S_SETPC_B64_vi:
    case AMDGPU::S_SET_GPR_IDX_IDX_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::S_BITCMP0_B32:
    case AMDGPU::S_BITCMP0_B64:
    case AMDGPU::S_BITCMP1_B32:
    case AMDGPU::S_BITCMP1_B64:
    case AMDGPU::S_CBRANCH_G_FORK_gfx6_gfx7:
    case AMDGPU::S_CBRANCH_G_FORK_vi:
    case AMDGPU::S_CMP_EQ_I32:
    case AMDGPU::S_CMP_EQ_U32:
    case AMDGPU::S_CMP_EQ_U64:
    case AMDGPU::S_CMP_GE_I32:
    case AMDGPU::S_CMP_GE_U32:
    case AMDGPU::S_CMP_GT_I32:
    case AMDGPU::S_CMP_GT_U32:
    case AMDGPU::S_CMP_LE_I32:
    case AMDGPU::S_CMP_LE_U32:
    case AMDGPU::S_CMP_LG_I32:
    case AMDGPU::S_CMP_LG_U32:
    case AMDGPU::S_CMP_LG_U64:
    case AMDGPU::S_CMP_LT_I32:
    case AMDGPU::S_CMP_LT_U32:
    case AMDGPU::S_RFE_RESTORE_B64_vi:
    case AMDGPU::S_SETVSKIP:
    case AMDGPU::S_SET_GPR_IDX_ON: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPSX_EQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_EQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_F_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_F_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NEQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NEQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_O_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_O_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_TRU_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_TRU_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_U_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPSX_U_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_EQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_EQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_F_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_F_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_GE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_GE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_GT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_GT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_LT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NEQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NEQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_O_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_O_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_TRU_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_TRU_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_U_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPS_U_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_CLASS_F16_e32_gfx10:
    case AMDGPU::V_CMPX_CLASS_F16_e32_vi:
    case AMDGPU::V_CMPX_CLASS_F32_e32_gfx10:
    case AMDGPU::V_CMPX_CLASS_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_CLASS_F32_e32_vi:
    case AMDGPU::V_CMPX_CLASS_F64_e32_gfx10:
    case AMDGPU::V_CMPX_CLASS_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_CLASS_F64_e32_vi:
    case AMDGPU::V_CMPX_EQ_F16_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_F16_e32_vi:
    case AMDGPU::V_CMPX_EQ_F32_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_F32_e32_vi:
    case AMDGPU::V_CMPX_EQ_F64_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_F64_e32_vi:
    case AMDGPU::V_CMPX_EQ_I16_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_I16_e32_vi:
    case AMDGPU::V_CMPX_EQ_I32_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_I32_e32_vi:
    case AMDGPU::V_CMPX_EQ_I64_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_I64_e32_vi:
    case AMDGPU::V_CMPX_EQ_U16_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_U16_e32_vi:
    case AMDGPU::V_CMPX_EQ_U32_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_U32_e32_vi:
    case AMDGPU::V_CMPX_EQ_U64_e32_gfx10:
    case AMDGPU::V_CMPX_EQ_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_U64_e32_vi:
    case AMDGPU::V_CMPX_F_F16_e32_gfx10:
    case AMDGPU::V_CMPX_F_F16_e32_vi:
    case AMDGPU::V_CMPX_F_F32_e32_gfx10:
    case AMDGPU::V_CMPX_F_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_F32_e32_vi:
    case AMDGPU::V_CMPX_F_F64_e32_gfx10:
    case AMDGPU::V_CMPX_F_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_F64_e32_vi:
    case AMDGPU::V_CMPX_F_I16_e32_vi:
    case AMDGPU::V_CMPX_F_I32_e32_gfx10:
    case AMDGPU::V_CMPX_F_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_I32_e32_vi:
    case AMDGPU::V_CMPX_F_I64_e32_gfx10:
    case AMDGPU::V_CMPX_F_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_I64_e32_vi:
    case AMDGPU::V_CMPX_F_U16_e32_vi:
    case AMDGPU::V_CMPX_F_U32_e32_gfx10:
    case AMDGPU::V_CMPX_F_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_U32_e32_vi:
    case AMDGPU::V_CMPX_F_U64_e32_gfx10:
    case AMDGPU::V_CMPX_F_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_U64_e32_vi:
    case AMDGPU::V_CMPX_GE_F16_e32_gfx10:
    case AMDGPU::V_CMPX_GE_F16_e32_vi:
    case AMDGPU::V_CMPX_GE_F32_e32_gfx10:
    case AMDGPU::V_CMPX_GE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_F32_e32_vi:
    case AMDGPU::V_CMPX_GE_F64_e32_gfx10:
    case AMDGPU::V_CMPX_GE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_F64_e32_vi:
    case AMDGPU::V_CMPX_GE_I16_e32_gfx10:
    case AMDGPU::V_CMPX_GE_I16_e32_vi:
    case AMDGPU::V_CMPX_GE_I32_e32_gfx10:
    case AMDGPU::V_CMPX_GE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_I32_e32_vi:
    case AMDGPU::V_CMPX_GE_I64_e32_gfx10:
    case AMDGPU::V_CMPX_GE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_I64_e32_vi:
    case AMDGPU::V_CMPX_GE_U16_e32_gfx10:
    case AMDGPU::V_CMPX_GE_U16_e32_vi:
    case AMDGPU::V_CMPX_GE_U32_e32_gfx10:
    case AMDGPU::V_CMPX_GE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_U32_e32_vi:
    case AMDGPU::V_CMPX_GE_U64_e32_gfx10:
    case AMDGPU::V_CMPX_GE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_U64_e32_vi:
    case AMDGPU::V_CMPX_GT_F16_e32_gfx10:
    case AMDGPU::V_CMPX_GT_F16_e32_vi:
    case AMDGPU::V_CMPX_GT_F32_e32_gfx10:
    case AMDGPU::V_CMPX_GT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_F32_e32_vi:
    case AMDGPU::V_CMPX_GT_F64_e32_gfx10:
    case AMDGPU::V_CMPX_GT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_F64_e32_vi:
    case AMDGPU::V_CMPX_GT_I16_e32_gfx10:
    case AMDGPU::V_CMPX_GT_I16_e32_vi:
    case AMDGPU::V_CMPX_GT_I32_e32_gfx10:
    case AMDGPU::V_CMPX_GT_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_I32_e32_vi:
    case AMDGPU::V_CMPX_GT_I64_e32_gfx10:
    case AMDGPU::V_CMPX_GT_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_I64_e32_vi:
    case AMDGPU::V_CMPX_GT_U16_e32_gfx10:
    case AMDGPU::V_CMPX_GT_U16_e32_vi:
    case AMDGPU::V_CMPX_GT_U32_e32_gfx10:
    case AMDGPU::V_CMPX_GT_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_U32_e32_vi:
    case AMDGPU::V_CMPX_GT_U64_e32_gfx10:
    case AMDGPU::V_CMPX_GT_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_U64_e32_vi:
    case AMDGPU::V_CMPX_LE_F16_e32_gfx10:
    case AMDGPU::V_CMPX_LE_F16_e32_vi:
    case AMDGPU::V_CMPX_LE_F32_e32_gfx10:
    case AMDGPU::V_CMPX_LE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_F32_e32_vi:
    case AMDGPU::V_CMPX_LE_F64_e32_gfx10:
    case AMDGPU::V_CMPX_LE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_F64_e32_vi:
    case AMDGPU::V_CMPX_LE_I16_e32_gfx10:
    case AMDGPU::V_CMPX_LE_I16_e32_vi:
    case AMDGPU::V_CMPX_LE_I32_e32_gfx10:
    case AMDGPU::V_CMPX_LE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_I32_e32_vi:
    case AMDGPU::V_CMPX_LE_I64_e32_gfx10:
    case AMDGPU::V_CMPX_LE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_I64_e32_vi:
    case AMDGPU::V_CMPX_LE_U16_e32_gfx10:
    case AMDGPU::V_CMPX_LE_U16_e32_vi:
    case AMDGPU::V_CMPX_LE_U32_e32_gfx10:
    case AMDGPU::V_CMPX_LE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_U32_e32_vi:
    case AMDGPU::V_CMPX_LE_U64_e32_gfx10:
    case AMDGPU::V_CMPX_LE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_U64_e32_vi:
    case AMDGPU::V_CMPX_LG_F16_e32_gfx10:
    case AMDGPU::V_CMPX_LG_F16_e32_vi:
    case AMDGPU::V_CMPX_LG_F32_e32_gfx10:
    case AMDGPU::V_CMPX_LG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LG_F32_e32_vi:
    case AMDGPU::V_CMPX_LG_F64_e32_gfx10:
    case AMDGPU::V_CMPX_LG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LG_F64_e32_vi:
    case AMDGPU::V_CMPX_LT_F16_e32_gfx10:
    case AMDGPU::V_CMPX_LT_F16_e32_vi:
    case AMDGPU::V_CMPX_LT_F32_e32_gfx10:
    case AMDGPU::V_CMPX_LT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_F32_e32_vi:
    case AMDGPU::V_CMPX_LT_F64_e32_gfx10:
    case AMDGPU::V_CMPX_LT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_F64_e32_vi:
    case AMDGPU::V_CMPX_LT_I16_e32_gfx10:
    case AMDGPU::V_CMPX_LT_I16_e32_vi:
    case AMDGPU::V_CMPX_LT_I32_e32_gfx10:
    case AMDGPU::V_CMPX_LT_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_I32_e32_vi:
    case AMDGPU::V_CMPX_LT_I64_e32_gfx10:
    case AMDGPU::V_CMPX_LT_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_I64_e32_vi:
    case AMDGPU::V_CMPX_LT_U16_e32_gfx10:
    case AMDGPU::V_CMPX_LT_U16_e32_vi:
    case AMDGPU::V_CMPX_LT_U32_e32_gfx10:
    case AMDGPU::V_CMPX_LT_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_U32_e32_vi:
    case AMDGPU::V_CMPX_LT_U64_e32_gfx10:
    case AMDGPU::V_CMPX_LT_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_U64_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NEQ_F16_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NEQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NEQ_F32_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NEQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NEQ_F64_e32_vi:
    case AMDGPU::V_CMPX_NE_I16_e32_gfx10:
    case AMDGPU::V_CMPX_NE_I16_e32_vi:
    case AMDGPU::V_CMPX_NE_I32_e32_gfx10:
    case AMDGPU::V_CMPX_NE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_I32_e32_vi:
    case AMDGPU::V_CMPX_NE_I64_e32_gfx10:
    case AMDGPU::V_CMPX_NE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_I64_e32_vi:
    case AMDGPU::V_CMPX_NE_U16_e32_gfx10:
    case AMDGPU::V_CMPX_NE_U16_e32_vi:
    case AMDGPU::V_CMPX_NE_U32_e32_gfx10:
    case AMDGPU::V_CMPX_NE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_U32_e32_vi:
    case AMDGPU::V_CMPX_NE_U64_e32_gfx10:
    case AMDGPU::V_CMPX_NE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_U64_e32_vi:
    case AMDGPU::V_CMPX_NGE_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NGE_F16_e32_vi:
    case AMDGPU::V_CMPX_NGE_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NGE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGE_F32_e32_vi:
    case AMDGPU::V_CMPX_NGE_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NGE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGE_F64_e32_vi:
    case AMDGPU::V_CMPX_NGT_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NGT_F16_e32_vi:
    case AMDGPU::V_CMPX_NGT_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NGT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGT_F32_e32_vi:
    case AMDGPU::V_CMPX_NGT_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NGT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGT_F64_e32_vi:
    case AMDGPU::V_CMPX_NLE_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NLE_F16_e32_vi:
    case AMDGPU::V_CMPX_NLE_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NLE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLE_F32_e32_vi:
    case AMDGPU::V_CMPX_NLE_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NLE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLE_F64_e32_vi:
    case AMDGPU::V_CMPX_NLG_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NLG_F16_e32_vi:
    case AMDGPU::V_CMPX_NLG_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NLG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLG_F32_e32_vi:
    case AMDGPU::V_CMPX_NLG_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NLG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLG_F64_e32_vi:
    case AMDGPU::V_CMPX_NLT_F16_e32_gfx10:
    case AMDGPU::V_CMPX_NLT_F16_e32_vi:
    case AMDGPU::V_CMPX_NLT_F32_e32_gfx10:
    case AMDGPU::V_CMPX_NLT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLT_F32_e32_vi:
    case AMDGPU::V_CMPX_NLT_F64_e32_gfx10:
    case AMDGPU::V_CMPX_NLT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLT_F64_e32_vi:
    case AMDGPU::V_CMPX_O_F16_e32_gfx10:
    case AMDGPU::V_CMPX_O_F16_e32_vi:
    case AMDGPU::V_CMPX_O_F32_e32_gfx10:
    case AMDGPU::V_CMPX_O_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_O_F32_e32_vi:
    case AMDGPU::V_CMPX_O_F64_e32_gfx10:
    case AMDGPU::V_CMPX_O_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_O_F64_e32_vi:
    case AMDGPU::V_CMPX_TRU_F16_e32_gfx10:
    case AMDGPU::V_CMPX_TRU_F16_e32_vi:
    case AMDGPU::V_CMPX_TRU_F32_e32_gfx10:
    case AMDGPU::V_CMPX_TRU_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_TRU_F32_e32_vi:
    case AMDGPU::V_CMPX_TRU_F64_e32_gfx10:
    case AMDGPU::V_CMPX_TRU_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_TRU_F64_e32_vi:
    case AMDGPU::V_CMPX_T_I16_e32_vi:
    case AMDGPU::V_CMPX_T_I32_e32_gfx10:
    case AMDGPU::V_CMPX_T_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_I32_e32_vi:
    case AMDGPU::V_CMPX_T_I64_e32_gfx10:
    case AMDGPU::V_CMPX_T_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_I64_e32_vi:
    case AMDGPU::V_CMPX_T_U16_e32_vi:
    case AMDGPU::V_CMPX_T_U32_e32_gfx10:
    case AMDGPU::V_CMPX_T_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_U32_e32_vi:
    case AMDGPU::V_CMPX_T_U64_e32_gfx10:
    case AMDGPU::V_CMPX_T_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_U64_e32_vi:
    case AMDGPU::V_CMPX_U_F16_e32_gfx10:
    case AMDGPU::V_CMPX_U_F16_e32_vi:
    case AMDGPU::V_CMPX_U_F32_e32_gfx10:
    case AMDGPU::V_CMPX_U_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_U_F32_e32_vi:
    case AMDGPU::V_CMPX_U_F64_e32_gfx10:
    case AMDGPU::V_CMPX_U_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMPX_U_F64_e32_vi:
    case AMDGPU::V_CMP_CLASS_F16_e32_gfx10:
    case AMDGPU::V_CMP_CLASS_F16_e32_vi:
    case AMDGPU::V_CMP_CLASS_F32_e32_gfx10:
    case AMDGPU::V_CMP_CLASS_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_CLASS_F32_e32_vi:
    case AMDGPU::V_CMP_CLASS_F64_e32_gfx10:
    case AMDGPU::V_CMP_CLASS_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_CLASS_F64_e32_vi:
    case AMDGPU::V_CMP_EQ_F16_e32_gfx10:
    case AMDGPU::V_CMP_EQ_F16_e32_vi:
    case AMDGPU::V_CMP_EQ_F32_e32_gfx10:
    case AMDGPU::V_CMP_EQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_F32_e32_vi:
    case AMDGPU::V_CMP_EQ_F64_e32_gfx10:
    case AMDGPU::V_CMP_EQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_F64_e32_vi:
    case AMDGPU::V_CMP_EQ_I16_e32_gfx10:
    case AMDGPU::V_CMP_EQ_I16_e32_vi:
    case AMDGPU::V_CMP_EQ_I32_e32_gfx10:
    case AMDGPU::V_CMP_EQ_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_I32_e32_vi:
    case AMDGPU::V_CMP_EQ_I64_e32_gfx10:
    case AMDGPU::V_CMP_EQ_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_I64_e32_vi:
    case AMDGPU::V_CMP_EQ_U16_e32_gfx10:
    case AMDGPU::V_CMP_EQ_U16_e32_vi:
    case AMDGPU::V_CMP_EQ_U32_e32_gfx10:
    case AMDGPU::V_CMP_EQ_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_U32_e32_vi:
    case AMDGPU::V_CMP_EQ_U64_e32_gfx10:
    case AMDGPU::V_CMP_EQ_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_U64_e32_vi:
    case AMDGPU::V_CMP_F_F16_e32_gfx10:
    case AMDGPU::V_CMP_F_F16_e32_vi:
    case AMDGPU::V_CMP_F_F32_e32_gfx10:
    case AMDGPU::V_CMP_F_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_F32_e32_vi:
    case AMDGPU::V_CMP_F_F64_e32_gfx10:
    case AMDGPU::V_CMP_F_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_F64_e32_vi:
    case AMDGPU::V_CMP_F_I16_e32_vi:
    case AMDGPU::V_CMP_F_I32_e32_gfx10:
    case AMDGPU::V_CMP_F_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_I32_e32_vi:
    case AMDGPU::V_CMP_F_I64_e32_gfx10:
    case AMDGPU::V_CMP_F_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_I64_e32_vi:
    case AMDGPU::V_CMP_F_U16_e32_vi:
    case AMDGPU::V_CMP_F_U32_e32_gfx10:
    case AMDGPU::V_CMP_F_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_U32_e32_vi:
    case AMDGPU::V_CMP_F_U64_e32_gfx10:
    case AMDGPU::V_CMP_F_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_F_U64_e32_vi:
    case AMDGPU::V_CMP_GE_F16_e32_gfx10:
    case AMDGPU::V_CMP_GE_F16_e32_vi:
    case AMDGPU::V_CMP_GE_F32_e32_gfx10:
    case AMDGPU::V_CMP_GE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_F32_e32_vi:
    case AMDGPU::V_CMP_GE_F64_e32_gfx10:
    case AMDGPU::V_CMP_GE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_F64_e32_vi:
    case AMDGPU::V_CMP_GE_I16_e32_gfx10:
    case AMDGPU::V_CMP_GE_I16_e32_vi:
    case AMDGPU::V_CMP_GE_I32_e32_gfx10:
    case AMDGPU::V_CMP_GE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_I32_e32_vi:
    case AMDGPU::V_CMP_GE_I64_e32_gfx10:
    case AMDGPU::V_CMP_GE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_I64_e32_vi:
    case AMDGPU::V_CMP_GE_U16_e32_gfx10:
    case AMDGPU::V_CMP_GE_U16_e32_vi:
    case AMDGPU::V_CMP_GE_U32_e32_gfx10:
    case AMDGPU::V_CMP_GE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_U32_e32_vi:
    case AMDGPU::V_CMP_GE_U64_e32_gfx10:
    case AMDGPU::V_CMP_GE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_U64_e32_vi:
    case AMDGPU::V_CMP_GT_F16_e32_gfx10:
    case AMDGPU::V_CMP_GT_F16_e32_vi:
    case AMDGPU::V_CMP_GT_F32_e32_gfx10:
    case AMDGPU::V_CMP_GT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_F32_e32_vi:
    case AMDGPU::V_CMP_GT_F64_e32_gfx10:
    case AMDGPU::V_CMP_GT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_F64_e32_vi:
    case AMDGPU::V_CMP_GT_I16_e32_gfx10:
    case AMDGPU::V_CMP_GT_I16_e32_vi:
    case AMDGPU::V_CMP_GT_I32_e32_gfx10:
    case AMDGPU::V_CMP_GT_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_I32_e32_vi:
    case AMDGPU::V_CMP_GT_I64_e32_gfx10:
    case AMDGPU::V_CMP_GT_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_I64_e32_vi:
    case AMDGPU::V_CMP_GT_U16_e32_gfx10:
    case AMDGPU::V_CMP_GT_U16_e32_vi:
    case AMDGPU::V_CMP_GT_U32_e32_gfx10:
    case AMDGPU::V_CMP_GT_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_U32_e32_vi:
    case AMDGPU::V_CMP_GT_U64_e32_gfx10:
    case AMDGPU::V_CMP_GT_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_U64_e32_vi:
    case AMDGPU::V_CMP_LE_F16_e32_gfx10:
    case AMDGPU::V_CMP_LE_F16_e32_vi:
    case AMDGPU::V_CMP_LE_F32_e32_gfx10:
    case AMDGPU::V_CMP_LE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_F32_e32_vi:
    case AMDGPU::V_CMP_LE_F64_e32_gfx10:
    case AMDGPU::V_CMP_LE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_F64_e32_vi:
    case AMDGPU::V_CMP_LE_I16_e32_gfx10:
    case AMDGPU::V_CMP_LE_I16_e32_vi:
    case AMDGPU::V_CMP_LE_I32_e32_gfx10:
    case AMDGPU::V_CMP_LE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_I32_e32_vi:
    case AMDGPU::V_CMP_LE_I64_e32_gfx10:
    case AMDGPU::V_CMP_LE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_I64_e32_vi:
    case AMDGPU::V_CMP_LE_U16_e32_gfx10:
    case AMDGPU::V_CMP_LE_U16_e32_vi:
    case AMDGPU::V_CMP_LE_U32_e32_gfx10:
    case AMDGPU::V_CMP_LE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_U32_e32_vi:
    case AMDGPU::V_CMP_LE_U64_e32_gfx10:
    case AMDGPU::V_CMP_LE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_U64_e32_vi:
    case AMDGPU::V_CMP_LG_F16_e32_gfx10:
    case AMDGPU::V_CMP_LG_F16_e32_vi:
    case AMDGPU::V_CMP_LG_F32_e32_gfx10:
    case AMDGPU::V_CMP_LG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LG_F32_e32_vi:
    case AMDGPU::V_CMP_LG_F64_e32_gfx10:
    case AMDGPU::V_CMP_LG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LG_F64_e32_vi:
    case AMDGPU::V_CMP_LT_F16_e32_gfx10:
    case AMDGPU::V_CMP_LT_F16_e32_vi:
    case AMDGPU::V_CMP_LT_F32_e32_gfx10:
    case AMDGPU::V_CMP_LT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_F32_e32_vi:
    case AMDGPU::V_CMP_LT_F64_e32_gfx10:
    case AMDGPU::V_CMP_LT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_F64_e32_vi:
    case AMDGPU::V_CMP_LT_I16_e32_gfx10:
    case AMDGPU::V_CMP_LT_I16_e32_vi:
    case AMDGPU::V_CMP_LT_I32_e32_gfx10:
    case AMDGPU::V_CMP_LT_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_I32_e32_vi:
    case AMDGPU::V_CMP_LT_I64_e32_gfx10:
    case AMDGPU::V_CMP_LT_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_I64_e32_vi:
    case AMDGPU::V_CMP_LT_U16_e32_gfx10:
    case AMDGPU::V_CMP_LT_U16_e32_vi:
    case AMDGPU::V_CMP_LT_U32_e32_gfx10:
    case AMDGPU::V_CMP_LT_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_U32_e32_vi:
    case AMDGPU::V_CMP_LT_U64_e32_gfx10:
    case AMDGPU::V_CMP_LT_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_U64_e32_vi:
    case AMDGPU::V_CMP_NEQ_F16_e32_gfx10:
    case AMDGPU::V_CMP_NEQ_F16_e32_vi:
    case AMDGPU::V_CMP_NEQ_F32_e32_gfx10:
    case AMDGPU::V_CMP_NEQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NEQ_F32_e32_vi:
    case AMDGPU::V_CMP_NEQ_F64_e32_gfx10:
    case AMDGPU::V_CMP_NEQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NEQ_F64_e32_vi:
    case AMDGPU::V_CMP_NE_I16_e32_gfx10:
    case AMDGPU::V_CMP_NE_I16_e32_vi:
    case AMDGPU::V_CMP_NE_I32_e32_gfx10:
    case AMDGPU::V_CMP_NE_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_I32_e32_vi:
    case AMDGPU::V_CMP_NE_I64_e32_gfx10:
    case AMDGPU::V_CMP_NE_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_I64_e32_vi:
    case AMDGPU::V_CMP_NE_U16_e32_gfx10:
    case AMDGPU::V_CMP_NE_U16_e32_vi:
    case AMDGPU::V_CMP_NE_U32_e32_gfx10:
    case AMDGPU::V_CMP_NE_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_U32_e32_vi:
    case AMDGPU::V_CMP_NE_U64_e32_gfx10:
    case AMDGPU::V_CMP_NE_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_U64_e32_vi:
    case AMDGPU::V_CMP_NGE_F16_e32_gfx10:
    case AMDGPU::V_CMP_NGE_F16_e32_vi:
    case AMDGPU::V_CMP_NGE_F32_e32_gfx10:
    case AMDGPU::V_CMP_NGE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NGE_F32_e32_vi:
    case AMDGPU::V_CMP_NGE_F64_e32_gfx10:
    case AMDGPU::V_CMP_NGE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NGE_F64_e32_vi:
    case AMDGPU::V_CMP_NGT_F16_e32_gfx10:
    case AMDGPU::V_CMP_NGT_F16_e32_vi:
    case AMDGPU::V_CMP_NGT_F32_e32_gfx10:
    case AMDGPU::V_CMP_NGT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NGT_F32_e32_vi:
    case AMDGPU::V_CMP_NGT_F64_e32_gfx10:
    case AMDGPU::V_CMP_NGT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NGT_F64_e32_vi:
    case AMDGPU::V_CMP_NLE_F16_e32_gfx10:
    case AMDGPU::V_CMP_NLE_F16_e32_vi:
    case AMDGPU::V_CMP_NLE_F32_e32_gfx10:
    case AMDGPU::V_CMP_NLE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLE_F32_e32_vi:
    case AMDGPU::V_CMP_NLE_F64_e32_gfx10:
    case AMDGPU::V_CMP_NLE_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLE_F64_e32_vi:
    case AMDGPU::V_CMP_NLG_F16_e32_gfx10:
    case AMDGPU::V_CMP_NLG_F16_e32_vi:
    case AMDGPU::V_CMP_NLG_F32_e32_gfx10:
    case AMDGPU::V_CMP_NLG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLG_F32_e32_vi:
    case AMDGPU::V_CMP_NLG_F64_e32_gfx10:
    case AMDGPU::V_CMP_NLG_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLG_F64_e32_vi:
    case AMDGPU::V_CMP_NLT_F16_e32_gfx10:
    case AMDGPU::V_CMP_NLT_F16_e32_vi:
    case AMDGPU::V_CMP_NLT_F32_e32_gfx10:
    case AMDGPU::V_CMP_NLT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLT_F32_e32_vi:
    case AMDGPU::V_CMP_NLT_F64_e32_gfx10:
    case AMDGPU::V_CMP_NLT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_NLT_F64_e32_vi:
    case AMDGPU::V_CMP_O_F16_e32_gfx10:
    case AMDGPU::V_CMP_O_F16_e32_vi:
    case AMDGPU::V_CMP_O_F32_e32_gfx10:
    case AMDGPU::V_CMP_O_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_O_F32_e32_vi:
    case AMDGPU::V_CMP_O_F64_e32_gfx10:
    case AMDGPU::V_CMP_O_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_O_F64_e32_vi:
    case AMDGPU::V_CMP_TRU_F16_e32_gfx10:
    case AMDGPU::V_CMP_TRU_F16_e32_vi:
    case AMDGPU::V_CMP_TRU_F32_e32_gfx10:
    case AMDGPU::V_CMP_TRU_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_TRU_F32_e32_vi:
    case AMDGPU::V_CMP_TRU_F64_e32_gfx10:
    case AMDGPU::V_CMP_TRU_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_TRU_F64_e32_vi:
    case AMDGPU::V_CMP_T_I16_e32_vi:
    case AMDGPU::V_CMP_T_I32_e32_gfx10:
    case AMDGPU::V_CMP_T_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_T_I32_e32_vi:
    case AMDGPU::V_CMP_T_I64_e32_gfx10:
    case AMDGPU::V_CMP_T_I64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_T_I64_e32_vi:
    case AMDGPU::V_CMP_T_U16_e32_vi:
    case AMDGPU::V_CMP_T_U32_e32_gfx10:
    case AMDGPU::V_CMP_T_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_T_U32_e32_vi:
    case AMDGPU::V_CMP_T_U64_e32_gfx10:
    case AMDGPU::V_CMP_T_U64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_T_U64_e32_vi:
    case AMDGPU::V_CMP_U_F16_e32_gfx10:
    case AMDGPU::V_CMP_U_F16_e32_vi:
    case AMDGPU::V_CMP_U_F32_e32_gfx10:
    case AMDGPU::V_CMP_U_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_U_F32_e32_vi:
    case AMDGPU::V_CMP_U_F64_e32_gfx10:
    case AMDGPU::V_CMP_U_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CMP_U_F64_e32_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I16_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_I32_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_I64_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_U16_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_U32_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_U64_e64_gfx10:
    case AMDGPU::V_CMPX_F_I32_e64_gfx10:
    case AMDGPU::V_CMPX_F_I64_e64_gfx10:
    case AMDGPU::V_CMPX_F_U32_e64_gfx10:
    case AMDGPU::V_CMPX_F_U64_e64_gfx10:
    case AMDGPU::V_CMPX_GE_I16_e64_gfx10:
    case AMDGPU::V_CMPX_GE_I32_e64_gfx10:
    case AMDGPU::V_CMPX_GE_I64_e64_gfx10:
    case AMDGPU::V_CMPX_GE_U16_e64_gfx10:
    case AMDGPU::V_CMPX_GE_U32_e64_gfx10:
    case AMDGPU::V_CMPX_GE_U64_e64_gfx10:
    case AMDGPU::V_CMPX_GT_I16_e64_gfx10:
    case AMDGPU::V_CMPX_GT_I32_e64_gfx10:
    case AMDGPU::V_CMPX_GT_I64_e64_gfx10:
    case AMDGPU::V_CMPX_GT_U16_e64_gfx10:
    case AMDGPU::V_CMPX_GT_U32_e64_gfx10:
    case AMDGPU::V_CMPX_GT_U64_e64_gfx10:
    case AMDGPU::V_CMPX_LE_I16_e64_gfx10:
    case AMDGPU::V_CMPX_LE_I32_e64_gfx10:
    case AMDGPU::V_CMPX_LE_I64_e64_gfx10:
    case AMDGPU::V_CMPX_LE_U16_e64_gfx10:
    case AMDGPU::V_CMPX_LE_U32_e64_gfx10:
    case AMDGPU::V_CMPX_LE_U64_e64_gfx10:
    case AMDGPU::V_CMPX_LT_I16_e64_gfx10:
    case AMDGPU::V_CMPX_LT_I32_e64_gfx10:
    case AMDGPU::V_CMPX_LT_I64_e64_gfx10:
    case AMDGPU::V_CMPX_LT_U16_e64_gfx10:
    case AMDGPU::V_CMPX_LT_U32_e64_gfx10:
    case AMDGPU::V_CMPX_LT_U64_e64_gfx10:
    case AMDGPU::V_CMPX_NE_I16_e64_gfx10:
    case AMDGPU::V_CMPX_NE_I32_e64_gfx10:
    case AMDGPU::V_CMPX_NE_I64_e64_gfx10:
    case AMDGPU::V_CMPX_NE_U16_e64_gfx10:
    case AMDGPU::V_CMPX_NE_U32_e64_gfx10:
    case AMDGPU::V_CMPX_NE_U64_e64_gfx10:
    case AMDGPU::V_CMPX_T_I32_e64_gfx10:
    case AMDGPU::V_CMPX_T_I64_e64_gfx10:
    case AMDGPU::V_CMPX_T_U32_e64_gfx10:
    case AMDGPU::V_CMPX_T_U64_e64_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_F32_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE0_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE1_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE2_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE3_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_OFF_F32_I4_e64_gfx6_gfx7: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_F16_I16_e64_gfx10:
    case AMDGPU::V_CVT_F16_I16_e64_vi:
    case AMDGPU::V_CVT_F16_U16_e64_gfx10:
    case AMDGPU::V_CVT_F16_U16_e64_vi:
    case AMDGPU::V_CVT_F32_I32_e64_gfx10:
    case AMDGPU::V_CVT_F32_I32_e64_vi:
    case AMDGPU::V_CVT_F32_U32_e64_gfx10:
    case AMDGPU::V_CVT_F32_U32_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_e64_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE0_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_e64_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE1_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_e64_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE2_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_e64_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE3_e64_vi:
    case AMDGPU::V_CVT_F64_I32_e64_gfx10:
    case AMDGPU::V_CVT_F64_I32_e64_vi:
    case AMDGPU::V_CVT_F64_U32_e64_gfx10:
    case AMDGPU::V_CVT_F64_U32_e64_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_e64_gfx10:
    case AMDGPU::V_CVT_OFF_F32_I4_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_NC_U32_e64_gfx10:
    case AMDGPU::V_ADD_U32_e64_gfx9:
    case AMDGPU::V_SUBREV_NC_U32_e64_gfx10:
    case AMDGPU::V_SUBREV_U32_e64_gfx9:
    case AMDGPU::V_SUB_NC_U32_e64_gfx10:
    case AMDGPU::V_SUB_U32_e64_gfx9: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I16_e64_vi:
    case AMDGPU::V_CMPX_EQ_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_I32_e64_vi:
    case AMDGPU::V_CMPX_EQ_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_I64_e64_vi:
    case AMDGPU::V_CMPX_EQ_U16_e64_vi:
    case AMDGPU::V_CMPX_EQ_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_U32_e64_vi:
    case AMDGPU::V_CMPX_EQ_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_U64_e64_vi:
    case AMDGPU::V_CMPX_F_I16_e64_vi:
    case AMDGPU::V_CMPX_F_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_I32_e64_vi:
    case AMDGPU::V_CMPX_F_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_I64_e64_vi:
    case AMDGPU::V_CMPX_F_U16_e64_vi:
    case AMDGPU::V_CMPX_F_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_U32_e64_vi:
    case AMDGPU::V_CMPX_F_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_U64_e64_vi:
    case AMDGPU::V_CMPX_GE_I16_e64_vi:
    case AMDGPU::V_CMPX_GE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_I32_e64_vi:
    case AMDGPU::V_CMPX_GE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_I64_e64_vi:
    case AMDGPU::V_CMPX_GE_U16_e64_vi:
    case AMDGPU::V_CMPX_GE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_U32_e64_vi:
    case AMDGPU::V_CMPX_GE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_U64_e64_vi:
    case AMDGPU::V_CMPX_GT_I16_e64_vi:
    case AMDGPU::V_CMPX_GT_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_I32_e64_vi:
    case AMDGPU::V_CMPX_GT_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_I64_e64_vi:
    case AMDGPU::V_CMPX_GT_U16_e64_vi:
    case AMDGPU::V_CMPX_GT_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_U32_e64_vi:
    case AMDGPU::V_CMPX_GT_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_U64_e64_vi:
    case AMDGPU::V_CMPX_LE_I16_e64_vi:
    case AMDGPU::V_CMPX_LE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_I32_e64_vi:
    case AMDGPU::V_CMPX_LE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_I64_e64_vi:
    case AMDGPU::V_CMPX_LE_U16_e64_vi:
    case AMDGPU::V_CMPX_LE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_U32_e64_vi:
    case AMDGPU::V_CMPX_LE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_U64_e64_vi:
    case AMDGPU::V_CMPX_LT_I16_e64_vi:
    case AMDGPU::V_CMPX_LT_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_I32_e64_vi:
    case AMDGPU::V_CMPX_LT_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_I64_e64_vi:
    case AMDGPU::V_CMPX_LT_U16_e64_vi:
    case AMDGPU::V_CMPX_LT_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_U32_e64_vi:
    case AMDGPU::V_CMPX_LT_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_U64_e64_vi:
    case AMDGPU::V_CMPX_NE_I16_e64_vi:
    case AMDGPU::V_CMPX_NE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_I32_e64_vi:
    case AMDGPU::V_CMPX_NE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_I64_e64_vi:
    case AMDGPU::V_CMPX_NE_U16_e64_vi:
    case AMDGPU::V_CMPX_NE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_U32_e64_vi:
    case AMDGPU::V_CMPX_NE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NE_U64_e64_vi:
    case AMDGPU::V_CMPX_T_I16_e64_vi:
    case AMDGPU::V_CMPX_T_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_I32_e64_vi:
    case AMDGPU::V_CMPX_T_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_I64_e64_vi:
    case AMDGPU::V_CMPX_T_U16_e64_vi:
    case AMDGPU::V_CMPX_T_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_U32_e64_vi:
    case AMDGPU::V_CMPX_T_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_T_U64_e64_vi:
    case AMDGPU::V_CMP_EQ_I16_e64_gfx10:
    case AMDGPU::V_CMP_EQ_I16_e64_vi:
    case AMDGPU::V_CMP_EQ_I32_e64_gfx10:
    case AMDGPU::V_CMP_EQ_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_I32_e64_vi:
    case AMDGPU::V_CMP_EQ_I64_e64_gfx10:
    case AMDGPU::V_CMP_EQ_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_I64_e64_vi:
    case AMDGPU::V_CMP_EQ_U16_e64_gfx10:
    case AMDGPU::V_CMP_EQ_U16_e64_vi:
    case AMDGPU::V_CMP_EQ_U32_e64_gfx10:
    case AMDGPU::V_CMP_EQ_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_U32_e64_vi:
    case AMDGPU::V_CMP_EQ_U64_e64_gfx10:
    case AMDGPU::V_CMP_EQ_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_U64_e64_vi:
    case AMDGPU::V_CMP_F_I16_e64_vi:
    case AMDGPU::V_CMP_F_I32_e64_gfx10:
    case AMDGPU::V_CMP_F_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_I32_e64_vi:
    case AMDGPU::V_CMP_F_I64_e64_gfx10:
    case AMDGPU::V_CMP_F_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_I64_e64_vi:
    case AMDGPU::V_CMP_F_U16_e64_vi:
    case AMDGPU::V_CMP_F_U32_e64_gfx10:
    case AMDGPU::V_CMP_F_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_U32_e64_vi:
    case AMDGPU::V_CMP_F_U64_e64_gfx10:
    case AMDGPU::V_CMP_F_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_U64_e64_vi:
    case AMDGPU::V_CMP_GE_I16_e64_gfx10:
    case AMDGPU::V_CMP_GE_I16_e64_vi:
    case AMDGPU::V_CMP_GE_I32_e64_gfx10:
    case AMDGPU::V_CMP_GE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_I32_e64_vi:
    case AMDGPU::V_CMP_GE_I64_e64_gfx10:
    case AMDGPU::V_CMP_GE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_I64_e64_vi:
    case AMDGPU::V_CMP_GE_U16_e64_gfx10:
    case AMDGPU::V_CMP_GE_U16_e64_vi:
    case AMDGPU::V_CMP_GE_U32_e64_gfx10:
    case AMDGPU::V_CMP_GE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_U32_e64_vi:
    case AMDGPU::V_CMP_GE_U64_e64_gfx10:
    case AMDGPU::V_CMP_GE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_U64_e64_vi:
    case AMDGPU::V_CMP_GT_I16_e64_gfx10:
    case AMDGPU::V_CMP_GT_I16_e64_vi:
    case AMDGPU::V_CMP_GT_I32_e64_gfx10:
    case AMDGPU::V_CMP_GT_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_I32_e64_vi:
    case AMDGPU::V_CMP_GT_I64_e64_gfx10:
    case AMDGPU::V_CMP_GT_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_I64_e64_vi:
    case AMDGPU::V_CMP_GT_U16_e64_gfx10:
    case AMDGPU::V_CMP_GT_U16_e64_vi:
    case AMDGPU::V_CMP_GT_U32_e64_gfx10:
    case AMDGPU::V_CMP_GT_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_U32_e64_vi:
    case AMDGPU::V_CMP_GT_U64_e64_gfx10:
    case AMDGPU::V_CMP_GT_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_U64_e64_vi:
    case AMDGPU::V_CMP_LE_I16_e64_gfx10:
    case AMDGPU::V_CMP_LE_I16_e64_vi:
    case AMDGPU::V_CMP_LE_I32_e64_gfx10:
    case AMDGPU::V_CMP_LE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_I32_e64_vi:
    case AMDGPU::V_CMP_LE_I64_e64_gfx10:
    case AMDGPU::V_CMP_LE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_I64_e64_vi:
    case AMDGPU::V_CMP_LE_U16_e64_gfx10:
    case AMDGPU::V_CMP_LE_U16_e64_vi:
    case AMDGPU::V_CMP_LE_U32_e64_gfx10:
    case AMDGPU::V_CMP_LE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_U32_e64_vi:
    case AMDGPU::V_CMP_LE_U64_e64_gfx10:
    case AMDGPU::V_CMP_LE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_U64_e64_vi:
    case AMDGPU::V_CMP_LT_I16_e64_gfx10:
    case AMDGPU::V_CMP_LT_I16_e64_vi:
    case AMDGPU::V_CMP_LT_I32_e64_gfx10:
    case AMDGPU::V_CMP_LT_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_I32_e64_vi:
    case AMDGPU::V_CMP_LT_I64_e64_gfx10:
    case AMDGPU::V_CMP_LT_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_I64_e64_vi:
    case AMDGPU::V_CMP_LT_U16_e64_gfx10:
    case AMDGPU::V_CMP_LT_U16_e64_vi:
    case AMDGPU::V_CMP_LT_U32_e64_gfx10:
    case AMDGPU::V_CMP_LT_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_U32_e64_vi:
    case AMDGPU::V_CMP_LT_U64_e64_gfx10:
    case AMDGPU::V_CMP_LT_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_U64_e64_vi:
    case AMDGPU::V_CMP_NE_I16_e64_gfx10:
    case AMDGPU::V_CMP_NE_I16_e64_vi:
    case AMDGPU::V_CMP_NE_I32_e64_gfx10:
    case AMDGPU::V_CMP_NE_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_I32_e64_vi:
    case AMDGPU::V_CMP_NE_I64_e64_gfx10:
    case AMDGPU::V_CMP_NE_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_I64_e64_vi:
    case AMDGPU::V_CMP_NE_U16_e64_gfx10:
    case AMDGPU::V_CMP_NE_U16_e64_vi:
    case AMDGPU::V_CMP_NE_U32_e64_gfx10:
    case AMDGPU::V_CMP_NE_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_U32_e64_vi:
    case AMDGPU::V_CMP_NE_U64_e64_gfx10:
    case AMDGPU::V_CMP_NE_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NE_U64_e64_vi:
    case AMDGPU::V_CMP_T_I16_e64_vi:
    case AMDGPU::V_CMP_T_I32_e64_gfx10:
    case AMDGPU::V_CMP_T_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_T_I32_e64_vi:
    case AMDGPU::V_CMP_T_I64_e64_gfx10:
    case AMDGPU::V_CMP_T_I64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_T_I64_e64_vi:
    case AMDGPU::V_CMP_T_U16_e64_vi:
    case AMDGPU::V_CMP_T_U32_e64_gfx10:
    case AMDGPU::V_CMP_T_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_T_U32_e64_vi:
    case AMDGPU::V_CMP_T_U64_e64_gfx10:
    case AMDGPU::V_CMP_T_U64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_T_U64_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_MAD_I32_I24_gfx6_gfx7:
    case AMDGPU::V_MAD_U32_U24_gfx6_gfx7:
    case AMDGPU::V_MQSAD_PK_U16_U8_gfx6_gfx7:
    case AMDGPU::V_MQSAD_U32_U8_gfx7:
    case AMDGPU::V_MSAD_U8_gfx6_gfx7:
    case AMDGPU::V_QSAD_PK_U16_U8_gfx7:
    case AMDGPU::V_SAD_HI_U8_gfx6_gfx7:
    case AMDGPU::V_SAD_U16_gfx6_gfx7:
    case AMDGPU::V_SAD_U32_gfx6_gfx7:
    case AMDGPU::V_SAD_U8_gfx6_gfx7: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_MAD_I16_vi:
    case AMDGPU::V_MAD_I32_I24_gfx10:
    case AMDGPU::V_MAD_I32_I24_vi:
    case AMDGPU::V_MAD_LEGACY_I16_gfx9:
    case AMDGPU::V_MAD_LEGACY_U16_gfx9:
    case AMDGPU::V_MAD_U16_vi:
    case AMDGPU::V_MAD_U32_U24_gfx10:
    case AMDGPU::V_MAD_U32_U24_vi:
    case AMDGPU::V_MQSAD_PK_U16_U8_gfx10:
    case AMDGPU::V_MQSAD_PK_U16_U8_vi:
    case AMDGPU::V_MQSAD_U32_U8_gfx10:
    case AMDGPU::V_MQSAD_U32_U8_vi:
    case AMDGPU::V_MSAD_U8_gfx10:
    case AMDGPU::V_MSAD_U8_vi:
    case AMDGPU::V_QSAD_PK_U16_U8_gfx10:
    case AMDGPU::V_QSAD_PK_U16_U8_vi:
    case AMDGPU::V_SAD_HI_U8_gfx10:
    case AMDGPU::V_SAD_HI_U8_vi:
    case AMDGPU::V_SAD_U16_gfx10:
    case AMDGPU::V_SAD_U16_vi:
    case AMDGPU::V_SAD_U32_gfx10:
    case AMDGPU::V_SAD_U32_vi:
    case AMDGPU::V_SAD_U8_gfx10:
    case AMDGPU::V_SAD_U8_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD3_U32_gfx10:
    case AMDGPU::V_ADD3_U32_vi:
    case AMDGPU::V_ADD_LSHL_U32_gfx10:
    case AMDGPU::V_ADD_LSHL_U32_vi:
    case AMDGPU::V_ALIGNBIT_B32_gfx10:
    case AMDGPU::V_ALIGNBIT_B32_gfx6_gfx7:
    case AMDGPU::V_ALIGNBIT_B32_vi:
    case AMDGPU::V_ALIGNBYTE_B32_gfx10:
    case AMDGPU::V_ALIGNBYTE_B32_gfx6_gfx7:
    case AMDGPU::V_ALIGNBYTE_B32_vi:
    case AMDGPU::V_AND_OR_B32_gfx10:
    case AMDGPU::V_AND_OR_B32_vi:
    case AMDGPU::V_BFE_I32_gfx10:
    case AMDGPU::V_BFE_I32_gfx6_gfx7:
    case AMDGPU::V_BFE_I32_vi:
    case AMDGPU::V_BFE_U32_gfx10:
    case AMDGPU::V_BFE_U32_gfx6_gfx7:
    case AMDGPU::V_BFE_U32_vi:
    case AMDGPU::V_BFI_B32_gfx10:
    case AMDGPU::V_BFI_B32_gfx6_gfx7:
    case AMDGPU::V_BFI_B32_vi:
    case AMDGPU::V_LERP_U8_gfx10:
    case AMDGPU::V_LERP_U8_gfx6_gfx7:
    case AMDGPU::V_LERP_U8_vi:
    case AMDGPU::V_LSHL_ADD_U32_gfx10:
    case AMDGPU::V_LSHL_ADD_U32_vi:
    case AMDGPU::V_LSHL_OR_B32_gfx10:
    case AMDGPU::V_LSHL_OR_B32_vi:
    case AMDGPU::V_MAX3_I32_gfx10:
    case AMDGPU::V_MAX3_I32_gfx6_gfx7:
    case AMDGPU::V_MAX3_I32_vi:
    case AMDGPU::V_MAX3_U32_gfx10:
    case AMDGPU::V_MAX3_U32_gfx6_gfx7:
    case AMDGPU::V_MAX3_U32_vi:
    case AMDGPU::V_MED3_I32_gfx10:
    case AMDGPU::V_MED3_I32_gfx6_gfx7:
    case AMDGPU::V_MED3_I32_vi:
    case AMDGPU::V_MED3_U32_gfx10:
    case AMDGPU::V_MED3_U32_gfx6_gfx7:
    case AMDGPU::V_MED3_U32_vi:
    case AMDGPU::V_MIN3_I32_gfx10:
    case AMDGPU::V_MIN3_I32_gfx6_gfx7:
    case AMDGPU::V_MIN3_I32_vi:
    case AMDGPU::V_MIN3_U32_gfx10:
    case AMDGPU::V_MIN3_U32_gfx6_gfx7:
    case AMDGPU::V_MIN3_U32_vi:
    case AMDGPU::V_OR3_B32_gfx10:
    case AMDGPU::V_OR3_B32_vi:
    case AMDGPU::V_PERM_B32_gfx10:
    case AMDGPU::V_PERM_B32_vi:
    case AMDGPU::V_XAD_U32_gfx10:
    case AMDGPU::V_XAD_U32_vi:
    case AMDGPU::V_XOR3_B32_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_I32_gfx9_gfx9:
    case AMDGPU::V_ADD_NC_I32_gfx10:
    case AMDGPU::V_ADD_NC_U16_gfx10:
    case AMDGPU::V_ADD_U16_e64_vi:
    case AMDGPU::V_AND_B32_e64_gfx10:
    case AMDGPU::V_AND_B32_e64_gfx6_gfx7:
    case AMDGPU::V_AND_B32_e64_vi:
    case AMDGPU::V_ASHRREV_I16_e64_vi:
    case AMDGPU::V_ASHRREV_I16_gfx10:
    case AMDGPU::V_ASHRREV_I32_e64_gfx10:
    case AMDGPU::V_ASHRREV_I32_e64_gfx6_gfx7:
    case AMDGPU::V_ASHRREV_I32_e64_vi:
    case AMDGPU::V_ASHRREV_I64_gfx10:
    case AMDGPU::V_ASHRREV_I64_vi:
    case AMDGPU::V_ASHR_I32_e64_gfx6_gfx7:
    case AMDGPU::V_ASHR_I64_gfx6_gfx7:
    case AMDGPU::V_BCNT_U32_B32_e64_gfx10:
    case AMDGPU::V_BCNT_U32_B32_e64_gfx6_gfx7:
    case AMDGPU::V_BCNT_U32_B32_e64_vi:
    case AMDGPU::V_BFM_B32_e64_gfx10:
    case AMDGPU::V_BFM_B32_e64_gfx6_gfx7:
    case AMDGPU::V_BFM_B32_e64_vi:
    case AMDGPU::V_CVT_PK_I16_I32_e64_gfx10:
    case AMDGPU::V_CVT_PK_I16_I32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_PK_I16_I32_e64_vi:
    case AMDGPU::V_CVT_PK_U16_U32_e64_gfx10:
    case AMDGPU::V_CVT_PK_U16_U32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_PK_U16_U32_e64_vi:
    case AMDGPU::V_LSHLREV_B16_e64_vi:
    case AMDGPU::V_LSHLREV_B16_gfx10:
    case AMDGPU::V_LSHLREV_B32_e64_gfx10:
    case AMDGPU::V_LSHLREV_B32_e64_gfx6_gfx7:
    case AMDGPU::V_LSHLREV_B32_e64_vi:
    case AMDGPU::V_LSHLREV_B64_gfx10:
    case AMDGPU::V_LSHLREV_B64_vi:
    case AMDGPU::V_LSHL_B32_e64_gfx6_gfx7:
    case AMDGPU::V_LSHL_B64_gfx6_gfx7:
    case AMDGPU::V_LSHRREV_B16_e64_vi:
    case AMDGPU::V_LSHRREV_B16_gfx10:
    case AMDGPU::V_LSHRREV_B32_e64_gfx10:
    case AMDGPU::V_LSHRREV_B32_e64_gfx6_gfx7:
    case AMDGPU::V_LSHRREV_B32_e64_vi:
    case AMDGPU::V_LSHRREV_B64_gfx10:
    case AMDGPU::V_LSHRREV_B64_vi:
    case AMDGPU::V_LSHR_B32_e64_gfx6_gfx7:
    case AMDGPU::V_LSHR_B64_gfx6_gfx7:
    case AMDGPU::V_MAX_I16_e64_vi:
    case AMDGPU::V_MAX_I16_gfx10:
    case AMDGPU::V_MAX_I32_e64_gfx10:
    case AMDGPU::V_MAX_I32_e64_gfx6_gfx7:
    case AMDGPU::V_MAX_I32_e64_vi:
    case AMDGPU::V_MAX_U16_e64_vi:
    case AMDGPU::V_MAX_U16_gfx10:
    case AMDGPU::V_MAX_U32_e64_gfx10:
    case AMDGPU::V_MAX_U32_e64_gfx6_gfx7:
    case AMDGPU::V_MAX_U32_e64_vi:
    case AMDGPU::V_MBCNT_HI_U32_B32_e64_gfx10:
    case AMDGPU::V_MBCNT_HI_U32_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MBCNT_HI_U32_B32_e64_vi:
    case AMDGPU::V_MBCNT_LO_U32_B32_e64_gfx10:
    case AMDGPU::V_MBCNT_LO_U32_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MBCNT_LO_U32_B32_e64_vi:
    case AMDGPU::V_MIN_I16_e64_vi:
    case AMDGPU::V_MIN_I16_gfx10:
    case AMDGPU::V_MIN_I32_e64_gfx10:
    case AMDGPU::V_MIN_I32_e64_gfx6_gfx7:
    case AMDGPU::V_MIN_I32_e64_vi:
    case AMDGPU::V_MIN_U16_e64_vi:
    case AMDGPU::V_MIN_U16_gfx10:
    case AMDGPU::V_MIN_U32_e64_gfx10:
    case AMDGPU::V_MIN_U32_e64_gfx6_gfx7:
    case AMDGPU::V_MIN_U32_e64_vi:
    case AMDGPU::V_MUL_HI_I32_I24_e64_gfx10:
    case AMDGPU::V_MUL_HI_I32_I24_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_I32_I24_e64_vi:
    case AMDGPU::V_MUL_HI_I32_gfx10:
    case AMDGPU::V_MUL_HI_I32_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_I32_vi:
    case AMDGPU::V_MUL_HI_U32_U24_e64_gfx10:
    case AMDGPU::V_MUL_HI_U32_U24_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_U32_U24_e64_vi:
    case AMDGPU::V_MUL_HI_U32_gfx10:
    case AMDGPU::V_MUL_HI_U32_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_U32_vi:
    case AMDGPU::V_MUL_I32_I24_e64_gfx10:
    case AMDGPU::V_MUL_I32_I24_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_I32_I24_e64_vi:
    case AMDGPU::V_MUL_LO_I32_gfx10:
    case AMDGPU::V_MUL_LO_I32_gfx6_gfx7:
    case AMDGPU::V_MUL_LO_I32_vi:
    case AMDGPU::V_MUL_LO_U16_e64_vi:
    case AMDGPU::V_MUL_LO_U16_gfx10:
    case AMDGPU::V_MUL_LO_U32_gfx10:
    case AMDGPU::V_MUL_LO_U32_gfx6_gfx7:
    case AMDGPU::V_MUL_LO_U32_vi:
    case AMDGPU::V_MUL_U32_U24_e64_gfx10:
    case AMDGPU::V_MUL_U32_U24_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_U32_U24_e64_vi:
    case AMDGPU::V_OR_B32_e64_gfx10:
    case AMDGPU::V_OR_B32_e64_gfx6_gfx7:
    case AMDGPU::V_OR_B32_e64_vi:
    case AMDGPU::V_READLANE_B32_gfx10:
    case AMDGPU::V_READLANE_B32_vi:
    case AMDGPU::V_SUBREV_U16_e64_vi:
    case AMDGPU::V_SUB_I32_gfx9_gfx9:
    case AMDGPU::V_SUB_NC_I32_gfx10:
    case AMDGPU::V_SUB_NC_U16_gfx10:
    case AMDGPU::V_SUB_U16_e64_vi:
    case AMDGPU::V_WRITELANE_B32_gfx10:
    case AMDGPU::V_WRITELANE_B32_vi:
    case AMDGPU::V_XNOR_B32_e64_gfx10:
    case AMDGPU::V_XNOR_B32_e64_vi:
    case AMDGPU::V_XOR_B32_e64_gfx10:
    case AMDGPU::V_XOR_B32_e64_gfx6_gfx7:
    case AMDGPU::V_XOR_B32_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_e64_gfx10:
    case AMDGPU::V_BFREV_B32_e64_gfx6_gfx7:
    case AMDGPU::V_BFREV_B32_e64_vi:
    case AMDGPU::V_FFBH_I32_e64_gfx10:
    case AMDGPU::V_FFBH_I32_e64_gfx6_gfx7:
    case AMDGPU::V_FFBH_I32_e64_vi:
    case AMDGPU::V_FFBH_U32_e64_gfx10:
    case AMDGPU::V_FFBH_U32_e64_gfx6_gfx7:
    case AMDGPU::V_FFBH_U32_e64_vi:
    case AMDGPU::V_FFBL_B32_e64_gfx10:
    case AMDGPU::V_FFBL_B32_e64_gfx6_gfx7:
    case AMDGPU::V_FFBL_B32_e64_vi:
    case AMDGPU::V_MOVRELD_B32_e64_gfx10:
    case AMDGPU::V_MOVRELD_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MOVRELD_B32_e64_vi:
    case AMDGPU::V_MOVRELSD_2_B32_e64_gfx10:
    case AMDGPU::V_MOVRELSD_B32_e64_gfx10:
    case AMDGPU::V_MOVRELSD_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MOVRELSD_B32_e64_vi:
    case AMDGPU::V_MOVRELS_B32_e64_gfx10:
    case AMDGPU::V_MOVRELS_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MOVRELS_B32_e64_vi:
    case AMDGPU::V_MOV_B32_e64_gfx10:
    case AMDGPU::V_MOV_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MOV_B32_e64_vi:
    case AMDGPU::V_MOV_FED_B32_e64_gfx10:
    case AMDGPU::V_MOV_FED_B32_e64_gfx6_gfx7:
    case AMDGPU::V_MOV_FED_B32_e64_vi:
    case AMDGPU::V_NOT_B32_e64_gfx10:
    case AMDGPU::V_NOT_B32_e64_gfx6_gfx7:
    case AMDGPU::V_NOT_B32_e64_vi:
    case AMDGPU::V_SAT_PK_U8_I16_e64_gfx10:
    case AMDGPU::V_SAT_PK_U8_I16_e64_vi:
    case AMDGPU::V_SCREEN_PARTITION_4SE_B32_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_MOV_F32_e64_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_MOV_F32_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_dpp8_gfx10:
    case AMDGPU::V_CEIL_F16_dpp8_gfx10:
    case AMDGPU::V_CEIL_F32_dpp8_gfx10:
    case AMDGPU::V_COS_F16_dpp8_gfx10:
    case AMDGPU::V_COS_F32_dpp8_gfx10:
    case AMDGPU::V_CVT_F16_F32_dpp8_gfx10:
    case AMDGPU::V_CVT_F16_I16_dpp8_gfx10:
    case AMDGPU::V_CVT_F16_U16_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_F16_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_I32_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_U32_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE0_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE1_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE2_dpp8_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE3_dpp8_gfx10:
    case AMDGPU::V_CVT_FLR_I32_F32_dpp8_gfx10:
    case AMDGPU::V_CVT_I16_F16_dpp8_gfx10:
    case AMDGPU::V_CVT_I32_F32_dpp8_gfx10:
    case AMDGPU::V_CVT_NORM_I16_F16_dpp8_gfx10:
    case AMDGPU::V_CVT_NORM_U16_F16_dpp8_gfx10:
    case AMDGPU::V_CVT_OFF_F32_I4_dpp8_gfx10:
    case AMDGPU::V_CVT_RPI_I32_F32_dpp8_gfx10:
    case AMDGPU::V_CVT_U16_F16_dpp8_gfx10:
    case AMDGPU::V_CVT_U32_F32_dpp8_gfx10:
    case AMDGPU::V_EXP_F16_dpp8_gfx10:
    case AMDGPU::V_EXP_F32_dpp8_gfx10:
    case AMDGPU::V_FFBH_I32_dpp8_gfx10:
    case AMDGPU::V_FFBH_U32_dpp8_gfx10:
    case AMDGPU::V_FFBL_B32_dpp8_gfx10:
    case AMDGPU::V_FLOOR_F16_dpp8_gfx10:
    case AMDGPU::V_FLOOR_F32_dpp8_gfx10:
    case AMDGPU::V_FRACT_F16_dpp8_gfx10:
    case AMDGPU::V_FRACT_F32_dpp8_gfx10:
    case AMDGPU::V_FREXP_EXP_I16_F16_dpp8_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F32_dpp8_gfx10:
    case AMDGPU::V_FREXP_MANT_F16_dpp8_gfx10:
    case AMDGPU::V_FREXP_MANT_F32_dpp8_gfx10:
    case AMDGPU::V_LOG_F16_dpp8_gfx10:
    case AMDGPU::V_LOG_F32_dpp8_gfx10:
    case AMDGPU::V_MOVRELD_B32_dpp8_gfx10:
    case AMDGPU::V_MOVRELSD_2_B32_dpp8_gfx10:
    case AMDGPU::V_MOVRELSD_B32_dpp8_gfx10:
    case AMDGPU::V_MOVRELS_B32_dpp8_gfx10:
    case AMDGPU::V_MOV_B32_dpp8_gfx10:
    case AMDGPU::V_MOV_FED_B32_dpp8_gfx10:
    case AMDGPU::V_NOT_B32_dpp8_gfx10:
    case AMDGPU::V_RCP_F16_dpp8_gfx10:
    case AMDGPU::V_RCP_F32_dpp8_gfx10:
    case AMDGPU::V_RCP_IFLAG_F32_dpp8_gfx10:
    case AMDGPU::V_RNDNE_F16_dpp8_gfx10:
    case AMDGPU::V_RNDNE_F32_dpp8_gfx10:
    case AMDGPU::V_RSQ_F16_dpp8_gfx10:
    case AMDGPU::V_RSQ_F32_dpp8_gfx10:
    case AMDGPU::V_SAT_PK_U8_I16_dpp8_gfx10:
    case AMDGPU::V_SIN_F16_dpp8_gfx10:
    case AMDGPU::V_SIN_F32_dpp8_gfx10:
    case AMDGPU::V_SQRT_F16_dpp8_gfx10:
    case AMDGPU::V_SQRT_F32_dpp8_gfx10:
    case AMDGPU::V_TRUNC_F16_dpp8_gfx10:
    case AMDGPU::V_TRUNC_F32_dpp8_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp8
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(16777215);
      op <<= 40;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_dpp8_w32_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_dpp8_w64_gfx10:
    case AMDGPU::V_ADD_F16_dpp8_gfx10:
    case AMDGPU::V_ADD_F32_dpp8_gfx10:
    case AMDGPU::V_ADD_NC_U32_dpp8_gfx10:
    case AMDGPU::V_AND_B32_dpp8_gfx10:
    case AMDGPU::V_ASHRREV_I32_dpp8_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp8_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp8_w32_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp8_w64_gfx10:
    case AMDGPU::V_LDEXP_F16_dpp8_gfx10:
    case AMDGPU::V_LSHLREV_B32_dpp8_gfx10:
    case AMDGPU::V_LSHRREV_B32_dpp8_gfx10:
    case AMDGPU::V_MAC_LEGACY_F32_dpp8_gfx10:
    case AMDGPU::V_MAX_F16_dpp8_gfx10:
    case AMDGPU::V_MAX_F32_dpp8_gfx10:
    case AMDGPU::V_MAX_I32_dpp8_gfx10:
    case AMDGPU::V_MAX_U32_dpp8_gfx10:
    case AMDGPU::V_MIN_F16_dpp8_gfx10:
    case AMDGPU::V_MIN_F32_dpp8_gfx10:
    case AMDGPU::V_MIN_I32_dpp8_gfx10:
    case AMDGPU::V_MIN_U32_dpp8_gfx10:
    case AMDGPU::V_MUL_F16_dpp8_gfx10:
    case AMDGPU::V_MUL_F32_dpp8_gfx10:
    case AMDGPU::V_MUL_HI_I32_I24_dpp8_gfx10:
    case AMDGPU::V_MUL_HI_U32_U24_dpp8_gfx10:
    case AMDGPU::V_MUL_I32_I24_dpp8_gfx10:
    case AMDGPU::V_MUL_LEGACY_F32_dpp8_gfx10:
    case AMDGPU::V_MUL_U32_U24_dpp8_gfx10:
    case AMDGPU::V_OR_B32_dpp8_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_w32_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_w64_gfx10:
    case AMDGPU::V_SUBREV_F16_dpp8_gfx10:
    case AMDGPU::V_SUBREV_F32_dpp8_gfx10:
    case AMDGPU::V_SUBREV_NC_U32_dpp8_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp8_w32_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp8_w64_gfx10:
    case AMDGPU::V_SUB_F16_dpp8_gfx10:
    case AMDGPU::V_SUB_F32_dpp8_gfx10:
    case AMDGPU::V_SUB_NC_U32_dpp8_gfx10:
    case AMDGPU::V_XNOR_B32_dpp8_gfx10:
    case AMDGPU::V_XOR_B32_dpp8_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp8
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(16777215);
      op <<= 40;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_DOT2C_F32_F16_dpp8_gfx10:
    case AMDGPU::V_DOT4C_I32_I8_dpp8_gfx10:
    case AMDGPU::V_FMAC_F16_dpp8_gfx10:
    case AMDGPU::V_FMAC_F32_dpp8_gfx10:
    case AMDGPU::V_MAC_F32_dpp8_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp8
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(16777215);
      op <<= 40;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_dpp_gfx10:
    case AMDGPU::V_CVT_F16_I16_dpp_gfx10:
    case AMDGPU::V_CVT_F16_U16_dpp_gfx10:
    case AMDGPU::V_CVT_F32_I32_dpp_gfx10:
    case AMDGPU::V_CVT_F32_U32_dpp_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE0_dpp_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE1_dpp_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE2_dpp_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE3_dpp_gfx10:
    case AMDGPU::V_CVT_OFF_F32_I4_dpp_gfx10:
    case AMDGPU::V_FFBH_I32_dpp_gfx10:
    case AMDGPU::V_FFBH_U32_dpp_gfx10:
    case AMDGPU::V_FFBL_B32_dpp_gfx10:
    case AMDGPU::V_MOVRELD_B32_dpp_gfx10:
    case AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10:
    case AMDGPU::V_MOVRELSD_B32_dpp_gfx10:
    case AMDGPU::V_MOVRELS_B32_dpp_gfx10:
    case AMDGPU::V_MOV_B32_dpp_gfx10:
    case AMDGPU::V_MOV_FED_B32_dpp_gfx10:
    case AMDGPU::V_NOT_B32_dpp_gfx10:
    case AMDGPU::V_SAT_PK_U8_I16_dpp_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_dpp_vi:
    case AMDGPU::V_CVT_F16_I16_dpp_vi:
    case AMDGPU::V_CVT_F16_U16_dpp_vi:
    case AMDGPU::V_CVT_F32_I32_dpp_vi:
    case AMDGPU::V_CVT_F32_U32_dpp_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_dpp_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_dpp_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_dpp_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_dpp_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_dpp_vi:
    case AMDGPU::V_FFBH_I32_dpp_vi:
    case AMDGPU::V_FFBH_U32_dpp_vi:
    case AMDGPU::V_FFBL_B32_dpp_vi:
    case AMDGPU::V_MOV_B32_dpp_vi:
    case AMDGPU::V_MOV_FED_B32_dpp_vi:
    case AMDGPU::V_NOT_B32_dpp_vi:
    case AMDGPU::V_SAT_PK_U8_I16_dpp_vi:
    case AMDGPU::V_SCREEN_PARTITION_4SE_B32_dpp_gfx9: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_dpp_w32_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_dpp_w64_gfx10:
    case AMDGPU::V_ADD_NC_U32_dpp_gfx10:
    case AMDGPU::V_AND_B32_dpp_gfx10:
    case AMDGPU::V_ASHRREV_I32_dpp_gfx10:
    case AMDGPU::V_LSHLREV_B32_dpp_gfx10:
    case AMDGPU::V_LSHRREV_B32_dpp_gfx10:
    case AMDGPU::V_MAX_I32_dpp_gfx10:
    case AMDGPU::V_MAX_U32_dpp_gfx10:
    case AMDGPU::V_MIN_I32_dpp_gfx10:
    case AMDGPU::V_MIN_U32_dpp_gfx10:
    case AMDGPU::V_MUL_HI_I32_I24_dpp_gfx10:
    case AMDGPU::V_MUL_HI_U32_U24_dpp_gfx10:
    case AMDGPU::V_MUL_I32_I24_dpp_gfx10:
    case AMDGPU::V_MUL_U32_U24_dpp_gfx10:
    case AMDGPU::V_OR_B32_dpp_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp_w32_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_dpp_w64_gfx10:
    case AMDGPU::V_SUBREV_NC_U32_dpp_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp_w32_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_dpp_w64_gfx10:
    case AMDGPU::V_SUB_NC_U32_dpp_gfx10:
    case AMDGPU::V_XNOR_B32_dpp_gfx10:
    case AMDGPU::V_XOR_B32_dpp_gfx10: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_CO_U32_dpp_gfx9:
    case AMDGPU::V_ADDC_U32_dpp_vi:
    case AMDGPU::V_ADD_CO_U32_dpp_gfx9:
    case AMDGPU::V_ADD_U16_dpp_vi:
    case AMDGPU::V_ADD_U32_dpp_gfx9:
    case AMDGPU::V_ADD_U32_dpp_vi:
    case AMDGPU::V_AND_B32_dpp_vi:
    case AMDGPU::V_ASHRREV_I16_dpp_vi:
    case AMDGPU::V_ASHRREV_I32_dpp_vi:
    case AMDGPU::V_LSHLREV_B16_dpp_vi:
    case AMDGPU::V_LSHLREV_B32_dpp_vi:
    case AMDGPU::V_LSHRREV_B16_dpp_vi:
    case AMDGPU::V_LSHRREV_B32_dpp_vi:
    case AMDGPU::V_MAX_I16_dpp_vi:
    case AMDGPU::V_MAX_I32_dpp_vi:
    case AMDGPU::V_MAX_U16_dpp_vi:
    case AMDGPU::V_MAX_U32_dpp_vi:
    case AMDGPU::V_MIN_I16_dpp_vi:
    case AMDGPU::V_MIN_I32_dpp_vi:
    case AMDGPU::V_MIN_U16_dpp_vi:
    case AMDGPU::V_MIN_U32_dpp_vi:
    case AMDGPU::V_MUL_HI_I32_I24_dpp_vi:
    case AMDGPU::V_MUL_HI_U32_U24_dpp_vi:
    case AMDGPU::V_MUL_I32_I24_dpp_vi:
    case AMDGPU::V_MUL_LO_U16_dpp_vi:
    case AMDGPU::V_MUL_U32_U24_dpp_vi:
    case AMDGPU::V_OR_B32_dpp_vi:
    case AMDGPU::V_SUBBREV_CO_U32_dpp_gfx9:
    case AMDGPU::V_SUBBREV_U32_dpp_vi:
    case AMDGPU::V_SUBB_CO_U32_dpp_gfx9:
    case AMDGPU::V_SUBB_U32_dpp_vi:
    case AMDGPU::V_SUBREV_CO_U32_dpp_gfx9:
    case AMDGPU::V_SUBREV_U16_dpp_vi:
    case AMDGPU::V_SUBREV_U32_dpp_gfx9:
    case AMDGPU::V_SUBREV_U32_dpp_vi:
    case AMDGPU::V_SUB_CO_U32_dpp_gfx9:
    case AMDGPU::V_SUB_U16_dpp_vi:
    case AMDGPU::V_SUB_U32_dpp_gfx9:
    case AMDGPU::V_SUB_U32_dpp_vi:
    case AMDGPU::V_XNOR_B32_dpp_vi:
    case AMDGPU::V_XOR_B32_dpp_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_EQ_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_EQ_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_EQ_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_F_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_F_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NE_I16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NE_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NE_U16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NE_U32_sdwa_gfx10:
    case AMDGPU::V_CMPX_T_I32_sdwa_gfx10:
    case AMDGPU::V_CMPX_T_U32_sdwa_gfx10: {
      // op: src0
      op = getSDWASrcEncoding(MI, 1, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 3, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_CLASS_F32_sdwa_gfx10: {
      // op: src0
      op = getSDWASrcEncoding(MI, 1, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 3, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_EQ_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_F_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_F_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GE_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_GT_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LE_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LG_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LG_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_LT_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NEQ_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NEQ_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NGE_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NGE_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NGT_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NGT_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLE_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLE_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLG_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLG_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLT_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_NLT_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_O_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_O_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_TRU_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_TRU_F32_sdwa_gfx10:
    case AMDGPU::V_CMPX_U_F16_sdwa_gfx10:
    case AMDGPU::V_CMPX_U_F32_sdwa_gfx10: {
      // op: src0
      op = getSDWASrcEncoding(MI, 1, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 3, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_BFREV_B32_sdwa_gfx10:
    case AMDGPU::V_BFREV_B32_sdwa_gfx9:
    case AMDGPU::V_FFBH_I32_sdwa_gfx10:
    case AMDGPU::V_FFBH_I32_sdwa_gfx9:
    case AMDGPU::V_FFBH_U32_sdwa_gfx10:
    case AMDGPU::V_FFBH_U32_sdwa_gfx9:
    case AMDGPU::V_FFBL_B32_sdwa_gfx10:
    case AMDGPU::V_FFBL_B32_sdwa_gfx9:
    case AMDGPU::V_MOVRELD_B32_sdwa_gfx10:
    case AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10:
    case AMDGPU::V_MOVRELSD_B32_sdwa_gfx10:
    case AMDGPU::V_MOVRELS_B32_sdwa_gfx10:
    case AMDGPU::V_MOV_B32_sdwa_gfx10:
    case AMDGPU::V_MOV_B32_sdwa_gfx9:
    case AMDGPU::V_MOV_FED_B32_sdwa_gfx10:
    case AMDGPU::V_MOV_FED_B32_sdwa_gfx9:
    case AMDGPU::V_NOT_B32_sdwa_gfx10:
    case AMDGPU::V_NOT_B32_sdwa_gfx9:
    case AMDGPU::V_SAT_PK_U8_I16_sdwa_gfx10:
    case AMDGPU::V_SAT_PK_U8_I16_sdwa_gfx9:
    case AMDGPU::V_SCREEN_PARTITION_4SE_B32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_EQ_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_EQ_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_EQ_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NE_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NE_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NE_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NE_U32_sdwa_gfx9:
    case AMDGPU::V_CMPX_T_I16_sdwa_gfx9:
    case AMDGPU::V_CMPX_T_I32_sdwa_gfx9:
    case AMDGPU::V_CMPX_T_U16_sdwa_gfx9:
    case AMDGPU::V_CMPX_T_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_F_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_F_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_F_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_F_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_F_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_F_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_NE_I16_sdwa_gfx10:
    case AMDGPU::V_CMP_NE_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_NE_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_NE_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_NE_U16_sdwa_gfx10:
    case AMDGPU::V_CMP_NE_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_NE_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_NE_U32_sdwa_gfx9:
    case AMDGPU::V_CMP_T_I16_sdwa_gfx9:
    case AMDGPU::V_CMP_T_I32_sdwa_gfx10:
    case AMDGPU::V_CMP_T_I32_sdwa_gfx9:
    case AMDGPU::V_CMP_T_U16_sdwa_gfx9:
    case AMDGPU::V_CMP_T_U32_sdwa_gfx10:
    case AMDGPU::V_CMP_T_U32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: sdst
      op = getSDWAVopcDstEncoding(MI, 0, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CVT_FLR_I32_F32_sdwa_gfx10:
    case AMDGPU::V_CVT_FLR_I32_F32_sdwa_gfx9:
    case AMDGPU::V_CVT_I16_F16_sdwa_gfx10:
    case AMDGPU::V_CVT_I16_F16_sdwa_gfx9:
    case AMDGPU::V_CVT_I32_F32_sdwa_gfx10:
    case AMDGPU::V_CVT_I32_F32_sdwa_gfx9:
    case AMDGPU::V_CVT_NORM_I16_F16_sdwa_gfx10:
    case AMDGPU::V_CVT_NORM_I16_F16_sdwa_gfx9:
    case AMDGPU::V_CVT_NORM_U16_F16_sdwa_gfx10:
    case AMDGPU::V_CVT_NORM_U16_F16_sdwa_gfx9:
    case AMDGPU::V_CVT_RPI_I32_F32_sdwa_gfx10:
    case AMDGPU::V_CVT_RPI_I32_F32_sdwa_gfx9:
    case AMDGPU::V_CVT_U16_F16_sdwa_gfx10:
    case AMDGPU::V_CVT_U16_F16_sdwa_gfx9:
    case AMDGPU::V_CVT_U32_F32_sdwa_gfx10:
    case AMDGPU::V_CVT_U32_F32_sdwa_gfx9:
    case AMDGPU::V_FREXP_EXP_I16_F16_sdwa_gfx10:
    case AMDGPU::V_FREXP_EXP_I16_F16_sdwa_gfx9:
    case AMDGPU::V_FREXP_EXP_I32_F32_sdwa_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_CLASS_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_CLASS_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_CLASS_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_CLASS_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_CLASS_F32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: sdst
      op = getSDWAVopcDstEncoding(MI, 0, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_EQ_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_F_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GE_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_GT_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LE_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LG_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LG_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_LT_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NEQ_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NEQ_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NGE_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NGE_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NGT_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NGT_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLE_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLE_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLG_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLG_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLT_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_NLT_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_O_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_O_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_TRU_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_TRU_F32_sdwa_gfx9:
    case AMDGPU::V_CMPX_U_F16_sdwa_gfx9:
    case AMDGPU::V_CMPX_U_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_EQ_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_EQ_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_F_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_F_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_F_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_F_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_GE_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_GE_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_GT_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_GT_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_LE_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_LE_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_LG_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_LG_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_LG_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_LG_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_LT_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_LT_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NEQ_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NEQ_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NEQ_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NEQ_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NGE_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NGE_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NGE_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NGE_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NGT_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NGT_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NGT_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NGT_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NLE_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NLE_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NLE_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NLE_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NLG_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NLG_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NLG_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NLG_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_NLT_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_NLT_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_NLT_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_NLT_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_O_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_O_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_O_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_O_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_TRU_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_TRU_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_TRU_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_TRU_F32_sdwa_gfx9:
    case AMDGPU::V_CMP_U_F16_sdwa_gfx10:
    case AMDGPU::V_CMP_U_F16_sdwa_gfx9:
    case AMDGPU::V_CMP_U_F32_sdwa_gfx10:
    case AMDGPU::V_CMP_U_F32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: sdst
      op = getSDWAVopcDstEncoding(MI, 0, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CVT_F16_I16_sdwa_gfx10:
    case AMDGPU::V_CVT_F16_I16_sdwa_gfx9:
    case AMDGPU::V_CVT_F16_U16_sdwa_gfx10:
    case AMDGPU::V_CVT_F16_U16_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_I32_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_I32_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_U32_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_U32_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_UBYTE0_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE0_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_UBYTE1_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE1_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_UBYTE2_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE2_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_UBYTE3_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE3_sdwa_gfx9:
    case AMDGPU::V_CVT_OFF_F32_I4_sdwa_gfx10:
    case AMDGPU::V_CVT_OFF_F32_I4_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 46;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F16_sdwa_gfx10:
    case AMDGPU::V_CEIL_F16_sdwa_gfx9:
    case AMDGPU::V_CEIL_F32_sdwa_gfx10:
    case AMDGPU::V_CEIL_F32_sdwa_gfx9:
    case AMDGPU::V_COS_F16_sdwa_gfx10:
    case AMDGPU::V_COS_F16_sdwa_gfx9:
    case AMDGPU::V_COS_F32_sdwa_gfx10:
    case AMDGPU::V_COS_F32_sdwa_gfx9:
    case AMDGPU::V_CVT_F16_F32_sdwa_gfx10:
    case AMDGPU::V_CVT_F16_F32_sdwa_gfx9:
    case AMDGPU::V_CVT_F32_F16_sdwa_gfx10:
    case AMDGPU::V_CVT_F32_F16_sdwa_gfx9:
    case AMDGPU::V_EXP_F16_sdwa_gfx10:
    case AMDGPU::V_EXP_F16_sdwa_gfx9:
    case AMDGPU::V_EXP_F32_sdwa_gfx10:
    case AMDGPU::V_EXP_F32_sdwa_gfx9:
    case AMDGPU::V_EXP_LEGACY_F32_sdwa_gfx9:
    case AMDGPU::V_FLOOR_F16_sdwa_gfx10:
    case AMDGPU::V_FLOOR_F16_sdwa_gfx9:
    case AMDGPU::V_FLOOR_F32_sdwa_gfx10:
    case AMDGPU::V_FLOOR_F32_sdwa_gfx9:
    case AMDGPU::V_FRACT_F16_sdwa_gfx10:
    case AMDGPU::V_FRACT_F16_sdwa_gfx9:
    case AMDGPU::V_FRACT_F32_sdwa_gfx10:
    case AMDGPU::V_FRACT_F32_sdwa_gfx9:
    case AMDGPU::V_FREXP_MANT_F16_sdwa_gfx10:
    case AMDGPU::V_FREXP_MANT_F16_sdwa_gfx9:
    case AMDGPU::V_FREXP_MANT_F32_sdwa_gfx10:
    case AMDGPU::V_FREXP_MANT_F32_sdwa_gfx9:
    case AMDGPU::V_LOG_F16_sdwa_gfx10:
    case AMDGPU::V_LOG_F16_sdwa_gfx9:
    case AMDGPU::V_LOG_F32_sdwa_gfx10:
    case AMDGPU::V_LOG_F32_sdwa_gfx9:
    case AMDGPU::V_LOG_LEGACY_F32_sdwa_gfx9:
    case AMDGPU::V_RCP_F16_sdwa_gfx10:
    case AMDGPU::V_RCP_F16_sdwa_gfx9:
    case AMDGPU::V_RCP_F32_sdwa_gfx10:
    case AMDGPU::V_RCP_F32_sdwa_gfx9:
    case AMDGPU::V_RCP_IFLAG_F32_sdwa_gfx10:
    case AMDGPU::V_RCP_IFLAG_F32_sdwa_gfx9:
    case AMDGPU::V_RNDNE_F16_sdwa_gfx10:
    case AMDGPU::V_RNDNE_F16_sdwa_gfx9:
    case AMDGPU::V_RNDNE_F32_sdwa_gfx10:
    case AMDGPU::V_RNDNE_F32_sdwa_gfx9:
    case AMDGPU::V_RSQ_F16_sdwa_gfx10:
    case AMDGPU::V_RSQ_F16_sdwa_gfx9:
    case AMDGPU::V_RSQ_F32_sdwa_gfx10:
    case AMDGPU::V_RSQ_F32_sdwa_gfx9:
    case AMDGPU::V_SIN_F16_sdwa_gfx10:
    case AMDGPU::V_SIN_F16_sdwa_gfx9:
    case AMDGPU::V_SIN_F32_sdwa_gfx10:
    case AMDGPU::V_SIN_F32_sdwa_gfx9:
    case AMDGPU::V_SQRT_F16_sdwa_gfx10:
    case AMDGPU::V_SQRT_F16_sdwa_gfx9:
    case AMDGPU::V_SQRT_F32_sdwa_gfx10:
    case AMDGPU::V_SQRT_F32_sdwa_gfx9:
    case AMDGPU::V_TRUNC_F16_sdwa_gfx10:
    case AMDGPU::V_TRUNC_F16_sdwa_gfx9:
    case AMDGPU::V_TRUNC_F32_sdwa_gfx10:
    case AMDGPU::V_TRUNC_F32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 46;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_CO_U32_sdwa_gfx9:
    case AMDGPU::V_ADD_CO_CI_U32_sdwa_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_sdwa_w32_gfx10:
    case AMDGPU::V_ADD_CO_CI_U32_sdwa_w64_gfx10:
    case AMDGPU::V_ADD_CO_U32_sdwa_gfx9:
    case AMDGPU::V_ADD_NC_U32_sdwa_gfx10:
    case AMDGPU::V_ADD_U16_sdwa_gfx9:
    case AMDGPU::V_ADD_U32_sdwa_gfx9:
    case AMDGPU::V_AND_B32_sdwa_gfx10:
    case AMDGPU::V_AND_B32_sdwa_gfx9:
    case AMDGPU::V_ASHRREV_I16_sdwa_gfx9:
    case AMDGPU::V_ASHRREV_I32_sdwa_gfx10:
    case AMDGPU::V_ASHRREV_I32_sdwa_gfx9:
    case AMDGPU::V_CNDMASK_B32_sdwa_gfx10:
    case AMDGPU::V_CNDMASK_B32_sdwa_gfx9:
    case AMDGPU::V_CNDMASK_B32_sdwa_w32_gfx10:
    case AMDGPU::V_CNDMASK_B32_sdwa_w64_gfx10:
    case AMDGPU::V_LSHLREV_B16_sdwa_gfx9:
    case AMDGPU::V_LSHLREV_B32_sdwa_gfx10:
    case AMDGPU::V_LSHLREV_B32_sdwa_gfx9:
    case AMDGPU::V_LSHRREV_B16_sdwa_gfx9:
    case AMDGPU::V_LSHRREV_B32_sdwa_gfx10:
    case AMDGPU::V_LSHRREV_B32_sdwa_gfx9:
    case AMDGPU::V_MAX_I16_sdwa_gfx9:
    case AMDGPU::V_MAX_I32_sdwa_gfx10:
    case AMDGPU::V_MAX_I32_sdwa_gfx9:
    case AMDGPU::V_MAX_U16_sdwa_gfx9:
    case AMDGPU::V_MAX_U32_sdwa_gfx10:
    case AMDGPU::V_MAX_U32_sdwa_gfx9:
    case AMDGPU::V_MIN_I16_sdwa_gfx9:
    case AMDGPU::V_MIN_I32_sdwa_gfx10:
    case AMDGPU::V_MIN_I32_sdwa_gfx9:
    case AMDGPU::V_MIN_U16_sdwa_gfx9:
    case AMDGPU::V_MIN_U32_sdwa_gfx10:
    case AMDGPU::V_MIN_U32_sdwa_gfx9:
    case AMDGPU::V_MUL_HI_I32_I24_sdwa_gfx10:
    case AMDGPU::V_MUL_HI_I32_I24_sdwa_gfx9:
    case AMDGPU::V_MUL_HI_U32_U24_sdwa_gfx10:
    case AMDGPU::V_MUL_HI_U32_U24_sdwa_gfx9:
    case AMDGPU::V_MUL_I32_I24_sdwa_gfx10:
    case AMDGPU::V_MUL_I32_I24_sdwa_gfx9:
    case AMDGPU::V_MUL_LO_U16_sdwa_gfx9:
    case AMDGPU::V_MUL_U32_U24_sdwa_gfx10:
    case AMDGPU::V_MUL_U32_U24_sdwa_gfx9:
    case AMDGPU::V_OR_B32_sdwa_gfx10:
    case AMDGPU::V_OR_B32_sdwa_gfx9:
    case AMDGPU::V_SUBBREV_CO_U32_sdwa_gfx9:
    case AMDGPU::V_SUBB_CO_U32_sdwa_gfx9:
    case AMDGPU::V_SUBREV_CO_CI_U32_sdwa_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_sdwa_w32_gfx10:
    case AMDGPU::V_SUBREV_CO_CI_U32_sdwa_w64_gfx10:
    case AMDGPU::V_SUBREV_CO_U32_sdwa_gfx9:
    case AMDGPU::V_SUBREV_NC_U32_sdwa_gfx10:
    case AMDGPU::V_SUBREV_U16_sdwa_gfx9:
    case AMDGPU::V_SUBREV_U32_sdwa_gfx9:
    case AMDGPU::V_SUB_CO_CI_U32_sdwa_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_sdwa_w32_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_sdwa_w64_gfx10:
    case AMDGPU::V_SUB_CO_U32_sdwa_gfx9:
    case AMDGPU::V_SUB_NC_U32_sdwa_gfx10:
    case AMDGPU::V_SUB_U16_sdwa_gfx9:
    case AMDGPU::V_SUB_U32_sdwa_gfx9:
    case AMDGPU::V_XNOR_B32_sdwa_gfx10:
    case AMDGPU::V_XNOR_B32_sdwa_gfx9:
    case AMDGPU::V_XOR_B32_sdwa_gfx10:
    case AMDGPU::V_XOR_B32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_LDEXP_F16_sdwa_gfx10:
    case AMDGPU::V_LDEXP_F16_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 46;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_ADD_F16_sdwa_gfx10:
    case AMDGPU::V_ADD_F16_sdwa_gfx9:
    case AMDGPU::V_ADD_F32_sdwa_gfx10:
    case AMDGPU::V_ADD_F32_sdwa_gfx9:
    case AMDGPU::V_MAC_LEGACY_F32_sdwa_gfx10:
    case AMDGPU::V_MAX_F16_sdwa_gfx10:
    case AMDGPU::V_MAX_F16_sdwa_gfx9:
    case AMDGPU::V_MAX_F32_sdwa_gfx10:
    case AMDGPU::V_MAX_F32_sdwa_gfx9:
    case AMDGPU::V_MIN_F16_sdwa_gfx10:
    case AMDGPU::V_MIN_F16_sdwa_gfx9:
    case AMDGPU::V_MIN_F32_sdwa_gfx10:
    case AMDGPU::V_MIN_F32_sdwa_gfx9:
    case AMDGPU::V_MUL_F16_sdwa_gfx10:
    case AMDGPU::V_MUL_F16_sdwa_gfx9:
    case AMDGPU::V_MUL_F32_sdwa_gfx10:
    case AMDGPU::V_MUL_F32_sdwa_gfx9:
    case AMDGPU::V_MUL_LEGACY_F32_sdwa_gfx10:
    case AMDGPU::V_MUL_LEGACY_F32_sdwa_gfx9:
    case AMDGPU::V_SUBREV_F16_sdwa_gfx10:
    case AMDGPU::V_SUBREV_F16_sdwa_gfx9:
    case AMDGPU::V_SUBREV_F32_sdwa_gfx10:
    case AMDGPU::V_SUBREV_F32_sdwa_gfx9:
    case AMDGPU::V_SUB_F16_sdwa_gfx10:
    case AMDGPU::V_SUB_F16_sdwa_gfx9:
    case AMDGPU::V_SUB_F32_sdwa_gfx10:
    case AMDGPU::V_SUB_F32_sdwa_gfx9: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 47;
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 46;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      Value |= (op & UINT64_C(256)) << 55;
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_FMAC_F32_sdwa_vi:
    case AMDGPU::V_MAC_F16_sdwa_vi:
    case AMDGPU::V_MAC_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_sdwa_vi:
    case AMDGPU::V_FFBH_I32_sdwa_vi:
    case AMDGPU::V_FFBH_U32_sdwa_vi:
    case AMDGPU::V_FFBL_B32_sdwa_vi:
    case AMDGPU::V_MOV_B32_sdwa_vi:
    case AMDGPU::V_MOV_FED_B32_sdwa_vi:
    case AMDGPU::V_NOT_B32_sdwa_vi:
    case AMDGPU::V_SAT_PK_U8_I16_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I16_sdwa_vi:
    case AMDGPU::V_CMPX_EQ_I32_sdwa_vi:
    case AMDGPU::V_CMPX_EQ_U16_sdwa_vi:
    case AMDGPU::V_CMPX_EQ_U32_sdwa_vi:
    case AMDGPU::V_CMPX_F_I16_sdwa_vi:
    case AMDGPU::V_CMPX_F_I32_sdwa_vi:
    case AMDGPU::V_CMPX_F_U16_sdwa_vi:
    case AMDGPU::V_CMPX_F_U32_sdwa_vi:
    case AMDGPU::V_CMPX_GE_I16_sdwa_vi:
    case AMDGPU::V_CMPX_GE_I32_sdwa_vi:
    case AMDGPU::V_CMPX_GE_U16_sdwa_vi:
    case AMDGPU::V_CMPX_GE_U32_sdwa_vi:
    case AMDGPU::V_CMPX_GT_I16_sdwa_vi:
    case AMDGPU::V_CMPX_GT_I32_sdwa_vi:
    case AMDGPU::V_CMPX_GT_U16_sdwa_vi:
    case AMDGPU::V_CMPX_GT_U32_sdwa_vi:
    case AMDGPU::V_CMPX_LE_I16_sdwa_vi:
    case AMDGPU::V_CMPX_LE_I32_sdwa_vi:
    case AMDGPU::V_CMPX_LE_U16_sdwa_vi:
    case AMDGPU::V_CMPX_LE_U32_sdwa_vi:
    case AMDGPU::V_CMPX_LT_I16_sdwa_vi:
    case AMDGPU::V_CMPX_LT_I32_sdwa_vi:
    case AMDGPU::V_CMPX_LT_U16_sdwa_vi:
    case AMDGPU::V_CMPX_LT_U32_sdwa_vi:
    case AMDGPU::V_CMPX_NE_I16_sdwa_vi:
    case AMDGPU::V_CMPX_NE_I32_sdwa_vi:
    case AMDGPU::V_CMPX_NE_U16_sdwa_vi:
    case AMDGPU::V_CMPX_NE_U32_sdwa_vi:
    case AMDGPU::V_CMPX_T_I16_sdwa_vi:
    case AMDGPU::V_CMPX_T_I32_sdwa_vi:
    case AMDGPU::V_CMPX_T_U16_sdwa_vi:
    case AMDGPU::V_CMPX_T_U32_sdwa_vi:
    case AMDGPU::V_CMP_EQ_I16_sdwa_vi:
    case AMDGPU::V_CMP_EQ_I32_sdwa_vi:
    case AMDGPU::V_CMP_EQ_U16_sdwa_vi:
    case AMDGPU::V_CMP_EQ_U32_sdwa_vi:
    case AMDGPU::V_CMP_F_I16_sdwa_vi:
    case AMDGPU::V_CMP_F_I32_sdwa_vi:
    case AMDGPU::V_CMP_F_U16_sdwa_vi:
    case AMDGPU::V_CMP_F_U32_sdwa_vi:
    case AMDGPU::V_CMP_GE_I16_sdwa_vi:
    case AMDGPU::V_CMP_GE_I32_sdwa_vi:
    case AMDGPU::V_CMP_GE_U16_sdwa_vi:
    case AMDGPU::V_CMP_GE_U32_sdwa_vi:
    case AMDGPU::V_CMP_GT_I16_sdwa_vi:
    case AMDGPU::V_CMP_GT_I32_sdwa_vi:
    case AMDGPU::V_CMP_GT_U16_sdwa_vi:
    case AMDGPU::V_CMP_GT_U32_sdwa_vi:
    case AMDGPU::V_CMP_LE_I16_sdwa_vi:
    case AMDGPU::V_CMP_LE_I32_sdwa_vi:
    case AMDGPU::V_CMP_LE_U16_sdwa_vi:
    case AMDGPU::V_CMP_LE_U32_sdwa_vi:
    case AMDGPU::V_CMP_LT_I16_sdwa_vi:
    case AMDGPU::V_CMP_LT_I32_sdwa_vi:
    case AMDGPU::V_CMP_LT_U16_sdwa_vi:
    case AMDGPU::V_CMP_LT_U32_sdwa_vi:
    case AMDGPU::V_CMP_NE_I16_sdwa_vi:
    case AMDGPU::V_CMP_NE_I32_sdwa_vi:
    case AMDGPU::V_CMP_NE_U16_sdwa_vi:
    case AMDGPU::V_CMP_NE_U32_sdwa_vi:
    case AMDGPU::V_CMP_T_I16_sdwa_vi:
    case AMDGPU::V_CMP_T_I32_sdwa_vi:
    case AMDGPU::V_CMP_T_U16_sdwa_vi:
    case AMDGPU::V_CMP_T_U32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_FLR_I32_F32_sdwa_vi:
    case AMDGPU::V_CVT_I16_F16_sdwa_vi:
    case AMDGPU::V_CVT_I32_F32_sdwa_vi:
    case AMDGPU::V_CVT_NORM_I16_F16_sdwa_vi:
    case AMDGPU::V_CVT_NORM_U16_F16_sdwa_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_sdwa_vi:
    case AMDGPU::V_CVT_U16_F16_sdwa_vi:
    case AMDGPU::V_CVT_U32_F32_sdwa_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_sdwa_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_sdwa_vi:
    case AMDGPU::V_CMPX_CLASS_F32_sdwa_vi:
    case AMDGPU::V_CMP_CLASS_F16_sdwa_vi:
    case AMDGPU::V_CMP_CLASS_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_sdwa_vi:
    case AMDGPU::V_CMPX_EQ_F32_sdwa_vi:
    case AMDGPU::V_CMPX_F_F16_sdwa_vi:
    case AMDGPU::V_CMPX_F_F32_sdwa_vi:
    case AMDGPU::V_CMPX_GE_F16_sdwa_vi:
    case AMDGPU::V_CMPX_GE_F32_sdwa_vi:
    case AMDGPU::V_CMPX_GT_F16_sdwa_vi:
    case AMDGPU::V_CMPX_GT_F32_sdwa_vi:
    case AMDGPU::V_CMPX_LE_F16_sdwa_vi:
    case AMDGPU::V_CMPX_LE_F32_sdwa_vi:
    case AMDGPU::V_CMPX_LG_F16_sdwa_vi:
    case AMDGPU::V_CMPX_LG_F32_sdwa_vi:
    case AMDGPU::V_CMPX_LT_F16_sdwa_vi:
    case AMDGPU::V_CMPX_LT_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NEQ_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NEQ_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NGE_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NGE_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NGT_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NGT_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NLE_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NLE_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NLG_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NLG_F32_sdwa_vi:
    case AMDGPU::V_CMPX_NLT_F16_sdwa_vi:
    case AMDGPU::V_CMPX_NLT_F32_sdwa_vi:
    case AMDGPU::V_CMPX_O_F16_sdwa_vi:
    case AMDGPU::V_CMPX_O_F32_sdwa_vi:
    case AMDGPU::V_CMPX_TRU_F16_sdwa_vi:
    case AMDGPU::V_CMPX_TRU_F32_sdwa_vi:
    case AMDGPU::V_CMPX_U_F16_sdwa_vi:
    case AMDGPU::V_CMPX_U_F32_sdwa_vi:
    case AMDGPU::V_CMP_EQ_F16_sdwa_vi:
    case AMDGPU::V_CMP_EQ_F32_sdwa_vi:
    case AMDGPU::V_CMP_F_F16_sdwa_vi:
    case AMDGPU::V_CMP_F_F32_sdwa_vi:
    case AMDGPU::V_CMP_GE_F16_sdwa_vi:
    case AMDGPU::V_CMP_GE_F32_sdwa_vi:
    case AMDGPU::V_CMP_GT_F16_sdwa_vi:
    case AMDGPU::V_CMP_GT_F32_sdwa_vi:
    case AMDGPU::V_CMP_LE_F16_sdwa_vi:
    case AMDGPU::V_CMP_LE_F32_sdwa_vi:
    case AMDGPU::V_CMP_LG_F16_sdwa_vi:
    case AMDGPU::V_CMP_LG_F32_sdwa_vi:
    case AMDGPU::V_CMP_LT_F16_sdwa_vi:
    case AMDGPU::V_CMP_LT_F32_sdwa_vi:
    case AMDGPU::V_CMP_NEQ_F16_sdwa_vi:
    case AMDGPU::V_CMP_NEQ_F32_sdwa_vi:
    case AMDGPU::V_CMP_NGE_F16_sdwa_vi:
    case AMDGPU::V_CMP_NGE_F32_sdwa_vi:
    case AMDGPU::V_CMP_NGT_F16_sdwa_vi:
    case AMDGPU::V_CMP_NGT_F32_sdwa_vi:
    case AMDGPU::V_CMP_NLE_F16_sdwa_vi:
    case AMDGPU::V_CMP_NLE_F32_sdwa_vi:
    case AMDGPU::V_CMP_NLG_F16_sdwa_vi:
    case AMDGPU::V_CMP_NLG_F32_sdwa_vi:
    case AMDGPU::V_CMP_NLT_F16_sdwa_vi:
    case AMDGPU::V_CMP_NLT_F32_sdwa_vi:
    case AMDGPU::V_CMP_O_F16_sdwa_vi:
    case AMDGPU::V_CMP_O_F32_sdwa_vi:
    case AMDGPU::V_CMP_TRU_F16_sdwa_vi:
    case AMDGPU::V_CMP_TRU_F32_sdwa_vi:
    case AMDGPU::V_CMP_U_F16_sdwa_vi:
    case AMDGPU::V_CMP_U_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_F16_I16_sdwa_vi:
    case AMDGPU::V_CVT_F16_U16_sdwa_vi:
    case AMDGPU::V_CVT_F32_I32_sdwa_vi:
    case AMDGPU::V_CVT_F32_U32_sdwa_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_sdwa_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_sdwa_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_sdwa_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_sdwa_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F16_sdwa_vi:
    case AMDGPU::V_CEIL_F32_sdwa_vi:
    case AMDGPU::V_COS_F16_sdwa_vi:
    case AMDGPU::V_COS_F32_sdwa_vi:
    case AMDGPU::V_CVT_F16_F32_sdwa_vi:
    case AMDGPU::V_CVT_F32_F16_sdwa_vi:
    case AMDGPU::V_EXP_F16_sdwa_vi:
    case AMDGPU::V_EXP_F32_sdwa_vi:
    case AMDGPU::V_EXP_LEGACY_F32_sdwa_vi:
    case AMDGPU::V_FLOOR_F16_sdwa_vi:
    case AMDGPU::V_FLOOR_F32_sdwa_vi:
    case AMDGPU::V_FRACT_F16_sdwa_vi:
    case AMDGPU::V_FRACT_F32_sdwa_vi:
    case AMDGPU::V_FREXP_MANT_F16_sdwa_vi:
    case AMDGPU::V_FREXP_MANT_F32_sdwa_vi:
    case AMDGPU::V_LOG_F16_sdwa_vi:
    case AMDGPU::V_LOG_F32_sdwa_vi:
    case AMDGPU::V_LOG_LEGACY_F32_sdwa_vi:
    case AMDGPU::V_RCP_F16_sdwa_vi:
    case AMDGPU::V_RCP_F32_sdwa_vi:
    case AMDGPU::V_RCP_IFLAG_F32_sdwa_vi:
    case AMDGPU::V_RNDNE_F16_sdwa_vi:
    case AMDGPU::V_RNDNE_F32_sdwa_vi:
    case AMDGPU::V_RSQ_F16_sdwa_vi:
    case AMDGPU::V_RSQ_F32_sdwa_vi:
    case AMDGPU::V_SIN_F16_sdwa_vi:
    case AMDGPU::V_SIN_F32_sdwa_vi:
    case AMDGPU::V_SQRT_F16_sdwa_vi:
    case AMDGPU::V_SQRT_F32_sdwa_vi:
    case AMDGPU::V_TRUNC_F16_sdwa_vi:
    case AMDGPU::V_TRUNC_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_U32_sdwa_vi:
    case AMDGPU::V_ADD_U16_sdwa_vi:
    case AMDGPU::V_ADD_U32_sdwa_vi:
    case AMDGPU::V_AND_B32_sdwa_vi:
    case AMDGPU::V_ASHRREV_I16_sdwa_vi:
    case AMDGPU::V_ASHRREV_I32_sdwa_vi:
    case AMDGPU::V_CNDMASK_B32_sdwa_vi:
    case AMDGPU::V_LSHLREV_B16_sdwa_vi:
    case AMDGPU::V_LSHLREV_B32_sdwa_vi:
    case AMDGPU::V_LSHRREV_B16_sdwa_vi:
    case AMDGPU::V_LSHRREV_B32_sdwa_vi:
    case AMDGPU::V_MAX_I16_sdwa_vi:
    case AMDGPU::V_MAX_I32_sdwa_vi:
    case AMDGPU::V_MAX_U16_sdwa_vi:
    case AMDGPU::V_MAX_U32_sdwa_vi:
    case AMDGPU::V_MIN_I16_sdwa_vi:
    case AMDGPU::V_MIN_I32_sdwa_vi:
    case AMDGPU::V_MIN_U16_sdwa_vi:
    case AMDGPU::V_MIN_U32_sdwa_vi:
    case AMDGPU::V_MUL_HI_I32_I24_sdwa_vi:
    case AMDGPU::V_MUL_HI_U32_U24_sdwa_vi:
    case AMDGPU::V_MUL_I32_I24_sdwa_vi:
    case AMDGPU::V_MUL_LO_U16_sdwa_vi:
    case AMDGPU::V_MUL_U32_U24_sdwa_vi:
    case AMDGPU::V_OR_B32_sdwa_vi:
    case AMDGPU::V_SUBBREV_U32_sdwa_vi:
    case AMDGPU::V_SUBB_U32_sdwa_vi:
    case AMDGPU::V_SUBREV_U16_sdwa_vi:
    case AMDGPU::V_SUBREV_U32_sdwa_vi:
    case AMDGPU::V_SUB_U16_sdwa_vi:
    case AMDGPU::V_SUB_U32_sdwa_vi:
    case AMDGPU::V_XNOR_B32_sdwa_vi:
    case AMDGPU::V_XOR_B32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_LDEXP_F16_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 59;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_F16_sdwa_vi:
    case AMDGPU::V_ADD_F32_sdwa_vi:
    case AMDGPU::V_MAX_F16_sdwa_vi:
    case AMDGPU::V_MAX_F32_sdwa_vi:
    case AMDGPU::V_MIN_F16_sdwa_vi:
    case AMDGPU::V_MIN_F32_sdwa_vi:
    case AMDGPU::V_MUL_F16_sdwa_vi:
    case AMDGPU::V_MUL_F32_sdwa_vi:
    case AMDGPU::V_MUL_LEGACY_F32_sdwa_vi:
    case AMDGPU::V_SUBREV_F16_sdwa_vi:
    case AMDGPU::V_SUBREV_F32_sdwa_vi:
    case AMDGPU::V_SUB_F16_sdwa_vi:
    case AMDGPU::V_SUB_F32_sdwa_vi: {
      // op: src0
      op = getSDWASrcEncoding(MI, 2, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 48;
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 56;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 60;
      Value |= op;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 40;
      Value |= op;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 43;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 45;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getSDWASrcEncoding(MI, 4, Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_e64_gfx10:
    case AMDGPU::V_CMPX_CLASS_F32_e64_gfx10:
    case AMDGPU::V_CMPX_CLASS_F64_e64_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_F32_e64_gfx10:
    case AMDGPU::V_CMPX_EQ_F64_e64_gfx10:
    case AMDGPU::V_CMPX_F_F16_e64_gfx10:
    case AMDGPU::V_CMPX_F_F32_e64_gfx10:
    case AMDGPU::V_CMPX_F_F64_e64_gfx10:
    case AMDGPU::V_CMPX_GE_F16_e64_gfx10:
    case AMDGPU::V_CMPX_GE_F32_e64_gfx10:
    case AMDGPU::V_CMPX_GE_F64_e64_gfx10:
    case AMDGPU::V_CMPX_GT_F16_e64_gfx10:
    case AMDGPU::V_CMPX_GT_F32_e64_gfx10:
    case AMDGPU::V_CMPX_GT_F64_e64_gfx10:
    case AMDGPU::V_CMPX_LE_F16_e64_gfx10:
    case AMDGPU::V_CMPX_LE_F32_e64_gfx10:
    case AMDGPU::V_CMPX_LE_F64_e64_gfx10:
    case AMDGPU::V_CMPX_LG_F16_e64_gfx10:
    case AMDGPU::V_CMPX_LG_F32_e64_gfx10:
    case AMDGPU::V_CMPX_LG_F64_e64_gfx10:
    case AMDGPU::V_CMPX_LT_F16_e64_gfx10:
    case AMDGPU::V_CMPX_LT_F32_e64_gfx10:
    case AMDGPU::V_CMPX_LT_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NEQ_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NEQ_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NEQ_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NGE_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NGE_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NGE_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NGT_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NGT_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NGT_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NLE_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NLE_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NLE_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NLG_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NLG_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NLG_F64_e64_gfx10:
    case AMDGPU::V_CMPX_NLT_F16_e64_gfx10:
    case AMDGPU::V_CMPX_NLT_F32_e64_gfx10:
    case AMDGPU::V_CMPX_NLT_F64_e64_gfx10:
    case AMDGPU::V_CMPX_O_F16_e64_gfx10:
    case AMDGPU::V_CMPX_O_F32_e64_gfx10:
    case AMDGPU::V_CMPX_O_F64_e64_gfx10:
    case AMDGPU::V_CMPX_TRU_F16_e64_gfx10:
    case AMDGPU::V_CMPX_TRU_F32_e64_gfx10:
    case AMDGPU::V_CMPX_TRU_F64_e64_gfx10:
    case AMDGPU::V_CMPX_U_F16_e64_gfx10:
    case AMDGPU::V_CMPX_U_F32_e64_gfx10:
    case AMDGPU::V_CMPX_U_F64_e64_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CEIL_F64_e64_gfx7:
    case AMDGPU::V_COS_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F16_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_F16_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_F32_e64_gfx6_gfx7:
    case AMDGPU::V_EXP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_EXP_LEGACY_F32_e64_gfx7:
    case AMDGPU::V_FLOOR_F32_e64_gfx6_gfx7:
    case AMDGPU::V_FLOOR_F64_e64_gfx7:
    case AMDGPU::V_FRACT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_FRACT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_FREXP_MANT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_FREXP_MANT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_LOG_CLAMP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_LOG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_LOG_LEGACY_F32_e64_gfx7:
    case AMDGPU::V_RCP_CLAMP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RCP_CLAMP_F64_e64_gfx6_gfx7:
    case AMDGPU::V_RCP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RCP_F64_e64_gfx6_gfx7:
    case AMDGPU::V_RCP_IFLAG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RCP_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RNDNE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RNDNE_F64_e64_gfx7:
    case AMDGPU::V_RSQ_CLAMP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RSQ_CLAMP_F64_e64_gfx6_gfx7:
    case AMDGPU::V_RSQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_RSQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_RSQ_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_SIN_F32_e64_gfx6_gfx7:
    case AMDGPU::V_SQRT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_SQRT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_TRUNC_F32_e64_gfx6_gfx7:
    case AMDGPU::V_TRUNC_F64_e64_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_FLR_I32_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_I32_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_I32_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_RPI_I32_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_U32_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_U32_F64_e64_gfx6_gfx7:
    case AMDGPU::V_FREXP_EXP_I32_F32_e64_gfx6_gfx7:
    case AMDGPU::V_FREXP_EXP_I32_F64_e64_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F16_e64_gfx10:
    case AMDGPU::V_CEIL_F16_e64_vi:
    case AMDGPU::V_CEIL_F32_e64_gfx10:
    case AMDGPU::V_CEIL_F32_e64_vi:
    case AMDGPU::V_CEIL_F64_e64_gfx10:
    case AMDGPU::V_CEIL_F64_e64_vi:
    case AMDGPU::V_COS_F16_e64_gfx10:
    case AMDGPU::V_COS_F16_e64_vi:
    case AMDGPU::V_COS_F32_e64_gfx10:
    case AMDGPU::V_COS_F32_e64_vi:
    case AMDGPU::V_CVT_F16_F32_e64_gfx10:
    case AMDGPU::V_CVT_F16_F32_e64_vi:
    case AMDGPU::V_CVT_F32_F16_e64_gfx10:
    case AMDGPU::V_CVT_F32_F16_e64_vi:
    case AMDGPU::V_CVT_F32_F64_e64_gfx10:
    case AMDGPU::V_CVT_F32_F64_e64_vi:
    case AMDGPU::V_CVT_F64_F32_e64_gfx10:
    case AMDGPU::V_CVT_F64_F32_e64_vi:
    case AMDGPU::V_EXP_F16_e64_gfx10:
    case AMDGPU::V_EXP_F16_e64_vi:
    case AMDGPU::V_EXP_F32_e64_gfx10:
    case AMDGPU::V_EXP_F32_e64_vi:
    case AMDGPU::V_EXP_LEGACY_F32_e64_vi:
    case AMDGPU::V_FLOOR_F16_e64_gfx10:
    case AMDGPU::V_FLOOR_F16_e64_vi:
    case AMDGPU::V_FLOOR_F32_e64_gfx10:
    case AMDGPU::V_FLOOR_F32_e64_vi:
    case AMDGPU::V_FLOOR_F64_e64_gfx10:
    case AMDGPU::V_FLOOR_F64_e64_vi:
    case AMDGPU::V_FRACT_F16_e64_gfx10:
    case AMDGPU::V_FRACT_F16_e64_vi:
    case AMDGPU::V_FRACT_F32_e64_gfx10:
    case AMDGPU::V_FRACT_F32_e64_vi:
    case AMDGPU::V_FRACT_F64_e64_gfx10:
    case AMDGPU::V_FRACT_F64_e64_vi:
    case AMDGPU::V_FREXP_MANT_F16_e64_gfx10:
    case AMDGPU::V_FREXP_MANT_F16_e64_vi:
    case AMDGPU::V_FREXP_MANT_F32_e64_gfx10:
    case AMDGPU::V_FREXP_MANT_F32_e64_vi:
    case AMDGPU::V_FREXP_MANT_F64_e64_gfx10:
    case AMDGPU::V_FREXP_MANT_F64_e64_vi:
    case AMDGPU::V_LOG_F16_e64_gfx10:
    case AMDGPU::V_LOG_F16_e64_vi:
    case AMDGPU::V_LOG_F32_e64_gfx10:
    case AMDGPU::V_LOG_F32_e64_vi:
    case AMDGPU::V_LOG_LEGACY_F32_e64_vi:
    case AMDGPU::V_RCP_F16_e64_gfx10:
    case AMDGPU::V_RCP_F16_e64_vi:
    case AMDGPU::V_RCP_F32_e64_gfx10:
    case AMDGPU::V_RCP_F32_e64_vi:
    case AMDGPU::V_RCP_F64_e64_gfx10:
    case AMDGPU::V_RCP_F64_e64_vi:
    case AMDGPU::V_RCP_IFLAG_F32_e64_gfx10:
    case AMDGPU::V_RCP_IFLAG_F32_e64_vi:
    case AMDGPU::V_RNDNE_F16_e64_gfx10:
    case AMDGPU::V_RNDNE_F16_e64_vi:
    case AMDGPU::V_RNDNE_F32_e64_gfx10:
    case AMDGPU::V_RNDNE_F32_e64_vi:
    case AMDGPU::V_RNDNE_F64_e64_gfx10:
    case AMDGPU::V_RNDNE_F64_e64_vi:
    case AMDGPU::V_RSQ_F16_e64_gfx10:
    case AMDGPU::V_RSQ_F16_e64_vi:
    case AMDGPU::V_RSQ_F32_e64_gfx10:
    case AMDGPU::V_RSQ_F32_e64_vi:
    case AMDGPU::V_RSQ_F64_e64_gfx10:
    case AMDGPU::V_RSQ_F64_e64_vi:
    case AMDGPU::V_SIN_F16_e64_gfx10:
    case AMDGPU::V_SIN_F16_e64_vi:
    case AMDGPU::V_SIN_F32_e64_gfx10:
    case AMDGPU::V_SIN_F32_e64_vi:
    case AMDGPU::V_SQRT_F16_e64_gfx10:
    case AMDGPU::V_SQRT_F16_e64_vi:
    case AMDGPU::V_SQRT_F32_e64_gfx10:
    case AMDGPU::V_SQRT_F32_e64_vi:
    case AMDGPU::V_SQRT_F64_e64_gfx10:
    case AMDGPU::V_SQRT_F64_e64_vi:
    case AMDGPU::V_TRUNC_F16_e64_gfx10:
    case AMDGPU::V_TRUNC_F16_e64_vi:
    case AMDGPU::V_TRUNC_F32_e64_gfx10:
    case AMDGPU::V_TRUNC_F32_e64_vi:
    case AMDGPU::V_TRUNC_F64_e64_gfx10:
    case AMDGPU::V_TRUNC_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_FLR_I32_F32_e64_gfx10:
    case AMDGPU::V_CVT_FLR_I32_F32_e64_vi:
    case AMDGPU::V_CVT_I16_F16_e64_gfx10:
    case AMDGPU::V_CVT_I16_F16_e64_vi:
    case AMDGPU::V_CVT_I32_F32_e64_gfx10:
    case AMDGPU::V_CVT_I32_F32_e64_vi:
    case AMDGPU::V_CVT_I32_F64_e64_gfx10:
    case AMDGPU::V_CVT_I32_F64_e64_vi:
    case AMDGPU::V_CVT_NORM_I16_F16_e64_gfx10:
    case AMDGPU::V_CVT_NORM_I16_F16_e64_vi:
    case AMDGPU::V_CVT_NORM_U16_F16_e64_gfx10:
    case AMDGPU::V_CVT_NORM_U16_F16_e64_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_e64_gfx10:
    case AMDGPU::V_CVT_RPI_I32_F32_e64_vi:
    case AMDGPU::V_CVT_U16_F16_e64_gfx10:
    case AMDGPU::V_CVT_U16_F16_e64_vi:
    case AMDGPU::V_CVT_U32_F32_e64_gfx10:
    case AMDGPU::V_CVT_U32_F32_e64_vi:
    case AMDGPU::V_CVT_U32_F64_e64_gfx10:
    case AMDGPU::V_CVT_U32_F64_e64_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_e64_gfx10:
    case AMDGPU::V_FREXP_EXP_I16_F16_e64_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_e64_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F32_e64_vi:
    case AMDGPU::V_FREXP_EXP_I32_F64_e64_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_e64_vi:
    case AMDGPU::V_CMPX_CLASS_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_CLASS_F32_e64_vi:
    case AMDGPU::V_CMPX_CLASS_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_CLASS_F64_e64_vi:
    case AMDGPU::V_CMP_CLASS_F16_e64_gfx10:
    case AMDGPU::V_CMP_CLASS_F16_e64_vi:
    case AMDGPU::V_CMP_CLASS_F32_e64_gfx10:
    case AMDGPU::V_CMP_CLASS_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_CLASS_F32_e64_vi:
    case AMDGPU::V_CMP_CLASS_F64_e64_gfx10:
    case AMDGPU::V_CMP_CLASS_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_CLASS_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_F32_e64_gfx6_gfx7:
    case AMDGPU::V_ADD_F64_gfx6_gfx7:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e64_gfx6_gfx7:
    case AMDGPU::V_LDEXP_F32_e64_gfx6_gfx7:
    case AMDGPU::V_LDEXP_F64_gfx6_gfx7:
    case AMDGPU::V_MAC_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MAX_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MAX_F64_gfx6_gfx7:
    case AMDGPU::V_MAX_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MIN_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MIN_F64_gfx6_gfx7:
    case AMDGPU::V_MIN_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_F32_e64_gfx6_gfx7:
    case AMDGPU::V_MUL_F64_gfx6_gfx7:
    case AMDGPU::V_MUL_LEGACY_F32_e64_gfx6_gfx7:
    case AMDGPU::V_SUBREV_F32_e64_gfx6_gfx7:
    case AMDGPU::V_SUB_F32_e64_gfx6_gfx7:
    case AMDGPU::V_TRIG_PREOP_F64_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPSX_EQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_EQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_F_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_F_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_GT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_LT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NEQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NEQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NGT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_NLT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_O_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_O_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_TRU_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_TRU_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_U_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPSX_U_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_EQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_EQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_F_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_F_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_GE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_GE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_GT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_GT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_LT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NEQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NEQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NGT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_NLT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_O_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_O_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_TRU_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_TRU_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_U_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPS_U_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_EQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_F_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_GT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_LT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NEQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NEQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NGT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_NLT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_O_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_O_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_TRU_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_TRU_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_U_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMPX_U_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_EQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_F_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_GT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_LT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NEQ_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NEQ_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NGE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NGE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NGT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NGT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLE_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLE_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLG_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLG_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLT_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_NLT_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_O_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_O_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_TRU_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_TRU_F64_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_U_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CMP_U_F64_e64_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e64_gfx6_gfx7:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e64_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_F16_e64_gfx10:
    case AMDGPU::V_ADD_F16_e64_vi:
    case AMDGPU::V_ADD_F32_e64_gfx10:
    case AMDGPU::V_ADD_F32_e64_vi:
    case AMDGPU::V_ADD_F64_gfx10:
    case AMDGPU::V_ADD_F64_vi:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e64_gfx10:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e64_vi:
    case AMDGPU::V_LDEXP_F16_e64_gfx10:
    case AMDGPU::V_LDEXP_F16_e64_vi:
    case AMDGPU::V_LDEXP_F32_e64_gfx10:
    case AMDGPU::V_LDEXP_F32_e64_vi:
    case AMDGPU::V_LDEXP_F64_gfx10:
    case AMDGPU::V_LDEXP_F64_vi:
    case AMDGPU::V_MAC_LEGACY_F32_e64_gfx10:
    case AMDGPU::V_MAX_F16_e64_gfx10:
    case AMDGPU::V_MAX_F16_e64_vi:
    case AMDGPU::V_MAX_F32_e64_gfx10:
    case AMDGPU::V_MAX_F32_e64_vi:
    case AMDGPU::V_MAX_F64_gfx10:
    case AMDGPU::V_MAX_F64_vi:
    case AMDGPU::V_MIN_F16_e64_gfx10:
    case AMDGPU::V_MIN_F16_e64_vi:
    case AMDGPU::V_MIN_F32_e64_gfx10:
    case AMDGPU::V_MIN_F32_e64_vi:
    case AMDGPU::V_MIN_F64_gfx10:
    case AMDGPU::V_MIN_F64_vi:
    case AMDGPU::V_MUL_F16_e64_gfx10:
    case AMDGPU::V_MUL_F16_e64_vi:
    case AMDGPU::V_MUL_F32_e64_gfx10:
    case AMDGPU::V_MUL_F32_e64_vi:
    case AMDGPU::V_MUL_F64_gfx10:
    case AMDGPU::V_MUL_F64_vi:
    case AMDGPU::V_MUL_LEGACY_F32_e64_gfx10:
    case AMDGPU::V_MUL_LEGACY_F32_e64_vi:
    case AMDGPU::V_SUBREV_F16_e64_gfx10:
    case AMDGPU::V_SUBREV_F16_e64_vi:
    case AMDGPU::V_SUBREV_F32_e64_gfx10:
    case AMDGPU::V_SUBREV_F32_e64_vi:
    case AMDGPU::V_SUB_F16_e64_gfx10:
    case AMDGPU::V_SUB_F16_e64_vi:
    case AMDGPU::V_SUB_F32_e64_gfx10:
    case AMDGPU::V_SUB_F32_e64_vi:
    case AMDGPU::V_TRIG_PREOP_F64_gfx10:
    case AMDGPU::V_TRIG_PREOP_F64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_e64_vi:
    case AMDGPU::V_CMPX_EQ_F32_e64_vi:
    case AMDGPU::V_CMPX_EQ_F64_e64_vi:
    case AMDGPU::V_CMPX_F_F16_e64_vi:
    case AMDGPU::V_CMPX_F_F32_e64_vi:
    case AMDGPU::V_CMPX_F_F64_e64_vi:
    case AMDGPU::V_CMPX_GE_F16_e64_vi:
    case AMDGPU::V_CMPX_GE_F32_e64_vi:
    case AMDGPU::V_CMPX_GE_F64_e64_vi:
    case AMDGPU::V_CMPX_GT_F16_e64_vi:
    case AMDGPU::V_CMPX_GT_F32_e64_vi:
    case AMDGPU::V_CMPX_GT_F64_e64_vi:
    case AMDGPU::V_CMPX_LE_F16_e64_vi:
    case AMDGPU::V_CMPX_LE_F32_e64_vi:
    case AMDGPU::V_CMPX_LE_F64_e64_vi:
    case AMDGPU::V_CMPX_LG_F16_e64_vi:
    case AMDGPU::V_CMPX_LG_F32_e64_vi:
    case AMDGPU::V_CMPX_LG_F64_e64_vi:
    case AMDGPU::V_CMPX_LT_F16_e64_vi:
    case AMDGPU::V_CMPX_LT_F32_e64_vi:
    case AMDGPU::V_CMPX_LT_F64_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F16_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F32_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F64_e64_vi:
    case AMDGPU::V_CMPX_NGE_F16_e64_vi:
    case AMDGPU::V_CMPX_NGE_F32_e64_vi:
    case AMDGPU::V_CMPX_NGE_F64_e64_vi:
    case AMDGPU::V_CMPX_NGT_F16_e64_vi:
    case AMDGPU::V_CMPX_NGT_F32_e64_vi:
    case AMDGPU::V_CMPX_NGT_F64_e64_vi:
    case AMDGPU::V_CMPX_NLE_F16_e64_vi:
    case AMDGPU::V_CMPX_NLE_F32_e64_vi:
    case AMDGPU::V_CMPX_NLE_F64_e64_vi:
    case AMDGPU::V_CMPX_NLG_F16_e64_vi:
    case AMDGPU::V_CMPX_NLG_F32_e64_vi:
    case AMDGPU::V_CMPX_NLG_F64_e64_vi:
    case AMDGPU::V_CMPX_NLT_F16_e64_vi:
    case AMDGPU::V_CMPX_NLT_F32_e64_vi:
    case AMDGPU::V_CMPX_NLT_F64_e64_vi:
    case AMDGPU::V_CMPX_O_F16_e64_vi:
    case AMDGPU::V_CMPX_O_F32_e64_vi:
    case AMDGPU::V_CMPX_O_F64_e64_vi:
    case AMDGPU::V_CMPX_TRU_F16_e64_vi:
    case AMDGPU::V_CMPX_TRU_F32_e64_vi:
    case AMDGPU::V_CMPX_TRU_F64_e64_vi:
    case AMDGPU::V_CMPX_U_F16_e64_vi:
    case AMDGPU::V_CMPX_U_F32_e64_vi:
    case AMDGPU::V_CMPX_U_F64_e64_vi:
    case AMDGPU::V_CMP_EQ_F16_e64_gfx10:
    case AMDGPU::V_CMP_EQ_F16_e64_vi:
    case AMDGPU::V_CMP_EQ_F32_e64_gfx10:
    case AMDGPU::V_CMP_EQ_F32_e64_vi:
    case AMDGPU::V_CMP_EQ_F64_e64_gfx10:
    case AMDGPU::V_CMP_EQ_F64_e64_vi:
    case AMDGPU::V_CMP_F_F16_e64_gfx10:
    case AMDGPU::V_CMP_F_F16_e64_vi:
    case AMDGPU::V_CMP_F_F32_e64_gfx10:
    case AMDGPU::V_CMP_F_F32_e64_vi:
    case AMDGPU::V_CMP_F_F64_e64_gfx10:
    case AMDGPU::V_CMP_F_F64_e64_vi:
    case AMDGPU::V_CMP_GE_F16_e64_gfx10:
    case AMDGPU::V_CMP_GE_F16_e64_vi:
    case AMDGPU::V_CMP_GE_F32_e64_gfx10:
    case AMDGPU::V_CMP_GE_F32_e64_vi:
    case AMDGPU::V_CMP_GE_F64_e64_gfx10:
    case AMDGPU::V_CMP_GE_F64_e64_vi:
    case AMDGPU::V_CMP_GT_F16_e64_gfx10:
    case AMDGPU::V_CMP_GT_F16_e64_vi:
    case AMDGPU::V_CMP_GT_F32_e64_gfx10:
    case AMDGPU::V_CMP_GT_F32_e64_vi:
    case AMDGPU::V_CMP_GT_F64_e64_gfx10:
    case AMDGPU::V_CMP_GT_F64_e64_vi:
    case AMDGPU::V_CMP_LE_F16_e64_gfx10:
    case AMDGPU::V_CMP_LE_F16_e64_vi:
    case AMDGPU::V_CMP_LE_F32_e64_gfx10:
    case AMDGPU::V_CMP_LE_F32_e64_vi:
    case AMDGPU::V_CMP_LE_F64_e64_gfx10:
    case AMDGPU::V_CMP_LE_F64_e64_vi:
    case AMDGPU::V_CMP_LG_F16_e64_gfx10:
    case AMDGPU::V_CMP_LG_F16_e64_vi:
    case AMDGPU::V_CMP_LG_F32_e64_gfx10:
    case AMDGPU::V_CMP_LG_F32_e64_vi:
    case AMDGPU::V_CMP_LG_F64_e64_gfx10:
    case AMDGPU::V_CMP_LG_F64_e64_vi:
    case AMDGPU::V_CMP_LT_F16_e64_gfx10:
    case AMDGPU::V_CMP_LT_F16_e64_vi:
    case AMDGPU::V_CMP_LT_F32_e64_gfx10:
    case AMDGPU::V_CMP_LT_F32_e64_vi:
    case AMDGPU::V_CMP_LT_F64_e64_gfx10:
    case AMDGPU::V_CMP_LT_F64_e64_vi:
    case AMDGPU::V_CMP_NEQ_F16_e64_gfx10:
    case AMDGPU::V_CMP_NEQ_F16_e64_vi:
    case AMDGPU::V_CMP_NEQ_F32_e64_gfx10:
    case AMDGPU::V_CMP_NEQ_F32_e64_vi:
    case AMDGPU::V_CMP_NEQ_F64_e64_gfx10:
    case AMDGPU::V_CMP_NEQ_F64_e64_vi:
    case AMDGPU::V_CMP_NGE_F16_e64_gfx10:
    case AMDGPU::V_CMP_NGE_F16_e64_vi:
    case AMDGPU::V_CMP_NGE_F32_e64_gfx10:
    case AMDGPU::V_CMP_NGE_F32_e64_vi:
    case AMDGPU::V_CMP_NGE_F64_e64_gfx10:
    case AMDGPU::V_CMP_NGE_F64_e64_vi:
    case AMDGPU::V_CMP_NGT_F16_e64_gfx10:
    case AMDGPU::V_CMP_NGT_F16_e64_vi:
    case AMDGPU::V_CMP_NGT_F32_e64_gfx10:
    case AMDGPU::V_CMP_NGT_F32_e64_vi:
    case AMDGPU::V_CMP_NGT_F64_e64_gfx10:
    case AMDGPU::V_CMP_NGT_F64_e64_vi:
    case AMDGPU::V_CMP_NLE_F16_e64_gfx10:
    case AMDGPU::V_CMP_NLE_F16_e64_vi:
    case AMDGPU::V_CMP_NLE_F32_e64_gfx10:
    case AMDGPU::V_CMP_NLE_F32_e64_vi:
    case AMDGPU::V_CMP_NLE_F64_e64_gfx10:
    case AMDGPU::V_CMP_NLE_F64_e64_vi:
    case AMDGPU::V_CMP_NLG_F16_e64_gfx10:
    case AMDGPU::V_CMP_NLG_F16_e64_vi:
    case AMDGPU::V_CMP_NLG_F32_e64_gfx10:
    case AMDGPU::V_CMP_NLG_F32_e64_vi:
    case AMDGPU::V_CMP_NLG_F64_e64_gfx10:
    case AMDGPU::V_CMP_NLG_F64_e64_vi:
    case AMDGPU::V_CMP_NLT_F16_e64_gfx10:
    case AMDGPU::V_CMP_NLT_F16_e64_vi:
    case AMDGPU::V_CMP_NLT_F32_e64_gfx10:
    case AMDGPU::V_CMP_NLT_F32_e64_vi:
    case AMDGPU::V_CMP_NLT_F64_e64_gfx10:
    case AMDGPU::V_CMP_NLT_F64_e64_vi:
    case AMDGPU::V_CMP_O_F16_e64_gfx10:
    case AMDGPU::V_CMP_O_F16_e64_vi:
    case AMDGPU::V_CMP_O_F32_e64_gfx10:
    case AMDGPU::V_CMP_O_F32_e64_vi:
    case AMDGPU::V_CMP_O_F64_e64_gfx10:
    case AMDGPU::V_CMP_O_F64_e64_vi:
    case AMDGPU::V_CMP_TRU_F16_e64_gfx10:
    case AMDGPU::V_CMP_TRU_F16_e64_vi:
    case AMDGPU::V_CMP_TRU_F32_e64_gfx10:
    case AMDGPU::V_CMP_TRU_F32_e64_vi:
    case AMDGPU::V_CMP_TRU_F64_e64_gfx10:
    case AMDGPU::V_CMP_TRU_F64_e64_vi:
    case AMDGPU::V_CMP_U_F16_e64_gfx10:
    case AMDGPU::V_CMP_U_F16_e64_vi:
    case AMDGPU::V_CMP_U_F32_e64_gfx10:
    case AMDGPU::V_CMP_U_F32_e64_vi:
    case AMDGPU::V_CMP_U_F64_e64_gfx10:
    case AMDGPU::V_CMP_U_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e64_vi:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e64_gfx10:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e64_vi:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e64_gfx10:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_MAC_F32_e64_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_FMAC_F16_e64_gfx10:
    case AMDGPU::V_FMAC_F32_e64_gfx10:
    case AMDGPU::V_FMAC_F32_e64_vi:
    case AMDGPU::V_MAC_F16_e64_vi:
    case AMDGPU::V_MAC_F32_e64_gfx10:
    case AMDGPU::V_MAC_F32_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CNDMASK_B32_e64_gfx10:
    case AMDGPU::V_CNDMASK_B32_e64_gfx6_gfx7:
    case AMDGPU::V_CNDMASK_B32_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CUBEID_F32_gfx6_gfx7:
    case AMDGPU::V_CUBEMA_F32_gfx6_gfx7:
    case AMDGPU::V_CUBESC_F32_gfx6_gfx7:
    case AMDGPU::V_CUBETC_F32_gfx6_gfx7:
    case AMDGPU::V_DIV_FIXUP_F32_gfx6_gfx7:
    case AMDGPU::V_DIV_FIXUP_F64_gfx6_gfx7:
    case AMDGPU::V_DIV_FMAS_F32_gfx6_gfx7:
    case AMDGPU::V_DIV_FMAS_F64_gfx6_gfx7:
    case AMDGPU::V_FMA_F32_gfx6_gfx7:
    case AMDGPU::V_FMA_F64_gfx6_gfx7:
    case AMDGPU::V_MAD_F32_gfx6_gfx7:
    case AMDGPU::V_MAD_LEGACY_F32_gfx6_gfx7:
    case AMDGPU::V_MAX3_F32_gfx6_gfx7:
    case AMDGPU::V_MED3_F32_gfx6_gfx7:
    case AMDGPU::V_MIN3_F32_gfx6_gfx7:
    case AMDGPU::V_MULLIT_F32_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_PK_U8_F32_gfx6_gfx7: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 11;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CUBEID_F32_gfx10:
    case AMDGPU::V_CUBEID_F32_vi:
    case AMDGPU::V_CUBEMA_F32_gfx10:
    case AMDGPU::V_CUBEMA_F32_vi:
    case AMDGPU::V_CUBESC_F32_gfx10:
    case AMDGPU::V_CUBESC_F32_vi:
    case AMDGPU::V_CUBETC_F32_gfx10:
    case AMDGPU::V_CUBETC_F32_vi:
    case AMDGPU::V_DIV_FIXUP_F16_vi:
    case AMDGPU::V_DIV_FIXUP_F32_gfx10:
    case AMDGPU::V_DIV_FIXUP_F32_vi:
    case AMDGPU::V_DIV_FIXUP_F64_gfx10:
    case AMDGPU::V_DIV_FIXUP_F64_vi:
    case AMDGPU::V_DIV_FIXUP_LEGACY_F16_gfx9:
    case AMDGPU::V_DIV_FMAS_F32_gfx10:
    case AMDGPU::V_DIV_FMAS_F32_vi:
    case AMDGPU::V_DIV_FMAS_F64_gfx10:
    case AMDGPU::V_DIV_FMAS_F64_vi:
    case AMDGPU::V_FMA_F16_vi:
    case AMDGPU::V_FMA_F32_gfx10:
    case AMDGPU::V_FMA_F32_vi:
    case AMDGPU::V_FMA_F64_gfx10:
    case AMDGPU::V_FMA_F64_vi:
    case AMDGPU::V_FMA_LEGACY_F16_gfx9:
    case AMDGPU::V_MAD_F16_vi:
    case AMDGPU::V_MAD_F32_gfx10:
    case AMDGPU::V_MAD_F32_vi:
    case AMDGPU::V_MAD_LEGACY_F16_gfx9:
    case AMDGPU::V_MAD_LEGACY_F32_gfx10:
    case AMDGPU::V_MAD_LEGACY_F32_vi:
    case AMDGPU::V_MAX3_F32_gfx10:
    case AMDGPU::V_MAX3_F32_vi:
    case AMDGPU::V_MED3_F32_gfx10:
    case AMDGPU::V_MED3_F32_vi:
    case AMDGPU::V_MIN3_F32_gfx10:
    case AMDGPU::V_MIN3_F32_vi:
    case AMDGPU::V_MULLIT_F32_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_PK_U8_F32_gfx10:
    case AMDGPU::V_CVT_PK_U8_F32_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_CVT_PKNORM_I16_F16_gfx10:
    case AMDGPU::V_CVT_PKNORM_I16_F16_vi:
    case AMDGPU::V_CVT_PKNORM_U16_F16_gfx10:
    case AMDGPU::V_CVT_PKNORM_U16_F16_vi:
    case AMDGPU::V_PACK_B32_F16_gfx10:
    case AMDGPU::V_PACK_B32_F16_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 11;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(4)) << 10;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_DIV_FIXUP_F16_gfx10:
    case AMDGPU::V_DIV_FIXUP_F16_gfx9_gfx9:
    case AMDGPU::V_FMA_F16_gfx10:
    case AMDGPU::V_FMA_F16_gfx9_gfx9:
    case AMDGPU::V_MAD_F16_gfx9_gfx9:
    case AMDGPU::V_MAX3_F16_gfx10:
    case AMDGPU::V_MAX3_F16_vi:
    case AMDGPU::V_MED3_F16_gfx10:
    case AMDGPU::V_MED3_F16_vi:
    case AMDGPU::V_MIN3_F16_gfx10:
    case AMDGPU::V_MIN3_F16_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 11;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(4)) << 10;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(4)) << 11;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1_F32_e64_gfx10:
    case AMDGPU::V_INTERP_P2_F32_e64_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1_F32_e64_vi:
    case AMDGPU::V_INTERP_P2_F32_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1LL_F16_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1LL_F16_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1LV_F16_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P1LV_F16_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 59;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P2_F16_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P2_F16_gfx9_gfx9:
    case AMDGPU::V_INTERP_P2_F16_vi:
    case AMDGPU::V_INTERP_P2_LEGACY_F16_gfx9: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 38;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 32;
      Value |= op;
      // op: high
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 40;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_I16_vi:
    case AMDGPU::V_ADD_NC_I16_gfx10:
    case AMDGPU::V_SUB_I16_vi:
    case AMDGPU::V_SUB_NC_I16_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 11;
      Value |= (op & UINT64_C(4)) << 9;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4);
      op <<= 10;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_MAD_I16_gfx10:
    case AMDGPU::V_MAD_I16_gfx9_gfx9:
    case AMDGPU::V_MAD_I32_I16_gfx10:
    case AMDGPU::V_MAD_I32_I16_vi:
    case AMDGPU::V_MAD_U16_gfx10:
    case AMDGPU::V_MAD_U16_gfx9_gfx9:
    case AMDGPU::V_MAD_U32_U16_gfx10:
    case AMDGPU::V_MAD_U32_U16_vi:
    case AMDGPU::V_MAX3_I16_gfx10:
    case AMDGPU::V_MAX3_I16_vi:
    case AMDGPU::V_MAX3_U16_gfx10:
    case AMDGPU::V_MAX3_U16_vi:
    case AMDGPU::V_MED3_I16_gfx10:
    case AMDGPU::V_MED3_I16_vi:
    case AMDGPU::V_MED3_U16_gfx10:
    case AMDGPU::V_MED3_U16_vi:
    case AMDGPU::V_MIN3_I16_gfx10:
    case AMDGPU::V_MIN3_I16_vi:
    case AMDGPU::V_MIN3_U16_gfx10:
    case AMDGPU::V_MIN3_U16_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 11;
      Value |= (op & UINT64_C(4)) << 9;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4);
      op <<= 10;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(4);
      op <<= 11;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_PERMLANE16_B32_gfx10:
    case AMDGPU::V_PERMLANEX16_B32_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 11;
      Value |= (op & UINT64_C(4)) << 9;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4);
      op <<= 10;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(4);
      op <<= 11;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      break;
    }
    case AMDGPU::V_DOT2C_F32_F16_dpp_gfx10:
    case AMDGPU::V_DOT4C_I32_I8_dpp_gfx10:
    case AMDGPU::V_FMAC_F16_dpp_gfx10:
    case AMDGPU::V_FMAC_F32_dpp_gfx10:
    case AMDGPU::V_MAC_F32_dpp_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 54;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_DOT2C_F32_F16_dpp_vi:
    case AMDGPU::V_DOT2C_I32_I16_dpp_vi:
    case AMDGPU::V_DOT4C_I32_I8_dpp_vi:
    case AMDGPU::V_DOT8C_I32_I4_dpp_vi:
    case AMDGPU::V_FMAC_F32_dpp_vi:
    case AMDGPU::V_MAC_F16_dpp_vi:
    case AMDGPU::V_MAC_F32_dpp_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 54;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F16_dpp_gfx10:
    case AMDGPU::V_CEIL_F32_dpp_gfx10:
    case AMDGPU::V_COS_F16_dpp_gfx10:
    case AMDGPU::V_COS_F32_dpp_gfx10:
    case AMDGPU::V_CVT_F16_F32_dpp_gfx10:
    case AMDGPU::V_CVT_F32_F16_dpp_gfx10:
    case AMDGPU::V_CVT_FLR_I32_F32_dpp_gfx10:
    case AMDGPU::V_CVT_I16_F16_dpp_gfx10:
    case AMDGPU::V_CVT_I32_F32_dpp_gfx10:
    case AMDGPU::V_CVT_NORM_I16_F16_dpp_gfx10:
    case AMDGPU::V_CVT_NORM_U16_F16_dpp_gfx10:
    case AMDGPU::V_CVT_RPI_I32_F32_dpp_gfx10:
    case AMDGPU::V_CVT_U16_F16_dpp_gfx10:
    case AMDGPU::V_CVT_U32_F32_dpp_gfx10:
    case AMDGPU::V_EXP_F16_dpp_gfx10:
    case AMDGPU::V_EXP_F32_dpp_gfx10:
    case AMDGPU::V_FLOOR_F16_dpp_gfx10:
    case AMDGPU::V_FLOOR_F32_dpp_gfx10:
    case AMDGPU::V_FRACT_F16_dpp_gfx10:
    case AMDGPU::V_FRACT_F32_dpp_gfx10:
    case AMDGPU::V_FREXP_EXP_I16_F16_dpp_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F32_dpp_gfx10:
    case AMDGPU::V_FREXP_MANT_F16_dpp_gfx10:
    case AMDGPU::V_FREXP_MANT_F32_dpp_gfx10:
    case AMDGPU::V_LOG_F16_dpp_gfx10:
    case AMDGPU::V_LOG_F32_dpp_gfx10:
    case AMDGPU::V_RCP_F16_dpp_gfx10:
    case AMDGPU::V_RCP_F32_dpp_gfx10:
    case AMDGPU::V_RCP_IFLAG_F32_dpp_gfx10:
    case AMDGPU::V_RNDNE_F16_dpp_gfx10:
    case AMDGPU::V_RNDNE_F32_dpp_gfx10:
    case AMDGPU::V_RSQ_F16_dpp_gfx10:
    case AMDGPU::V_RSQ_F32_dpp_gfx10:
    case AMDGPU::V_SIN_F16_dpp_gfx10:
    case AMDGPU::V_SIN_F32_dpp_gfx10:
    case AMDGPU::V_SQRT_F16_dpp_gfx10:
    case AMDGPU::V_SQRT_F32_dpp_gfx10:
    case AMDGPU::V_TRUNC_F16_dpp_gfx10:
    case AMDGPU::V_TRUNC_F32_dpp_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_CEIL_F16_dpp_vi:
    case AMDGPU::V_CEIL_F32_dpp_vi:
    case AMDGPU::V_COS_F16_dpp_vi:
    case AMDGPU::V_COS_F32_dpp_vi:
    case AMDGPU::V_CVT_F16_F32_dpp_vi:
    case AMDGPU::V_CVT_F32_F16_dpp_vi:
    case AMDGPU::V_CVT_FLR_I32_F32_dpp_vi:
    case AMDGPU::V_CVT_I16_F16_dpp_vi:
    case AMDGPU::V_CVT_I32_F32_dpp_vi:
    case AMDGPU::V_CVT_NORM_I16_F16_dpp_vi:
    case AMDGPU::V_CVT_NORM_U16_F16_dpp_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_dpp_vi:
    case AMDGPU::V_CVT_U16_F16_dpp_vi:
    case AMDGPU::V_CVT_U32_F32_dpp_vi:
    case AMDGPU::V_EXP_F16_dpp_vi:
    case AMDGPU::V_EXP_F32_dpp_vi:
    case AMDGPU::V_EXP_LEGACY_F32_dpp_vi:
    case AMDGPU::V_FLOOR_F16_dpp_vi:
    case AMDGPU::V_FLOOR_F32_dpp_vi:
    case AMDGPU::V_FRACT_F16_dpp_vi:
    case AMDGPU::V_FRACT_F32_dpp_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_dpp_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_dpp_vi:
    case AMDGPU::V_FREXP_MANT_F16_dpp_vi:
    case AMDGPU::V_FREXP_MANT_F32_dpp_vi:
    case AMDGPU::V_LOG_F16_dpp_vi:
    case AMDGPU::V_LOG_F32_dpp_vi:
    case AMDGPU::V_LOG_LEGACY_F32_dpp_vi:
    case AMDGPU::V_RCP_F16_dpp_vi:
    case AMDGPU::V_RCP_F32_dpp_vi:
    case AMDGPU::V_RCP_IFLAG_F32_dpp_vi:
    case AMDGPU::V_RNDNE_F16_dpp_vi:
    case AMDGPU::V_RNDNE_F32_dpp_vi:
    case AMDGPU::V_RSQ_F16_dpp_vi:
    case AMDGPU::V_RSQ_F32_dpp_vi:
    case AMDGPU::V_SIN_F16_dpp_vi:
    case AMDGPU::V_SIN_F32_dpp_vi:
    case AMDGPU::V_SQRT_F16_dpp_vi:
    case AMDGPU::V_SQRT_F32_dpp_vi:
    case AMDGPU::V_TRUNC_F16_dpp_vi:
    case AMDGPU::V_TRUNC_F32_dpp_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_F16_dpp_gfx10:
    case AMDGPU::V_ADD_F32_dpp_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp_w32_gfx10:
    case AMDGPU::V_CNDMASK_B32_dpp_w64_gfx10:
    case AMDGPU::V_LDEXP_F16_dpp_gfx10:
    case AMDGPU::V_MAC_LEGACY_F32_dpp_gfx10:
    case AMDGPU::V_MAX_F16_dpp_gfx10:
    case AMDGPU::V_MAX_F32_dpp_gfx10:
    case AMDGPU::V_MIN_F16_dpp_gfx10:
    case AMDGPU::V_MIN_F32_dpp_gfx10:
    case AMDGPU::V_MUL_F16_dpp_gfx10:
    case AMDGPU::V_MUL_F32_dpp_gfx10:
    case AMDGPU::V_MUL_LEGACY_F32_dpp_gfx10:
    case AMDGPU::V_SUBREV_F16_dpp_gfx10:
    case AMDGPU::V_SUBREV_F32_dpp_gfx10:
    case AMDGPU::V_SUB_F16_dpp_gfx10:
    case AMDGPU::V_SUB_F32_dpp_gfx10: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 54;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: fi
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 50;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_F16_dpp_vi:
    case AMDGPU::V_ADD_F32_dpp_vi:
    case AMDGPU::V_CNDMASK_B32_dpp_vi:
    case AMDGPU::V_LDEXP_F16_dpp_vi:
    case AMDGPU::V_MAX_F16_dpp_vi:
    case AMDGPU::V_MAX_F32_dpp_vi:
    case AMDGPU::V_MIN_F16_dpp_vi:
    case AMDGPU::V_MIN_F32_dpp_vi:
    case AMDGPU::V_MUL_F16_dpp_vi:
    case AMDGPU::V_MUL_F32_dpp_vi:
    case AMDGPU::V_MUL_LEGACY_F32_dpp_vi:
    case AMDGPU::V_SUBREV_F16_dpp_vi:
    case AMDGPU::V_SUBREV_F32_dpp_vi:
    case AMDGPU::V_SUB_F16_dpp_vi:
    case AMDGPU::V_SUB_F32_dpp_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 52;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 54;
      Value |= op;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 40;
      Value |= op;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 51;
      Value |= op;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 56;
      Value |= op;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 60;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_ATOMIC_ADD_F32_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_BYTE_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX2_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX3_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX4_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORD_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx10:
    case AMDGPU::GLOBAL_STORE_SHORT_SADDR_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_STORE_BYTE_D16_HI_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_BYTE_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX2_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX3_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX4_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_DWORD_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_SHORT_D16_HI_SADDR_vi:
    case AMDGPU::GLOBAL_STORE_SHORT_SADDR_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_ADD_gfx10:
    case AMDGPU::FLAT_ATOMIC_AND_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_AND_gfx10:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_gfx10:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_DEC_gfx10:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMAX_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMIN_gfx10:
    case AMDGPU::FLAT_ATOMIC_INC_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_INC_gfx10:
    case AMDGPU::FLAT_ATOMIC_OR_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_OR_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMAX_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMIN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_SUB_gfx10:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_SWAP_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMAX_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMIN_gfx10:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_gfx10:
    case AMDGPU::FLAT_ATOMIC_XOR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_X2_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_vi:
    case AMDGPU::FLAT_ATOMIC_ADD_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_vi:
    case AMDGPU::FLAT_ATOMIC_AND_X2_ci:
    case AMDGPU::FLAT_ATOMIC_AND_X2_vi:
    case AMDGPU::FLAT_ATOMIC_AND_ci:
    case AMDGPU::FLAT_ATOMIC_AND_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_vi:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_vi:
    case AMDGPU::FLAT_ATOMIC_INC_ci:
    case AMDGPU::FLAT_ATOMIC_INC_vi:
    case AMDGPU::FLAT_ATOMIC_OR_X2_ci:
    case AMDGPU::FLAT_ATOMIC_OR_X2_vi:
    case AMDGPU::FLAT_ATOMIC_OR_ci:
    case AMDGPU::FLAT_ATOMIC_OR_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_F32_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_vi:
    case AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_STORE_BYTE_D16_HI_gfx10:
    case AMDGPU::FLAT_STORE_BYTE_gfx10:
    case AMDGPU::FLAT_STORE_DWORDX2_gfx10:
    case AMDGPU::FLAT_STORE_DWORDX3_gfx10:
    case AMDGPU::FLAT_STORE_DWORDX4_gfx10:
    case AMDGPU::FLAT_STORE_DWORD_gfx10:
    case AMDGPU::FLAT_STORE_SHORT_D16_HI_gfx10:
    case AMDGPU::FLAT_STORE_SHORT_gfx10:
    case AMDGPU::GLOBAL_STORE_BYTE_D16_HI_gfx10:
    case AMDGPU::GLOBAL_STORE_BYTE_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX2_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX3_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORDX4_gfx10:
    case AMDGPU::GLOBAL_STORE_DWORD_gfx10:
    case AMDGPU::GLOBAL_STORE_SHORT_D16_HI_gfx10:
    case AMDGPU::GLOBAL_STORE_SHORT_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_STORE_BYTE_D16_HI_vi:
    case AMDGPU::FLAT_STORE_BYTE_ci:
    case AMDGPU::FLAT_STORE_BYTE_vi:
    case AMDGPU::FLAT_STORE_DWORDX2_ci:
    case AMDGPU::FLAT_STORE_DWORDX2_vi:
    case AMDGPU::FLAT_STORE_DWORDX3_ci:
    case AMDGPU::FLAT_STORE_DWORDX3_vi:
    case AMDGPU::FLAT_STORE_DWORDX4_ci:
    case AMDGPU::FLAT_STORE_DWORDX4_vi:
    case AMDGPU::FLAT_STORE_DWORD_ci:
    case AMDGPU::FLAT_STORE_DWORD_vi:
    case AMDGPU::FLAT_STORE_SHORT_D16_HI_vi:
    case AMDGPU::FLAT_STORE_SHORT_ci:
    case AMDGPU::FLAT_STORE_SHORT_vi:
    case AMDGPU::GLOBAL_STORE_BYTE_D16_HI_vi:
    case AMDGPU::GLOBAL_STORE_BYTE_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX2_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX3_vi:
    case AMDGPU::GLOBAL_STORE_DWORDX4_vi:
    case AMDGPU::GLOBAL_STORE_DWORD_vi:
    case AMDGPU::GLOBAL_STORE_SHORT_D16_HI_vi:
    case AMDGPU::GLOBAL_STORE_SHORT_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_LOAD_DWORDX2_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORDX3_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORDX4_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORD_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_SSHORT_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_SADDR_gfx10:
    case AMDGPU::GLOBAL_LOAD_USHORT_SADDR_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_LOAD_DWORDX2_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_DWORDX3_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_DWORDX4_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_DWORD_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_SSHORT_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_SADDR_vi:
    case AMDGPU::GLOBAL_LOAD_USHORT_SADDR_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_STORE_BYTE_D16_HI_gfx10:
    case AMDGPU::SCRATCH_STORE_BYTE_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX2_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX3_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX4_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORD_gfx10:
    case AMDGPU::SCRATCH_STORE_SHORT_D16_HI_gfx10:
    case AMDGPU::SCRATCH_STORE_SHORT_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_STORE_BYTE_D16_HI_vi:
    case AMDGPU::SCRATCH_STORE_BYTE_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX2_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX3_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX4_vi:
    case AMDGPU::SCRATCH_STORE_DWORD_vi:
    case AMDGPU::SCRATCH_STORE_SHORT_D16_HI_vi:
    case AMDGPU::SCRATCH_STORE_SHORT_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_AND_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_AND_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_DEC_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMAX_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMIN_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_INC_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_INC_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_OR_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_OR_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMAX_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMIN_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SUB_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SWAP_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMAX_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMIN_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_XOR_RTN_gfx10:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FCMPSWAP_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMAX_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_FMIN_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_RTN_gfx10:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_RTN_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_AND_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_AND_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_AND_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_AND_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_INC_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_OR_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_OR_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_OR_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_OR_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_ADD_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_AND_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_DEC_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_INC_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_OR_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMAX_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SMIN_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SUB_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_SWAP_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMAX_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_UMIN_X2_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_RTN_vi:
    case AMDGPU::GLOBAL_ATOMIC_XOR_X2_RTN_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_LOAD_DWORDX2_gfx10:
    case AMDGPU::FLAT_LOAD_DWORDX3_gfx10:
    case AMDGPU::FLAT_LOAD_DWORDX4_gfx10:
    case AMDGPU::FLAT_LOAD_DWORD_gfx10:
    case AMDGPU::FLAT_LOAD_SBYTE_D16_HI_gfx10:
    case AMDGPU::FLAT_LOAD_SBYTE_D16_gfx10:
    case AMDGPU::FLAT_LOAD_SBYTE_gfx10:
    case AMDGPU::FLAT_LOAD_SHORT_D16_HI_gfx10:
    case AMDGPU::FLAT_LOAD_SHORT_D16_gfx10:
    case AMDGPU::FLAT_LOAD_SSHORT_gfx10:
    case AMDGPU::FLAT_LOAD_UBYTE_D16_HI_gfx10:
    case AMDGPU::FLAT_LOAD_UBYTE_D16_gfx10:
    case AMDGPU::FLAT_LOAD_UBYTE_gfx10:
    case AMDGPU::FLAT_LOAD_USHORT_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORDX2_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORDX3_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORDX4_gfx10:
    case AMDGPU::GLOBAL_LOAD_DWORD_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_gfx10:
    case AMDGPU::GLOBAL_LOAD_SBYTE_gfx10:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_gfx10:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_gfx10:
    case AMDGPU::GLOBAL_LOAD_SSHORT_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_gfx10:
    case AMDGPU::GLOBAL_LOAD_UBYTE_gfx10:
    case AMDGPU::GLOBAL_LOAD_USHORT_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORDX2_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORDX3_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORDX4_gfx10:
    case AMDGPU::SCRATCH_LOAD_DWORD_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_gfx10:
    case AMDGPU::SCRATCH_LOAD_SBYTE_gfx10:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_gfx10:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_gfx10:
    case AMDGPU::SCRATCH_LOAD_SSHORT_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_gfx10:
    case AMDGPU::SCRATCH_LOAD_UBYTE_gfx10:
    case AMDGPU::SCRATCH_LOAD_USHORT_gfx10: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::FLAT_LOAD_DWORDX2_ci:
    case AMDGPU::FLAT_LOAD_DWORDX2_vi:
    case AMDGPU::FLAT_LOAD_DWORDX3_ci:
    case AMDGPU::FLAT_LOAD_DWORDX3_vi:
    case AMDGPU::FLAT_LOAD_DWORDX4_ci:
    case AMDGPU::FLAT_LOAD_DWORDX4_vi:
    case AMDGPU::FLAT_LOAD_DWORD_ci:
    case AMDGPU::FLAT_LOAD_DWORD_vi:
    case AMDGPU::FLAT_LOAD_SBYTE_D16_HI_vi:
    case AMDGPU::FLAT_LOAD_SBYTE_D16_vi:
    case AMDGPU::FLAT_LOAD_SBYTE_ci:
    case AMDGPU::FLAT_LOAD_SBYTE_vi:
    case AMDGPU::FLAT_LOAD_SHORT_D16_HI_vi:
    case AMDGPU::FLAT_LOAD_SHORT_D16_vi:
    case AMDGPU::FLAT_LOAD_SSHORT_ci:
    case AMDGPU::FLAT_LOAD_SSHORT_vi:
    case AMDGPU::FLAT_LOAD_UBYTE_D16_HI_vi:
    case AMDGPU::FLAT_LOAD_UBYTE_D16_vi:
    case AMDGPU::FLAT_LOAD_UBYTE_ci:
    case AMDGPU::FLAT_LOAD_UBYTE_vi:
    case AMDGPU::FLAT_LOAD_USHORT_ci:
    case AMDGPU::FLAT_LOAD_USHORT_vi:
    case AMDGPU::GLOBAL_LOAD_DWORDX2_vi:
    case AMDGPU::GLOBAL_LOAD_DWORDX3_vi:
    case AMDGPU::GLOBAL_LOAD_DWORDX4_vi:
    case AMDGPU::GLOBAL_LOAD_DWORD_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_D16_vi:
    case AMDGPU::GLOBAL_LOAD_SBYTE_vi:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_vi:
    case AMDGPU::GLOBAL_LOAD_SHORT_D16_vi:
    case AMDGPU::GLOBAL_LOAD_SSHORT_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_D16_vi:
    case AMDGPU::GLOBAL_LOAD_UBYTE_vi:
    case AMDGPU::GLOBAL_LOAD_USHORT_vi:
    case AMDGPU::SCRATCH_LOAD_DWORDX2_vi:
    case AMDGPU::SCRATCH_LOAD_DWORDX3_vi:
    case AMDGPU::SCRATCH_LOAD_DWORDX4_vi:
    case AMDGPU::SCRATCH_LOAD_DWORD_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_D16_vi:
    case AMDGPU::SCRATCH_LOAD_SBYTE_vi:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_vi:
    case AMDGPU::SCRATCH_LOAD_SHORT_D16_vi:
    case AMDGPU::SCRATCH_LOAD_SSHORT_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_D16_vi:
    case AMDGPU::SCRATCH_LOAD_UBYTE_vi:
    case AMDGPU::SCRATCH_LOAD_USHORT_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V7_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V7_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V8_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V8_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(21), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V9_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V9_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(21), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(22), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V10_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V10_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(21), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(22), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(23), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V11_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V11_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(22), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(23), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(24), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(21), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V12_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V12_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(21), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(23), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(24), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(25), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(22), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_LOAD_MIP_V1_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V3:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V3:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V3:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V3:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V3:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V4:
    case AMDGPU::IMAGE_LOAD_V1_V1:
    case AMDGPU::IMAGE_LOAD_V1_V2:
    case AMDGPU::IMAGE_LOAD_V1_V3:
    case AMDGPU::IMAGE_LOAD_V1_V4:
    case AMDGPU::IMAGE_LOAD_V2_V1:
    case AMDGPU::IMAGE_LOAD_V2_V2:
    case AMDGPU::IMAGE_LOAD_V2_V3:
    case AMDGPU::IMAGE_LOAD_V2_V4:
    case AMDGPU::IMAGE_LOAD_V3_V1:
    case AMDGPU::IMAGE_LOAD_V3_V2:
    case AMDGPU::IMAGE_LOAD_V3_V3:
    case AMDGPU::IMAGE_LOAD_V3_V4:
    case AMDGPU::IMAGE_LOAD_V4_V1:
    case AMDGPU::IMAGE_LOAD_V4_V2:
    case AMDGPU::IMAGE_LOAD_V4_V3:
    case AMDGPU::IMAGE_LOAD_V4_V4:
    case AMDGPU::IMAGE_LOAD_V5_V1:
    case AMDGPU::IMAGE_LOAD_V5_V2:
    case AMDGPU::IMAGE_LOAD_V5_V3:
    case AMDGPU::IMAGE_LOAD_V5_V4:
    case AMDGPU::IMAGE_STORE_MIP_V1_V1:
    case AMDGPU::IMAGE_STORE_MIP_V1_V2:
    case AMDGPU::IMAGE_STORE_MIP_V1_V3:
    case AMDGPU::IMAGE_STORE_MIP_V1_V4:
    case AMDGPU::IMAGE_STORE_MIP_V2_V1:
    case AMDGPU::IMAGE_STORE_MIP_V2_V2:
    case AMDGPU::IMAGE_STORE_MIP_V2_V3:
    case AMDGPU::IMAGE_STORE_MIP_V2_V4:
    case AMDGPU::IMAGE_STORE_MIP_V3_V1:
    case AMDGPU::IMAGE_STORE_MIP_V3_V2:
    case AMDGPU::IMAGE_STORE_MIP_V3_V3:
    case AMDGPU::IMAGE_STORE_MIP_V3_V4:
    case AMDGPU::IMAGE_STORE_MIP_V4_V1:
    case AMDGPU::IMAGE_STORE_MIP_V4_V2:
    case AMDGPU::IMAGE_STORE_MIP_V4_V3:
    case AMDGPU::IMAGE_STORE_MIP_V4_V4:
    case AMDGPU::IMAGE_STORE_V1_V1:
    case AMDGPU::IMAGE_STORE_V1_V2:
    case AMDGPU::IMAGE_STORE_V1_V3:
    case AMDGPU::IMAGE_STORE_V1_V4:
    case AMDGPU::IMAGE_STORE_V2_V1:
    case AMDGPU::IMAGE_STORE_V2_V2:
    case AMDGPU::IMAGE_STORE_V2_V3:
    case AMDGPU::IMAGE_STORE_V2_V4:
    case AMDGPU::IMAGE_STORE_V3_V1:
    case AMDGPU::IMAGE_STORE_V3_V2:
    case AMDGPU::IMAGE_STORE_V3_V3:
    case AMDGPU::IMAGE_STORE_V3_V4:
    case AMDGPU::IMAGE_STORE_V4_V1:
    case AMDGPU::IMAGE_STORE_V4_V2:
    case AMDGPU::IMAGE_STORE_V4_V3:
    case AMDGPU::IMAGE_STORE_V4_V4: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V3:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V3:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V3:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V3:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V3:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V4:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V1:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V2:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V3:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V4:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V1:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V2:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V3:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V4:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V1:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V2:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V3:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V4:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V1:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V2:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V3:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V4:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V1:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V2:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V3:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V4:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V1:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V2:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V3:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V4:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V1:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V2:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V3:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V4:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V1:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V2:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V3:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V4:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V1:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V2:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V3:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V4:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V1:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V2:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V3:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V4:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V1:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V2:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V3:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V4:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V1:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V2:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V3:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V4:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V1:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V2:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V3:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V4:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V1:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V2:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V3:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V4:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V1:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V2:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V3:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V4:
    case AMDGPU::IMAGE_STORE_PCK_V1_V1:
    case AMDGPU::IMAGE_STORE_PCK_V1_V2:
    case AMDGPU::IMAGE_STORE_PCK_V1_V3:
    case AMDGPU::IMAGE_STORE_PCK_V1_V4:
    case AMDGPU::IMAGE_STORE_PCK_V2_V1:
    case AMDGPU::IMAGE_STORE_PCK_V2_V2:
    case AMDGPU::IMAGE_STORE_PCK_V2_V3:
    case AMDGPU::IMAGE_STORE_PCK_V2_V4:
    case AMDGPU::IMAGE_STORE_PCK_V3_V1:
    case AMDGPU::IMAGE_STORE_PCK_V3_V2:
    case AMDGPU::IMAGE_STORE_PCK_V3_V3:
    case AMDGPU::IMAGE_STORE_PCK_V3_V4:
    case AMDGPU::IMAGE_STORE_PCK_V4_V1:
    case AMDGPU::IMAGE_STORE_PCK_V4_V2:
    case AMDGPU::IMAGE_STORE_PCK_V4_V3:
    case AMDGPU::IMAGE_STORE_PCK_V4_V4: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_LOAD_MIP_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V4_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V1_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V2_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V3_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V4_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V1_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V2_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V3_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V4_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V1_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V2_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V3_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V4_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V1_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V2_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V3_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V4_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V1_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V2_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V3_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V4_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V1_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V2_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V3_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V4_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V1_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V2_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V3_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V4_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V1_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V2_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V3_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V4_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V1_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V2_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V3_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V4_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V1_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V2_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V3_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V4_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V1_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V2_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V3_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V4_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V1_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V2_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V3_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V4_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V1_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V2_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V3_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V4_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V1_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V2_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V3_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V4_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V1_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V2_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V3_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V4_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V3:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_B_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_V2_V3:
    case AMDGPU::IMAGE_GATHER4_B_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_V4_V3:
    case AMDGPU::IMAGE_GATHER4_B_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_V5_V2:
    case AMDGPU::IMAGE_GATHER4_B_V5_V3:
    case AMDGPU::IMAGE_GATHER4_B_V5_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V3:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V3:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V3:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_C_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_V2_V3:
    case AMDGPU::IMAGE_GATHER4_C_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_V4_V3:
    case AMDGPU::IMAGE_GATHER4_C_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_V5_V2:
    case AMDGPU::IMAGE_GATHER4_C_V5_V3:
    case AMDGPU::IMAGE_GATHER4_C_V5_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V3:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V8:
    case AMDGPU::IMAGE_GATHER4_L_V2_V1:
    case AMDGPU::IMAGE_GATHER4_L_V2_V2:
    case AMDGPU::IMAGE_GATHER4_L_V2_V3:
    case AMDGPU::IMAGE_GATHER4_L_V2_V4:
    case AMDGPU::IMAGE_GATHER4_L_V4_V1:
    case AMDGPU::IMAGE_GATHER4_L_V4_V2:
    case AMDGPU::IMAGE_GATHER4_L_V4_V3:
    case AMDGPU::IMAGE_GATHER4_L_V4_V4:
    case AMDGPU::IMAGE_GATHER4_L_V5_V1:
    case AMDGPU::IMAGE_GATHER4_L_V5_V2:
    case AMDGPU::IMAGE_GATHER4_L_V5_V3:
    case AMDGPU::IMAGE_GATHER4_L_V5_V4:
    case AMDGPU::IMAGE_GATHER4_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_O_V2_V3:
    case AMDGPU::IMAGE_GATHER4_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_O_V4_V3:
    case AMDGPU::IMAGE_GATHER4_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_O_V5_V2:
    case AMDGPU::IMAGE_GATHER4_O_V5_V3:
    case AMDGPU::IMAGE_GATHER4_O_V5_V4:
    case AMDGPU::IMAGE_GATHER4_V2_V1:
    case AMDGPU::IMAGE_GATHER4_V2_V2:
    case AMDGPU::IMAGE_GATHER4_V2_V3:
    case AMDGPU::IMAGE_GATHER4_V2_V4:
    case AMDGPU::IMAGE_GATHER4_V4_V1:
    case AMDGPU::IMAGE_GATHER4_V4_V2:
    case AMDGPU::IMAGE_GATHER4_V4_V3:
    case AMDGPU::IMAGE_GATHER4_V4_V4:
    case AMDGPU::IMAGE_GATHER4_V5_V1:
    case AMDGPU::IMAGE_GATHER4_V5_V2:
    case AMDGPU::IMAGE_GATHER4_V5_V3:
    case AMDGPU::IMAGE_GATHER4_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V8:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V4:
    case AMDGPU::IMAGE_SAMPLE_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_V1_V3:
    case AMDGPU::IMAGE_SAMPLE_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_V2_V3:
    case AMDGPU::IMAGE_SAMPLE_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_V3_V3:
    case AMDGPU::IMAGE_SAMPLE_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_V4_V3:
    case AMDGPU::IMAGE_SAMPLE_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_V5_V1:
    case AMDGPU::IMAGE_SAMPLE_V5_V2:
    case AMDGPU::IMAGE_SAMPLE_V5_V3:
    case AMDGPU::IMAGE_SAMPLE_V5_V4: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_LOD_V1_V1:
    case AMDGPU::IMAGE_GET_LOD_V1_V2:
    case AMDGPU::IMAGE_GET_LOD_V1_V3:
    case AMDGPU::IMAGE_GET_LOD_V1_V4:
    case AMDGPU::IMAGE_GET_LOD_V2_V1:
    case AMDGPU::IMAGE_GET_LOD_V2_V2:
    case AMDGPU::IMAGE_GET_LOD_V2_V3:
    case AMDGPU::IMAGE_GET_LOD_V2_V4:
    case AMDGPU::IMAGE_GET_LOD_V3_V1:
    case AMDGPU::IMAGE_GET_LOD_V3_V2:
    case AMDGPU::IMAGE_GET_LOD_V3_V3:
    case AMDGPU::IMAGE_GET_LOD_V3_V4:
    case AMDGPU::IMAGE_GET_LOD_V4_V1:
    case AMDGPU::IMAGE_GET_LOD_V4_V2:
    case AMDGPU::IMAGE_GET_LOD_V4_V3:
    case AMDGPU::IMAGE_GET_LOD_V4_V4:
    case AMDGPU::IMAGE_GET_LOD_V5_V1:
    case AMDGPU::IMAGE_GET_LOD_V5_V2:
    case AMDGPU::IMAGE_GET_LOD_V5_V3:
    case AMDGPU::IMAGE_GET_LOD_V5_V4: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V4_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V1_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V2_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V3_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V16_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V8_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V4_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V1_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V2_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V3_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V4_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_LOAD_MIP_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V2_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_LOD_V1_V1_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V1_V2_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V1_V3_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V1_V4_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V1_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V2_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V3_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V4_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V1_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V2_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V3_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V4_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V1_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V2_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V3_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V4_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V1_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V2_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V3_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V4_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V2_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V2_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_LOAD_MIP_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V3_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_LOD_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V2_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V2_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V3_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_V5_V3_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_LOAD_MIP_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_V4_V4_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_LOD_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V3_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V4_V3_nsa_gfx10:
    case AMDGPU::IMAGE_GET_LOD_V5_V3_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GET_RESINFO_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_SGN_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_MIP_PCK_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_SGN_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_LOAD_PCK_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_MIP_PCK_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_STORE_PCK_V4_V4_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_V5_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V4_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_O_V5_V4_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_L_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V5_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_L_O_V5_V5_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_CD_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_D_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_O_V5_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V6_nsa_gfx10:
    case AMDGPU::IMAGE_SAMPLE_D_V5_V6_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: d16
      op = getMachineOpValue(MI, MI.getOperand(19), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 63;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 51;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_BYTE_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX2_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX3_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORDX4_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_DWORD_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx10:
    case AMDGPU::SCRATCH_STORE_SHORT_SADDR_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4095);
      Value |= op;
      break;
    }
    case AMDGPU::SCRATCH_STORE_BYTE_D16_HI_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_BYTE_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX2_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX3_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_DWORDX4_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_DWORD_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_SHORT_D16_HI_SADDR_vi:
    case AMDGPU::SCRATCH_STORE_SHORT_SADDR_vi: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: saddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 48;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(8191);
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V1_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V2_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V3_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V4_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V1_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V2_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V3_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V3_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V4_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V4_vi: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 14;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V4_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V1_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V2_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V3_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V4_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V2_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V2_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V3_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V3_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_V4_nsa_gfx10:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_V4_nsa_gfx10: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 8;
      Value |= op;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 12;
      Value |= op;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 13;
      Value |= op;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 25;
      Value |= op;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(124);
      op <<= 46;
      Value |= op;
      // op: vaddr0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: dim
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 3;
      Value |= op;
      // op: dlc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 7;
      Value |= op;
      // op: a16
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 62;
      Value |= op;
      break;
    }
    case AMDGPU::V_ACCVGPR_READ_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getAVOperandEncoding(MI, 1, Fixups, STI);
      Value |= (op & UINT64_C(512)) << 50;
      Value |= (op & UINT64_C(511)) << 32;
      break;
    }
    case AMDGPU::V_MFMA_F32_16X16X16F16_vi:
    case AMDGPU::V_MFMA_F32_16X16X1F32_vi:
    case AMDGPU::V_MFMA_F32_16X16X2BF16_vi:
    case AMDGPU::V_MFMA_F32_16X16X4F16_vi:
    case AMDGPU::V_MFMA_F32_16X16X4F32_vi:
    case AMDGPU::V_MFMA_F32_16X16X8BF16_vi:
    case AMDGPU::V_MFMA_F32_32X32X1F32_vi:
    case AMDGPU::V_MFMA_F32_32X32X2BF16_vi:
    case AMDGPU::V_MFMA_F32_32X32X2F32_vi:
    case AMDGPU::V_MFMA_F32_32X32X4BF16_vi:
    case AMDGPU::V_MFMA_F32_32X32X4F16_vi:
    case AMDGPU::V_MFMA_F32_32X32X8F16_vi:
    case AMDGPU::V_MFMA_F32_4X4X1F32_vi:
    case AMDGPU::V_MFMA_F32_4X4X2BF16_vi:
    case AMDGPU::V_MFMA_F32_4X4X4F16_vi:
    case AMDGPU::V_MFMA_I32_16X16X16I8_vi:
    case AMDGPU::V_MFMA_I32_16X16X4I8_vi:
    case AMDGPU::V_MFMA_I32_32X32X4I8_vi:
    case AMDGPU::V_MFMA_I32_32X32X8I8_vi:
    case AMDGPU::V_MFMA_I32_4X4X4I8_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getAVOperandEncoding(MI, 1, Fixups, STI);
      Value |= (op & UINT64_C(512)) << 50;
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getAVOperandEncoding(MI, 2, Fixups, STI);
      Value |= (op & UINT64_C(512)) << 51;
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: blgp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 61;
      Value |= op;
      // op: cbsz
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(7);
      op <<= 8;
      Value |= op;
      // op: abid
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(15);
      op <<= 11;
      Value |= op;
      break;
    }
    case AMDGPU::V_ACCVGPR_WRITE_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(512)) << 50;
      Value |= (op & UINT64_C(511)) << 32;
      break;
    }
    case AMDGPU::V_ADD_I32_e64_gfx6_gfx7:
    case AMDGPU::V_SUBREV_I32_e64_gfx6_gfx7:
    case AMDGPU::V_SUB_I32_e64_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADD_CO_U32_e64_gfx10:
    case AMDGPU::V_ADD_CO_U32_e64_gfx9:
    case AMDGPU::V_ADD_U32_e64_vi:
    case AMDGPU::V_SUBREV_CO_U32_e64_gfx10:
    case AMDGPU::V_SUBREV_CO_U32_e64_gfx9:
    case AMDGPU::V_SUBREV_U32_e64_vi:
    case AMDGPU::V_SUB_CO_U32_e64_gfx10:
    case AMDGPU::V_SUB_CO_U32_e64_gfx9:
    case AMDGPU::V_SUB_U32_e64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 8;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_U32_e64_gfx6_gfx7:
    case AMDGPU::V_DIV_SCALE_F32_gfx10:
    case AMDGPU::V_DIV_SCALE_F32_gfx6_gfx7:
    case AMDGPU::V_DIV_SCALE_F32_vi:
    case AMDGPU::V_DIV_SCALE_F64_gfx10:
    case AMDGPU::V_DIV_SCALE_F64_gfx6_gfx7:
    case AMDGPU::V_DIV_SCALE_F64_vi:
    case AMDGPU::V_MAD_I64_I32_gfx7:
    case AMDGPU::V_MAD_U64_U32_gfx7:
    case AMDGPU::V_SUBBREV_U32_e64_gfx6_gfx7:
    case AMDGPU::V_SUBB_U32_e64_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_CO_U32_e64_gfx9:
    case AMDGPU::V_ADDC_U32_e64_vi:
    case AMDGPU::V_ADD_CO_CI_U32_e64_gfx10:
    case AMDGPU::V_MAD_I64_I32_gfx10:
    case AMDGPU::V_MAD_I64_I32_vi:
    case AMDGPU::V_MAD_U64_U32_gfx10:
    case AMDGPU::V_MAD_U64_U32_vi:
    case AMDGPU::V_SUBBREV_CO_U32_e64_gfx9:
    case AMDGPU::V_SUBBREV_U32_e64_vi:
    case AMDGPU::V_SUBB_CO_U32_e64_gfx9:
    case AMDGPU::V_SUBB_U32_e64_vi:
    case AMDGPU::V_SUBREV_CO_CI_U32_e64_gfx10:
    case AMDGPU::V_SUB_CO_CI_U32_e64_gfx10: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(127);
      op <<= 8;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_PK_ADD_F16_gfx10:
    case AMDGPU::V_PK_ADD_F16_vi:
    case AMDGPU::V_PK_MAX_F16_gfx10:
    case AMDGPU::V_PK_MAX_F16_vi:
    case AMDGPU::V_PK_MIN_F16_gfx10:
    case AMDGPU::V_PK_MIN_F16_vi:
    case AMDGPU::V_PK_MUL_F16_gfx10:
    case AMDGPU::V_PK_MUL_F16_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 56;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(8)) << 57;
      Value |= (op & UINT64_C(4)) << 10;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_DOT2_F32_F16_gfx10:
    case AMDGPU::V_DOT2_F32_F16_vi:
    case AMDGPU::V_DOT4_I32_I8_gfx10:
    case AMDGPU::V_DOT4_I32_I8_vi:
    case AMDGPU::V_DOT4_U32_U8_gfx10:
    case AMDGPU::V_DOT4_U32_U8_vi:
    case AMDGPU::V_DOT8_I32_I4_gfx10:
    case AMDGPU::V_DOT8_I32_I4_vi:
    case AMDGPU::V_DOT8_U32_U4_gfx10:
    case AMDGPU::V_DOT8_U32_U4_vi:
    case AMDGPU::V_FMA_MIXHI_F16_gfx10:
    case AMDGPU::V_FMA_MIXHI_F16_vi:
    case AMDGPU::V_FMA_MIXLO_F16_gfx10:
    case AMDGPU::V_FMA_MIXLO_F16_vi:
    case AMDGPU::V_FMA_MIX_F32_gfx10:
    case AMDGPU::V_FMA_MIX_F32_vi:
    case AMDGPU::V_MAD_MIXHI_F16_vi:
    case AMDGPU::V_MAD_MIXLO_F16_vi:
    case AMDGPU::V_MAD_MIX_F32_vi:
    case AMDGPU::V_PK_FMA_F16_gfx10:
    case AMDGPU::V_PK_FMA_F16_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 56;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(8)) << 57;
      Value |= (op & UINT64_C(4)) << 10;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(12)) << 11;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_PK_ADD_I16_gfx10:
    case AMDGPU::V_PK_ADD_I16_vi:
    case AMDGPU::V_PK_ADD_U16_gfx10:
    case AMDGPU::V_PK_ADD_U16_vi:
    case AMDGPU::V_PK_ASHRREV_I16_gfx10:
    case AMDGPU::V_PK_ASHRREV_I16_vi:
    case AMDGPU::V_PK_LSHLREV_B16_gfx10:
    case AMDGPU::V_PK_LSHLREV_B16_vi:
    case AMDGPU::V_PK_LSHRREV_B16_gfx10:
    case AMDGPU::V_PK_LSHRREV_B16_vi:
    case AMDGPU::V_PK_MAX_I16_gfx10:
    case AMDGPU::V_PK_MAX_I16_vi:
    case AMDGPU::V_PK_MAX_U16_gfx10:
    case AMDGPU::V_PK_MAX_U16_vi:
    case AMDGPU::V_PK_MIN_I16_gfx10:
    case AMDGPU::V_PK_MIN_I16_vi:
    case AMDGPU::V_PK_MIN_U16_gfx10:
    case AMDGPU::V_PK_MIN_U16_vi:
    case AMDGPU::V_PK_MUL_LO_U16_gfx10:
    case AMDGPU::V_PK_MUL_LO_U16_vi:
    case AMDGPU::V_PK_SUB_I16_gfx10:
    case AMDGPU::V_PK_SUB_I16_vi:
    case AMDGPU::V_PK_SUB_U16_gfx10:
    case AMDGPU::V_PK_SUB_U16_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 56;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 57;
      Value |= (op & UINT64_C(4)) << 10;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_DOT2_I32_I16_gfx10:
    case AMDGPU::V_DOT2_I32_I16_vi:
    case AMDGPU::V_DOT2_U32_U16_gfx10:
    case AMDGPU::V_DOT2_U32_U16_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 56;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 57;
      Value |= (op & UINT64_C(4)) << 10;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(12)) << 11;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_PK_MAD_I16_gfx10:
    case AMDGPU::V_PK_MAD_I16_vi:
    case AMDGPU::V_PK_MAD_U16_gfx10:
    case AMDGPU::V_PK_MAD_U16_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(8)) << 56;
      Value |= (op & UINT64_C(4)) << 9;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 32;
      Value |= op;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 57;
      Value |= (op & UINT64_C(4)) << 10;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 41;
      Value |= op;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(12);
      op <<= 11;
      Value |= op;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(511);
      op <<= 50;
      Value |= op;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 15;
      Value |= op;
      break;
    }
    case AMDGPU::V_BFREV_B32_e32_gfx10:
    case AMDGPU::V_BFREV_B32_e32_gfx6_gfx7:
    case AMDGPU::V_BFREV_B32_e32_vi:
    case AMDGPU::V_CEIL_F16_e32_gfx10:
    case AMDGPU::V_CEIL_F16_e32_vi:
    case AMDGPU::V_CEIL_F32_e32_gfx10:
    case AMDGPU::V_CEIL_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CEIL_F32_e32_vi:
    case AMDGPU::V_CEIL_F64_e32_gfx10:
    case AMDGPU::V_CEIL_F64_e32_gfx7:
    case AMDGPU::V_CEIL_F64_e32_vi:
    case AMDGPU::V_COS_F16_e32_gfx10:
    case AMDGPU::V_COS_F16_e32_vi:
    case AMDGPU::V_COS_F32_e32_gfx10:
    case AMDGPU::V_COS_F32_e32_gfx6_gfx7:
    case AMDGPU::V_COS_F32_e32_vi:
    case AMDGPU::V_CVT_F16_F32_e32_gfx10:
    case AMDGPU::V_CVT_F16_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F16_F32_e32_vi:
    case AMDGPU::V_CVT_F16_I16_e32_gfx10:
    case AMDGPU::V_CVT_F16_I16_e32_vi:
    case AMDGPU::V_CVT_F16_U16_e32_gfx10:
    case AMDGPU::V_CVT_F16_U16_e32_vi:
    case AMDGPU::V_CVT_F32_F16_e32_gfx10:
    case AMDGPU::V_CVT_F32_F16_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_F16_e32_vi:
    case AMDGPU::V_CVT_F32_F64_e32_gfx10:
    case AMDGPU::V_CVT_F32_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_F64_e32_vi:
    case AMDGPU::V_CVT_F32_I32_e32_gfx10:
    case AMDGPU::V_CVT_F32_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_I32_e32_vi:
    case AMDGPU::V_CVT_F32_U32_e32_gfx10:
    case AMDGPU::V_CVT_F32_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_U32_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_e32_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE0_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE0_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_e32_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE1_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE1_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_e32_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE2_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE2_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_e32_gfx10:
    case AMDGPU::V_CVT_F32_UBYTE3_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F32_UBYTE3_e32_vi:
    case AMDGPU::V_CVT_F64_F32_e32_gfx10:
    case AMDGPU::V_CVT_F64_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_F32_e32_vi:
    case AMDGPU::V_CVT_F64_I32_e32_gfx10:
    case AMDGPU::V_CVT_F64_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_I32_e32_vi:
    case AMDGPU::V_CVT_F64_U32_e32_gfx10:
    case AMDGPU::V_CVT_F64_U32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_F64_U32_e32_vi:
    case AMDGPU::V_CVT_FLR_I32_F32_e32_gfx10:
    case AMDGPU::V_CVT_FLR_I32_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_FLR_I32_F32_e32_vi:
    case AMDGPU::V_CVT_I16_F16_e32_gfx10:
    case AMDGPU::V_CVT_I16_F16_e32_vi:
    case AMDGPU::V_CVT_I32_F32_e32_gfx10:
    case AMDGPU::V_CVT_I32_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_I32_F32_e32_vi:
    case AMDGPU::V_CVT_I32_F64_e32_gfx10:
    case AMDGPU::V_CVT_I32_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_I32_F64_e32_vi:
    case AMDGPU::V_CVT_NORM_I16_F16_e32_gfx10:
    case AMDGPU::V_CVT_NORM_I16_F16_e32_vi:
    case AMDGPU::V_CVT_NORM_U16_F16_e32_gfx10:
    case AMDGPU::V_CVT_NORM_U16_F16_e32_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_e32_gfx10:
    case AMDGPU::V_CVT_OFF_F32_I4_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_OFF_F32_I4_e32_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_e32_gfx10:
    case AMDGPU::V_CVT_RPI_I32_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_RPI_I32_F32_e32_vi:
    case AMDGPU::V_CVT_U16_F16_e32_gfx10:
    case AMDGPU::V_CVT_U16_F16_e32_vi:
    case AMDGPU::V_CVT_U32_F32_e32_gfx10:
    case AMDGPU::V_CVT_U32_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_U32_F32_e32_vi:
    case AMDGPU::V_CVT_U32_F64_e32_gfx10:
    case AMDGPU::V_CVT_U32_F64_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_U32_F64_e32_vi:
    case AMDGPU::V_EXP_F16_e32_gfx10:
    case AMDGPU::V_EXP_F16_e32_vi:
    case AMDGPU::V_EXP_F32_e32_gfx10:
    case AMDGPU::V_EXP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_EXP_F32_e32_vi:
    case AMDGPU::V_EXP_LEGACY_F32_e32_gfx7:
    case AMDGPU::V_EXP_LEGACY_F32_e32_vi:
    case AMDGPU::V_FFBH_I32_e32_gfx10:
    case AMDGPU::V_FFBH_I32_e32_gfx6_gfx7:
    case AMDGPU::V_FFBH_I32_e32_vi:
    case AMDGPU::V_FFBH_U32_e32_gfx10:
    case AMDGPU::V_FFBH_U32_e32_gfx6_gfx7:
    case AMDGPU::V_FFBH_U32_e32_vi:
    case AMDGPU::V_FFBL_B32_e32_gfx10:
    case AMDGPU::V_FFBL_B32_e32_gfx6_gfx7:
    case AMDGPU::V_FFBL_B32_e32_vi:
    case AMDGPU::V_FLOOR_F16_e32_gfx10:
    case AMDGPU::V_FLOOR_F16_e32_vi:
    case AMDGPU::V_FLOOR_F32_e32_gfx10:
    case AMDGPU::V_FLOOR_F32_e32_gfx6_gfx7:
    case AMDGPU::V_FLOOR_F32_e32_vi:
    case AMDGPU::V_FLOOR_F64_e32_gfx10:
    case AMDGPU::V_FLOOR_F64_e32_gfx7:
    case AMDGPU::V_FLOOR_F64_e32_vi:
    case AMDGPU::V_FRACT_F16_e32_gfx10:
    case AMDGPU::V_FRACT_F16_e32_vi:
    case AMDGPU::V_FRACT_F32_e32_gfx10:
    case AMDGPU::V_FRACT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_FRACT_F32_e32_vi:
    case AMDGPU::V_FRACT_F64_e32_gfx10:
    case AMDGPU::V_FRACT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_FRACT_F64_e32_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_e32_gfx10:
    case AMDGPU::V_FREXP_EXP_I16_F16_e32_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_e32_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F32_e32_gfx6_gfx7:
    case AMDGPU::V_FREXP_EXP_I32_F32_e32_vi:
    case AMDGPU::V_FREXP_EXP_I32_F64_e32_gfx10:
    case AMDGPU::V_FREXP_EXP_I32_F64_e32_gfx6_gfx7:
    case AMDGPU::V_FREXP_EXP_I32_F64_e32_vi:
    case AMDGPU::V_FREXP_MANT_F16_e32_gfx10:
    case AMDGPU::V_FREXP_MANT_F16_e32_vi:
    case AMDGPU::V_FREXP_MANT_F32_e32_gfx10:
    case AMDGPU::V_FREXP_MANT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_FREXP_MANT_F32_e32_vi:
    case AMDGPU::V_FREXP_MANT_F64_e32_gfx10:
    case AMDGPU::V_FREXP_MANT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_FREXP_MANT_F64_e32_vi:
    case AMDGPU::V_LOG_CLAMP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_LOG_F16_e32_gfx10:
    case AMDGPU::V_LOG_F16_e32_vi:
    case AMDGPU::V_LOG_F32_e32_gfx10:
    case AMDGPU::V_LOG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_LOG_F32_e32_vi:
    case AMDGPU::V_LOG_LEGACY_F32_e32_gfx7:
    case AMDGPU::V_LOG_LEGACY_F32_e32_vi:
    case AMDGPU::V_MOVRELD_B32_e32_gfx10:
    case AMDGPU::V_MOVRELD_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MOVRELD_B32_e32_vi:
    case AMDGPU::V_MOVRELSD_2_B32_e32_gfx10:
    case AMDGPU::V_MOVRELSD_B32_e32_gfx10:
    case AMDGPU::V_MOVRELSD_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MOVRELSD_B32_e32_vi:
    case AMDGPU::V_MOVRELS_B32_e32_gfx10:
    case AMDGPU::V_MOVRELS_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MOVRELS_B32_e32_vi:
    case AMDGPU::V_MOV_B32_e32_gfx10:
    case AMDGPU::V_MOV_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MOV_B32_e32_vi:
    case AMDGPU::V_MOV_FED_B32_e32_gfx10:
    case AMDGPU::V_MOV_FED_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MOV_FED_B32_e32_vi:
    case AMDGPU::V_NOT_B32_e32_gfx10:
    case AMDGPU::V_NOT_B32_e32_gfx6_gfx7:
    case AMDGPU::V_NOT_B32_e32_vi:
    case AMDGPU::V_RCP_CLAMP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RCP_CLAMP_F64_e32_gfx6_gfx7:
    case AMDGPU::V_RCP_F16_e32_gfx10:
    case AMDGPU::V_RCP_F16_e32_vi:
    case AMDGPU::V_RCP_F32_e32_gfx10:
    case AMDGPU::V_RCP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RCP_F32_e32_vi:
    case AMDGPU::V_RCP_F64_e32_gfx10:
    case AMDGPU::V_RCP_F64_e32_gfx6_gfx7:
    case AMDGPU::V_RCP_F64_e32_vi:
    case AMDGPU::V_RCP_IFLAG_F32_e32_gfx10:
    case AMDGPU::V_RCP_IFLAG_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RCP_IFLAG_F32_e32_vi:
    case AMDGPU::V_RCP_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_READFIRSTLANE_B32:
    case AMDGPU::V_RNDNE_F16_e32_gfx10:
    case AMDGPU::V_RNDNE_F16_e32_vi:
    case AMDGPU::V_RNDNE_F32_e32_gfx10:
    case AMDGPU::V_RNDNE_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RNDNE_F32_e32_vi:
    case AMDGPU::V_RNDNE_F64_e32_gfx10:
    case AMDGPU::V_RNDNE_F64_e32_gfx7:
    case AMDGPU::V_RNDNE_F64_e32_vi:
    case AMDGPU::V_RSQ_CLAMP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RSQ_CLAMP_F64_e32_gfx6_gfx7:
    case AMDGPU::V_RSQ_F16_e32_gfx10:
    case AMDGPU::V_RSQ_F16_e32_vi:
    case AMDGPU::V_RSQ_F32_e32_gfx10:
    case AMDGPU::V_RSQ_F32_e32_gfx6_gfx7:
    case AMDGPU::V_RSQ_F32_e32_vi:
    case AMDGPU::V_RSQ_F64_e32_gfx10:
    case AMDGPU::V_RSQ_F64_e32_gfx6_gfx7:
    case AMDGPU::V_RSQ_F64_e32_vi:
    case AMDGPU::V_RSQ_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_SAT_PK_U8_I16_e32_gfx10:
    case AMDGPU::V_SAT_PK_U8_I16_e32_vi:
    case AMDGPU::V_SCREEN_PARTITION_4SE_B32_e32_vi:
    case AMDGPU::V_SIN_F16_e32_gfx10:
    case AMDGPU::V_SIN_F16_e32_vi:
    case AMDGPU::V_SIN_F32_e32_gfx10:
    case AMDGPU::V_SIN_F32_e32_gfx6_gfx7:
    case AMDGPU::V_SIN_F32_e32_vi:
    case AMDGPU::V_SQRT_F16_e32_gfx10:
    case AMDGPU::V_SQRT_F16_e32_vi:
    case AMDGPU::V_SQRT_F32_e32_gfx10:
    case AMDGPU::V_SQRT_F32_e32_gfx6_gfx7:
    case AMDGPU::V_SQRT_F32_e32_vi:
    case AMDGPU::V_SQRT_F64_e32_gfx10:
    case AMDGPU::V_SQRT_F64_e32_gfx6_gfx7:
    case AMDGPU::V_SQRT_F64_e32_vi:
    case AMDGPU::V_TRUNC_F16_e32_gfx10:
    case AMDGPU::V_TRUNC_F16_e32_vi:
    case AMDGPU::V_TRUNC_F32_e32_gfx10:
    case AMDGPU::V_TRUNC_F32_e32_gfx6_gfx7:
    case AMDGPU::V_TRUNC_F32_e32_vi:
    case AMDGPU::V_TRUNC_F64_e32_gfx10:
    case AMDGPU::V_TRUNC_F64_e32_gfx7:
    case AMDGPU::V_TRUNC_F64_e32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      break;
    }
    case AMDGPU::V_ADDC_CO_U32_e32_gfx9:
    case AMDGPU::V_ADDC_U32_e32_gfx6_gfx7:
    case AMDGPU::V_ADDC_U32_e32_vi:
    case AMDGPU::V_ADD_CO_CI_U32_e32_gfx10:
    case AMDGPU::V_ADD_CO_U32_e32_gfx9:
    case AMDGPU::V_ADD_F16_e32_gfx10:
    case AMDGPU::V_ADD_F16_e32_vi:
    case AMDGPU::V_ADD_F32_e32_gfx10:
    case AMDGPU::V_ADD_F32_e32_gfx6_gfx7:
    case AMDGPU::V_ADD_F32_e32_vi:
    case AMDGPU::V_ADD_I32_e32_gfx6_gfx7:
    case AMDGPU::V_ADD_NC_U32_e32_gfx10:
    case AMDGPU::V_ADD_U16_e32_vi:
    case AMDGPU::V_ADD_U32_e32_gfx9:
    case AMDGPU::V_ADD_U32_e32_vi:
    case AMDGPU::V_AND_B32_e32_gfx10:
    case AMDGPU::V_AND_B32_e32_gfx6_gfx7:
    case AMDGPU::V_AND_B32_e32_vi:
    case AMDGPU::V_ASHRREV_I16_e32_vi:
    case AMDGPU::V_ASHRREV_I32_e32_gfx10:
    case AMDGPU::V_ASHRREV_I32_e32_gfx6_gfx7:
    case AMDGPU::V_ASHRREV_I32_e32_vi:
    case AMDGPU::V_ASHR_I32_e32_gfx6_gfx7:
    case AMDGPU::V_BCNT_U32_B32_e32_gfx6_gfx7:
    case AMDGPU::V_BFM_B32_e32_gfx6_gfx7:
    case AMDGPU::V_CNDMASK_B32_e32_gfx10:
    case AMDGPU::V_CNDMASK_B32_e32_gfx6_gfx7:
    case AMDGPU::V_CNDMASK_B32_e32_vi:
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e32_gfx10:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_PK_I16_I32_e32_gfx6_gfx7:
    case AMDGPU::V_CVT_PK_U16_U32_e32_gfx6_gfx7:
    case AMDGPU::V_DOT2C_F32_F16_e32_gfx10:
    case AMDGPU::V_DOT2C_F32_F16_e32_vi:
    case AMDGPU::V_DOT2C_I32_I16_e32_vi:
    case AMDGPU::V_DOT4C_I32_I8_e32_gfx10:
    case AMDGPU::V_DOT4C_I32_I8_e32_vi:
    case AMDGPU::V_DOT8C_I32_I4_e32_vi:
    case AMDGPU::V_FMAC_F16_e32_gfx10:
    case AMDGPU::V_FMAC_F32_e32_gfx10:
    case AMDGPU::V_FMAC_F32_e32_vi:
    case AMDGPU::V_LDEXP_F16_e32_gfx10:
    case AMDGPU::V_LDEXP_F16_e32_vi:
    case AMDGPU::V_LDEXP_F32_e32_gfx6_gfx7:
    case AMDGPU::V_LSHLREV_B16_e32_vi:
    case AMDGPU::V_LSHLREV_B32_e32_gfx10:
    case AMDGPU::V_LSHLREV_B32_e32_gfx6_gfx7:
    case AMDGPU::V_LSHLREV_B32_e32_vi:
    case AMDGPU::V_LSHL_B32_e32_gfx6_gfx7:
    case AMDGPU::V_LSHRREV_B16_e32_vi:
    case AMDGPU::V_LSHRREV_B32_e32_gfx10:
    case AMDGPU::V_LSHRREV_B32_e32_gfx6_gfx7:
    case AMDGPU::V_LSHRREV_B32_e32_vi:
    case AMDGPU::V_LSHR_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MAC_F16_e32_vi:
    case AMDGPU::V_MAC_F32_e32_gfx10:
    case AMDGPU::V_MAC_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MAC_F32_e32_vi:
    case AMDGPU::V_MAC_LEGACY_F32_e32_gfx10:
    case AMDGPU::V_MAC_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MAX_F16_e32_gfx10:
    case AMDGPU::V_MAX_F16_e32_vi:
    case AMDGPU::V_MAX_F32_e32_gfx10:
    case AMDGPU::V_MAX_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MAX_F32_e32_vi:
    case AMDGPU::V_MAX_I16_e32_vi:
    case AMDGPU::V_MAX_I32_e32_gfx10:
    case AMDGPU::V_MAX_I32_e32_gfx6_gfx7:
    case AMDGPU::V_MAX_I32_e32_vi:
    case AMDGPU::V_MAX_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MAX_U16_e32_vi:
    case AMDGPU::V_MAX_U32_e32_gfx10:
    case AMDGPU::V_MAX_U32_e32_gfx6_gfx7:
    case AMDGPU::V_MAX_U32_e32_vi:
    case AMDGPU::V_MBCNT_HI_U32_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MBCNT_LO_U32_B32_e32_gfx6_gfx7:
    case AMDGPU::V_MIN_F16_e32_gfx10:
    case AMDGPU::V_MIN_F16_e32_vi:
    case AMDGPU::V_MIN_F32_e32_gfx10:
    case AMDGPU::V_MIN_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MIN_F32_e32_vi:
    case AMDGPU::V_MIN_I16_e32_vi:
    case AMDGPU::V_MIN_I32_e32_gfx10:
    case AMDGPU::V_MIN_I32_e32_gfx6_gfx7:
    case AMDGPU::V_MIN_I32_e32_vi:
    case AMDGPU::V_MIN_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MIN_U16_e32_vi:
    case AMDGPU::V_MIN_U32_e32_gfx10:
    case AMDGPU::V_MIN_U32_e32_gfx6_gfx7:
    case AMDGPU::V_MIN_U32_e32_vi:
    case AMDGPU::V_MUL_F16_e32_gfx10:
    case AMDGPU::V_MUL_F16_e32_vi:
    case AMDGPU::V_MUL_F32_e32_gfx10:
    case AMDGPU::V_MUL_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_F32_e32_vi:
    case AMDGPU::V_MUL_HI_I32_I24_e32_gfx10:
    case AMDGPU::V_MUL_HI_I32_I24_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_I32_I24_e32_vi:
    case AMDGPU::V_MUL_HI_U32_U24_e32_gfx10:
    case AMDGPU::V_MUL_HI_U32_U24_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_HI_U32_U24_e32_vi:
    case AMDGPU::V_MUL_I32_I24_e32_gfx10:
    case AMDGPU::V_MUL_I32_I24_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_I32_I24_e32_vi:
    case AMDGPU::V_MUL_LEGACY_F32_e32_gfx10:
    case AMDGPU::V_MUL_LEGACY_F32_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_LEGACY_F32_e32_vi:
    case AMDGPU::V_MUL_LO_U16_e32_vi:
    case AMDGPU::V_MUL_U32_U24_e32_gfx10:
    case AMDGPU::V_MUL_U32_U24_e32_gfx6_gfx7:
    case AMDGPU::V_MUL_U32_U24_e32_vi:
    case AMDGPU::V_OR_B32_e32_gfx10:
    case AMDGPU::V_OR_B32_e32_gfx6_gfx7:
    case AMDGPU::V_OR_B32_e32_vi:
    case AMDGPU::V_PK_FMAC_F16_e32_gfx10:
    case AMDGPU::V_PK_FMAC_F16_e32_vi:
    case AMDGPU::V_READLANE_B32_gfx6_gfx7:
    case AMDGPU::V_SUBBREV_CO_U32_e32_gfx9:
    case AMDGPU::V_SUBBREV_U32_e32_gfx6_gfx7:
    case AMDGPU::V_SUBBREV_U32_e32_vi:
    case AMDGPU::V_SUBB_CO_U32_e32_gfx9:
    case AMDGPU::V_SUBB_U32_e32_gfx6_gfx7:
    case AMDGPU::V_SUBB_U32_e32_vi:
    case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx10:
    case AMDGPU::V_SUBREV_CO_U32_e32_gfx9:
    case AMDGPU::V_SUBREV_F16_e32_gfx10:
    case AMDGPU::V_SUBREV_F16_e32_vi:
    case AMDGPU::V_SUBREV_F32_e32_gfx10:
    case AMDGPU::V_SUBREV_F32_e32_gfx6_gfx7:
    case AMDGPU::V_SUBREV_F32_e32_vi:
    case AMDGPU::V_SUBREV_I32_e32_gfx6_gfx7:
    case AMDGPU::V_SUBREV_NC_U32_e32_gfx10:
    case AMDGPU::V_SUBREV_U16_e32_vi:
    case AMDGPU::V_SUBREV_U32_e32_gfx9:
    case AMDGPU::V_SUBREV_U32_e32_vi:
    case AMDGPU::V_SUB_CO_CI_U32_e32_gfx10:
    case AMDGPU::V_SUB_CO_U32_e32_gfx9:
    case AMDGPU::V_SUB_F16_e32_gfx10:
    case AMDGPU::V_SUB_F16_e32_vi:
    case AMDGPU::V_SUB_F32_e32_gfx10:
    case AMDGPU::V_SUB_F32_e32_gfx6_gfx7:
    case AMDGPU::V_SUB_F32_e32_vi:
    case AMDGPU::V_SUB_I32_e32_gfx6_gfx7:
    case AMDGPU::V_SUB_NC_U32_e32_gfx10:
    case AMDGPU::V_SUB_U16_e32_vi:
    case AMDGPU::V_SUB_U32_e32_gfx9:
    case AMDGPU::V_SUB_U32_e32_vi:
    case AMDGPU::V_WRITELANE_B32_gfx6_gfx7:
    case AMDGPU::V_XNOR_B32_e32_gfx10:
    case AMDGPU::V_XNOR_B32_e32_vi:
    case AMDGPU::V_XOR_B32_e32_gfx10:
    case AMDGPU::V_XOR_B32_e32_gfx6_gfx7:
    case AMDGPU::V_XOR_B32_e32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      break;
    }
    case AMDGPU::V_FMAAK_F16_gfx10:
    case AMDGPU::V_FMAAK_F32_gfx10:
    case AMDGPU::V_MADAK_F16_vi:
    case AMDGPU::V_MADAK_F32_gfx10:
    case AMDGPU::V_MADAK_F32_gfx6_gfx7:
    case AMDGPU::V_MADAK_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(4294967295);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::V_FMAMK_F16_gfx10:
    case AMDGPU::V_FMAMK_F32_gfx10:
    case AMDGPU::V_MADMK_F16_vi:
    case AMDGPU::V_MADMK_F32_gfx10:
    case AMDGPU::V_MADMK_F32_gfx6_gfx7:
    case AMDGPU::V_MADMK_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 9;
      Value |= op;
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(4294967295);
      op <<= 32;
      Value |= op;
      break;
    }
    case AMDGPU::V_SWAPREL_B32_gfx10:
    case AMDGPU::V_SWAP_B32_gfx10:
    case AMDGPU::V_SWAP_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 17;
      Value |= op;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(511);
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_MOV_F32_gfx10:
    case AMDGPU::V_INTERP_MOV_F32_si:
    case AMDGPU::V_INTERP_MOV_F32_vi:
    case AMDGPU::V_INTERP_P1_F32_16bank_gfx10:
    case AMDGPU::V_INTERP_P1_F32_16bank_si:
    case AMDGPU::V_INTERP_P1_F32_16bank_vi:
    case AMDGPU::V_INTERP_P1_F32_gfx10:
    case AMDGPU::V_INTERP_P1_F32_si:
    case AMDGPU::V_INTERP_P1_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 18;
      Value |= op;
      // op: vsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 8;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 10;
      Value |= op;
      break;
    }
    case AMDGPU::V_INTERP_P2_F32_gfx10:
    case AMDGPU::V_INTERP_P2_F32_si:
    case AMDGPU::V_INTERP_P2_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 18;
      Value |= op;
      // op: vsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(3);
      op <<= 8;
      Value |= op;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(63);
      op <<= 10;
      Value |= op;
      break;
    }
    case AMDGPU::DS_BPERMUTE_B32_gfx10:
    case AMDGPU::DS_BPERMUTE_B32_vi:
    case AMDGPU::DS_PERMUTE_B32_gfx10:
    case AMDGPU::DS_PERMUTE_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_ORDERED_COUNT_gfx10:
    case AMDGPU::DS_ORDERED_COUNT_gfx6_gfx7:
    case AMDGPU::DS_ORDERED_COUNT_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_APPEND_vi:
    case AMDGPU::DS_CONSUME_vi:
    case AMDGPU::DS_READ_ADDTID_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_APPEND_gfx10:
    case AMDGPU::DS_APPEND_gfx6_gfx7:
    case AMDGPU::DS_CONSUME_gfx10:
    case AMDGPU::DS_CONSUME_gfx6_gfx7:
    case AMDGPU::DS_READ_ADDTID_B32_gfx10: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_READ_B128_vi:
    case AMDGPU::DS_READ_B32_vi:
    case AMDGPU::DS_READ_B64_vi:
    case AMDGPU::DS_READ_B96_vi:
    case AMDGPU::DS_READ_I16_vi:
    case AMDGPU::DS_READ_I8_D16_HI_vi:
    case AMDGPU::DS_READ_I8_D16_vi:
    case AMDGPU::DS_READ_I8_vi:
    case AMDGPU::DS_READ_U16_D16_HI_vi:
    case AMDGPU::DS_READ_U16_D16_vi:
    case AMDGPU::DS_READ_U16_vi:
    case AMDGPU::DS_READ_U8_D16_HI_vi:
    case AMDGPU::DS_READ_U8_D16_vi:
    case AMDGPU::DS_READ_U8_vi:
    case AMDGPU::DS_SWIZZLE_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_READ_B128_gfx10:
    case AMDGPU::DS_READ_B128_gfx7:
    case AMDGPU::DS_READ_B32_gfx10:
    case AMDGPU::DS_READ_B32_gfx6_gfx7:
    case AMDGPU::DS_READ_B64_gfx10:
    case AMDGPU::DS_READ_B64_gfx6_gfx7:
    case AMDGPU::DS_READ_B96_gfx10:
    case AMDGPU::DS_READ_B96_gfx7:
    case AMDGPU::DS_READ_I16_gfx10:
    case AMDGPU::DS_READ_I16_gfx6_gfx7:
    case AMDGPU::DS_READ_I8_D16_HI_gfx10:
    case AMDGPU::DS_READ_I8_D16_gfx10:
    case AMDGPU::DS_READ_I8_gfx10:
    case AMDGPU::DS_READ_I8_gfx6_gfx7:
    case AMDGPU::DS_READ_U16_D16_HI_gfx10:
    case AMDGPU::DS_READ_U16_D16_gfx10:
    case AMDGPU::DS_READ_U16_gfx10:
    case AMDGPU::DS_READ_U16_gfx6_gfx7:
    case AMDGPU::DS_READ_U8_D16_HI_gfx10:
    case AMDGPU::DS_READ_U8_D16_gfx10:
    case AMDGPU::DS_READ_U8_gfx10:
    case AMDGPU::DS_READ_U8_gfx6_gfx7:
    case AMDGPU::DS_SWIZZLE_B32_gfx10:
    case AMDGPU::DS_SWIZZLE_B32_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_RTN_F32_vi:
    case AMDGPU::DS_ADD_RTN_U32_vi:
    case AMDGPU::DS_ADD_RTN_U64_vi:
    case AMDGPU::DS_AND_RTN_B32_vi:
    case AMDGPU::DS_AND_RTN_B64_vi:
    case AMDGPU::DS_CONDXCHG32_RTN_B64_vi:
    case AMDGPU::DS_DEC_RTN_U32_vi:
    case AMDGPU::DS_DEC_RTN_U64_vi:
    case AMDGPU::DS_INC_RTN_U32_vi:
    case AMDGPU::DS_INC_RTN_U64_vi:
    case AMDGPU::DS_MAX_RTN_F32_vi:
    case AMDGPU::DS_MAX_RTN_F64_vi:
    case AMDGPU::DS_MAX_RTN_I32_vi:
    case AMDGPU::DS_MAX_RTN_I64_vi:
    case AMDGPU::DS_MAX_RTN_U32_vi:
    case AMDGPU::DS_MAX_RTN_U64_vi:
    case AMDGPU::DS_MIN_RTN_F32_vi:
    case AMDGPU::DS_MIN_RTN_F64_vi:
    case AMDGPU::DS_MIN_RTN_I32_vi:
    case AMDGPU::DS_MIN_RTN_I64_vi:
    case AMDGPU::DS_MIN_RTN_U32_vi:
    case AMDGPU::DS_MIN_RTN_U64_vi:
    case AMDGPU::DS_OR_RTN_B32_vi:
    case AMDGPU::DS_OR_RTN_B64_vi:
    case AMDGPU::DS_RSUB_RTN_U32_vi:
    case AMDGPU::DS_RSUB_RTN_U64_vi:
    case AMDGPU::DS_SUB_RTN_U32_vi:
    case AMDGPU::DS_SUB_RTN_U64_vi:
    case AMDGPU::DS_WRXCHG_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG_RTN_B64_vi:
    case AMDGPU::DS_XOR_RTN_B32_vi:
    case AMDGPU::DS_XOR_RTN_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_READ2ST64_B32_vi:
    case AMDGPU::DS_READ2ST64_B64_vi:
    case AMDGPU::DS_READ2_B32_vi:
    case AMDGPU::DS_READ2_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::DS_ADD_RTN_F32_gfx10:
    case AMDGPU::DS_ADD_RTN_U32_gfx10:
    case AMDGPU::DS_ADD_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_ADD_RTN_U64_gfx10:
    case AMDGPU::DS_ADD_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_AND_RTN_B32_gfx10:
    case AMDGPU::DS_AND_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_AND_RTN_B64_gfx10:
    case AMDGPU::DS_AND_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_CONDXCHG32_RTN_B64_gfx10:
    case AMDGPU::DS_CONDXCHG32_RTN_B64_gfx7:
    case AMDGPU::DS_DEC_RTN_U32_gfx10:
    case AMDGPU::DS_DEC_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_DEC_RTN_U64_gfx10:
    case AMDGPU::DS_DEC_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_INC_RTN_U32_gfx10:
    case AMDGPU::DS_INC_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_INC_RTN_U64_gfx10:
    case AMDGPU::DS_INC_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_F32_gfx10:
    case AMDGPU::DS_MAX_RTN_F32_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_F64_gfx10:
    case AMDGPU::DS_MAX_RTN_F64_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_I32_gfx10:
    case AMDGPU::DS_MAX_RTN_I32_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_I64_gfx10:
    case AMDGPU::DS_MAX_RTN_I64_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_U32_gfx10:
    case AMDGPU::DS_MAX_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_MAX_RTN_U64_gfx10:
    case AMDGPU::DS_MAX_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_F32_gfx10:
    case AMDGPU::DS_MIN_RTN_F32_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_F64_gfx10:
    case AMDGPU::DS_MIN_RTN_F64_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_I32_gfx10:
    case AMDGPU::DS_MIN_RTN_I32_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_I64_gfx10:
    case AMDGPU::DS_MIN_RTN_I64_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_U32_gfx10:
    case AMDGPU::DS_MIN_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_MIN_RTN_U64_gfx10:
    case AMDGPU::DS_MIN_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_OR_RTN_B32_gfx10:
    case AMDGPU::DS_OR_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_OR_RTN_B64_gfx10:
    case AMDGPU::DS_OR_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_RSUB_RTN_U32_gfx10:
    case AMDGPU::DS_RSUB_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_RSUB_RTN_U64_gfx10:
    case AMDGPU::DS_RSUB_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_SUB_RTN_U32_gfx10:
    case AMDGPU::DS_SUB_RTN_U32_gfx6_gfx7:
    case AMDGPU::DS_SUB_RTN_U64_gfx10:
    case AMDGPU::DS_SUB_RTN_U64_gfx6_gfx7:
    case AMDGPU::DS_WRXCHG_RTN_B32_gfx10:
    case AMDGPU::DS_WRXCHG_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_WRXCHG_RTN_B64_gfx10:
    case AMDGPU::DS_WRXCHG_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_XOR_RTN_B32_gfx10:
    case AMDGPU::DS_XOR_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_XOR_RTN_B64_gfx10:
    case AMDGPU::DS_XOR_RTN_B64_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_READ2ST64_B32_gfx10:
    case AMDGPU::DS_READ2ST64_B32_gfx6_gfx7:
    case AMDGPU::DS_READ2ST64_B64_gfx10:
    case AMDGPU::DS_READ2ST64_B64_gfx6_gfx7:
    case AMDGPU::DS_READ2_B32_gfx10:
    case AMDGPU::DS_READ2_B32_gfx6_gfx7:
    case AMDGPU::DS_READ2_B64_gfx10:
    case AMDGPU::DS_READ2_B64_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::DS_CMPST_RTN_B32_vi:
    case AMDGPU::DS_CMPST_RTN_B64_vi:
    case AMDGPU::DS_CMPST_RTN_F32_vi:
    case AMDGPU::DS_CMPST_RTN_F64_vi:
    case AMDGPU::DS_MSKOR_RTN_B32_vi:
    case AMDGPU::DS_MSKOR_RTN_B64_vi:
    case AMDGPU::DS_WRAP_RTN_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_CMPST_RTN_B32_gfx10:
    case AMDGPU::DS_CMPST_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_CMPST_RTN_B64_gfx10:
    case AMDGPU::DS_CMPST_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_CMPST_RTN_F32_gfx10:
    case AMDGPU::DS_CMPST_RTN_F32_gfx6_gfx7:
    case AMDGPU::DS_CMPST_RTN_F64_gfx10:
    case AMDGPU::DS_CMPST_RTN_F64_gfx6_gfx7:
    case AMDGPU::DS_MSKOR_RTN_B32_gfx10:
    case AMDGPU::DS_MSKOR_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_MSKOR_RTN_B64_gfx10:
    case AMDGPU::DS_MSKOR_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_WRAP_RTN_B32_gfx10:
    case AMDGPU::DS_WRAP_RTN_B32_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(65535);
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRXCHG2ST64_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B64_vi:
    case AMDGPU::DS_WRXCHG2_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG2_RTN_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 16;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
    case AMDGPU::DS_WRXCHG2ST64_RTN_B32_gfx10:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B64_gfx10:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B64_gfx6_gfx7:
    case AMDGPU::DS_WRXCHG2_RTN_B32_gfx10:
    case AMDGPU::DS_WRXCHG2_RTN_B32_gfx6_gfx7:
    case AMDGPU::DS_WRXCHG2_RTN_B64_gfx10:
    case AMDGPU::DS_WRXCHG2_RTN_B64_gfx6_gfx7: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 56;
      Value |= op;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      op &= UINT64_C(1);
      op <<= 17;
      Value |= op;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 32;
      Value |= op;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 40;
      Value |= op;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 48;
      Value |= op;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      op &= UINT64_C(255);
      Value |= op;
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      op &= UINT64_C(255);
      op <<= 8;
      Value |= op;
      break;
    }
  default:
    std::string msg;
    raw_string_ostream Msg(msg);
    Msg << "Not supported instr: " << MI;
    report_fatal_error(Msg.str());
  }
  return Value;
}

#ifdef ENABLE_INSTR_PREDICATE_VERIFIER
#undef ENABLE_INSTR_PREDICATE_VERIFIER
#include <sstream>

// Bits for subtarget features that participate in instruction matching.
enum SubtargetFeatureBits : uint8_t {
  Feature_isGFX6Bit = 42,
  Feature_isGFX6GFX7Bit = 43,
  Feature_isGFX6GFX7GFX10Bit = 44,
  Feature_isGFX7OnlyBit = 48,
  Feature_isGFX7GFX10Bit = 46,
  Feature_isGFX7GFX8GFX9Bit = 47,
  Feature_isGFX6GFX7GFX8GFX9Bit = 45,
  Feature_isGFX7PlusBit = 49,
  Feature_isGFX8PlusBit = 52,
  Feature_isGFX8OnlyBit = 51,
  Feature_isGFX9PlusBit = 54,
  Feature_isGFX9OnlyBit = 53,
  Feature_isGFX8GFX9Bit = 50,
  Feature_isGFX10PlusBit = 41,
  Feature_HasFlatAddressSpaceBit = 17,
  Feature_HasFlatGlobalInstsBit = 18,
  Feature_HasFlatScratchInstsBit = 19,
  Feature_HasScalarFlatScratchInstsBit = 35,
  Feature_HasD16LoadStoreBit = 5,
  Feature_HasUnpackedD16VMemBit = 38,
  Feature_HasPackedD16VMemBit = 28,
  Feature_D16PreservesUnusedBitsBit = 0,
  Feature_HasDSAddTidBit = 10,
  Feature_HasAddNoCarryInstsBit = 3,
  Feature_Has16BitInstsBit = 2,
  Feature_HasVOP3PInstsBit = 40,
  Feature_HasSDWABit = 31,
  Feature_HasSDWA9Bit = 33,
  Feature_HasSDWA10Bit = 32,
  Feature_HasDPPBit = 7,
  Feature_HasDPP8Bit = 9,
  Feature_HasR128A16Bit = 30,
  Feature_HasGFX10A16Bit = 21,
  Feature_HasDPP16Bit = 8,
  Feature_HasIntClampBit = 22,
  Feature_HasMadMixInstsBit = 24,
  Feature_HasScalarStoresBit = 36,
  Feature_HasScalarAtomicsBit = 34,
  Feature_HasNoSdstCMPXBit = 26,
  Feature_HasSdstCMPXBit = 37,
  Feature_HasVGPRIndexModeBit = 39,
  Feature_HasMovrelBit = 25,
  Feature_HasFmaMixInstsBit = 20,
  Feature_HasDLInstsBit = 6,
  Feature_HasDot1InstsBit = 11,
  Feature_HasDot2InstsBit = 12,
  Feature_HasDot3InstsBit = 13,
  Feature_HasDot4InstsBit = 14,
  Feature_HasDot5InstsBit = 15,
  Feature_HasDot6InstsBit = 16,
  Feature_HasMAIInstsBit = 23,
  Feature_HasPkFmacF16InstBit = 29,
  Feature_HasAtomicFaddInstsBit = 4,
  Feature_HasOffset3fBugBit = 27,
  Feature_isWave32Bit = 55,
  Feature_isWave64Bit = 56,
  Feature_DisableInstBit = 1,
};

#ifndef NDEBUG
static const char *SubtargetFeatureNames[] = {
  "Feature_D16PreservesUnusedBits",
  "Feature_DisableInst",
  "Feature_Has16BitInsts",
  "Feature_HasAddNoCarryInsts",
  "Feature_HasAtomicFaddInsts",
  "Feature_HasD16LoadStore",
  "Feature_HasDLInsts",
  "Feature_HasDPP",
  "Feature_HasDPP16",
  "Feature_HasDPP8",
  "Feature_HasDSAddTid",
  "Feature_HasDot1Insts",
  "Feature_HasDot2Insts",
  "Feature_HasDot3Insts",
  "Feature_HasDot4Insts",
  "Feature_HasDot5Insts",
  "Feature_HasDot6Insts",
  "Feature_HasFlatAddressSpace",
  "Feature_HasFlatGlobalInsts",
  "Feature_HasFlatScratchInsts",
  "Feature_HasFmaMixInsts",
  "Feature_HasGFX10A16",
  "Feature_HasIntClamp",
  "Feature_HasMAIInsts",
  "Feature_HasMadMixInsts",
  "Feature_HasMovrel",
  "Feature_HasNoSdstCMPX",
  "Feature_HasOffset3fBug",
  "Feature_HasPackedD16VMem",
  "Feature_HasPkFmacF16Inst",
  "Feature_HasR128A16",
  "Feature_HasSDWA",
  "Feature_HasSDWA10",
  "Feature_HasSDWA9",
  "Feature_HasScalarAtomics",
  "Feature_HasScalarFlatScratchInsts",
  "Feature_HasScalarStores",
  "Feature_HasSdstCMPX",
  "Feature_HasUnpackedD16VMem",
  "Feature_HasVGPRIndexMode",
  "Feature_HasVOP3PInsts",
  "Feature_isGFX10Plus",
  "Feature_isGFX6",
  "Feature_isGFX6GFX7",
  "Feature_isGFX6GFX7GFX10",
  "Feature_isGFX6GFX7GFX8GFX9",
  "Feature_isGFX7GFX10",
  "Feature_isGFX7GFX8GFX9",
  "Feature_isGFX7Only",
  "Feature_isGFX7Plus",
  "Feature_isGFX8GFX9",
  "Feature_isGFX8Only",
  "Feature_isGFX8Plus",
  "Feature_isGFX9Only",
  "Feature_isGFX9Plus",
  "Feature_isWave32",
  "Feature_isWave64",
  nullptr
};

#endif // NDEBUG
FeatureBitset AMDGPUMCCodeEmitter::
computeAvailableFeatures(const FeatureBitset& FB) const {
  FeatureBitset Features;
  if ((FB[AMDGPU::FeatureSouthernIslands]))
    Features.set(Feature_isGFX6Bit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (!FB[AMDGPU::FeatureGFX10Insts]))
    Features.set(Feature_isGFX6GFX7Bit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]))
    Features.set(Feature_isGFX6GFX7GFX10Bit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureCIInsts]) && (!FB[AMDGPU::FeatureGFX10Insts]))
    Features.set(Feature_isGFX7OnlyBit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureCIInsts]))
    Features.set(Feature_isGFX7GFX10Bit);
  if ((FB[AMDGPU::FeatureGFX7GFX8GFX9Insts]))
    Features.set(Feature_isGFX7GFX8GFX9Bit);
  if ((!FB[AMDGPU::FeatureGFX10Insts]))
    Features.set(Feature_isGFX6GFX7GFX8GFX9Bit);
  if ((FB[AMDGPU::FeatureCIInsts]))
    Features.set(Feature_isGFX7PlusBit);
  if ((FB[AMDGPU::FeatureGFX8Insts]))
    Features.set(Feature_isGFX8PlusBit);
  if ((FB[AMDGPU::FeatureVolcanicIslands]))
    Features.set(Feature_isGFX8OnlyBit);
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features.set(Feature_isGFX9PlusBit);
  if ((FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureGFX9Insts]))
    Features.set(Feature_isGFX9OnlyBit);
  if ((FB[AMDGPU::FeatureGFX8Insts]) && (FB[AMDGPU::FeatureGCN3Encoding]))
    Features.set(Feature_isGFX8GFX9Bit);
  if ((FB[AMDGPU::FeatureGFX10Insts]))
    Features.set(Feature_isGFX10PlusBit);
  if ((FB[AMDGPU::FeatureFlatAddressSpace]))
    Features.set(Feature_HasFlatAddressSpaceBit);
  if ((FB[AMDGPU::FeatureFlatGlobalInsts]))
    Features.set(Feature_HasFlatGlobalInstsBit);
  if ((FB[AMDGPU::FeatureFlatScratchInsts]))
    Features.set(Feature_HasFlatScratchInstsBit);
  if ((FB[AMDGPU::FeatureScalarFlatScratchInsts]))
    Features.set(Feature_HasScalarFlatScratchInstsBit);
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features.set(Feature_HasD16LoadStoreBit);
  if ((FB[AMDGPU::FeatureUnpackedD16VMem]))
    Features.set(Feature_HasUnpackedD16VMemBit);
  if ((!FB[AMDGPU::FeatureUnpackedD16VMem]))
    Features.set(Feature_HasPackedD16VMemBit);
  if ((FB[AMDGPU::FeatureGFX9Insts]) && (!FB[AMDGPU::FeatureSRAMECC]))
    Features.set(Feature_D16PreservesUnusedBitsBit);
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features.set(Feature_HasDSAddTidBit);
  if ((FB[AMDGPU::FeatureAddNoCarryInsts]))
    Features.set(Feature_HasAddNoCarryInstsBit);
  if ((FB[AMDGPU::Feature16BitInsts]))
    Features.set(Feature_Has16BitInstsBit);
  if ((FB[AMDGPU::FeatureVOP3P]))
    Features.set(Feature_HasVOP3PInstsBit);
  if ((FB[AMDGPU::FeatureSDWA]) && (FB[AMDGPU::FeatureVolcanicIslands]))
    Features.set(Feature_HasSDWABit);
  if ((FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureGFX9Insts]) && (FB[AMDGPU::FeatureSDWA]))
    Features.set(Feature_HasSDWA9Bit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureGFX10Insts]) && (FB[AMDGPU::FeatureSDWA]))
    Features.set(Feature_HasSDWA10Bit);
  if ((FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureDPP]))
    Features.set(Feature_HasDPPBit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureGFX10Insts]) && (FB[AMDGPU::FeatureDPP8]))
    Features.set(Feature_HasDPP8Bit);
  if ((FB[AMDGPU::FeatureR128A16]))
    Features.set(Feature_HasR128A16Bit);
  if ((FB[AMDGPU::FeatureGFX10A16]))
    Features.set(Feature_HasGFX10A16Bit);
  if ((!FB[AMDGPU::FeatureGCN3Encoding]) && (FB[AMDGPU::FeatureGFX10Insts]) && (FB[AMDGPU::FeatureDPP]))
    Features.set(Feature_HasDPP16Bit);
  if ((FB[AMDGPU::FeatureIntClamp]))
    Features.set(Feature_HasIntClampBit);
  if ((FB[AMDGPU::FeatureMadMixInsts]))
    Features.set(Feature_HasMadMixInstsBit);
  if ((FB[AMDGPU::FeatureScalarStores]))
    Features.set(Feature_HasScalarStoresBit);
  if ((FB[AMDGPU::FeatureScalarAtomics]))
    Features.set(Feature_HasScalarAtomicsBit);
  if ((FB[AMDGPU::FeatureNoSdstCMPX]))
    Features.set(Feature_HasNoSdstCMPXBit);
  if ((!FB[AMDGPU::FeatureNoSdstCMPX]))
    Features.set(Feature_HasSdstCMPXBit);
  if ((FB[AMDGPU::FeatureVGPRIndexMode]))
    Features.set(Feature_HasVGPRIndexModeBit);
  if ((FB[AMDGPU::FeatureMovrel]))
    Features.set(Feature_HasMovrelBit);
  if ((FB[AMDGPU::FeatureFmaMixInsts]))
    Features.set(Feature_HasFmaMixInstsBit);
  if ((FB[AMDGPU::FeatureDLInsts]))
    Features.set(Feature_HasDLInstsBit);
  if ((FB[AMDGPU::FeatureDot1Insts]))
    Features.set(Feature_HasDot1InstsBit);
  if ((FB[AMDGPU::FeatureDot2Insts]))
    Features.set(Feature_HasDot2InstsBit);
  if ((FB[AMDGPU::FeatureDot3Insts]))
    Features.set(Feature_HasDot3InstsBit);
  if ((FB[AMDGPU::FeatureDot4Insts]))
    Features.set(Feature_HasDot4InstsBit);
  if ((FB[AMDGPU::FeatureDot5Insts]))
    Features.set(Feature_HasDot5InstsBit);
  if ((FB[AMDGPU::FeatureDot6Insts]))
    Features.set(Feature_HasDot6InstsBit);
  if ((FB[AMDGPU::FeatureMAIInsts]))
    Features.set(Feature_HasMAIInstsBit);
  if ((FB[AMDGPU::FeaturePkFmacF16Inst]))
    Features.set(Feature_HasPkFmacF16InstBit);
  if ((FB[AMDGPU::FeatureAtomicFaddInsts]))
    Features.set(Feature_HasAtomicFaddInstsBit);
  if ((FB[AMDGPU::FeatureOffset3fBug]))
    Features.set(Feature_HasOffset3fBugBit);
  if ((FB[AMDGPU::FeatureWavefrontSize32]))
    Features.set(Feature_isWave32Bit);
  if ((FB[AMDGPU::FeatureWavefrontSize64]))
    Features.set(Feature_isWave64Bit);
  if ((FB[AMDGPU::FeatureDisable]))
    Features.set(Feature_DisableInstBit);
  return Features;
}

#ifndef NDEBUG
// Feature bitsets.
enum : uint8_t {
  CEFBS_None,
  CEFBS_Has16BitInsts,
  CEFBS_HasAddNoCarryInsts,
  CEFBS_HasAtomicFaddInsts,
  CEFBS_HasD16LoadStore,
  CEFBS_HasDLInsts,
  CEFBS_HasDPP,
  CEFBS_HasDSAddTid,
  CEFBS_HasDot1Insts,
  CEFBS_HasDot2Insts,
  CEFBS_HasDot3Insts,
  CEFBS_HasDot4Insts,
  CEFBS_HasDot5Insts,
  CEFBS_HasDot6Insts,
  CEFBS_HasFlatAddressSpace,
  CEFBS_HasFlatGlobalInsts,
  CEFBS_HasFlatScratchInsts,
  CEFBS_HasFmaMixInsts,
  CEFBS_HasMAIInsts,
  CEFBS_HasMadMixInsts,
  CEFBS_HasMovrel,
  CEFBS_HasNoSdstCMPX,
  CEFBS_HasPackedD16VMem,
  CEFBS_HasPkFmacF16Inst,
  CEFBS_HasSDWA,
  CEFBS_HasSDWA9,
  CEFBS_HasScalarAtomics,
  CEFBS_HasScalarFlatScratchInsts,
  CEFBS_HasScalarStores,
  CEFBS_HasUnpackedD16VMem,
  CEFBS_HasVGPRIndexMode,
  CEFBS_HasVOP3PInsts,
  CEFBS_isGFX10Plus,
  CEFBS_isGFX6,
  CEFBS_isGFX6GFX7,
  CEFBS_isGFX6GFX7GFX10,
  CEFBS_isGFX6GFX7GFX8GFX9,
  CEFBS_isGFX7GFX10,
  CEFBS_isGFX7GFX8GFX9,
  CEFBS_isGFX7Only,
  CEFBS_isGFX7Plus,
  CEFBS_isGFX8GFX9,
  CEFBS_isGFX8Only,
  CEFBS_isGFX8Plus,
  CEFBS_isGFX9Only,
  CEFBS_isGFX9Plus,
  CEFBS_isWave32,
  CEFBS_isWave64,
  CEFBS_Has16BitInsts_isGFX8Only,
  CEFBS_Has16BitInsts_isGFX9Plus,
  CEFBS_HasDPP_Has16BitInsts,
  CEFBS_HasDPP_HasAddNoCarryInsts,
  CEFBS_HasDPP_HasDLInsts,
  CEFBS_HasDPP_HasDot3Insts,
  CEFBS_HasDPP_HasDot4Insts,
  CEFBS_HasDPP_HasDot5Insts,
  CEFBS_HasDPP_HasDot6Insts,
  CEFBS_HasDPP_HasMovrel,
  CEFBS_HasDPP_HasPkFmacF16Inst,
  CEFBS_HasDPP_isGFX10Plus,
  CEFBS_HasDPP_isGFX6GFX7,
  CEFBS_HasDPP_isGFX6GFX7GFX10,
  CEFBS_HasDPP_isGFX7GFX8GFX9,
  CEFBS_HasDPP_isGFX9Only,
  CEFBS_HasDPP_isGFX9Plus,
  CEFBS_HasSDWA_Has16BitInsts,
  CEFBS_HasSDWA_HasAddNoCarryInsts,
  CEFBS_HasSDWA_HasDLInsts,
  CEFBS_HasSDWA_HasMovrel,
  CEFBS_HasSDWA_HasNoSdstCMPX,
  CEFBS_HasSDWA_HasPkFmacF16Inst,
  CEFBS_HasSDWA_isGFX10Plus,
  CEFBS_HasSDWA_isGFX6GFX7,
  CEFBS_HasSDWA_isGFX6GFX7GFX10,
  CEFBS_HasSDWA_isGFX7GFX8GFX9,
  CEFBS_HasSDWA_isGFX9Only,
  CEFBS_HasSDWA_isGFX9Plus,
  CEFBS_HasSDWA9_HasDLInsts,
  CEFBS_HasVOP3PInsts_HasDot1Insts,
  CEFBS_HasVOP3PInsts_HasDot2Insts,
  CEFBS_HasVOP3PInsts_HasFmaMixInsts,
  CEFBS_HasVOP3PInsts_HasMadMixInsts,
  CEFBS_isGFX10Plus_Has16BitInsts,
  CEFBS_isGFX10Plus_HasAddNoCarryInsts,
  CEFBS_isGFX10Plus_HasD16LoadStore,
  CEFBS_isGFX10Plus_HasDLInsts,
  CEFBS_isGFX10Plus_HasDPP16,
  CEFBS_isGFX10Plus_HasDPP8,
  CEFBS_isGFX10Plus_HasDSAddTid,
  CEFBS_isGFX10Plus_HasDot1Insts,
  CEFBS_isGFX10Plus_HasDot2Insts,
  CEFBS_isGFX10Plus_HasDot5Insts,
  CEFBS_isGFX10Plus_HasDot6Insts,
  CEFBS_isGFX10Plus_HasFlatAddressSpace,
  CEFBS_isGFX10Plus_HasFlatGlobalInsts,
  CEFBS_isGFX10Plus_HasFlatScratchInsts,
  CEFBS_isGFX10Plus_HasFmaMixInsts,
  CEFBS_isGFX10Plus_HasMovrel,
  CEFBS_isGFX10Plus_HasNoSdstCMPX,
  CEFBS_isGFX10Plus_HasPackedD16VMem,
  CEFBS_isGFX10Plus_HasPkFmacF16Inst,
  CEFBS_isGFX10Plus_HasSDWA10,
  CEFBS_isGFX10Plus_HasScalarAtomics,
  CEFBS_isGFX10Plus_HasScalarFlatScratchInsts,
  CEFBS_isGFX10Plus_HasScalarStores,
  CEFBS_isGFX10Plus_isGFX6GFX7GFX10,
  CEFBS_isGFX10Plus_isGFX7GFX10,
  CEFBS_isGFX10Plus_isGFX7Plus,
  CEFBS_isGFX10Plus_isGFX8Plus,
  CEFBS_isGFX10Plus_isGFX9Plus,
  CEFBS_isGFX6GFX7_HasMovrel,
  CEFBS_isGFX6GFX7_isGFX6GFX7GFX10,
  CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9,
  CEFBS_isGFX6GFX7_isGFX7Plus,
  CEFBS_isGFX7Only_HasFlatAddressSpace,
  CEFBS_isGFX7Only_isGFX7GFX10,
  CEFBS_isGFX7Only_isGFX7GFX8GFX9,
  CEFBS_isGFX7Only_isGFX7Plus,
  CEFBS_isGFX8GFX9_Has16BitInsts,
  CEFBS_isGFX8GFX9_HasAtomicFaddInsts,
  CEFBS_isGFX8GFX9_HasD16LoadStore,
  CEFBS_isGFX8GFX9_HasDLInsts,
  CEFBS_isGFX8GFX9_HasDSAddTid,
  CEFBS_isGFX8GFX9_HasDot3Insts,
  CEFBS_isGFX8GFX9_HasDot4Insts,
  CEFBS_isGFX8GFX9_HasDot5Insts,
  CEFBS_isGFX8GFX9_HasDot6Insts,
  CEFBS_isGFX8GFX9_HasFlatAddressSpace,
  CEFBS_isGFX8GFX9_HasFlatGlobalInsts,
  CEFBS_isGFX8GFX9_HasFlatScratchInsts,
  CEFBS_isGFX8GFX9_HasMovrel,
  CEFBS_isGFX8GFX9_HasPackedD16VMem,
  CEFBS_isGFX8GFX9_HasPkFmacF16Inst,
  CEFBS_isGFX8GFX9_HasScalarAtomics,
  CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts,
  CEFBS_isGFX8GFX9_HasScalarStores,
  CEFBS_isGFX8GFX9_HasVGPRIndexMode,
  CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9,
  CEFBS_isGFX8GFX9_isGFX7GFX8GFX9,
  CEFBS_isGFX8GFX9_isGFX7Plus,
  CEFBS_isGFX8GFX9_isGFX8Plus,
  CEFBS_isGFX8GFX9_isGFX9Plus,
  CEFBS_isGFX8Only_Has16BitInsts,
  CEFBS_isGFX8Only_HasDPP,
  CEFBS_isGFX8Only_HasSDWA,
  CEFBS_isGFX8Plus_HasScalarStores,
  CEFBS_isGFX9Only_Has16BitInsts,
  CEFBS_isGFX9Only_HasAddNoCarryInsts,
  CEFBS_isGFX9Only_HasDPP,
  CEFBS_isGFX9Only_HasSDWA9,
  CEFBS_isGFX9Only_isGFX9Plus,
  CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts,
  CEFBS_isWave32_isGFX10Plus_HasDPP16,
  CEFBS_isWave32_isGFX10Plus_HasDPP8,
  CEFBS_isWave32_isGFX10Plus_HasSDWA10,
  CEFBS_isWave64_isGFX10Plus_HasDPP16,
  CEFBS_isWave64_isGFX10Plus_HasDPP8,
  CEFBS_isWave64_isGFX10Plus_HasSDWA10,
};

static constexpr FeatureBitset FeatureBitsets[] = {
  {}, // CEFBS_None
  {Feature_Has16BitInstsBit, },
  {Feature_HasAddNoCarryInstsBit, },
  {Feature_HasAtomicFaddInstsBit, },
  {Feature_HasD16LoadStoreBit, },
  {Feature_HasDLInstsBit, },
  {Feature_HasDPPBit, },
  {Feature_HasDSAddTidBit, },
  {Feature_HasDot1InstsBit, },
  {Feature_HasDot2InstsBit, },
  {Feature_HasDot3InstsBit, },
  {Feature_HasDot4InstsBit, },
  {Feature_HasDot5InstsBit, },
  {Feature_HasDot6InstsBit, },
  {Feature_HasFlatAddressSpaceBit, },
  {Feature_HasFlatGlobalInstsBit, },
  {Feature_HasFlatScratchInstsBit, },
  {Feature_HasFmaMixInstsBit, },
  {Feature_HasMAIInstsBit, },
  {Feature_HasMadMixInstsBit, },
  {Feature_HasMovrelBit, },
  {Feature_HasNoSdstCMPXBit, },
  {Feature_HasPackedD16VMemBit, },
  {Feature_HasPkFmacF16InstBit, },
  {Feature_HasSDWABit, },
  {Feature_HasSDWA9Bit, },
  {Feature_HasScalarAtomicsBit, },
  {Feature_HasScalarFlatScratchInstsBit, },
  {Feature_HasScalarStoresBit, },
  {Feature_HasUnpackedD16VMemBit, },
  {Feature_HasVGPRIndexModeBit, },
  {Feature_HasVOP3PInstsBit, },
  {Feature_isGFX10PlusBit, },
  {Feature_isGFX6Bit, },
  {Feature_isGFX6GFX7Bit, },
  {Feature_isGFX6GFX7GFX10Bit, },
  {Feature_isGFX6GFX7GFX8GFX9Bit, },
  {Feature_isGFX7GFX10Bit, },
  {Feature_isGFX7GFX8GFX9Bit, },
  {Feature_isGFX7OnlyBit, },
  {Feature_isGFX7PlusBit, },
  {Feature_isGFX8GFX9Bit, },
  {Feature_isGFX8OnlyBit, },
  {Feature_isGFX8PlusBit, },
  {Feature_isGFX9OnlyBit, },
  {Feature_isGFX9PlusBit, },
  {Feature_isWave32Bit, },
  {Feature_isWave64Bit, },
  {Feature_Has16BitInstsBit, Feature_isGFX8OnlyBit, },
  {Feature_Has16BitInstsBit, Feature_isGFX9PlusBit, },
  {Feature_HasDPPBit, Feature_Has16BitInstsBit, },
  {Feature_HasDPPBit, Feature_HasAddNoCarryInstsBit, },
  {Feature_HasDPPBit, Feature_HasDLInstsBit, },
  {Feature_HasDPPBit, Feature_HasDot3InstsBit, },
  {Feature_HasDPPBit, Feature_HasDot4InstsBit, },
  {Feature_HasDPPBit, Feature_HasDot5InstsBit, },
  {Feature_HasDPPBit, Feature_HasDot6InstsBit, },
  {Feature_HasDPPBit, Feature_HasMovrelBit, },
  {Feature_HasDPPBit, Feature_HasPkFmacF16InstBit, },
  {Feature_HasDPPBit, Feature_isGFX10PlusBit, },
  {Feature_HasDPPBit, Feature_isGFX6GFX7Bit, },
  {Feature_HasDPPBit, Feature_isGFX6GFX7GFX10Bit, },
  {Feature_HasDPPBit, Feature_isGFX7GFX8GFX9Bit, },
  {Feature_HasDPPBit, Feature_isGFX9OnlyBit, },
  {Feature_HasDPPBit, Feature_isGFX9PlusBit, },
  {Feature_HasSDWABit, Feature_Has16BitInstsBit, },
  {Feature_HasSDWABit, Feature_HasAddNoCarryInstsBit, },
  {Feature_HasSDWABit, Feature_HasDLInstsBit, },
  {Feature_HasSDWABit, Feature_HasMovrelBit, },
  {Feature_HasSDWABit, Feature_HasNoSdstCMPXBit, },
  {Feature_HasSDWABit, Feature_HasPkFmacF16InstBit, },
  {Feature_HasSDWABit, Feature_isGFX10PlusBit, },
  {Feature_HasSDWABit, Feature_isGFX6GFX7Bit, },
  {Feature_HasSDWABit, Feature_isGFX6GFX7GFX10Bit, },
  {Feature_HasSDWABit, Feature_isGFX7GFX8GFX9Bit, },
  {Feature_HasSDWABit, Feature_isGFX9OnlyBit, },
  {Feature_HasSDWABit, Feature_isGFX9PlusBit, },
  {Feature_HasSDWA9Bit, Feature_HasDLInstsBit, },
  {Feature_HasVOP3PInstsBit, Feature_HasDot1InstsBit, },
  {Feature_HasVOP3PInstsBit, Feature_HasDot2InstsBit, },
  {Feature_HasVOP3PInstsBit, Feature_HasFmaMixInstsBit, },
  {Feature_HasVOP3PInstsBit, Feature_HasMadMixInstsBit, },
  {Feature_isGFX10PlusBit, Feature_Has16BitInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasAddNoCarryInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasD16LoadStoreBit, },
  {Feature_isGFX10PlusBit, Feature_HasDLInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasDPP16Bit, },
  {Feature_isGFX10PlusBit, Feature_HasDPP8Bit, },
  {Feature_isGFX10PlusBit, Feature_HasDSAddTidBit, },
  {Feature_isGFX10PlusBit, Feature_HasDot1InstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasDot2InstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasDot5InstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasDot6InstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasFlatAddressSpaceBit, },
  {Feature_isGFX10PlusBit, Feature_HasFlatGlobalInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasFlatScratchInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasFmaMixInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasMovrelBit, },
  {Feature_isGFX10PlusBit, Feature_HasNoSdstCMPXBit, },
  {Feature_isGFX10PlusBit, Feature_HasPackedD16VMemBit, },
  {Feature_isGFX10PlusBit, Feature_HasPkFmacF16InstBit, },
  {Feature_isGFX10PlusBit, Feature_HasSDWA10Bit, },
  {Feature_isGFX10PlusBit, Feature_HasScalarAtomicsBit, },
  {Feature_isGFX10PlusBit, Feature_HasScalarFlatScratchInstsBit, },
  {Feature_isGFX10PlusBit, Feature_HasScalarStoresBit, },
  {Feature_isGFX10PlusBit, Feature_isGFX6GFX7GFX10Bit, },
  {Feature_isGFX10PlusBit, Feature_isGFX7GFX10Bit, },
  {Feature_isGFX10PlusBit, Feature_isGFX7PlusBit, },
  {Feature_isGFX10PlusBit, Feature_isGFX8PlusBit, },
  {Feature_isGFX10PlusBit, Feature_isGFX9PlusBit, },
  {Feature_isGFX6GFX7Bit, Feature_HasMovrelBit, },
  {Feature_isGFX6GFX7Bit, Feature_isGFX6GFX7GFX10Bit, },
  {Feature_isGFX6GFX7Bit, Feature_isGFX6GFX7GFX8GFX9Bit, },
  {Feature_isGFX6GFX7Bit, Feature_isGFX7PlusBit, },
  {Feature_isGFX7OnlyBit, Feature_HasFlatAddressSpaceBit, },
  {Feature_isGFX7OnlyBit, Feature_isGFX7GFX10Bit, },
  {Feature_isGFX7OnlyBit, Feature_isGFX7GFX8GFX9Bit, },
  {Feature_isGFX7OnlyBit, Feature_isGFX7PlusBit, },
  {Feature_isGFX8GFX9Bit, Feature_Has16BitInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasAtomicFaddInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasD16LoadStoreBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDLInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDSAddTidBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDot3InstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDot4InstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDot5InstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasDot6InstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasFlatAddressSpaceBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasFlatGlobalInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasFlatScratchInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasMovrelBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasPackedD16VMemBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasPkFmacF16InstBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasScalarAtomicsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasScalarFlatScratchInstsBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasScalarStoresBit, },
  {Feature_isGFX8GFX9Bit, Feature_HasVGPRIndexModeBit, },
  {Feature_isGFX8GFX9Bit, Feature_isGFX6GFX7GFX8GFX9Bit, },
  {Feature_isGFX8GFX9Bit, Feature_isGFX7GFX8GFX9Bit, },
  {Feature_isGFX8GFX9Bit, Feature_isGFX7PlusBit, },
  {Feature_isGFX8GFX9Bit, Feature_isGFX8PlusBit, },
  {Feature_isGFX8GFX9Bit, Feature_isGFX9PlusBit, },
  {Feature_isGFX8OnlyBit, Feature_Has16BitInstsBit, },
  {Feature_isGFX8OnlyBit, Feature_HasDPPBit, },
  {Feature_isGFX8OnlyBit, Feature_HasSDWABit, },
  {Feature_isGFX8PlusBit, Feature_HasScalarStoresBit, },
  {Feature_isGFX9OnlyBit, Feature_Has16BitInstsBit, },
  {Feature_isGFX9OnlyBit, Feature_HasAddNoCarryInstsBit, },
  {Feature_isGFX9OnlyBit, Feature_HasDPPBit, },
  {Feature_isGFX9OnlyBit, Feature_HasSDWA9Bit, },
  {Feature_isGFX9OnlyBit, Feature_isGFX9PlusBit, },
  {Feature_isGFX10PlusBit, Feature_HasScalarStoresBit, Feature_HasScalarFlatScratchInstsBit, },
  {Feature_isWave32Bit, Feature_isGFX10PlusBit, Feature_HasDPP16Bit, },
  {Feature_isWave32Bit, Feature_isGFX10PlusBit, Feature_HasDPP8Bit, },
  {Feature_isWave32Bit, Feature_isGFX10PlusBit, Feature_HasSDWA10Bit, },
  {Feature_isWave64Bit, Feature_isGFX10PlusBit, Feature_HasDPP16Bit, },
  {Feature_isWave64Bit, Feature_isGFX10PlusBit, Feature_HasDPP8Bit, },
  {Feature_isWave64Bit, Feature_isGFX10PlusBit, Feature_HasSDWA10Bit, },
};
#endif // NDEBUG

void AMDGPUMCCodeEmitter::verifyInstructionPredicates(
    const MCInst &Inst, const FeatureBitset &AvailableFeatures) const {
#ifndef NDEBUG
  static uint8_t RequiredFeaturesRefs[] = {
    CEFBS_None, // PHI = 0
    CEFBS_None, // INLINEASM = 1
    CEFBS_None, // INLINEASM_BR = 2
    CEFBS_None, // CFI_INSTRUCTION = 3
    CEFBS_None, // EH_LABEL = 4
    CEFBS_None, // GC_LABEL = 5
    CEFBS_None, // ANNOTATION_LABEL = 6
    CEFBS_None, // KILL = 7
    CEFBS_None, // EXTRACT_SUBREG = 8
    CEFBS_None, // INSERT_SUBREG = 9
    CEFBS_None, // IMPLICIT_DEF = 10
    CEFBS_None, // SUBREG_TO_REG = 11
    CEFBS_None, // COPY_TO_REGCLASS = 12
    CEFBS_None, // DBG_VALUE = 13
    CEFBS_None, // DBG_LABEL = 14
    CEFBS_None, // REG_SEQUENCE = 15
    CEFBS_None, // COPY = 16
    CEFBS_None, // BUNDLE = 17
    CEFBS_None, // LIFETIME_START = 18
    CEFBS_None, // LIFETIME_END = 19
    CEFBS_None, // STACKMAP = 20
    CEFBS_None, // FENTRY_CALL = 21
    CEFBS_None, // PATCHPOINT = 22
    CEFBS_None, // LOAD_STACK_GUARD = 23
    CEFBS_None, // STATEPOINT = 24
    CEFBS_None, // LOCAL_ESCAPE = 25
    CEFBS_None, // FAULTING_OP = 26
    CEFBS_None, // PATCHABLE_OP = 27
    CEFBS_None, // PATCHABLE_FUNCTION_ENTER = 28
    CEFBS_None, // PATCHABLE_RET = 29
    CEFBS_None, // PATCHABLE_FUNCTION_EXIT = 30
    CEFBS_None, // PATCHABLE_TAIL_CALL = 31
    CEFBS_None, // PATCHABLE_EVENT_CALL = 32
    CEFBS_None, // PATCHABLE_TYPED_EVENT_CALL = 33
    CEFBS_None, // ICALL_BRANCH_FUNNEL = 34
    CEFBS_None, // G_ADD = 35
    CEFBS_None, // G_SUB = 36
    CEFBS_None, // G_MUL = 37
    CEFBS_None, // G_SDIV = 38
    CEFBS_None, // G_UDIV = 39
    CEFBS_None, // G_SREM = 40
    CEFBS_None, // G_UREM = 41
    CEFBS_None, // G_AND = 42
    CEFBS_None, // G_OR = 43
    CEFBS_None, // G_XOR = 44
    CEFBS_None, // G_IMPLICIT_DEF = 45
    CEFBS_None, // G_PHI = 46
    CEFBS_None, // G_FRAME_INDEX = 47
    CEFBS_None, // G_GLOBAL_VALUE = 48
    CEFBS_None, // G_EXTRACT = 49
    CEFBS_None, // G_UNMERGE_VALUES = 50
    CEFBS_None, // G_INSERT = 51
    CEFBS_None, // G_MERGE_VALUES = 52
    CEFBS_None, // G_BUILD_VECTOR = 53
    CEFBS_None, // G_BUILD_VECTOR_TRUNC = 54
    CEFBS_None, // G_CONCAT_VECTORS = 55
    CEFBS_None, // G_PTRTOINT = 56
    CEFBS_None, // G_INTTOPTR = 57
    CEFBS_None, // G_BITCAST = 58
    CEFBS_None, // G_INTRINSIC_TRUNC = 59
    CEFBS_None, // G_INTRINSIC_ROUND = 60
    CEFBS_None, // G_READCYCLECOUNTER = 61
    CEFBS_None, // G_LOAD = 62
    CEFBS_None, // G_SEXTLOAD = 63
    CEFBS_None, // G_ZEXTLOAD = 64
    CEFBS_None, // G_INDEXED_LOAD = 65
    CEFBS_None, // G_INDEXED_SEXTLOAD = 66
    CEFBS_None, // G_INDEXED_ZEXTLOAD = 67
    CEFBS_None, // G_STORE = 68
    CEFBS_None, // G_INDEXED_STORE = 69
    CEFBS_None, // G_ATOMIC_CMPXCHG_WITH_SUCCESS = 70
    CEFBS_None, // G_ATOMIC_CMPXCHG = 71
    CEFBS_None, // G_ATOMICRMW_XCHG = 72
    CEFBS_None, // G_ATOMICRMW_ADD = 73
    CEFBS_None, // G_ATOMICRMW_SUB = 74
    CEFBS_None, // G_ATOMICRMW_AND = 75
    CEFBS_None, // G_ATOMICRMW_NAND = 76
    CEFBS_None, // G_ATOMICRMW_OR = 77
    CEFBS_None, // G_ATOMICRMW_XOR = 78
    CEFBS_None, // G_ATOMICRMW_MAX = 79
    CEFBS_None, // G_ATOMICRMW_MIN = 80
    CEFBS_None, // G_ATOMICRMW_UMAX = 81
    CEFBS_None, // G_ATOMICRMW_UMIN = 82
    CEFBS_None, // G_ATOMICRMW_FADD = 83
    CEFBS_None, // G_ATOMICRMW_FSUB = 84
    CEFBS_None, // G_FENCE = 85
    CEFBS_None, // G_BRCOND = 86
    CEFBS_None, // G_BRINDIRECT = 87
    CEFBS_None, // G_INTRINSIC = 88
    CEFBS_None, // G_INTRINSIC_W_SIDE_EFFECTS = 89
    CEFBS_None, // G_ANYEXT = 90
    CEFBS_None, // G_TRUNC = 91
    CEFBS_None, // G_CONSTANT = 92
    CEFBS_None, // G_FCONSTANT = 93
    CEFBS_None, // G_VASTART = 94
    CEFBS_None, // G_VAARG = 95
    CEFBS_None, // G_SEXT = 96
    CEFBS_None, // G_SEXT_INREG = 97
    CEFBS_None, // G_ZEXT = 98
    CEFBS_None, // G_SHL = 99
    CEFBS_None, // G_LSHR = 100
    CEFBS_None, // G_ASHR = 101
    CEFBS_None, // G_ICMP = 102
    CEFBS_None, // G_FCMP = 103
    CEFBS_None, // G_SELECT = 104
    CEFBS_None, // G_UADDO = 105
    CEFBS_None, // G_UADDE = 106
    CEFBS_None, // G_USUBO = 107
    CEFBS_None, // G_USUBE = 108
    CEFBS_None, // G_SADDO = 109
    CEFBS_None, // G_SADDE = 110
    CEFBS_None, // G_SSUBO = 111
    CEFBS_None, // G_SSUBE = 112
    CEFBS_None, // G_UMULO = 113
    CEFBS_None, // G_SMULO = 114
    CEFBS_None, // G_UMULH = 115
    CEFBS_None, // G_SMULH = 116
    CEFBS_None, // G_FADD = 117
    CEFBS_None, // G_FSUB = 118
    CEFBS_None, // G_FMUL = 119
    CEFBS_None, // G_FMA = 120
    CEFBS_None, // G_FMAD = 121
    CEFBS_None, // G_FDIV = 122
    CEFBS_None, // G_FREM = 123
    CEFBS_None, // G_FPOW = 124
    CEFBS_None, // G_FEXP = 125
    CEFBS_None, // G_FEXP2 = 126
    CEFBS_None, // G_FLOG = 127
    CEFBS_None, // G_FLOG2 = 128
    CEFBS_None, // G_FLOG10 = 129
    CEFBS_None, // G_FNEG = 130
    CEFBS_None, // G_FPEXT = 131
    CEFBS_None, // G_FPTRUNC = 132
    CEFBS_None, // G_FPTOSI = 133
    CEFBS_None, // G_FPTOUI = 134
    CEFBS_None, // G_SITOFP = 135
    CEFBS_None, // G_UITOFP = 136
    CEFBS_None, // G_FABS = 137
    CEFBS_None, // G_FCOPYSIGN = 138
    CEFBS_None, // G_FCANONICALIZE = 139
    CEFBS_None, // G_FMINNUM = 140
    CEFBS_None, // G_FMAXNUM = 141
    CEFBS_None, // G_FMINNUM_IEEE = 142
    CEFBS_None, // G_FMAXNUM_IEEE = 143
    CEFBS_None, // G_FMINIMUM = 144
    CEFBS_None, // G_FMAXIMUM = 145
    CEFBS_None, // G_PTR_ADD = 146
    CEFBS_None, // G_PTR_MASK = 147
    CEFBS_None, // G_SMIN = 148
    CEFBS_None, // G_SMAX = 149
    CEFBS_None, // G_UMIN = 150
    CEFBS_None, // G_UMAX = 151
    CEFBS_None, // G_BR = 152
    CEFBS_None, // G_BRJT = 153
    CEFBS_None, // G_INSERT_VECTOR_ELT = 154
    CEFBS_None, // G_EXTRACT_VECTOR_ELT = 155
    CEFBS_None, // G_SHUFFLE_VECTOR = 156
    CEFBS_None, // G_CTTZ = 157
    CEFBS_None, // G_CTTZ_ZERO_UNDEF = 158
    CEFBS_None, // G_CTLZ = 159
    CEFBS_None, // G_CTLZ_ZERO_UNDEF = 160
    CEFBS_None, // G_CTPOP = 161
    CEFBS_None, // G_BSWAP = 162
    CEFBS_None, // G_BITREVERSE = 163
    CEFBS_None, // G_FCEIL = 164
    CEFBS_None, // G_FCOS = 165
    CEFBS_None, // G_FSIN = 166
    CEFBS_None, // G_FSQRT = 167
    CEFBS_None, // G_FFLOOR = 168
    CEFBS_None, // G_FRINT = 169
    CEFBS_None, // G_FNEARBYINT = 170
    CEFBS_None, // G_ADDRSPACE_CAST = 171
    CEFBS_None, // G_BLOCK_ADDR = 172
    CEFBS_None, // G_JUMP_TABLE = 173
    CEFBS_None, // G_DYN_STACKALLOC = 174
    CEFBS_None, // G_READ_REGISTER = 175
    CEFBS_None, // G_WRITE_REGISTER = 176
    CEFBS_None, // ADJCALLSTACKDOWN = 177
    CEFBS_None, // ADJCALLSTACKUP = 178
    CEFBS_None, // ATOMIC_FENCE = 179
    CEFBS_None, // BUFFER_ATOMIC_ADD_ADDR64 = 180
    CEFBS_None, // BUFFER_ATOMIC_ADD_ADDR64_RTN = 181
    CEFBS_None, // BUFFER_ATOMIC_ADD_BOTHEN = 182
    CEFBS_None, // BUFFER_ATOMIC_ADD_BOTHEN_RTN = 183
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_ADDR64 = 184
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_BOTHEN = 185
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_IDXEN = 186
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_OFFEN = 187
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_OFFSET = 188
    CEFBS_None, // BUFFER_ATOMIC_ADD_IDXEN = 189
    CEFBS_None, // BUFFER_ATOMIC_ADD_IDXEN_RTN = 190
    CEFBS_None, // BUFFER_ATOMIC_ADD_OFFEN = 191
    CEFBS_None, // BUFFER_ATOMIC_ADD_OFFEN_RTN = 192
    CEFBS_None, // BUFFER_ATOMIC_ADD_OFFSET = 193
    CEFBS_None, // BUFFER_ATOMIC_ADD_OFFSET_RTN = 194
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_ADDR64 = 195
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_ADDR64_RTN = 196
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_BOTHEN = 197
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN = 198
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_IDXEN = 199
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_IDXEN_RTN = 200
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_OFFEN = 201
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_OFFEN_RTN = 202
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_OFFSET = 203
    CEFBS_None, // BUFFER_ATOMIC_ADD_X2_OFFSET_RTN = 204
    CEFBS_None, // BUFFER_ATOMIC_AND_ADDR64 = 205
    CEFBS_None, // BUFFER_ATOMIC_AND_ADDR64_RTN = 206
    CEFBS_None, // BUFFER_ATOMIC_AND_BOTHEN = 207
    CEFBS_None, // BUFFER_ATOMIC_AND_BOTHEN_RTN = 208
    CEFBS_None, // BUFFER_ATOMIC_AND_IDXEN = 209
    CEFBS_None, // BUFFER_ATOMIC_AND_IDXEN_RTN = 210
    CEFBS_None, // BUFFER_ATOMIC_AND_OFFEN = 211
    CEFBS_None, // BUFFER_ATOMIC_AND_OFFEN_RTN = 212
    CEFBS_None, // BUFFER_ATOMIC_AND_OFFSET = 213
    CEFBS_None, // BUFFER_ATOMIC_AND_OFFSET_RTN = 214
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_ADDR64 = 215
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_ADDR64_RTN = 216
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_BOTHEN = 217
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_BOTHEN_RTN = 218
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_IDXEN = 219
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_IDXEN_RTN = 220
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_OFFEN = 221
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_OFFEN_RTN = 222
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_OFFSET = 223
    CEFBS_None, // BUFFER_ATOMIC_AND_X2_OFFSET_RTN = 224
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_ADDR64 = 225
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN = 226
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_BOTHEN = 227
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN = 228
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_IDXEN = 229
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN = 230
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_OFFEN = 231
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN = 232
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_OFFSET = 233
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN = 234
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64 = 235
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN = 236
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN = 237
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN = 238
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN = 239
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN = 240
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN = 241
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN = 242
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET = 243
    CEFBS_None, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN = 244
    CEFBS_None, // BUFFER_ATOMIC_DEC_ADDR64 = 245
    CEFBS_None, // BUFFER_ATOMIC_DEC_ADDR64_RTN = 246
    CEFBS_None, // BUFFER_ATOMIC_DEC_BOTHEN = 247
    CEFBS_None, // BUFFER_ATOMIC_DEC_BOTHEN_RTN = 248
    CEFBS_None, // BUFFER_ATOMIC_DEC_IDXEN = 249
    CEFBS_None, // BUFFER_ATOMIC_DEC_IDXEN_RTN = 250
    CEFBS_None, // BUFFER_ATOMIC_DEC_OFFEN = 251
    CEFBS_None, // BUFFER_ATOMIC_DEC_OFFEN_RTN = 252
    CEFBS_None, // BUFFER_ATOMIC_DEC_OFFSET = 253
    CEFBS_None, // BUFFER_ATOMIC_DEC_OFFSET_RTN = 254
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_ADDR64 = 255
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_ADDR64_RTN = 256
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_BOTHEN = 257
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN = 258
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_IDXEN = 259
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_IDXEN_RTN = 260
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_OFFEN = 261
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_OFFEN_RTN = 262
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_OFFSET = 263
    CEFBS_None, // BUFFER_ATOMIC_DEC_X2_OFFSET_RTN = 264
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_ADDR64 = 265
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN = 266
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN = 267
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN = 268
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN = 269
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN = 270
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN = 271
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN = 272
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET = 273
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN = 274
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64 = 275
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN = 276
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN = 277
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN = 278
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN = 279
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN = 280
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN = 281
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN = 282
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET = 283
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN = 284
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_ADDR64 = 285
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_ADDR64_RTN = 286
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN = 287
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN_RTN = 288
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN = 289
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN_RTN = 290
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN = 291
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN_RTN = 292
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET = 293
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET_RTN = 294
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_ADDR64 = 295
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN = 296
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN = 297
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN = 298
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN = 299
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN = 300
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN = 301
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN = 302
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET = 303
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN = 304
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_ADDR64 = 305
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_ADDR64_RTN = 306
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN = 307
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN_RTN = 308
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN = 309
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN_RTN = 310
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN = 311
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN_RTN = 312
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET = 313
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET_RTN = 314
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_ADDR64 = 315
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN = 316
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN = 317
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN = 318
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN = 319
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN = 320
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN = 321
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN = 322
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET = 323
    CEFBS_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN = 324
    CEFBS_None, // BUFFER_ATOMIC_INC_ADDR64 = 325
    CEFBS_None, // BUFFER_ATOMIC_INC_ADDR64_RTN = 326
    CEFBS_None, // BUFFER_ATOMIC_INC_BOTHEN = 327
    CEFBS_None, // BUFFER_ATOMIC_INC_BOTHEN_RTN = 328
    CEFBS_None, // BUFFER_ATOMIC_INC_IDXEN = 329
    CEFBS_None, // BUFFER_ATOMIC_INC_IDXEN_RTN = 330
    CEFBS_None, // BUFFER_ATOMIC_INC_OFFEN = 331
    CEFBS_None, // BUFFER_ATOMIC_INC_OFFEN_RTN = 332
    CEFBS_None, // BUFFER_ATOMIC_INC_OFFSET = 333
    CEFBS_None, // BUFFER_ATOMIC_INC_OFFSET_RTN = 334
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_ADDR64 = 335
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_ADDR64_RTN = 336
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_BOTHEN = 337
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_BOTHEN_RTN = 338
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_IDXEN = 339
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_IDXEN_RTN = 340
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_OFFEN = 341
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_OFFEN_RTN = 342
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_OFFSET = 343
    CEFBS_None, // BUFFER_ATOMIC_INC_X2_OFFSET_RTN = 344
    CEFBS_None, // BUFFER_ATOMIC_OR_ADDR64 = 345
    CEFBS_None, // BUFFER_ATOMIC_OR_ADDR64_RTN = 346
    CEFBS_None, // BUFFER_ATOMIC_OR_BOTHEN = 347
    CEFBS_None, // BUFFER_ATOMIC_OR_BOTHEN_RTN = 348
    CEFBS_None, // BUFFER_ATOMIC_OR_IDXEN = 349
    CEFBS_None, // BUFFER_ATOMIC_OR_IDXEN_RTN = 350
    CEFBS_None, // BUFFER_ATOMIC_OR_OFFEN = 351
    CEFBS_None, // BUFFER_ATOMIC_OR_OFFEN_RTN = 352
    CEFBS_None, // BUFFER_ATOMIC_OR_OFFSET = 353
    CEFBS_None, // BUFFER_ATOMIC_OR_OFFSET_RTN = 354
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_ADDR64 = 355
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_ADDR64_RTN = 356
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_BOTHEN = 357
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_BOTHEN_RTN = 358
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_IDXEN = 359
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_IDXEN_RTN = 360
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_OFFEN = 361
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_OFFEN_RTN = 362
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_OFFSET = 363
    CEFBS_None, // BUFFER_ATOMIC_OR_X2_OFFSET_RTN = 364
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_ADDR64 = 365
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_BOTHEN = 366
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_IDXEN = 367
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_OFFEN = 368
    CEFBS_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_OFFSET = 369
    CEFBS_None, // BUFFER_ATOMIC_SMAX_ADDR64 = 370
    CEFBS_None, // BUFFER_ATOMIC_SMAX_ADDR64_RTN = 371
    CEFBS_None, // BUFFER_ATOMIC_SMAX_BOTHEN = 372
    CEFBS_None, // BUFFER_ATOMIC_SMAX_BOTHEN_RTN = 373
    CEFBS_None, // BUFFER_ATOMIC_SMAX_IDXEN = 374
    CEFBS_None, // BUFFER_ATOMIC_SMAX_IDXEN_RTN = 375
    CEFBS_None, // BUFFER_ATOMIC_SMAX_OFFEN = 376
    CEFBS_None, // BUFFER_ATOMIC_SMAX_OFFEN_RTN = 377
    CEFBS_None, // BUFFER_ATOMIC_SMAX_OFFSET = 378
    CEFBS_None, // BUFFER_ATOMIC_SMAX_OFFSET_RTN = 379
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_ADDR64 = 380
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN = 381
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_BOTHEN = 382
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN = 383
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_IDXEN = 384
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN = 385
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_OFFEN = 386
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN = 387
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_OFFSET = 388
    CEFBS_None, // BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN = 389
    CEFBS_None, // BUFFER_ATOMIC_SMIN_ADDR64 = 390
    CEFBS_None, // BUFFER_ATOMIC_SMIN_ADDR64_RTN = 391
    CEFBS_None, // BUFFER_ATOMIC_SMIN_BOTHEN = 392
    CEFBS_None, // BUFFER_ATOMIC_SMIN_BOTHEN_RTN = 393
    CEFBS_None, // BUFFER_ATOMIC_SMIN_IDXEN = 394
    CEFBS_None, // BUFFER_ATOMIC_SMIN_IDXEN_RTN = 395
    CEFBS_None, // BUFFER_ATOMIC_SMIN_OFFEN = 396
    CEFBS_None, // BUFFER_ATOMIC_SMIN_OFFEN_RTN = 397
    CEFBS_None, // BUFFER_ATOMIC_SMIN_OFFSET = 398
    CEFBS_None, // BUFFER_ATOMIC_SMIN_OFFSET_RTN = 399
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_ADDR64 = 400
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN = 401
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_BOTHEN = 402
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN = 403
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_IDXEN = 404
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN = 405
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_OFFEN = 406
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN = 407
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_OFFSET = 408
    CEFBS_None, // BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN = 409
    CEFBS_None, // BUFFER_ATOMIC_SUB_ADDR64 = 410
    CEFBS_None, // BUFFER_ATOMIC_SUB_ADDR64_RTN = 411
    CEFBS_None, // BUFFER_ATOMIC_SUB_BOTHEN = 412
    CEFBS_None, // BUFFER_ATOMIC_SUB_BOTHEN_RTN = 413
    CEFBS_None, // BUFFER_ATOMIC_SUB_IDXEN = 414
    CEFBS_None, // BUFFER_ATOMIC_SUB_IDXEN_RTN = 415
    CEFBS_None, // BUFFER_ATOMIC_SUB_OFFEN = 416
    CEFBS_None, // BUFFER_ATOMIC_SUB_OFFEN_RTN = 417
    CEFBS_None, // BUFFER_ATOMIC_SUB_OFFSET = 418
    CEFBS_None, // BUFFER_ATOMIC_SUB_OFFSET_RTN = 419
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_ADDR64 = 420
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_ADDR64_RTN = 421
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_BOTHEN = 422
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN = 423
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_IDXEN = 424
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_IDXEN_RTN = 425
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_OFFEN = 426
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_OFFEN_RTN = 427
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_OFFSET = 428
    CEFBS_None, // BUFFER_ATOMIC_SUB_X2_OFFSET_RTN = 429
    CEFBS_None, // BUFFER_ATOMIC_SWAP_ADDR64 = 430
    CEFBS_None, // BUFFER_ATOMIC_SWAP_ADDR64_RTN = 431
    CEFBS_None, // BUFFER_ATOMIC_SWAP_BOTHEN = 432
    CEFBS_None, // BUFFER_ATOMIC_SWAP_BOTHEN_RTN = 433
    CEFBS_None, // BUFFER_ATOMIC_SWAP_IDXEN = 434
    CEFBS_None, // BUFFER_ATOMIC_SWAP_IDXEN_RTN = 435
    CEFBS_None, // BUFFER_ATOMIC_SWAP_OFFEN = 436
    CEFBS_None, // BUFFER_ATOMIC_SWAP_OFFEN_RTN = 437
    CEFBS_None, // BUFFER_ATOMIC_SWAP_OFFSET = 438
    CEFBS_None, // BUFFER_ATOMIC_SWAP_OFFSET_RTN = 439
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_ADDR64 = 440
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN = 441
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_BOTHEN = 442
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN = 443
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_IDXEN = 444
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN = 445
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_OFFEN = 446
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN = 447
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_OFFSET = 448
    CEFBS_None, // BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN = 449
    CEFBS_None, // BUFFER_ATOMIC_UMAX_ADDR64 = 450
    CEFBS_None, // BUFFER_ATOMIC_UMAX_ADDR64_RTN = 451
    CEFBS_None, // BUFFER_ATOMIC_UMAX_BOTHEN = 452
    CEFBS_None, // BUFFER_ATOMIC_UMAX_BOTHEN_RTN = 453
    CEFBS_None, // BUFFER_ATOMIC_UMAX_IDXEN = 454
    CEFBS_None, // BUFFER_ATOMIC_UMAX_IDXEN_RTN = 455
    CEFBS_None, // BUFFER_ATOMIC_UMAX_OFFEN = 456
    CEFBS_None, // BUFFER_ATOMIC_UMAX_OFFEN_RTN = 457
    CEFBS_None, // BUFFER_ATOMIC_UMAX_OFFSET = 458
    CEFBS_None, // BUFFER_ATOMIC_UMAX_OFFSET_RTN = 459
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_ADDR64 = 460
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN = 461
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_BOTHEN = 462
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN = 463
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_IDXEN = 464
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN = 465
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_OFFEN = 466
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN = 467
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_OFFSET = 468
    CEFBS_None, // BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN = 469
    CEFBS_None, // BUFFER_ATOMIC_UMIN_ADDR64 = 470
    CEFBS_None, // BUFFER_ATOMIC_UMIN_ADDR64_RTN = 471
    CEFBS_None, // BUFFER_ATOMIC_UMIN_BOTHEN = 472
    CEFBS_None, // BUFFER_ATOMIC_UMIN_BOTHEN_RTN = 473
    CEFBS_None, // BUFFER_ATOMIC_UMIN_IDXEN = 474
    CEFBS_None, // BUFFER_ATOMIC_UMIN_IDXEN_RTN = 475
    CEFBS_None, // BUFFER_ATOMIC_UMIN_OFFEN = 476
    CEFBS_None, // BUFFER_ATOMIC_UMIN_OFFEN_RTN = 477
    CEFBS_None, // BUFFER_ATOMIC_UMIN_OFFSET = 478
    CEFBS_None, // BUFFER_ATOMIC_UMIN_OFFSET_RTN = 479
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_ADDR64 = 480
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN = 481
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_BOTHEN = 482
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN = 483
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_IDXEN = 484
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN = 485
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_OFFEN = 486
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN = 487
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_OFFSET = 488
    CEFBS_None, // BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN = 489
    CEFBS_None, // BUFFER_ATOMIC_XOR_ADDR64 = 490
    CEFBS_None, // BUFFER_ATOMIC_XOR_ADDR64_RTN = 491
    CEFBS_None, // BUFFER_ATOMIC_XOR_BOTHEN = 492
    CEFBS_None, // BUFFER_ATOMIC_XOR_BOTHEN_RTN = 493
    CEFBS_None, // BUFFER_ATOMIC_XOR_IDXEN = 494
    CEFBS_None, // BUFFER_ATOMIC_XOR_IDXEN_RTN = 495
    CEFBS_None, // BUFFER_ATOMIC_XOR_OFFEN = 496
    CEFBS_None, // BUFFER_ATOMIC_XOR_OFFEN_RTN = 497
    CEFBS_None, // BUFFER_ATOMIC_XOR_OFFSET = 498
    CEFBS_None, // BUFFER_ATOMIC_XOR_OFFSET_RTN = 499
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_ADDR64 = 500
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_ADDR64_RTN = 501
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_BOTHEN = 502
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN = 503
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_IDXEN = 504
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_IDXEN_RTN = 505
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_OFFEN = 506
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_OFFEN_RTN = 507
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_OFFSET = 508
    CEFBS_None, // BUFFER_ATOMIC_XOR_X2_OFFSET_RTN = 509
    CEFBS_isGFX10Plus, // BUFFER_GL0_INV = 510
    CEFBS_isGFX10Plus, // BUFFER_GL1_INV = 511
    CEFBS_None, // BUFFER_LOAD_DWORDX2_ADDR64 = 512
    CEFBS_None, // BUFFER_LOAD_DWORDX2_BOTHEN = 513
    CEFBS_None, // BUFFER_LOAD_DWORDX2_BOTHEN_exact = 514
    CEFBS_None, // BUFFER_LOAD_DWORDX2_IDXEN = 515
    CEFBS_None, // BUFFER_LOAD_DWORDX2_IDXEN_exact = 516
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_ADDR64 = 517
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_BOTHEN = 518
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_BOTHEN_exact = 519
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_IDXEN = 520
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_IDXEN_exact = 521
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFEN = 522
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFEN_exact = 523
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFSET = 524
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFSET_exact = 525
    CEFBS_None, // BUFFER_LOAD_DWORDX2_OFFEN = 526
    CEFBS_None, // BUFFER_LOAD_DWORDX2_OFFEN_exact = 527
    CEFBS_None, // BUFFER_LOAD_DWORDX2_OFFSET = 528
    CEFBS_None, // BUFFER_LOAD_DWORDX2_OFFSET_exact = 529
    CEFBS_None, // BUFFER_LOAD_DWORDX3_ADDR64 = 530
    CEFBS_None, // BUFFER_LOAD_DWORDX3_BOTHEN = 531
    CEFBS_None, // BUFFER_LOAD_DWORDX3_BOTHEN_exact = 532
    CEFBS_None, // BUFFER_LOAD_DWORDX3_IDXEN = 533
    CEFBS_None, // BUFFER_LOAD_DWORDX3_IDXEN_exact = 534
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_ADDR64 = 535
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_BOTHEN = 536
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_BOTHEN_exact = 537
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_IDXEN = 538
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_IDXEN_exact = 539
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFEN = 540
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFEN_exact = 541
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFSET = 542
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFSET_exact = 543
    CEFBS_None, // BUFFER_LOAD_DWORDX3_OFFEN = 544
    CEFBS_None, // BUFFER_LOAD_DWORDX3_OFFEN_exact = 545
    CEFBS_None, // BUFFER_LOAD_DWORDX3_OFFSET = 546
    CEFBS_None, // BUFFER_LOAD_DWORDX3_OFFSET_exact = 547
    CEFBS_None, // BUFFER_LOAD_DWORDX4_ADDR64 = 548
    CEFBS_None, // BUFFER_LOAD_DWORDX4_BOTHEN = 549
    CEFBS_None, // BUFFER_LOAD_DWORDX4_BOTHEN_exact = 550
    CEFBS_None, // BUFFER_LOAD_DWORDX4_IDXEN = 551
    CEFBS_None, // BUFFER_LOAD_DWORDX4_IDXEN_exact = 552
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_ADDR64 = 553
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_BOTHEN = 554
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_BOTHEN_exact = 555
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_IDXEN = 556
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_IDXEN_exact = 557
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFEN = 558
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFEN_exact = 559
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFSET = 560
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFSET_exact = 561
    CEFBS_None, // BUFFER_LOAD_DWORDX4_OFFEN = 562
    CEFBS_None, // BUFFER_LOAD_DWORDX4_OFFEN_exact = 563
    CEFBS_None, // BUFFER_LOAD_DWORDX4_OFFSET = 564
    CEFBS_None, // BUFFER_LOAD_DWORDX4_OFFSET_exact = 565
    CEFBS_None, // BUFFER_LOAD_DWORD_ADDR64 = 566
    CEFBS_None, // BUFFER_LOAD_DWORD_BOTHEN = 567
    CEFBS_None, // BUFFER_LOAD_DWORD_BOTHEN_exact = 568
    CEFBS_None, // BUFFER_LOAD_DWORD_IDXEN = 569
    CEFBS_None, // BUFFER_LOAD_DWORD_IDXEN_exact = 570
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_ADDR64 = 571
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_BOTHEN = 572
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_BOTHEN_exact = 573
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_IDXEN = 574
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_IDXEN_exact = 575
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_OFFEN = 576
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_OFFEN_exact = 577
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_OFFSET = 578
    CEFBS_None, // BUFFER_LOAD_DWORD_LDS_OFFSET_exact = 579
    CEFBS_None, // BUFFER_LOAD_DWORD_OFFEN = 580
    CEFBS_None, // BUFFER_LOAD_DWORD_OFFEN_exact = 581
    CEFBS_None, // BUFFER_LOAD_DWORD_OFFSET = 582
    CEFBS_None, // BUFFER_LOAD_DWORD_OFFSET_exact = 583
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_ADDR64 = 584
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN = 585
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_exact = 586
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN = 587
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_exact = 588
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN = 589
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_exact = 590
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET = 591
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_exact = 592
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_ADDR64 = 593
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN = 594
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_exact = 595
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN = 596
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_exact = 597
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN = 598
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_exact = 599
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET = 600
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_exact = 601
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_ADDR64 = 602
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN = 603
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_exact = 604
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN = 605
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_exact = 606
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN = 607
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_exact = 608
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET = 609
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_exact = 610
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_ADDR64 = 611
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN = 612
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_exact = 613
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN = 614
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_exact = 615
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN = 616
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_exact = 617
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET = 618
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_exact = 619
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_ADDR64 = 620
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN = 621
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_exact = 622
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN = 623
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_exact = 624
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN = 625
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_exact = 626
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET = 627
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_exact = 628
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_ADDR64 = 629
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_BOTHEN = 630
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_exact = 631
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_IDXEN = 632
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_IDXEN_exact = 633
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFEN = 634
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFEN_exact = 635
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFSET = 636
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFSET_exact = 637
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_ADDR64 = 638
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN = 639
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_exact = 640
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN = 641
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_exact = 642
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN = 643
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_exact = 644
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET = 645
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_exact = 646
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_ADDR64 = 647
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_BOTHEN = 648
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_BOTHEN_exact = 649
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_IDXEN = 650
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_IDXEN_exact = 651
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFEN = 652
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFEN_exact = 653
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFSET = 654
    CEFBS_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFSET_exact = 655
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_ADDR64 = 656
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN = 657
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_exact = 658
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN = 659
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_exact = 660
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN = 661
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_exact = 662
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET = 663
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_exact = 664
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_ADDR64 = 665
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN = 666
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_exact = 667
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_IDXEN = 668
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_exact = 669
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_OFFEN = 670
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_exact = 671
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_OFFSET = 672
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_exact = 673
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_ADDR64 = 674
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN = 675
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_exact = 676
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_IDXEN = 677
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_exact = 678
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_OFFEN = 679
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_exact = 680
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_OFFSET = 681
    CEFBS_None, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_exact = 682
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_ADDR64 = 683
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_BOTHEN = 684
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_BOTHEN_exact = 685
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_IDXEN = 686
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_IDXEN_exact = 687
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_OFFEN = 688
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_OFFEN_exact = 689
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_OFFSET = 690
    CEFBS_None, // BUFFER_LOAD_FORMAT_XY_OFFSET_exact = 691
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_ADDR64 = 692
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_BOTHEN = 693
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_BOTHEN_exact = 694
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_IDXEN = 695
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_IDXEN_exact = 696
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_ADDR64 = 697
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_BOTHEN = 698
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_exact = 699
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_IDXEN = 700
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_IDXEN_exact = 701
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_OFFEN = 702
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_OFFEN_exact = 703
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_OFFSET = 704
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_LDS_OFFSET_exact = 705
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_OFFEN = 706
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_OFFEN_exact = 707
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_OFFSET = 708
    CEFBS_None, // BUFFER_LOAD_FORMAT_X_OFFSET_exact = 709
    CEFBS_None, // BUFFER_LOAD_SBYTE_ADDR64 = 710
    CEFBS_None, // BUFFER_LOAD_SBYTE_BOTHEN = 711
    CEFBS_None, // BUFFER_LOAD_SBYTE_BOTHEN_exact = 712
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_ADDR64 = 713
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_BOTHEN = 714
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_BOTHEN_exact = 715
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_ADDR64 = 716
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_BOTHEN = 717
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_exact = 718
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_IDXEN = 719
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_IDXEN_exact = 720
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFEN = 721
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFEN_exact = 722
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFSET = 723
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFSET_exact = 724
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_IDXEN = 725
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_IDXEN_exact = 726
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFEN = 727
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFEN_exact = 728
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFSET = 729
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFSET_exact = 730
    CEFBS_None, // BUFFER_LOAD_SBYTE_IDXEN = 731
    CEFBS_None, // BUFFER_LOAD_SBYTE_IDXEN_exact = 732
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_ADDR64 = 733
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_BOTHEN = 734
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_BOTHEN_exact = 735
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_IDXEN = 736
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_IDXEN_exact = 737
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_OFFEN = 738
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_OFFEN_exact = 739
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_OFFSET = 740
    CEFBS_None, // BUFFER_LOAD_SBYTE_LDS_OFFSET_exact = 741
    CEFBS_None, // BUFFER_LOAD_SBYTE_OFFEN = 742
    CEFBS_None, // BUFFER_LOAD_SBYTE_OFFEN_exact = 743
    CEFBS_None, // BUFFER_LOAD_SBYTE_OFFSET = 744
    CEFBS_None, // BUFFER_LOAD_SBYTE_OFFSET_exact = 745
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_ADDR64 = 746
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_BOTHEN = 747
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_BOTHEN_exact = 748
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_ADDR64 = 749
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_BOTHEN = 750
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_BOTHEN_exact = 751
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_IDXEN = 752
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_IDXEN_exact = 753
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFEN = 754
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFEN_exact = 755
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFSET = 756
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFSET_exact = 757
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_IDXEN = 758
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_IDXEN_exact = 759
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFEN = 760
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFEN_exact = 761
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFSET = 762
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFSET_exact = 763
    CEFBS_None, // BUFFER_LOAD_SSHORT_ADDR64 = 764
    CEFBS_None, // BUFFER_LOAD_SSHORT_BOTHEN = 765
    CEFBS_None, // BUFFER_LOAD_SSHORT_BOTHEN_exact = 766
    CEFBS_None, // BUFFER_LOAD_SSHORT_IDXEN = 767
    CEFBS_None, // BUFFER_LOAD_SSHORT_IDXEN_exact = 768
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_ADDR64 = 769
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_BOTHEN = 770
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_BOTHEN_exact = 771
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_IDXEN = 772
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_IDXEN_exact = 773
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_OFFEN = 774
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_OFFEN_exact = 775
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_OFFSET = 776
    CEFBS_None, // BUFFER_LOAD_SSHORT_LDS_OFFSET_exact = 777
    CEFBS_None, // BUFFER_LOAD_SSHORT_OFFEN = 778
    CEFBS_None, // BUFFER_LOAD_SSHORT_OFFEN_exact = 779
    CEFBS_None, // BUFFER_LOAD_SSHORT_OFFSET = 780
    CEFBS_None, // BUFFER_LOAD_SSHORT_OFFSET_exact = 781
    CEFBS_None, // BUFFER_LOAD_UBYTE_ADDR64 = 782
    CEFBS_None, // BUFFER_LOAD_UBYTE_BOTHEN = 783
    CEFBS_None, // BUFFER_LOAD_UBYTE_BOTHEN_exact = 784
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_ADDR64 = 785
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_BOTHEN = 786
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_BOTHEN_exact = 787
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_ADDR64 = 788
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_BOTHEN = 789
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_exact = 790
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_IDXEN = 791
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_IDXEN_exact = 792
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFEN = 793
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFEN_exact = 794
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFSET = 795
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFSET_exact = 796
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_IDXEN = 797
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_IDXEN_exact = 798
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFEN = 799
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFEN_exact = 800
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFSET = 801
    CEFBS_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFSET_exact = 802
    CEFBS_None, // BUFFER_LOAD_UBYTE_IDXEN = 803
    CEFBS_None, // BUFFER_LOAD_UBYTE_IDXEN_exact = 804
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_ADDR64 = 805
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_BOTHEN = 806
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_BOTHEN_exact = 807
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_IDXEN = 808
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_IDXEN_exact = 809
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_OFFEN = 810
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_OFFEN_exact = 811
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_OFFSET = 812
    CEFBS_None, // BUFFER_LOAD_UBYTE_LDS_OFFSET_exact = 813
    CEFBS_None, // BUFFER_LOAD_UBYTE_OFFEN = 814
    CEFBS_None, // BUFFER_LOAD_UBYTE_OFFEN_exact = 815
    CEFBS_None, // BUFFER_LOAD_UBYTE_OFFSET = 816
    CEFBS_None, // BUFFER_LOAD_UBYTE_OFFSET_exact = 817
    CEFBS_None, // BUFFER_LOAD_USHORT_ADDR64 = 818
    CEFBS_None, // BUFFER_LOAD_USHORT_BOTHEN = 819
    CEFBS_None, // BUFFER_LOAD_USHORT_BOTHEN_exact = 820
    CEFBS_None, // BUFFER_LOAD_USHORT_IDXEN = 821
    CEFBS_None, // BUFFER_LOAD_USHORT_IDXEN_exact = 822
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_ADDR64 = 823
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_BOTHEN = 824
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_BOTHEN_exact = 825
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_IDXEN = 826
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_IDXEN_exact = 827
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_OFFEN = 828
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_OFFEN_exact = 829
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_OFFSET = 830
    CEFBS_None, // BUFFER_LOAD_USHORT_LDS_OFFSET_exact = 831
    CEFBS_None, // BUFFER_LOAD_USHORT_OFFEN = 832
    CEFBS_None, // BUFFER_LOAD_USHORT_OFFEN_exact = 833
    CEFBS_None, // BUFFER_LOAD_USHORT_OFFSET = 834
    CEFBS_None, // BUFFER_LOAD_USHORT_OFFSET_exact = 835
    CEFBS_None, // BUFFER_STORE_BYTE_ADDR64 = 836
    CEFBS_None, // BUFFER_STORE_BYTE_BOTHEN = 837
    CEFBS_None, // BUFFER_STORE_BYTE_BOTHEN_exact = 838
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_ADDR64 = 839
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_BOTHEN = 840
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_BOTHEN_exact = 841
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_IDXEN = 842
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_IDXEN_exact = 843
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFEN = 844
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFEN_exact = 845
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFSET = 846
    CEFBS_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFSET_exact = 847
    CEFBS_None, // BUFFER_STORE_BYTE_IDXEN = 848
    CEFBS_None, // BUFFER_STORE_BYTE_IDXEN_exact = 849
    CEFBS_None, // BUFFER_STORE_BYTE_OFFEN = 850
    CEFBS_None, // BUFFER_STORE_BYTE_OFFEN_exact = 851
    CEFBS_None, // BUFFER_STORE_BYTE_OFFSET = 852
    CEFBS_None, // BUFFER_STORE_BYTE_OFFSET_exact = 853
    CEFBS_None, // BUFFER_STORE_DWORDX2_ADDR64 = 854
    CEFBS_None, // BUFFER_STORE_DWORDX2_BOTHEN = 855
    CEFBS_None, // BUFFER_STORE_DWORDX2_BOTHEN_exact = 856
    CEFBS_None, // BUFFER_STORE_DWORDX2_IDXEN = 857
    CEFBS_None, // BUFFER_STORE_DWORDX2_IDXEN_exact = 858
    CEFBS_None, // BUFFER_STORE_DWORDX2_OFFEN = 859
    CEFBS_None, // BUFFER_STORE_DWORDX2_OFFEN_exact = 860
    CEFBS_None, // BUFFER_STORE_DWORDX2_OFFSET = 861
    CEFBS_None, // BUFFER_STORE_DWORDX2_OFFSET_exact = 862
    CEFBS_None, // BUFFER_STORE_DWORDX3_ADDR64 = 863
    CEFBS_None, // BUFFER_STORE_DWORDX3_BOTHEN = 864
    CEFBS_None, // BUFFER_STORE_DWORDX3_BOTHEN_exact = 865
    CEFBS_None, // BUFFER_STORE_DWORDX3_IDXEN = 866
    CEFBS_None, // BUFFER_STORE_DWORDX3_IDXEN_exact = 867
    CEFBS_None, // BUFFER_STORE_DWORDX3_OFFEN = 868
    CEFBS_None, // BUFFER_STORE_DWORDX3_OFFEN_exact = 869
    CEFBS_None, // BUFFER_STORE_DWORDX3_OFFSET = 870
    CEFBS_None, // BUFFER_STORE_DWORDX3_OFFSET_exact = 871
    CEFBS_None, // BUFFER_STORE_DWORDX4_ADDR64 = 872
    CEFBS_None, // BUFFER_STORE_DWORDX4_BOTHEN = 873
    CEFBS_None, // BUFFER_STORE_DWORDX4_BOTHEN_exact = 874
    CEFBS_None, // BUFFER_STORE_DWORDX4_IDXEN = 875
    CEFBS_None, // BUFFER_STORE_DWORDX4_IDXEN_exact = 876
    CEFBS_None, // BUFFER_STORE_DWORDX4_OFFEN = 877
    CEFBS_None, // BUFFER_STORE_DWORDX4_OFFEN_exact = 878
    CEFBS_None, // BUFFER_STORE_DWORDX4_OFFSET = 879
    CEFBS_None, // BUFFER_STORE_DWORDX4_OFFSET_exact = 880
    CEFBS_None, // BUFFER_STORE_DWORD_ADDR64 = 881
    CEFBS_None, // BUFFER_STORE_DWORD_BOTHEN = 882
    CEFBS_None, // BUFFER_STORE_DWORD_BOTHEN_exact = 883
    CEFBS_None, // BUFFER_STORE_DWORD_IDXEN = 884
    CEFBS_None, // BUFFER_STORE_DWORD_IDXEN_exact = 885
    CEFBS_None, // BUFFER_STORE_DWORD_OFFEN = 886
    CEFBS_None, // BUFFER_STORE_DWORD_OFFEN_exact = 887
    CEFBS_None, // BUFFER_STORE_DWORD_OFFSET = 888
    CEFBS_None, // BUFFER_STORE_DWORD_OFFSET_exact = 889
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_ADDR64 = 890
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN = 891
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_exact = 892
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_IDXEN = 893
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_exact = 894
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFEN = 895
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_exact = 896
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFSET = 897
    CEFBS_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_exact = 898
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_ADDR64 = 899
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN = 900
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_exact = 901
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_IDXEN = 902
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_exact = 903
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFEN = 904
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_exact = 905
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFSET = 906
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact = 907
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_ADDR64 = 908
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN = 909
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_exact = 910
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN = 911
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_exact = 912
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN = 913
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_exact = 914
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET = 915
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_exact = 916
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_ADDR64 = 917
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN = 918
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_exact = 919
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_IDXEN = 920
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_exact = 921
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFEN = 922
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_exact = 923
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFSET = 924
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact = 925
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_ADDR64 = 926
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN = 927
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_exact = 928
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN = 929
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_exact = 930
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN = 931
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_exact = 932
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET = 933
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_exact = 934
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_ADDR64 = 935
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_BOTHEN = 936
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_BOTHEN_exact = 937
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_IDXEN = 938
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_IDXEN_exact = 939
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFEN = 940
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFEN_exact = 941
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFSET = 942
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFSET_exact = 943
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_ADDR64 = 944
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN = 945
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_exact = 946
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN = 947
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_exact = 948
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN = 949
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_exact = 950
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET = 951
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact = 952
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_ADDR64 = 953
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_BOTHEN = 954
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_BOTHEN_exact = 955
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_IDXEN = 956
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_IDXEN_exact = 957
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFEN = 958
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFEN_exact = 959
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFSET = 960
    CEFBS_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFSET_exact = 961
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_ADDR64 = 962
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN = 963
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_exact = 964
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN = 965
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_exact = 966
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN = 967
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_exact = 968
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET = 969
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_exact = 970
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_ADDR64 = 971
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_BOTHEN = 972
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact = 973
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_IDXEN = 974
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_IDXEN_exact = 975
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_OFFEN = 976
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_OFFEN_exact = 977
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_OFFSET = 978
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZW_OFFSET_exact = 979
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_ADDR64 = 980
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_BOTHEN = 981
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_exact = 982
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_IDXEN = 983
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_IDXEN_exact = 984
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_OFFEN = 985
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_OFFEN_exact = 986
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_OFFSET = 987
    CEFBS_None, // BUFFER_STORE_FORMAT_XYZ_OFFSET_exact = 988
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_ADDR64 = 989
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_BOTHEN = 990
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_BOTHEN_exact = 991
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_IDXEN = 992
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_IDXEN_exact = 993
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_OFFEN = 994
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_OFFEN_exact = 995
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_OFFSET = 996
    CEFBS_None, // BUFFER_STORE_FORMAT_XY_OFFSET_exact = 997
    CEFBS_None, // BUFFER_STORE_FORMAT_X_ADDR64 = 998
    CEFBS_None, // BUFFER_STORE_FORMAT_X_BOTHEN = 999
    CEFBS_None, // BUFFER_STORE_FORMAT_X_BOTHEN_exact = 1000
    CEFBS_None, // BUFFER_STORE_FORMAT_X_IDXEN = 1001
    CEFBS_None, // BUFFER_STORE_FORMAT_X_IDXEN_exact = 1002
    CEFBS_None, // BUFFER_STORE_FORMAT_X_OFFEN = 1003
    CEFBS_None, // BUFFER_STORE_FORMAT_X_OFFEN_exact = 1004
    CEFBS_None, // BUFFER_STORE_FORMAT_X_OFFSET = 1005
    CEFBS_None, // BUFFER_STORE_FORMAT_X_OFFSET_exact = 1006
    CEFBS_isGFX8GFX9, // BUFFER_STORE_LDS_DWORD = 1007
    CEFBS_None, // BUFFER_STORE_SHORT_ADDR64 = 1008
    CEFBS_None, // BUFFER_STORE_SHORT_BOTHEN = 1009
    CEFBS_None, // BUFFER_STORE_SHORT_BOTHEN_exact = 1010
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_ADDR64 = 1011
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_BOTHEN = 1012
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_BOTHEN_exact = 1013
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_IDXEN = 1014
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_IDXEN_exact = 1015
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFEN = 1016
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFEN_exact = 1017
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFSET = 1018
    CEFBS_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFSET_exact = 1019
    CEFBS_None, // BUFFER_STORE_SHORT_IDXEN = 1020
    CEFBS_None, // BUFFER_STORE_SHORT_IDXEN_exact = 1021
    CEFBS_None, // BUFFER_STORE_SHORT_OFFEN = 1022
    CEFBS_None, // BUFFER_STORE_SHORT_OFFEN_exact = 1023
    CEFBS_None, // BUFFER_STORE_SHORT_OFFSET = 1024
    CEFBS_None, // BUFFER_STORE_SHORT_OFFSET_exact = 1025
    CEFBS_None, // BUFFER_WBINVL1 = 1026
    CEFBS_isGFX6, // BUFFER_WBINVL1_SC = 1027
    CEFBS_isGFX7Plus, // BUFFER_WBINVL1_VOL = 1028
    CEFBS_None, // DS_ADD_F32 = 1029
    CEFBS_None, // DS_ADD_F32_gfx9 = 1030
    CEFBS_None, // DS_ADD_RTN_F32 = 1031
    CEFBS_None, // DS_ADD_RTN_F32_gfx9 = 1032
    CEFBS_None, // DS_ADD_RTN_U32 = 1033
    CEFBS_None, // DS_ADD_RTN_U32_gfx9 = 1034
    CEFBS_None, // DS_ADD_RTN_U64 = 1035
    CEFBS_None, // DS_ADD_RTN_U64_gfx9 = 1036
    CEFBS_isGFX8Plus, // DS_ADD_SRC2_F32 = 1037
    CEFBS_None, // DS_ADD_SRC2_U32 = 1038
    CEFBS_None, // DS_ADD_SRC2_U64 = 1039
    CEFBS_None, // DS_ADD_U32 = 1040
    CEFBS_None, // DS_ADD_U32_gfx9 = 1041
    CEFBS_None, // DS_ADD_U64 = 1042
    CEFBS_None, // DS_ADD_U64_gfx9 = 1043
    CEFBS_None, // DS_AND_B32 = 1044
    CEFBS_None, // DS_AND_B32_gfx9 = 1045
    CEFBS_None, // DS_AND_B64 = 1046
    CEFBS_None, // DS_AND_B64_gfx9 = 1047
    CEFBS_None, // DS_AND_RTN_B32 = 1048
    CEFBS_None, // DS_AND_RTN_B32_gfx9 = 1049
    CEFBS_None, // DS_AND_RTN_B64 = 1050
    CEFBS_None, // DS_AND_RTN_B64_gfx9 = 1051
    CEFBS_None, // DS_AND_SRC2_B32 = 1052
    CEFBS_None, // DS_AND_SRC2_B64 = 1053
    CEFBS_None, // DS_APPEND = 1054
    CEFBS_isGFX8Plus, // DS_BPERMUTE_B32 = 1055
    CEFBS_None, // DS_CMPST_B32 = 1056
    CEFBS_None, // DS_CMPST_B32_gfx9 = 1057
    CEFBS_None, // DS_CMPST_B64 = 1058
    CEFBS_None, // DS_CMPST_B64_gfx9 = 1059
    CEFBS_None, // DS_CMPST_F32 = 1060
    CEFBS_None, // DS_CMPST_F32_gfx9 = 1061
    CEFBS_None, // DS_CMPST_F64 = 1062
    CEFBS_None, // DS_CMPST_F64_gfx9 = 1063
    CEFBS_None, // DS_CMPST_RTN_B32 = 1064
    CEFBS_None, // DS_CMPST_RTN_B32_gfx9 = 1065
    CEFBS_None, // DS_CMPST_RTN_B64 = 1066
    CEFBS_None, // DS_CMPST_RTN_B64_gfx9 = 1067
    CEFBS_None, // DS_CMPST_RTN_F32 = 1068
    CEFBS_None, // DS_CMPST_RTN_F32_gfx9 = 1069
    CEFBS_None, // DS_CMPST_RTN_F64 = 1070
    CEFBS_None, // DS_CMPST_RTN_F64_gfx9 = 1071
    CEFBS_isGFX7Plus, // DS_CONDXCHG32_RTN_B64 = 1072
    CEFBS_isGFX7Plus, // DS_CONDXCHG32_RTN_B64_gfx9 = 1073
    CEFBS_None, // DS_CONSUME = 1074
    CEFBS_None, // DS_DEC_RTN_U32 = 1075
    CEFBS_None, // DS_DEC_RTN_U32_gfx9 = 1076
    CEFBS_None, // DS_DEC_RTN_U64 = 1077
    CEFBS_None, // DS_DEC_RTN_U64_gfx9 = 1078
    CEFBS_None, // DS_DEC_SRC2_U32 = 1079
    CEFBS_None, // DS_DEC_SRC2_U64 = 1080
    CEFBS_None, // DS_DEC_U32 = 1081
    CEFBS_None, // DS_DEC_U32_gfx9 = 1082
    CEFBS_None, // DS_DEC_U64 = 1083
    CEFBS_None, // DS_DEC_U64_gfx9 = 1084
    CEFBS_None, // DS_GWS_BARRIER = 1085
    CEFBS_None, // DS_GWS_INIT = 1086
    CEFBS_None, // DS_GWS_SEMA_BR = 1087
    CEFBS_None, // DS_GWS_SEMA_P = 1088
    CEFBS_isGFX7Plus, // DS_GWS_SEMA_RELEASE_ALL = 1089
    CEFBS_None, // DS_GWS_SEMA_V = 1090
    CEFBS_None, // DS_INC_RTN_U32 = 1091
    CEFBS_None, // DS_INC_RTN_U32_gfx9 = 1092
    CEFBS_None, // DS_INC_RTN_U64 = 1093
    CEFBS_None, // DS_INC_RTN_U64_gfx9 = 1094
    CEFBS_None, // DS_INC_SRC2_U32 = 1095
    CEFBS_None, // DS_INC_SRC2_U64 = 1096
    CEFBS_None, // DS_INC_U32 = 1097
    CEFBS_None, // DS_INC_U32_gfx9 = 1098
    CEFBS_None, // DS_INC_U64 = 1099
    CEFBS_None, // DS_INC_U64_gfx9 = 1100
    CEFBS_None, // DS_MAX_F32 = 1101
    CEFBS_None, // DS_MAX_F32_gfx9 = 1102
    CEFBS_None, // DS_MAX_F64 = 1103
    CEFBS_None, // DS_MAX_F64_gfx9 = 1104
    CEFBS_None, // DS_MAX_I32 = 1105
    CEFBS_None, // DS_MAX_I32_gfx9 = 1106
    CEFBS_None, // DS_MAX_I64 = 1107
    CEFBS_None, // DS_MAX_I64_gfx9 = 1108
    CEFBS_None, // DS_MAX_RTN_F32 = 1109
    CEFBS_None, // DS_MAX_RTN_F32_gfx9 = 1110
    CEFBS_None, // DS_MAX_RTN_F64 = 1111
    CEFBS_None, // DS_MAX_RTN_F64_gfx9 = 1112
    CEFBS_None, // DS_MAX_RTN_I32 = 1113
    CEFBS_None, // DS_MAX_RTN_I32_gfx9 = 1114
    CEFBS_None, // DS_MAX_RTN_I64 = 1115
    CEFBS_None, // DS_MAX_RTN_I64_gfx9 = 1116
    CEFBS_None, // DS_MAX_RTN_U32 = 1117
    CEFBS_None, // DS_MAX_RTN_U32_gfx9 = 1118
    CEFBS_None, // DS_MAX_RTN_U64 = 1119
    CEFBS_None, // DS_MAX_RTN_U64_gfx9 = 1120
    CEFBS_None, // DS_MAX_SRC2_F32 = 1121
    CEFBS_None, // DS_MAX_SRC2_F64 = 1122
    CEFBS_None, // DS_MAX_SRC2_I32 = 1123
    CEFBS_None, // DS_MAX_SRC2_I64 = 1124
    CEFBS_None, // DS_MAX_SRC2_U32 = 1125
    CEFBS_None, // DS_MAX_SRC2_U64 = 1126
    CEFBS_None, // DS_MAX_U32 = 1127
    CEFBS_None, // DS_MAX_U32_gfx9 = 1128
    CEFBS_None, // DS_MAX_U64 = 1129
    CEFBS_None, // DS_MAX_U64_gfx9 = 1130
    CEFBS_None, // DS_MIN_F32 = 1131
    CEFBS_None, // DS_MIN_F32_gfx9 = 1132
    CEFBS_None, // DS_MIN_F64 = 1133
    CEFBS_None, // DS_MIN_F64_gfx9 = 1134
    CEFBS_None, // DS_MIN_I32 = 1135
    CEFBS_None, // DS_MIN_I32_gfx9 = 1136
    CEFBS_None, // DS_MIN_I64 = 1137
    CEFBS_None, // DS_MIN_I64_gfx9 = 1138
    CEFBS_None, // DS_MIN_RTN_F32 = 1139
    CEFBS_None, // DS_MIN_RTN_F32_gfx9 = 1140
    CEFBS_None, // DS_MIN_RTN_F64 = 1141
    CEFBS_None, // DS_MIN_RTN_F64_gfx9 = 1142
    CEFBS_None, // DS_MIN_RTN_I32 = 1143
    CEFBS_None, // DS_MIN_RTN_I32_gfx9 = 1144
    CEFBS_None, // DS_MIN_RTN_I64 = 1145
    CEFBS_None, // DS_MIN_RTN_I64_gfx9 = 1146
    CEFBS_None, // DS_MIN_RTN_U32 = 1147
    CEFBS_None, // DS_MIN_RTN_U32_gfx9 = 1148
    CEFBS_None, // DS_MIN_RTN_U64 = 1149
    CEFBS_None, // DS_MIN_RTN_U64_gfx9 = 1150
    CEFBS_None, // DS_MIN_SRC2_F32 = 1151
    CEFBS_None, // DS_MIN_SRC2_F64 = 1152
    CEFBS_None, // DS_MIN_SRC2_I32 = 1153
    CEFBS_None, // DS_MIN_SRC2_I64 = 1154
    CEFBS_None, // DS_MIN_SRC2_U32 = 1155
    CEFBS_None, // DS_MIN_SRC2_U64 = 1156
    CEFBS_None, // DS_MIN_U32 = 1157
    CEFBS_None, // DS_MIN_U32_gfx9 = 1158
    CEFBS_None, // DS_MIN_U64 = 1159
    CEFBS_None, // DS_MIN_U64_gfx9 = 1160
    CEFBS_None, // DS_MSKOR_B32 = 1161
    CEFBS_None, // DS_MSKOR_B32_gfx9 = 1162
    CEFBS_None, // DS_MSKOR_B64 = 1163
    CEFBS_None, // DS_MSKOR_B64_gfx9 = 1164
    CEFBS_None, // DS_MSKOR_RTN_B32 = 1165
    CEFBS_None, // DS_MSKOR_RTN_B32_gfx9 = 1166
    CEFBS_None, // DS_MSKOR_RTN_B64 = 1167
    CEFBS_None, // DS_MSKOR_RTN_B64_gfx9 = 1168
    CEFBS_isGFX7Plus, // DS_NOP = 1169
    CEFBS_None, // DS_ORDERED_COUNT = 1170
    CEFBS_None, // DS_OR_B32 = 1171
    CEFBS_None, // DS_OR_B32_gfx9 = 1172
    CEFBS_None, // DS_OR_B64 = 1173
    CEFBS_None, // DS_OR_B64_gfx9 = 1174
    CEFBS_None, // DS_OR_RTN_B32 = 1175
    CEFBS_None, // DS_OR_RTN_B32_gfx9 = 1176
    CEFBS_None, // DS_OR_RTN_B64 = 1177
    CEFBS_None, // DS_OR_RTN_B64_gfx9 = 1178
    CEFBS_None, // DS_OR_SRC2_B32 = 1179
    CEFBS_None, // DS_OR_SRC2_B64 = 1180
    CEFBS_isGFX8Plus, // DS_PERMUTE_B32 = 1181
    CEFBS_None, // DS_READ2ST64_B32 = 1182
    CEFBS_None, // DS_READ2ST64_B32_gfx9 = 1183
    CEFBS_None, // DS_READ2ST64_B64 = 1184
    CEFBS_None, // DS_READ2ST64_B64_gfx9 = 1185
    CEFBS_None, // DS_READ2_B32 = 1186
    CEFBS_None, // DS_READ2_B32_gfx9 = 1187
    CEFBS_None, // DS_READ2_B64 = 1188
    CEFBS_None, // DS_READ2_B64_gfx9 = 1189
    CEFBS_HasDSAddTid, // DS_READ_ADDTID_B32 = 1190
    CEFBS_isGFX7Plus, // DS_READ_B128 = 1191
    CEFBS_isGFX7Plus, // DS_READ_B128_gfx9 = 1192
    CEFBS_None, // DS_READ_B32 = 1193
    CEFBS_None, // DS_READ_B32_gfx9 = 1194
    CEFBS_None, // DS_READ_B64 = 1195
    CEFBS_None, // DS_READ_B64_gfx9 = 1196
    CEFBS_isGFX7Plus, // DS_READ_B96 = 1197
    CEFBS_isGFX7Plus, // DS_READ_B96_gfx9 = 1198
    CEFBS_None, // DS_READ_I16 = 1199
    CEFBS_None, // DS_READ_I16_gfx9 = 1200
    CEFBS_None, // DS_READ_I8 = 1201
    CEFBS_HasD16LoadStore, // DS_READ_I8_D16 = 1202
    CEFBS_HasD16LoadStore, // DS_READ_I8_D16_HI = 1203
    CEFBS_None, // DS_READ_I8_gfx9 = 1204
    CEFBS_None, // DS_READ_U16 = 1205
    CEFBS_HasD16LoadStore, // DS_READ_U16_D16 = 1206
    CEFBS_HasD16LoadStore, // DS_READ_U16_D16_HI = 1207
    CEFBS_None, // DS_READ_U16_gfx9 = 1208
    CEFBS_None, // DS_READ_U8 = 1209
    CEFBS_HasD16LoadStore, // DS_READ_U8_D16 = 1210
    CEFBS_HasD16LoadStore, // DS_READ_U8_D16_HI = 1211
    CEFBS_None, // DS_READ_U8_gfx9 = 1212
    CEFBS_None, // DS_RSUB_RTN_U32 = 1213
    CEFBS_None, // DS_RSUB_RTN_U32_gfx9 = 1214
    CEFBS_None, // DS_RSUB_RTN_U64 = 1215
    CEFBS_None, // DS_RSUB_RTN_U64_gfx9 = 1216
    CEFBS_None, // DS_RSUB_SRC2_U32 = 1217
    CEFBS_None, // DS_RSUB_SRC2_U64 = 1218
    CEFBS_None, // DS_RSUB_U32 = 1219
    CEFBS_None, // DS_RSUB_U32_gfx9 = 1220
    CEFBS_None, // DS_RSUB_U64 = 1221
    CEFBS_None, // DS_RSUB_U64_gfx9 = 1222
    CEFBS_None, // DS_SUB_RTN_U32 = 1223
    CEFBS_None, // DS_SUB_RTN_U32_gfx9 = 1224
    CEFBS_None, // DS_SUB_RTN_U64 = 1225
    CEFBS_None, // DS_SUB_RTN_U64_gfx9 = 1226
    CEFBS_None, // DS_SUB_SRC2_U32 = 1227
    CEFBS_None, // DS_SUB_SRC2_U64 = 1228
    CEFBS_None, // DS_SUB_U32 = 1229
    CEFBS_None, // DS_SUB_U32_gfx9 = 1230
    CEFBS_None, // DS_SUB_U64 = 1231
    CEFBS_None, // DS_SUB_U64_gfx9 = 1232
    CEFBS_None, // DS_SWIZZLE_B32 = 1233
    CEFBS_isGFX7Plus, // DS_WRAP_RTN_B32 = 1234
    CEFBS_isGFX7Plus, // DS_WRAP_RTN_B32_gfx9 = 1235
    CEFBS_None, // DS_WRITE2ST64_B32 = 1236
    CEFBS_None, // DS_WRITE2ST64_B32_gfx9 = 1237
    CEFBS_None, // DS_WRITE2ST64_B64 = 1238
    CEFBS_None, // DS_WRITE2ST64_B64_gfx9 = 1239
    CEFBS_None, // DS_WRITE2_B32 = 1240
    CEFBS_None, // DS_WRITE2_B32_gfx9 = 1241
    CEFBS_None, // DS_WRITE2_B64 = 1242
    CEFBS_None, // DS_WRITE2_B64_gfx9 = 1243
    CEFBS_HasDSAddTid, // DS_WRITE_ADDTID_B32 = 1244
    CEFBS_isGFX7Plus, // DS_WRITE_B128 = 1245
    CEFBS_isGFX7Plus, // DS_WRITE_B128_gfx9 = 1246
    CEFBS_None, // DS_WRITE_B16 = 1247
    CEFBS_HasD16LoadStore, // DS_WRITE_B16_D16_HI = 1248
    CEFBS_None, // DS_WRITE_B16_gfx9 = 1249
    CEFBS_None, // DS_WRITE_B32 = 1250
    CEFBS_None, // DS_WRITE_B32_gfx9 = 1251
    CEFBS_None, // DS_WRITE_B64 = 1252
    CEFBS_None, // DS_WRITE_B64_gfx9 = 1253
    CEFBS_None, // DS_WRITE_B8 = 1254
    CEFBS_HasD16LoadStore, // DS_WRITE_B8_D16_HI = 1255
    CEFBS_None, // DS_WRITE_B8_gfx9 = 1256
    CEFBS_isGFX7Plus, // DS_WRITE_B96 = 1257
    CEFBS_isGFX7Plus, // DS_WRITE_B96_gfx9 = 1258
    CEFBS_None, // DS_WRITE_SRC2_B32 = 1259
    CEFBS_None, // DS_WRITE_SRC2_B64 = 1260
    CEFBS_None, // DS_WRXCHG2ST64_RTN_B32 = 1261
    CEFBS_None, // DS_WRXCHG2ST64_RTN_B32_gfx9 = 1262
    CEFBS_None, // DS_WRXCHG2ST64_RTN_B64 = 1263
    CEFBS_None, // DS_WRXCHG2ST64_RTN_B64_gfx9 = 1264
    CEFBS_None, // DS_WRXCHG2_RTN_B32 = 1265
    CEFBS_None, // DS_WRXCHG2_RTN_B32_gfx9 = 1266
    CEFBS_None, // DS_WRXCHG2_RTN_B64 = 1267
    CEFBS_None, // DS_WRXCHG2_RTN_B64_gfx9 = 1268
    CEFBS_None, // DS_WRXCHG_RTN_B32 = 1269
    CEFBS_None, // DS_WRXCHG_RTN_B32_gfx9 = 1270
    CEFBS_None, // DS_WRXCHG_RTN_B64 = 1271
    CEFBS_None, // DS_WRXCHG_RTN_B64_gfx9 = 1272
    CEFBS_None, // DS_XOR_B32 = 1273
    CEFBS_None, // DS_XOR_B32_gfx9 = 1274
    CEFBS_None, // DS_XOR_B64 = 1275
    CEFBS_None, // DS_XOR_B64_gfx9 = 1276
    CEFBS_None, // DS_XOR_RTN_B32 = 1277
    CEFBS_None, // DS_XOR_RTN_B32_gfx9 = 1278
    CEFBS_None, // DS_XOR_RTN_B64 = 1279
    CEFBS_None, // DS_XOR_RTN_B64_gfx9 = 1280
    CEFBS_None, // DS_XOR_SRC2_B32 = 1281
    CEFBS_None, // DS_XOR_SRC2_B64 = 1282
    CEFBS_None, // ENTER_WWM = 1283
    CEFBS_None, // EXIT_WWM = 1284
    CEFBS_None, // EXP = 1285
    CEFBS_None, // EXP_DONE = 1286
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_ADD = 1287
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_RTN = 1288
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2 = 1289
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_RTN = 1290
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_AND = 1291
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_AND_RTN = 1292
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2 = 1293
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_RTN = 1294
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP = 1295
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_RTN = 1296
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2 = 1297
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_RTN = 1298
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_DEC = 1299
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_RTN = 1300
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2 = 1301
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_RTN = 1302
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP = 1303
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_RTN = 1304
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2 = 1305
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2_RTN = 1306
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMAX = 1307
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMAX_RTN = 1308
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2 = 1309
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2_RTN = 1310
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMIN = 1311
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMIN_RTN = 1312
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2 = 1313
    CEFBS_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2_RTN = 1314
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_INC = 1315
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_INC_RTN = 1316
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2 = 1317
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_RTN = 1318
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_OR = 1319
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_OR_RTN = 1320
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2 = 1321
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_RTN = 1322
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX = 1323
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_RTN = 1324
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2 = 1325
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_RTN = 1326
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN = 1327
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_RTN = 1328
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2 = 1329
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_RTN = 1330
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SUB = 1331
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_RTN = 1332
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2 = 1333
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_RTN = 1334
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP = 1335
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_RTN = 1336
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2 = 1337
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_RTN = 1338
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX = 1339
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_RTN = 1340
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2 = 1341
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_RTN = 1342
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN = 1343
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_RTN = 1344
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2 = 1345
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_RTN = 1346
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_XOR = 1347
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_RTN = 1348
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2 = 1349
    CEFBS_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_RTN = 1350
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_DWORD = 1351
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_DWORDX2 = 1352
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_DWORDX3 = 1353
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_DWORDX4 = 1354
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_SBYTE = 1355
    CEFBS_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16 = 1356
    CEFBS_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16_HI = 1357
    CEFBS_HasD16LoadStore, // FLAT_LOAD_SHORT_D16 = 1358
    CEFBS_HasD16LoadStore, // FLAT_LOAD_SHORT_D16_HI = 1359
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_SSHORT = 1360
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_UBYTE = 1361
    CEFBS_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16 = 1362
    CEFBS_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16_HI = 1363
    CEFBS_HasFlatAddressSpace, // FLAT_LOAD_USHORT = 1364
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_BYTE = 1365
    CEFBS_HasD16LoadStore, // FLAT_STORE_BYTE_D16_HI = 1366
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_DWORD = 1367
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_DWORDX2 = 1368
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_DWORDX3 = 1369
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_DWORDX4 = 1370
    CEFBS_HasFlatAddressSpace, // FLAT_STORE_SHORT = 1371
    CEFBS_HasD16LoadStore, // FLAT_STORE_SHORT_D16_HI = 1372
    CEFBS_None, // GET_GROUPSTATICSIZE = 1373
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD = 1374
    CEFBS_HasAtomicFaddInsts, // GLOBAL_ATOMIC_ADD_F32 = 1375
    CEFBS_HasAtomicFaddInsts, // GLOBAL_ATOMIC_ADD_F32_SADDR = 1376
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_RTN = 1377
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR = 1378
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR_RTN = 1379
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2 = 1380
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_RTN = 1381
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR = 1382
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR_RTN = 1383
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND = 1384
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_RTN = 1385
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR = 1386
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR_RTN = 1387
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2 = 1388
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_RTN = 1389
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR = 1390
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR_RTN = 1391
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP = 1392
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_RTN = 1393
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR = 1394
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN = 1395
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2 = 1396
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_RTN = 1397
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR = 1398
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN = 1399
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC = 1400
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_RTN = 1401
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR = 1402
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR_RTN = 1403
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2 = 1404
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_RTN = 1405
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR = 1406
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR_RTN = 1407
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP = 1408
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_RTN = 1409
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_SADDR = 1410
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN = 1411
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2 = 1412
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_RTN = 1413
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR = 1414
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN = 1415
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX = 1416
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_RTN = 1417
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_SADDR = 1418
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_SADDR_RTN = 1419
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2 = 1420
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_RTN = 1421
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_SADDR = 1422
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN = 1423
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN = 1424
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_RTN = 1425
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_SADDR = 1426
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_SADDR_RTN = 1427
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2 = 1428
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_RTN = 1429
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_SADDR = 1430
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN = 1431
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC = 1432
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_RTN = 1433
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR = 1434
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR_RTN = 1435
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2 = 1436
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_RTN = 1437
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR = 1438
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR_RTN = 1439
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR = 1440
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_RTN = 1441
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR = 1442
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR_RTN = 1443
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2 = 1444
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_RTN = 1445
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR = 1446
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR_RTN = 1447
    CEFBS_HasAtomicFaddInsts, // GLOBAL_ATOMIC_PK_ADD_F16 = 1448
    CEFBS_HasAtomicFaddInsts, // GLOBAL_ATOMIC_PK_ADD_F16_SADDR = 1449
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX = 1450
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_RTN = 1451
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR = 1452
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR_RTN = 1453
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2 = 1454
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_RTN = 1455
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR = 1456
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN = 1457
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN = 1458
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_RTN = 1459
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR = 1460
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR_RTN = 1461
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2 = 1462
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_RTN = 1463
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR = 1464
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN = 1465
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB = 1466
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_RTN = 1467
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR = 1468
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR_RTN = 1469
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2 = 1470
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_RTN = 1471
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR = 1472
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR_RTN = 1473
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP = 1474
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_RTN = 1475
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR = 1476
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR_RTN = 1477
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2 = 1478
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_RTN = 1479
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR = 1480
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN = 1481
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX = 1482
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_RTN = 1483
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR = 1484
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR_RTN = 1485
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2 = 1486
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_RTN = 1487
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR = 1488
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN = 1489
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN = 1490
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_RTN = 1491
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR = 1492
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR_RTN = 1493
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2 = 1494
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_RTN = 1495
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR = 1496
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN = 1497
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR = 1498
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_RTN = 1499
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR = 1500
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR_RTN = 1501
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2 = 1502
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_RTN = 1503
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR = 1504
    CEFBS_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR_RTN = 1505
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD = 1506
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2 = 1507
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2_SADDR = 1508
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3 = 1509
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3_SADDR = 1510
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4 = 1511
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4_SADDR = 1512
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD_SADDR = 1513
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE = 1514
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16 = 1515
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI = 1516
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI_SADDR = 1517
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_SADDR = 1518
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_SADDR = 1519
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16 = 1520
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI = 1521
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI_SADDR = 1522
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_SADDR = 1523
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT = 1524
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT_SADDR = 1525
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE = 1526
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16 = 1527
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI = 1528
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI_SADDR = 1529
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_SADDR = 1530
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_SADDR = 1531
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT = 1532
    CEFBS_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT_SADDR = 1533
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE = 1534
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI = 1535
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI_SADDR = 1536
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_SADDR = 1537
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD = 1538
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2 = 1539
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2_SADDR = 1540
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3 = 1541
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3_SADDR = 1542
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4 = 1543
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4_SADDR = 1544
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD_SADDR = 1545
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT = 1546
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI = 1547
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI_SADDR = 1548
    CEFBS_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_SADDR = 1549
    CEFBS_None, // G_AMDGPU_ATOMIC_CMPXCHG = 1550
    CEFBS_None, // G_AMDGPU_ATOMIC_DEC = 1551
    CEFBS_None, // G_AMDGPU_ATOMIC_INC = 1552
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_ADD = 1553
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_AND = 1554
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_CMPSWAP = 1555
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_DEC = 1556
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_INC = 1557
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_OR = 1558
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_SMAX = 1559
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_SMIN = 1560
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_SUB = 1561
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_SWAP = 1562
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_UMAX = 1563
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_UMIN = 1564
    CEFBS_None, // G_AMDGPU_BUFFER_ATOMIC_XOR = 1565
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD = 1566
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_FORMAT = 1567
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_FORMAT_D16 = 1568
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_SBYTE = 1569
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_SSHORT = 1570
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_UBYTE = 1571
    CEFBS_None, // G_AMDGPU_BUFFER_LOAD_USHORT = 1572
    CEFBS_None, // G_AMDGPU_BUFFER_STORE = 1573
    CEFBS_None, // G_AMDGPU_BUFFER_STORE_BYTE = 1574
    CEFBS_None, // G_AMDGPU_BUFFER_STORE_FORMAT = 1575
    CEFBS_None, // G_AMDGPU_BUFFER_STORE_FORMAT_D16 = 1576
    CEFBS_None, // G_AMDGPU_BUFFER_STORE_SHORT = 1577
    CEFBS_None, // G_AMDGPU_FFBH_U32 = 1578
    CEFBS_None, // G_AMDGPU_FMAX_LEGACY = 1579
    CEFBS_None, // G_AMDGPU_FMIN_LEGACY = 1580
    CEFBS_None, // G_AMDGPU_RCP_IFLAG = 1581
    CEFBS_None, // G_AMDGPU_S_BUFFER_LOAD = 1582
    CEFBS_None, // G_AMDGPU_TBUFFER_LOAD_FORMAT = 1583
    CEFBS_None, // G_AMDGPU_TBUFFER_LOAD_FORMAT_D16 = 1584
    CEFBS_None, // G_AMDGPU_TBUFFER_STORE_FORMAT = 1585
    CEFBS_None, // G_AMDGPU_TBUFFER_STORE_FORMAT_D16 = 1586
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD = 1587
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2 = 1588
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2_SADDR = 1589
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3 = 1590
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3_SADDR = 1591
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4 = 1592
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4_SADDR = 1593
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD_SADDR = 1594
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE = 1595
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16 = 1596
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI = 1597
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI_SADDR = 1598
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_SADDR = 1599
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_SADDR = 1600
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16 = 1601
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI = 1602
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI_SADDR = 1603
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_SADDR = 1604
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT = 1605
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT_SADDR = 1606
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE = 1607
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16 = 1608
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI = 1609
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI_SADDR = 1610
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_SADDR = 1611
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_SADDR = 1612
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT = 1613
    CEFBS_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT_SADDR = 1614
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_BYTE = 1615
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI = 1616
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI_SADDR = 1617
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_SADDR = 1618
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORD = 1619
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2 = 1620
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2_SADDR = 1621
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3 = 1622
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3_SADDR = 1623
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4 = 1624
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4_SADDR = 1625
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_DWORD_SADDR = 1626
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_SHORT = 1627
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI = 1628
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI_SADDR = 1629
    CEFBS_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_SADDR = 1630
    CEFBS_None, // SI_BR_UNDEF = 1631
    CEFBS_None, // SI_CALL = 1632
    CEFBS_None, // SI_CALL_ISEL = 1633
    CEFBS_None, // SI_ELSE = 1634
    CEFBS_None, // SI_END_CF = 1635
    CEFBS_None, // SI_IF = 1636
    CEFBS_None, // SI_IF_BREAK = 1637
    CEFBS_None, // SI_ILLEGAL_COPY = 1638
    CEFBS_None, // SI_INDIRECT_DST_V1 = 1639
    CEFBS_None, // SI_INDIRECT_DST_V16 = 1640
    CEFBS_None, // SI_INDIRECT_DST_V2 = 1641
    CEFBS_None, // SI_INDIRECT_DST_V4 = 1642
    CEFBS_None, // SI_INDIRECT_DST_V8 = 1643
    CEFBS_None, // SI_INDIRECT_SRC_V1 = 1644
    CEFBS_None, // SI_INDIRECT_SRC_V16 = 1645
    CEFBS_None, // SI_INDIRECT_SRC_V2 = 1646
    CEFBS_None, // SI_INDIRECT_SRC_V4 = 1647
    CEFBS_None, // SI_INDIRECT_SRC_V8 = 1648
    CEFBS_isWave64, // SI_INIT_EXEC = 1649
    CEFBS_None, // SI_INIT_EXEC_FROM_INPUT = 1650
    CEFBS_isWave32, // SI_INIT_EXEC_LO = 1651
    CEFBS_None, // SI_INIT_M0 = 1652
    CEFBS_None, // SI_KILL_F32_COND_IMM_PSEUDO = 1653
    CEFBS_None, // SI_KILL_F32_COND_IMM_TERMINATOR = 1654
    CEFBS_None, // SI_KILL_I1_PSEUDO = 1655
    CEFBS_None, // SI_KILL_I1_TERMINATOR = 1656
    CEFBS_None, // SI_LOOP = 1657
    CEFBS_None, // SI_MASKED_UNREACHABLE = 1658
    CEFBS_None, // SI_MASK_BRANCH = 1659
    CEFBS_None, // SI_NON_UNIFORM_BRCOND_PSEUDO = 1660
    CEFBS_None, // SI_PC_ADD_REL_OFFSET = 1661
    CEFBS_None, // SI_PS_LIVE = 1662
    CEFBS_None, // SI_RETURN = 1663
    CEFBS_None, // SI_RETURN_TO_EPILOG = 1664
    CEFBS_None, // SI_SPILL_A1024_RESTORE = 1665
    CEFBS_None, // SI_SPILL_A1024_SAVE = 1666
    CEFBS_None, // SI_SPILL_A128_RESTORE = 1667
    CEFBS_None, // SI_SPILL_A128_SAVE = 1668
    CEFBS_None, // SI_SPILL_A32_RESTORE = 1669
    CEFBS_None, // SI_SPILL_A32_SAVE = 1670
    CEFBS_None, // SI_SPILL_A512_RESTORE = 1671
    CEFBS_None, // SI_SPILL_A512_SAVE = 1672
    CEFBS_None, // SI_SPILL_A64_RESTORE = 1673
    CEFBS_None, // SI_SPILL_A64_SAVE = 1674
    CEFBS_None, // SI_SPILL_S1024_RESTORE = 1675
    CEFBS_None, // SI_SPILL_S1024_SAVE = 1676
    CEFBS_None, // SI_SPILL_S128_RESTORE = 1677
    CEFBS_None, // SI_SPILL_S128_SAVE = 1678
    CEFBS_None, // SI_SPILL_S160_RESTORE = 1679
    CEFBS_None, // SI_SPILL_S160_SAVE = 1680
    CEFBS_None, // SI_SPILL_S256_RESTORE = 1681
    CEFBS_None, // SI_SPILL_S256_SAVE = 1682
    CEFBS_None, // SI_SPILL_S32_RESTORE = 1683
    CEFBS_None, // SI_SPILL_S32_SAVE = 1684
    CEFBS_None, // SI_SPILL_S512_RESTORE = 1685
    CEFBS_None, // SI_SPILL_S512_SAVE = 1686
    CEFBS_None, // SI_SPILL_S64_RESTORE = 1687
    CEFBS_None, // SI_SPILL_S64_SAVE = 1688
    CEFBS_None, // SI_SPILL_S96_RESTORE = 1689
    CEFBS_None, // SI_SPILL_S96_SAVE = 1690
    CEFBS_None, // SI_SPILL_V1024_RESTORE = 1691
    CEFBS_None, // SI_SPILL_V1024_SAVE = 1692
    CEFBS_None, // SI_SPILL_V128_RESTORE = 1693
    CEFBS_None, // SI_SPILL_V128_SAVE = 1694
    CEFBS_None, // SI_SPILL_V160_RESTORE = 1695
    CEFBS_None, // SI_SPILL_V160_SAVE = 1696
    CEFBS_None, // SI_SPILL_V256_RESTORE = 1697
    CEFBS_None, // SI_SPILL_V256_SAVE = 1698
    CEFBS_None, // SI_SPILL_V32_RESTORE = 1699
    CEFBS_None, // SI_SPILL_V32_SAVE = 1700
    CEFBS_None, // SI_SPILL_V512_RESTORE = 1701
    CEFBS_None, // SI_SPILL_V512_SAVE = 1702
    CEFBS_None, // SI_SPILL_V64_RESTORE = 1703
    CEFBS_None, // SI_SPILL_V64_SAVE = 1704
    CEFBS_None, // SI_SPILL_V96_RESTORE = 1705
    CEFBS_None, // SI_SPILL_V96_SAVE = 1706
    CEFBS_None, // SI_TCRETURN = 1707
    CEFBS_None, // SOFT_WQM = 1708
    CEFBS_None, // S_ABSDIFF_I32 = 1709
    CEFBS_None, // S_ABS_I32 = 1710
    CEFBS_None, // S_ADDC_U32 = 1711
    CEFBS_None, // S_ADDK_I32 = 1712
    CEFBS_None, // S_ADD_I32 = 1713
    CEFBS_None, // S_ADD_U32 = 1714
    CEFBS_None, // S_ADD_U64_CO_PSEUDO = 1715
    CEFBS_None, // S_ADD_U64_PSEUDO = 1716
    CEFBS_isGFX10Plus, // S_ANDN1_SAVEEXEC_B32 = 1717
    CEFBS_isGFX9Plus, // S_ANDN1_SAVEEXEC_B64 = 1718
    CEFBS_isGFX10Plus, // S_ANDN1_WREXEC_B32 = 1719
    CEFBS_isGFX9Plus, // S_ANDN1_WREXEC_B64 = 1720
    CEFBS_None, // S_ANDN2_B32 = 1721
    CEFBS_isWave32, // S_ANDN2_B32_term = 1722
    CEFBS_None, // S_ANDN2_B64 = 1723
    CEFBS_isWave64, // S_ANDN2_B64_term = 1724
    CEFBS_isGFX10Plus, // S_ANDN2_SAVEEXEC_B32 = 1725
    CEFBS_None, // S_ANDN2_SAVEEXEC_B64 = 1726
    CEFBS_isGFX10Plus, // S_ANDN2_WREXEC_B32 = 1727
    CEFBS_isGFX9Plus, // S_ANDN2_WREXEC_B64 = 1728
    CEFBS_None, // S_AND_B32 = 1729
    CEFBS_None, // S_AND_B64 = 1730
    CEFBS_isGFX10Plus, // S_AND_SAVEEXEC_B32 = 1731
    CEFBS_None, // S_AND_SAVEEXEC_B64 = 1732
    CEFBS_None, // S_ASHR_I32 = 1733
    CEFBS_None, // S_ASHR_I64 = 1734
    CEFBS_isGFX8Plus, // S_ATC_PROBE_BUFFER_IMM = 1735
    CEFBS_isGFX8Plus, // S_ATC_PROBE_BUFFER_SGPR = 1736
    CEFBS_isGFX8Plus, // S_ATC_PROBE_IMM = 1737
    CEFBS_isGFX8Plus, // S_ATC_PROBE_SGPR = 1738
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_IMM = 1739
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_IMM_RTN = 1740
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_SGPR = 1741
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_SGPR_RTN = 1742
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM = 1743
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM_RTN = 1744
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR = 1745
    CEFBS_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR_RTN = 1746
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_IMM = 1747
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_IMM_RTN = 1748
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_SGPR = 1749
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_SGPR_RTN = 1750
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM = 1751
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM_RTN = 1752
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR = 1753
    CEFBS_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR_RTN = 1754
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM = 1755
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM_RTN = 1756
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR = 1757
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR_RTN = 1758
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM = 1759
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM_RTN = 1760
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR = 1761
    CEFBS_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR_RTN = 1762
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_IMM = 1763
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_IMM_RTN = 1764
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_SGPR = 1765
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_SGPR_RTN = 1766
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM = 1767
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM_RTN = 1768
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR = 1769
    CEFBS_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR_RTN = 1770
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_IMM = 1771
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_IMM_RTN = 1772
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_SGPR = 1773
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_SGPR_RTN = 1774
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM = 1775
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM_RTN = 1776
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR = 1777
    CEFBS_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR_RTN = 1778
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_IMM = 1779
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_IMM_RTN = 1780
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_SGPR = 1781
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_SGPR_RTN = 1782
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM = 1783
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM_RTN = 1784
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR = 1785
    CEFBS_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR_RTN = 1786
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_IMM = 1787
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_IMM_RTN = 1788
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR = 1789
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR_RTN = 1790
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM = 1791
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM_RTN = 1792
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR = 1793
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR_RTN = 1794
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_IMM = 1795
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_IMM_RTN = 1796
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR = 1797
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR_RTN = 1798
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM = 1799
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM_RTN = 1800
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR = 1801
    CEFBS_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR_RTN = 1802
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_IMM = 1803
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_IMM_RTN = 1804
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_SGPR = 1805
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_SGPR_RTN = 1806
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM = 1807
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM_RTN = 1808
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR = 1809
    CEFBS_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR_RTN = 1810
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_IMM = 1811
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_IMM_RTN = 1812
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR = 1813
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR_RTN = 1814
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM = 1815
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM_RTN = 1816
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR = 1817
    CEFBS_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR_RTN = 1818
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_IMM = 1819
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_IMM_RTN = 1820
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR = 1821
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR_RTN = 1822
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM = 1823
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM_RTN = 1824
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR = 1825
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR_RTN = 1826
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_IMM = 1827
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_IMM_RTN = 1828
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR = 1829
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR_RTN = 1830
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM = 1831
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM_RTN = 1832
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR = 1833
    CEFBS_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR_RTN = 1834
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_IMM = 1835
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_IMM_RTN = 1836
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_SGPR = 1837
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_SGPR_RTN = 1838
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM = 1839
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM_RTN = 1840
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR = 1841
    CEFBS_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR_RTN = 1842
    CEFBS_None, // S_BCNT0_I32_B32 = 1843
    CEFBS_None, // S_BCNT0_I32_B64 = 1844
    CEFBS_None, // S_BCNT1_I32_B32 = 1845
    CEFBS_None, // S_BCNT1_I32_B64 = 1846
    CEFBS_None, // S_BFE_I32 = 1847
    CEFBS_None, // S_BFE_I64 = 1848
    CEFBS_None, // S_BFE_U32 = 1849
    CEFBS_None, // S_BFE_U64 = 1850
    CEFBS_None, // S_BFM_B32 = 1851
    CEFBS_None, // S_BFM_B64 = 1852
    CEFBS_isGFX9Plus, // S_BITREPLICATE_B64_B32 = 1853
    CEFBS_None, // S_BITSET0_B32 = 1854
    CEFBS_None, // S_BITSET0_B64 = 1855
    CEFBS_None, // S_BITSET1_B32 = 1856
    CEFBS_None, // S_BITSET1_B64 = 1857
    CEFBS_None, // S_BREV_B32 = 1858
    CEFBS_None, // S_BREV_B64 = 1859
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM = 1860
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM_RTN = 1861
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR = 1862
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR_RTN = 1863
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM = 1864
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM_RTN = 1865
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR = 1866
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN = 1867
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM = 1868
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM_RTN = 1869
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR = 1870
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR_RTN = 1871
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM = 1872
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM_RTN = 1873
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR = 1874
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR_RTN = 1875
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM = 1876
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN = 1877
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR = 1878
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN = 1879
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM = 1880
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN = 1881
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR = 1882
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN = 1883
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM = 1884
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM_RTN = 1885
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR = 1886
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR_RTN = 1887
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM = 1888
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM_RTN = 1889
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR = 1890
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN = 1891
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM = 1892
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM_RTN = 1893
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR = 1894
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR_RTN = 1895
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM = 1896
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM_RTN = 1897
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR = 1898
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR_RTN = 1899
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM = 1900
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM_RTN = 1901
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR = 1902
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR_RTN = 1903
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM = 1904
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM_RTN = 1905
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR = 1906
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR_RTN = 1907
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM = 1908
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM_RTN = 1909
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR = 1910
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR_RTN = 1911
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM = 1912
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN = 1913
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR = 1914
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN = 1915
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM = 1916
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM_RTN = 1917
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR = 1918
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR_RTN = 1919
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM = 1920
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN = 1921
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR = 1922
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN = 1923
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM = 1924
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM_RTN = 1925
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR = 1926
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR_RTN = 1927
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM = 1928
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM_RTN = 1929
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR = 1930
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN = 1931
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM = 1932
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM_RTN = 1933
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR = 1934
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR_RTN = 1935
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM = 1936
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN = 1937
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR = 1938
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN = 1939
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM = 1940
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM_RTN = 1941
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR = 1942
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR_RTN = 1943
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM = 1944
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN = 1945
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR = 1946
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN = 1947
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM = 1948
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM_RTN = 1949
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR = 1950
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR_RTN = 1951
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM = 1952
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN = 1953
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR = 1954
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN = 1955
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM = 1956
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM_RTN = 1957
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR = 1958
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR_RTN = 1959
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM = 1960
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM_RTN = 1961
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR = 1962
    CEFBS_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN = 1963
    CEFBS_None, // S_BUFFER_LOAD_DWORDX16_IMM = 1964
    CEFBS_None, // S_BUFFER_LOAD_DWORDX16_SGPR = 1965
    CEFBS_None, // S_BUFFER_LOAD_DWORDX2_IMM = 1966
    CEFBS_None, // S_BUFFER_LOAD_DWORDX2_SGPR = 1967
    CEFBS_None, // S_BUFFER_LOAD_DWORDX4_IMM = 1968
    CEFBS_None, // S_BUFFER_LOAD_DWORDX4_SGPR = 1969
    CEFBS_None, // S_BUFFER_LOAD_DWORDX8_IMM = 1970
    CEFBS_None, // S_BUFFER_LOAD_DWORDX8_SGPR = 1971
    CEFBS_None, // S_BUFFER_LOAD_DWORD_IMM = 1972
    CEFBS_None, // S_BUFFER_LOAD_DWORD_SGPR = 1973
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORDX2_IMM = 1974
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORDX2_SGPR = 1975
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORDX4_IMM = 1976
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORDX4_SGPR = 1977
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORD_IMM = 1978
    CEFBS_HasScalarStores, // S_BUFFER_STORE_DWORD_SGPR = 1979
    CEFBS_isGFX9Plus, // S_CALL_B64 = 1980
    CEFBS_isGFX6GFX7GFX8GFX9, // S_CBRANCH_G_FORK = 1981
    CEFBS_isGFX6GFX7GFX8GFX9, // S_CBRANCH_I_FORK = 1982
    CEFBS_isGFX6GFX7GFX8GFX9, // S_CBRANCH_JOIN = 1983
    CEFBS_None, // S_CMOVK_I32 = 1984
    CEFBS_None, // S_CMOV_B32 = 1985
    CEFBS_None, // S_CMOV_B64 = 1986
    CEFBS_None, // S_CMPK_EQ_I32 = 1987
    CEFBS_None, // S_CMPK_EQ_U32 = 1988
    CEFBS_None, // S_CMPK_GE_I32 = 1989
    CEFBS_None, // S_CMPK_GE_U32 = 1990
    CEFBS_None, // S_CMPK_GT_I32 = 1991
    CEFBS_None, // S_CMPK_GT_U32 = 1992
    CEFBS_None, // S_CMPK_LE_I32 = 1993
    CEFBS_None, // S_CMPK_LE_U32 = 1994
    CEFBS_None, // S_CMPK_LG_I32 = 1995
    CEFBS_None, // S_CMPK_LG_U32 = 1996
    CEFBS_None, // S_CMPK_LT_I32 = 1997
    CEFBS_None, // S_CMPK_LT_U32 = 1998
    CEFBS_None, // S_CSELECT_B32 = 1999
    CEFBS_None, // S_CSELECT_B64 = 2000
    CEFBS_HasScalarAtomics, // S_DCACHE_DISCARD_IMM = 2001
    CEFBS_HasScalarAtomics, // S_DCACHE_DISCARD_SGPR = 2002
    CEFBS_HasScalarAtomics, // S_DCACHE_DISCARD_X2_IMM = 2003
    CEFBS_HasScalarAtomics, // S_DCACHE_DISCARD_X2_SGPR = 2004
    CEFBS_None, // S_DCACHE_INV = 2005
    CEFBS_isGFX7GFX8GFX9, // S_DCACHE_INV_VOL = 2006
    CEFBS_isGFX8Plus_HasScalarStores, // S_DCACHE_WB = 2007
    CEFBS_isGFX8Plus_HasScalarStores, // S_DCACHE_WB_VOL = 2008
    CEFBS_None, // S_FF0_I32_B32 = 2009
    CEFBS_None, // S_FF0_I32_B64 = 2010
    CEFBS_None, // S_FF1_I32_B32 = 2011
    CEFBS_None, // S_FF1_I32_B64 = 2012
    CEFBS_None, // S_FLBIT_I32 = 2013
    CEFBS_None, // S_FLBIT_I32_B32 = 2014
    CEFBS_None, // S_FLBIT_I32_B64 = 2015
    CEFBS_None, // S_FLBIT_I32_I64 = 2016
    CEFBS_None, // S_GETPC_B64 = 2017
    CEFBS_None, // S_GETREG_B32 = 2018
    CEFBS_isGFX10Plus, // S_GET_WAVEID_IN_WORKGROUP = 2019
    CEFBS_isGFX10Plus, // S_GL1_INV = 2020
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V1 = 2021
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V16 = 2022
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V2 = 2023
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V3 = 2024
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V32 = 2025
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V4 = 2026
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V5 = 2027
    CEFBS_None, // S_INDIRECT_REG_WRITE_B32_V8 = 2028
    CEFBS_None, // S_INDIRECT_REG_WRITE_B64_V1 = 2029
    CEFBS_None, // S_INDIRECT_REG_WRITE_B64_V16 = 2030
    CEFBS_None, // S_INDIRECT_REG_WRITE_B64_V2 = 2031
    CEFBS_None, // S_INDIRECT_REG_WRITE_B64_V4 = 2032
    CEFBS_None, // S_INDIRECT_REG_WRITE_B64_V8 = 2033
    CEFBS_None, // S_LOAD_DWORDX16_IMM = 2034
    CEFBS_None, // S_LOAD_DWORDX16_SGPR = 2035
    CEFBS_None, // S_LOAD_DWORDX2_IMM = 2036
    CEFBS_None, // S_LOAD_DWORDX2_SGPR = 2037
    CEFBS_None, // S_LOAD_DWORDX4_IMM = 2038
    CEFBS_None, // S_LOAD_DWORDX4_SGPR = 2039
    CEFBS_None, // S_LOAD_DWORDX8_IMM = 2040
    CEFBS_None, // S_LOAD_DWORDX8_SGPR = 2041
    CEFBS_None, // S_LOAD_DWORD_IMM = 2042
    CEFBS_None, // S_LOAD_DWORD_SGPR = 2043
    CEFBS_isGFX9Plus, // S_LSHL1_ADD_U32 = 2044
    CEFBS_isGFX9Plus, // S_LSHL2_ADD_U32 = 2045
    CEFBS_isGFX9Plus, // S_LSHL3_ADD_U32 = 2046
    CEFBS_isGFX9Plus, // S_LSHL4_ADD_U32 = 2047
    CEFBS_None, // S_LSHL_B32 = 2048
    CEFBS_None, // S_LSHL_B64 = 2049
    CEFBS_None, // S_LSHR_B32 = 2050
    CEFBS_None, // S_LSHR_B64 = 2051
    CEFBS_None, // S_MAX_I32 = 2052
    CEFBS_None, // S_MAX_U32 = 2053
    CEFBS_isGFX8Plus, // S_MEMREALTIME = 2054
    CEFBS_None, // S_MEMTIME = 2055
    CEFBS_None, // S_MIN_I32 = 2056
    CEFBS_None, // S_MIN_U32 = 2057
    CEFBS_None, // S_MOVK_I32 = 2058
    CEFBS_None, // S_MOVRELD_B32 = 2059
    CEFBS_None, // S_MOVRELD_B64 = 2060
    CEFBS_isGFX10Plus, // S_MOVRELSD_2_B32 = 2061
    CEFBS_None, // S_MOVRELS_B32 = 2062
    CEFBS_None, // S_MOVRELS_B64 = 2063
    CEFBS_None, // S_MOV_B32 = 2064
    CEFBS_isWave32, // S_MOV_B32_term = 2065
    CEFBS_None, // S_MOV_B64 = 2066
    CEFBS_isWave64, // S_MOV_B64_term = 2067
    CEFBS_None, // S_MOV_FED_B32 = 2068
    CEFBS_isGFX6GFX7GFX8GFX9, // S_MOV_REGRD_B32 = 2069
    CEFBS_None, // S_MULK_I32 = 2070
    CEFBS_isGFX9Plus, // S_MUL_HI_I32 = 2071
    CEFBS_isGFX9Plus, // S_MUL_HI_U32 = 2072
    CEFBS_None, // S_MUL_I32 = 2073
    CEFBS_None, // S_NAND_B32 = 2074
    CEFBS_None, // S_NAND_B64 = 2075
    CEFBS_isGFX10Plus, // S_NAND_SAVEEXEC_B32 = 2076
    CEFBS_None, // S_NAND_SAVEEXEC_B64 = 2077
    CEFBS_None, // S_NOR_B32 = 2078
    CEFBS_None, // S_NOR_B64 = 2079
    CEFBS_isGFX10Plus, // S_NOR_SAVEEXEC_B32 = 2080
    CEFBS_None, // S_NOR_SAVEEXEC_B64 = 2081
    CEFBS_None, // S_NOT_B32 = 2082
    CEFBS_None, // S_NOT_B64 = 2083
    CEFBS_isGFX10Plus, // S_ORN1_SAVEEXEC_B32 = 2084
    CEFBS_isGFX9Plus, // S_ORN1_SAVEEXEC_B64 = 2085
    CEFBS_None, // S_ORN2_B32 = 2086
    CEFBS_None, // S_ORN2_B64 = 2087
    CEFBS_isGFX10Plus, // S_ORN2_SAVEEXEC_B32 = 2088
    CEFBS_None, // S_ORN2_SAVEEXEC_B64 = 2089
    CEFBS_None, // S_OR_B32 = 2090
    CEFBS_isWave32, // S_OR_B32_term = 2091
    CEFBS_None, // S_OR_B64 = 2092
    CEFBS_isGFX10Plus, // S_OR_SAVEEXEC_B32 = 2093
    CEFBS_None, // S_OR_SAVEEXEC_B64 = 2094
    CEFBS_isGFX9Plus, // S_PACK_HH_B32_B16 = 2095
    CEFBS_isGFX9Plus, // S_PACK_LH_B32_B16 = 2096
    CEFBS_isGFX9Plus, // S_PACK_LL_B32_B16 = 2097
    CEFBS_None, // S_QUADMASK_B32 = 2098
    CEFBS_None, // S_QUADMASK_B64 = 2099
    CEFBS_None, // S_RFE_B64 = 2100
    CEFBS_isGFX8GFX9, // S_RFE_RESTORE_B64 = 2101
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_IMM = 2102
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_SGPR = 2103
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_IMM = 2104
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_SGPR = 2105
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_IMM = 2106
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_SGPR = 2107
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_IMM = 2108
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_SGPR = 2109
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_IMM = 2110
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_SGPR = 2111
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_IMM = 2112
    CEFBS_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_SGPR = 2113
    CEFBS_None, // S_SETPC_B64 = 2114
    CEFBS_None, // S_SETPC_B64_return = 2115
    CEFBS_None, // S_SETREG_B32 = 2116
    CEFBS_None, // S_SETREG_IMM32_B32 = 2117
    CEFBS_HasVGPRIndexMode, // S_SET_GPR_IDX_IDX = 2118
    CEFBS_None, // S_SEXT_I32_I16 = 2119
    CEFBS_None, // S_SEXT_I32_I8 = 2120
    CEFBS_HasScalarStores, // S_STORE_DWORDX2_IMM = 2121
    CEFBS_HasScalarStores, // S_STORE_DWORDX2_SGPR = 2122
    CEFBS_HasScalarStores, // S_STORE_DWORDX4_IMM = 2123
    CEFBS_HasScalarStores, // S_STORE_DWORDX4_SGPR = 2124
    CEFBS_HasScalarStores, // S_STORE_DWORD_IMM = 2125
    CEFBS_HasScalarStores, // S_STORE_DWORD_SGPR = 2126
    CEFBS_None, // S_SUBB_U32 = 2127
    CEFBS_isGFX10Plus, // S_SUBVECTOR_LOOP_BEGIN = 2128
    CEFBS_isGFX10Plus, // S_SUBVECTOR_LOOP_END = 2129
    CEFBS_None, // S_SUB_I32 = 2130
    CEFBS_None, // S_SUB_U32 = 2131
    CEFBS_None, // S_SUB_U64_CO_PSEUDO = 2132
    CEFBS_None, // S_SUB_U64_PSEUDO = 2133
    CEFBS_None, // S_SWAPPC_B64 = 2134
    CEFBS_isGFX10Plus, // S_VERSION = 2135
    CEFBS_isGFX10Plus, // S_WAITCNT_EXPCNT = 2136
    CEFBS_isGFX10Plus, // S_WAITCNT_LGKMCNT = 2137
    CEFBS_isGFX10Plus, // S_WAITCNT_VMCNT = 2138
    CEFBS_isGFX10Plus, // S_WAITCNT_VSCNT = 2139
    CEFBS_None, // S_WQM_B32 = 2140
    CEFBS_None, // S_WQM_B64 = 2141
    CEFBS_None, // S_XNOR_B32 = 2142
    CEFBS_None, // S_XNOR_B64 = 2143
    CEFBS_isGFX10Plus, // S_XNOR_SAVEEXEC_B32 = 2144
    CEFBS_None, // S_XNOR_SAVEEXEC_B64 = 2145
    CEFBS_None, // S_XOR_B32 = 2146
    CEFBS_isWave32, // S_XOR_B32_term = 2147
    CEFBS_None, // S_XOR_B64 = 2148
    CEFBS_isWave64, // S_XOR_B64_term = 2149
    CEFBS_isGFX10Plus, // S_XOR_SAVEEXEC_B32 = 2150
    CEFBS_None, // S_XOR_SAVEEXEC_B64 = 2151
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_ADDR64 = 2152
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN = 2153
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_exact = 2154
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN = 2155
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_exact = 2156
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN = 2157
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_exact = 2158
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET = 2159
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_exact = 2160
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_ADDR64 = 2161
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN = 2162
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_exact = 2163
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN = 2164
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_exact = 2165
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN = 2166
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_exact = 2167
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET = 2168
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_exact = 2169
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_ADDR64 = 2170
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN = 2171
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_exact = 2172
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN = 2173
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_exact = 2174
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN = 2175
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_exact = 2176
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET = 2177
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_exact = 2178
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_ADDR64 = 2179
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN = 2180
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_exact = 2181
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN = 2182
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_exact = 2183
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN = 2184
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_exact = 2185
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET = 2186
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_exact = 2187
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_ADDR64 = 2188
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN = 2189
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_exact = 2190
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_IDXEN = 2191
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_exact = 2192
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFEN = 2193
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_exact = 2194
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFSET = 2195
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_exact = 2196
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_ADDR64 = 2197
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN = 2198
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_exact = 2199
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN = 2200
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_exact = 2201
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN = 2202
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_exact = 2203
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET = 2204
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_exact = 2205
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_ADDR64 = 2206
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_BOTHEN = 2207
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_exact = 2208
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_IDXEN = 2209
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_IDXEN_exact = 2210
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFEN = 2211
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFEN_exact = 2212
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFSET = 2213
    CEFBS_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFSET_exact = 2214
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_ADDR64 = 2215
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN = 2216
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_exact = 2217
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN = 2218
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_exact = 2219
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN = 2220
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_exact = 2221
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET = 2222
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_exact = 2223
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_ADDR64 = 2224
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_BOTHEN = 2225
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_exact = 2226
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_IDXEN = 2227
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_IDXEN_exact = 2228
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_OFFEN = 2229
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_OFFEN_exact = 2230
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_OFFSET = 2231
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZW_OFFSET_exact = 2232
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_ADDR64 = 2233
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_BOTHEN = 2234
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_exact = 2235
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_IDXEN = 2236
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_IDXEN_exact = 2237
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_OFFEN = 2238
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_OFFEN_exact = 2239
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_OFFSET = 2240
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XYZ_OFFSET_exact = 2241
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_ADDR64 = 2242
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_BOTHEN = 2243
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_BOTHEN_exact = 2244
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_IDXEN = 2245
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_IDXEN_exact = 2246
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_OFFEN = 2247
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_OFFEN_exact = 2248
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_OFFSET = 2249
    CEFBS_None, // TBUFFER_LOAD_FORMAT_XY_OFFSET_exact = 2250
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_ADDR64 = 2251
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_BOTHEN = 2252
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_BOTHEN_exact = 2253
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_IDXEN = 2254
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_IDXEN_exact = 2255
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_OFFEN = 2256
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_OFFEN_exact = 2257
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_OFFSET = 2258
    CEFBS_None, // TBUFFER_LOAD_FORMAT_X_OFFSET_exact = 2259
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_ADDR64 = 2260
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN = 2261
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_exact = 2262
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN = 2263
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_exact = 2264
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN = 2265
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_exact = 2266
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET = 2267
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact = 2268
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_ADDR64 = 2269
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN = 2270
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_exact = 2271
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN = 2272
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_exact = 2273
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN = 2274
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_exact = 2275
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET = 2276
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_exact = 2277
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_ADDR64 = 2278
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN = 2279
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_exact = 2280
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN = 2281
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_exact = 2282
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN = 2283
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_exact = 2284
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET = 2285
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact = 2286
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_ADDR64 = 2287
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN = 2288
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_exact = 2289
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN = 2290
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_exact = 2291
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN = 2292
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_exact = 2293
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET = 2294
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_exact = 2295
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_ADDR64 = 2296
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_BOTHEN = 2297
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_exact = 2298
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_IDXEN = 2299
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_IDXEN_exact = 2300
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFEN = 2301
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFEN_exact = 2302
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFSET = 2303
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFSET_exact = 2304
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_ADDR64 = 2305
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN = 2306
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_exact = 2307
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN = 2308
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_exact = 2309
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN = 2310
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_exact = 2311
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET = 2312
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact = 2313
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_ADDR64 = 2314
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_BOTHEN = 2315
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_BOTHEN_exact = 2316
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_IDXEN = 2317
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_IDXEN_exact = 2318
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFEN = 2319
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFEN_exact = 2320
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFSET = 2321
    CEFBS_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFSET_exact = 2322
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_ADDR64 = 2323
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN = 2324
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_exact = 2325
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN = 2326
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_exact = 2327
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN = 2328
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_exact = 2329
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET = 2330
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_exact = 2331
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_ADDR64 = 2332
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_BOTHEN = 2333
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact = 2334
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_IDXEN = 2335
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact = 2336
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_OFFEN = 2337
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact = 2338
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_OFFSET = 2339
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact = 2340
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_ADDR64 = 2341
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_BOTHEN = 2342
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact = 2343
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_IDXEN = 2344
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact = 2345
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_OFFEN = 2346
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact = 2347
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_OFFSET = 2348
    CEFBS_None, // TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact = 2349
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_ADDR64 = 2350
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_BOTHEN = 2351
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_BOTHEN_exact = 2352
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_IDXEN = 2353
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_IDXEN_exact = 2354
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_OFFEN = 2355
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_OFFEN_exact = 2356
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_OFFSET = 2357
    CEFBS_None, // TBUFFER_STORE_FORMAT_XY_OFFSET_exact = 2358
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_ADDR64 = 2359
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_BOTHEN = 2360
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_BOTHEN_exact = 2361
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_IDXEN = 2362
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_IDXEN_exact = 2363
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_OFFEN = 2364
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_OFFEN_exact = 2365
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_OFFSET = 2366
    CEFBS_None, // TBUFFER_STORE_FORMAT_X_OFFSET_exact = 2367
    CEFBS_HasMAIInsts, // V_ACCVGPR_READ_B32 = 2368
    CEFBS_HasMAIInsts, // V_ACCVGPR_WRITE_B32 = 2369
    CEFBS_isGFX9Plus, // V_ADD3_U32 = 2370
    CEFBS_HasDPP, // V_ADDC_U32_dpp = 2371
    CEFBS_None, // V_ADDC_U32_e32 = 2372
    CEFBS_None, // V_ADDC_U32_e64 = 2373
    CEFBS_HasSDWA, // V_ADDC_U32_sdwa = 2374
    CEFBS_HasDPP_Has16BitInsts, // V_ADD_F16_dpp = 2375
    CEFBS_Has16BitInsts, // V_ADD_F16_e32 = 2376
    CEFBS_Has16BitInsts, // V_ADD_F16_e64 = 2377
    CEFBS_HasSDWA_Has16BitInsts, // V_ADD_F16_sdwa = 2378
    CEFBS_HasDPP, // V_ADD_F32_dpp = 2379
    CEFBS_None, // V_ADD_F32_e32 = 2380
    CEFBS_None, // V_ADD_F32_e64 = 2381
    CEFBS_HasSDWA, // V_ADD_F32_sdwa = 2382
    CEFBS_None, // V_ADD_F64 = 2383
    CEFBS_isGFX9Plus, // V_ADD_I16 = 2384
    CEFBS_HasDPP, // V_ADD_I32_dpp = 2385
    CEFBS_None, // V_ADD_I32_e32 = 2386
    CEFBS_None, // V_ADD_I32_e64 = 2387
    CEFBS_isGFX9Plus, // V_ADD_I32_gfx9 = 2388
    CEFBS_HasSDWA, // V_ADD_I32_sdwa = 2389
    CEFBS_isGFX9Plus, // V_ADD_LSHL_U32 = 2390
    CEFBS_HasDPP_Has16BitInsts, // V_ADD_U16_dpp = 2391
    CEFBS_Has16BitInsts, // V_ADD_U16_e32 = 2392
    CEFBS_Has16BitInsts, // V_ADD_U16_e64 = 2393
    CEFBS_HasSDWA_Has16BitInsts, // V_ADD_U16_sdwa = 2394
    CEFBS_HasDPP_HasAddNoCarryInsts, // V_ADD_U32_dpp = 2395
    CEFBS_HasAddNoCarryInsts, // V_ADD_U32_e32 = 2396
    CEFBS_HasAddNoCarryInsts, // V_ADD_U32_e64 = 2397
    CEFBS_HasSDWA_HasAddNoCarryInsts, // V_ADD_U32_sdwa = 2398
    CEFBS_None, // V_ALIGNBIT_B32 = 2399
    CEFBS_None, // V_ALIGNBYTE_B32 = 2400
    CEFBS_HasDPP, // V_AND_B32_dpp = 2401
    CEFBS_None, // V_AND_B32_e32 = 2402
    CEFBS_None, // V_AND_B32_e64 = 2403
    CEFBS_HasSDWA, // V_AND_B32_sdwa = 2404
    CEFBS_isGFX9Plus, // V_AND_OR_B32 = 2405
    CEFBS_HasDPP_Has16BitInsts, // V_ASHRREV_I16_dpp = 2406
    CEFBS_Has16BitInsts, // V_ASHRREV_I16_e32 = 2407
    CEFBS_Has16BitInsts, // V_ASHRREV_I16_e64 = 2408
    CEFBS_HasSDWA_Has16BitInsts, // V_ASHRREV_I16_sdwa = 2409
    CEFBS_HasDPP, // V_ASHRREV_I32_dpp = 2410
    CEFBS_None, // V_ASHRREV_I32_e32 = 2411
    CEFBS_None, // V_ASHRREV_I32_e64 = 2412
    CEFBS_HasSDWA, // V_ASHRREV_I32_sdwa = 2413
    CEFBS_isGFX8Plus, // V_ASHRREV_I64 = 2414
    CEFBS_HasDPP_isGFX6GFX7, // V_ASHR_I32_dpp = 2415
    CEFBS_isGFX6GFX7, // V_ASHR_I32_e32 = 2416
    CEFBS_isGFX6GFX7, // V_ASHR_I32_e64 = 2417
    CEFBS_HasSDWA_isGFX6GFX7, // V_ASHR_I32_sdwa = 2418
    CEFBS_isGFX6GFX7, // V_ASHR_I64 = 2419
    CEFBS_None, // V_BCNT_U32_B32_e32 = 2420
    CEFBS_None, // V_BCNT_U32_B32_e64 = 2421
    CEFBS_None, // V_BFE_I32 = 2422
    CEFBS_None, // V_BFE_U32 = 2423
    CEFBS_None, // V_BFI_B32 = 2424
    CEFBS_None, // V_BFM_B32_e32 = 2425
    CEFBS_None, // V_BFM_B32_e64 = 2426
    CEFBS_HasDPP, // V_BFREV_B32_dpp = 2427
    CEFBS_None, // V_BFREV_B32_e32 = 2428
    CEFBS_None, // V_BFREV_B32_e64 = 2429
    CEFBS_HasSDWA, // V_BFREV_B32_sdwa = 2430
    CEFBS_HasDPP_Has16BitInsts, // V_CEIL_F16_dpp = 2431
    CEFBS_Has16BitInsts, // V_CEIL_F16_e32 = 2432
    CEFBS_Has16BitInsts, // V_CEIL_F16_e64 = 2433
    CEFBS_HasSDWA_Has16BitInsts, // V_CEIL_F16_sdwa = 2434
    CEFBS_HasDPP, // V_CEIL_F32_dpp = 2435
    CEFBS_None, // V_CEIL_F32_e32 = 2436
    CEFBS_None, // V_CEIL_F32_e64 = 2437
    CEFBS_HasSDWA, // V_CEIL_F32_sdwa = 2438
    CEFBS_isGFX7Plus, // V_CEIL_F64_e32 = 2439
    CEFBS_isGFX7Plus, // V_CEIL_F64_e64 = 2440
    CEFBS_None, // V_CLREXCP_e32 = 2441
    CEFBS_None, // V_CLREXCP_e64 = 2442
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_e32 = 2443
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_e64 = 2444
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_nosdst_e32 = 2445
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_nosdst_e64 = 2446
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_EQ_F32_nosdst_sdwa = 2447
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_EQ_F32_sdwa = 2448
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_e32 = 2449
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_e64 = 2450
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_nosdst_e32 = 2451
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_nosdst_e64 = 2452
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_e32 = 2453
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_e64 = 2454
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_nosdst_e32 = 2455
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_nosdst_e64 = 2456
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_F_F32_nosdst_sdwa = 2457
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_F_F32_sdwa = 2458
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_e32 = 2459
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_e64 = 2460
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_nosdst_e32 = 2461
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_nosdst_e64 = 2462
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_e32 = 2463
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_e64 = 2464
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_nosdst_e32 = 2465
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_nosdst_e64 = 2466
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_GE_F32_nosdst_sdwa = 2467
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_GE_F32_sdwa = 2468
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_e32 = 2469
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_e64 = 2470
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_nosdst_e32 = 2471
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_nosdst_e64 = 2472
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_e32 = 2473
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_e64 = 2474
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_nosdst_e32 = 2475
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_nosdst_e64 = 2476
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_GT_F32_nosdst_sdwa = 2477
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_GT_F32_sdwa = 2478
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_e32 = 2479
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_e64 = 2480
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_nosdst_e32 = 2481
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_nosdst_e64 = 2482
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_e32 = 2483
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_e64 = 2484
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_nosdst_e32 = 2485
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_nosdst_e64 = 2486
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LE_F32_nosdst_sdwa = 2487
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LE_F32_sdwa = 2488
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_e32 = 2489
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_e64 = 2490
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_nosdst_e32 = 2491
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_nosdst_e64 = 2492
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_e32 = 2493
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_e64 = 2494
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_nosdst_e32 = 2495
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_nosdst_e64 = 2496
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LG_F32_nosdst_sdwa = 2497
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LG_F32_sdwa = 2498
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_e32 = 2499
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_e64 = 2500
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_nosdst_e32 = 2501
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_nosdst_e64 = 2502
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_e32 = 2503
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_e64 = 2504
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_nosdst_e32 = 2505
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_nosdst_e64 = 2506
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LT_F32_nosdst_sdwa = 2507
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_LT_F32_sdwa = 2508
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_e32 = 2509
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_e64 = 2510
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_nosdst_e32 = 2511
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_nosdst_e64 = 2512
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_e32 = 2513
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_e64 = 2514
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_nosdst_e32 = 2515
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_nosdst_e64 = 2516
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NEQ_F32_nosdst_sdwa = 2517
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NEQ_F32_sdwa = 2518
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_e32 = 2519
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_e64 = 2520
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_nosdst_e32 = 2521
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_nosdst_e64 = 2522
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_e32 = 2523
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_e64 = 2524
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_nosdst_e32 = 2525
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_nosdst_e64 = 2526
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NGE_F32_nosdst_sdwa = 2527
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NGE_F32_sdwa = 2528
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_e32 = 2529
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_e64 = 2530
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_nosdst_e32 = 2531
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_nosdst_e64 = 2532
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_e32 = 2533
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_e64 = 2534
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_nosdst_e32 = 2535
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_nosdst_e64 = 2536
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NGT_F32_nosdst_sdwa = 2537
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NGT_F32_sdwa = 2538
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_e32 = 2539
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_e64 = 2540
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_nosdst_e32 = 2541
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_nosdst_e64 = 2542
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_e32 = 2543
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_e64 = 2544
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_nosdst_e32 = 2545
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_nosdst_e64 = 2546
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLE_F32_nosdst_sdwa = 2547
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLE_F32_sdwa = 2548
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_e32 = 2549
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_e64 = 2550
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_nosdst_e32 = 2551
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_nosdst_e64 = 2552
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_e32 = 2553
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_e64 = 2554
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_nosdst_e32 = 2555
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_nosdst_e64 = 2556
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLG_F32_nosdst_sdwa = 2557
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLG_F32_sdwa = 2558
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_e32 = 2559
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_e64 = 2560
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_nosdst_e32 = 2561
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_nosdst_e64 = 2562
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_e32 = 2563
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_e64 = 2564
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_nosdst_e32 = 2565
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_nosdst_e64 = 2566
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLT_F32_nosdst_sdwa = 2567
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_NLT_F32_sdwa = 2568
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_e32 = 2569
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_e64 = 2570
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_nosdst_e32 = 2571
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_nosdst_e64 = 2572
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_e32 = 2573
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_e64 = 2574
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_nosdst_e32 = 2575
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_nosdst_e64 = 2576
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_O_F32_nosdst_sdwa = 2577
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_O_F32_sdwa = 2578
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_e32 = 2579
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_e64 = 2580
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_nosdst_e32 = 2581
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_nosdst_e64 = 2582
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_e32 = 2583
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_e64 = 2584
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_nosdst_e32 = 2585
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_nosdst_e64 = 2586
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_TRU_F32_nosdst_sdwa = 2587
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_TRU_F32_sdwa = 2588
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_e32 = 2589
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_e64 = 2590
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_nosdst_e32 = 2591
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_nosdst_e64 = 2592
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_e32 = 2593
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_e64 = 2594
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_nosdst_e32 = 2595
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_nosdst_e64 = 2596
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_U_F32_nosdst_sdwa = 2597
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPSX_U_F32_sdwa = 2598
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_e32 = 2599
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_e64 = 2600
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_nosdst_e32 = 2601
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_nosdst_e64 = 2602
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F32_e32 = 2603
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F32_e64 = 2604
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_EQ_F32_sdwa = 2605
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F64_e32 = 2606
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F64_e64 = 2607
    CEFBS_isGFX6GFX7, // V_CMPS_F_F32_e32 = 2608
    CEFBS_isGFX6GFX7, // V_CMPS_F_F32_e64 = 2609
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_F_F32_sdwa = 2610
    CEFBS_isGFX6GFX7, // V_CMPS_F_F64_e32 = 2611
    CEFBS_isGFX6GFX7, // V_CMPS_F_F64_e64 = 2612
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F32_e32 = 2613
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F32_e64 = 2614
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_GE_F32_sdwa = 2615
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F64_e32 = 2616
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F64_e64 = 2617
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F32_e32 = 2618
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F32_e64 = 2619
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_GT_F32_sdwa = 2620
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F64_e32 = 2621
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F64_e64 = 2622
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F32_e32 = 2623
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F32_e64 = 2624
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_LE_F32_sdwa = 2625
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F64_e32 = 2626
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F64_e64 = 2627
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F32_e32 = 2628
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F32_e64 = 2629
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_LG_F32_sdwa = 2630
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F64_e32 = 2631
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F64_e64 = 2632
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F32_e32 = 2633
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F32_e64 = 2634
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_LT_F32_sdwa = 2635
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F64_e32 = 2636
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F64_e64 = 2637
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F32_e32 = 2638
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F32_e64 = 2639
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NEQ_F32_sdwa = 2640
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F64_e32 = 2641
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F64_e64 = 2642
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F32_e32 = 2643
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F32_e64 = 2644
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NGE_F32_sdwa = 2645
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F64_e32 = 2646
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F64_e64 = 2647
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F32_e32 = 2648
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F32_e64 = 2649
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NGT_F32_sdwa = 2650
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F64_e32 = 2651
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F64_e64 = 2652
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F32_e32 = 2653
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F32_e64 = 2654
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NLE_F32_sdwa = 2655
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F64_e32 = 2656
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F64_e64 = 2657
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F32_e32 = 2658
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F32_e64 = 2659
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NLG_F32_sdwa = 2660
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F64_e32 = 2661
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F64_e64 = 2662
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F32_e32 = 2663
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F32_e64 = 2664
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_NLT_F32_sdwa = 2665
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F64_e32 = 2666
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F64_e64 = 2667
    CEFBS_isGFX6GFX7, // V_CMPS_O_F32_e32 = 2668
    CEFBS_isGFX6GFX7, // V_CMPS_O_F32_e64 = 2669
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_O_F32_sdwa = 2670
    CEFBS_isGFX6GFX7, // V_CMPS_O_F64_e32 = 2671
    CEFBS_isGFX6GFX7, // V_CMPS_O_F64_e64 = 2672
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F32_e32 = 2673
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F32_e64 = 2674
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_TRU_F32_sdwa = 2675
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F64_e32 = 2676
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F64_e64 = 2677
    CEFBS_isGFX6GFX7, // V_CMPS_U_F32_e32 = 2678
    CEFBS_isGFX6GFX7, // V_CMPS_U_F32_e64 = 2679
    CEFBS_HasSDWA_isGFX6GFX7, // V_CMPS_U_F32_sdwa = 2680
    CEFBS_isGFX6GFX7, // V_CMPS_U_F64_e32 = 2681
    CEFBS_isGFX6GFX7, // V_CMPS_U_F64_e64 = 2682
    CEFBS_Has16BitInsts, // V_CMPX_CLASS_F16_e32 = 2683
    CEFBS_Has16BitInsts, // V_CMPX_CLASS_F16_e64 = 2684
    CEFBS_Has16BitInsts, // V_CMPX_CLASS_F16_nosdst_e32 = 2685
    CEFBS_Has16BitInsts, // V_CMPX_CLASS_F16_nosdst_e64 = 2686
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_CLASS_F16_nosdst_sdwa = 2687
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_CLASS_F16_sdwa = 2688
    CEFBS_None, // V_CMPX_CLASS_F32_e32 = 2689
    CEFBS_None, // V_CMPX_CLASS_F32_e64 = 2690
    CEFBS_HasNoSdstCMPX, // V_CMPX_CLASS_F32_nosdst_e32 = 2691
    CEFBS_HasNoSdstCMPX, // V_CMPX_CLASS_F32_nosdst_e64 = 2692
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_CLASS_F32_nosdst_sdwa = 2693
    CEFBS_HasSDWA, // V_CMPX_CLASS_F32_sdwa = 2694
    CEFBS_None, // V_CMPX_CLASS_F64_e32 = 2695
    CEFBS_None, // V_CMPX_CLASS_F64_e64 = 2696
    CEFBS_HasNoSdstCMPX, // V_CMPX_CLASS_F64_nosdst_e32 = 2697
    CEFBS_HasNoSdstCMPX, // V_CMPX_CLASS_F64_nosdst_e64 = 2698
    CEFBS_Has16BitInsts, // V_CMPX_EQ_F16_e32 = 2699
    CEFBS_Has16BitInsts, // V_CMPX_EQ_F16_e64 = 2700
    CEFBS_Has16BitInsts, // V_CMPX_EQ_F16_nosdst_e32 = 2701
    CEFBS_Has16BitInsts, // V_CMPX_EQ_F16_nosdst_e64 = 2702
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_F16_nosdst_sdwa = 2703
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_F16_sdwa = 2704
    CEFBS_None, // V_CMPX_EQ_F32_e32 = 2705
    CEFBS_None, // V_CMPX_EQ_F32_e64 = 2706
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_F32_nosdst_e32 = 2707
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_F32_nosdst_e64 = 2708
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_EQ_F32_nosdst_sdwa = 2709
    CEFBS_HasSDWA, // V_CMPX_EQ_F32_sdwa = 2710
    CEFBS_None, // V_CMPX_EQ_F64_e32 = 2711
    CEFBS_None, // V_CMPX_EQ_F64_e64 = 2712
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_F64_nosdst_e32 = 2713
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_F64_nosdst_e64 = 2714
    CEFBS_Has16BitInsts, // V_CMPX_EQ_I16_e32 = 2715
    CEFBS_Has16BitInsts, // V_CMPX_EQ_I16_e64 = 2716
    CEFBS_Has16BitInsts, // V_CMPX_EQ_I16_nosdst_e32 = 2717
    CEFBS_Has16BitInsts, // V_CMPX_EQ_I16_nosdst_e64 = 2718
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_I16_nosdst_sdwa = 2719
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_I16_sdwa = 2720
    CEFBS_None, // V_CMPX_EQ_I32_e32 = 2721
    CEFBS_None, // V_CMPX_EQ_I32_e64 = 2722
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_I32_nosdst_e32 = 2723
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_I32_nosdst_e64 = 2724
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_EQ_I32_nosdst_sdwa = 2725
    CEFBS_HasSDWA, // V_CMPX_EQ_I32_sdwa = 2726
    CEFBS_None, // V_CMPX_EQ_I64_e32 = 2727
    CEFBS_None, // V_CMPX_EQ_I64_e64 = 2728
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_I64_nosdst_e32 = 2729
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_I64_nosdst_e64 = 2730
    CEFBS_Has16BitInsts, // V_CMPX_EQ_U16_e32 = 2731
    CEFBS_Has16BitInsts, // V_CMPX_EQ_U16_e64 = 2732
    CEFBS_Has16BitInsts, // V_CMPX_EQ_U16_nosdst_e32 = 2733
    CEFBS_Has16BitInsts, // V_CMPX_EQ_U16_nosdst_e64 = 2734
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_U16_nosdst_sdwa = 2735
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_U16_sdwa = 2736
    CEFBS_None, // V_CMPX_EQ_U32_e32 = 2737
    CEFBS_None, // V_CMPX_EQ_U32_e64 = 2738
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_U32_nosdst_e32 = 2739
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_U32_nosdst_e64 = 2740
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_EQ_U32_nosdst_sdwa = 2741
    CEFBS_HasSDWA, // V_CMPX_EQ_U32_sdwa = 2742
    CEFBS_None, // V_CMPX_EQ_U64_e32 = 2743
    CEFBS_None, // V_CMPX_EQ_U64_e64 = 2744
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_U64_nosdst_e32 = 2745
    CEFBS_HasNoSdstCMPX, // V_CMPX_EQ_U64_nosdst_e64 = 2746
    CEFBS_Has16BitInsts, // V_CMPX_F_F16_e32 = 2747
    CEFBS_Has16BitInsts, // V_CMPX_F_F16_e64 = 2748
    CEFBS_Has16BitInsts, // V_CMPX_F_F16_nosdst_e32 = 2749
    CEFBS_Has16BitInsts, // V_CMPX_F_F16_nosdst_e64 = 2750
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_F16_nosdst_sdwa = 2751
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_F16_sdwa = 2752
    CEFBS_None, // V_CMPX_F_F32_e32 = 2753
    CEFBS_None, // V_CMPX_F_F32_e64 = 2754
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_F32_nosdst_e32 = 2755
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_F32_nosdst_e64 = 2756
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_F_F32_nosdst_sdwa = 2757
    CEFBS_HasSDWA, // V_CMPX_F_F32_sdwa = 2758
    CEFBS_None, // V_CMPX_F_F64_e32 = 2759
    CEFBS_None, // V_CMPX_F_F64_e64 = 2760
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_F64_nosdst_e32 = 2761
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_F64_nosdst_e64 = 2762
    CEFBS_Has16BitInsts, // V_CMPX_F_I16_e32 = 2763
    CEFBS_Has16BitInsts, // V_CMPX_F_I16_e64 = 2764
    CEFBS_Has16BitInsts, // V_CMPX_F_I16_nosdst_e32 = 2765
    CEFBS_Has16BitInsts, // V_CMPX_F_I16_nosdst_e64 = 2766
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_I16_nosdst_sdwa = 2767
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_I16_sdwa = 2768
    CEFBS_None, // V_CMPX_F_I32_e32 = 2769
    CEFBS_None, // V_CMPX_F_I32_e64 = 2770
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_I32_nosdst_e32 = 2771
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_I32_nosdst_e64 = 2772
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_F_I32_nosdst_sdwa = 2773
    CEFBS_HasSDWA, // V_CMPX_F_I32_sdwa = 2774
    CEFBS_None, // V_CMPX_F_I64_e32 = 2775
    CEFBS_None, // V_CMPX_F_I64_e64 = 2776
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_I64_nosdst_e32 = 2777
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_I64_nosdst_e64 = 2778
    CEFBS_Has16BitInsts, // V_CMPX_F_U16_e32 = 2779
    CEFBS_Has16BitInsts, // V_CMPX_F_U16_e64 = 2780
    CEFBS_Has16BitInsts, // V_CMPX_F_U16_nosdst_e32 = 2781
    CEFBS_Has16BitInsts, // V_CMPX_F_U16_nosdst_e64 = 2782
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_U16_nosdst_sdwa = 2783
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_U16_sdwa = 2784
    CEFBS_None, // V_CMPX_F_U32_e32 = 2785
    CEFBS_None, // V_CMPX_F_U32_e64 = 2786
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_U32_nosdst_e32 = 2787
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_U32_nosdst_e64 = 2788
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_F_U32_nosdst_sdwa = 2789
    CEFBS_HasSDWA, // V_CMPX_F_U32_sdwa = 2790
    CEFBS_None, // V_CMPX_F_U64_e32 = 2791
    CEFBS_None, // V_CMPX_F_U64_e64 = 2792
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_U64_nosdst_e32 = 2793
    CEFBS_HasNoSdstCMPX, // V_CMPX_F_U64_nosdst_e64 = 2794
    CEFBS_Has16BitInsts, // V_CMPX_GE_F16_e32 = 2795
    CEFBS_Has16BitInsts, // V_CMPX_GE_F16_e64 = 2796
    CEFBS_Has16BitInsts, // V_CMPX_GE_F16_nosdst_e32 = 2797
    CEFBS_Has16BitInsts, // V_CMPX_GE_F16_nosdst_e64 = 2798
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_F16_nosdst_sdwa = 2799
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_F16_sdwa = 2800
    CEFBS_None, // V_CMPX_GE_F32_e32 = 2801
    CEFBS_None, // V_CMPX_GE_F32_e64 = 2802
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_F32_nosdst_e32 = 2803
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_F32_nosdst_e64 = 2804
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GE_F32_nosdst_sdwa = 2805
    CEFBS_HasSDWA, // V_CMPX_GE_F32_sdwa = 2806
    CEFBS_None, // V_CMPX_GE_F64_e32 = 2807
    CEFBS_None, // V_CMPX_GE_F64_e64 = 2808
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_F64_nosdst_e32 = 2809
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_F64_nosdst_e64 = 2810
    CEFBS_Has16BitInsts, // V_CMPX_GE_I16_e32 = 2811
    CEFBS_Has16BitInsts, // V_CMPX_GE_I16_e64 = 2812
    CEFBS_Has16BitInsts, // V_CMPX_GE_I16_nosdst_e32 = 2813
    CEFBS_Has16BitInsts, // V_CMPX_GE_I16_nosdst_e64 = 2814
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_I16_nosdst_sdwa = 2815
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_I16_sdwa = 2816
    CEFBS_None, // V_CMPX_GE_I32_e32 = 2817
    CEFBS_None, // V_CMPX_GE_I32_e64 = 2818
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_I32_nosdst_e32 = 2819
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_I32_nosdst_e64 = 2820
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GE_I32_nosdst_sdwa = 2821
    CEFBS_HasSDWA, // V_CMPX_GE_I32_sdwa = 2822
    CEFBS_None, // V_CMPX_GE_I64_e32 = 2823
    CEFBS_None, // V_CMPX_GE_I64_e64 = 2824
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_I64_nosdst_e32 = 2825
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_I64_nosdst_e64 = 2826
    CEFBS_Has16BitInsts, // V_CMPX_GE_U16_e32 = 2827
    CEFBS_Has16BitInsts, // V_CMPX_GE_U16_e64 = 2828
    CEFBS_Has16BitInsts, // V_CMPX_GE_U16_nosdst_e32 = 2829
    CEFBS_Has16BitInsts, // V_CMPX_GE_U16_nosdst_e64 = 2830
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_U16_nosdst_sdwa = 2831
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_U16_sdwa = 2832
    CEFBS_None, // V_CMPX_GE_U32_e32 = 2833
    CEFBS_None, // V_CMPX_GE_U32_e64 = 2834
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_U32_nosdst_e32 = 2835
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_U32_nosdst_e64 = 2836
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GE_U32_nosdst_sdwa = 2837
    CEFBS_HasSDWA, // V_CMPX_GE_U32_sdwa = 2838
    CEFBS_None, // V_CMPX_GE_U64_e32 = 2839
    CEFBS_None, // V_CMPX_GE_U64_e64 = 2840
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_U64_nosdst_e32 = 2841
    CEFBS_HasNoSdstCMPX, // V_CMPX_GE_U64_nosdst_e64 = 2842
    CEFBS_Has16BitInsts, // V_CMPX_GT_F16_e32 = 2843
    CEFBS_Has16BitInsts, // V_CMPX_GT_F16_e64 = 2844
    CEFBS_Has16BitInsts, // V_CMPX_GT_F16_nosdst_e32 = 2845
    CEFBS_Has16BitInsts, // V_CMPX_GT_F16_nosdst_e64 = 2846
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_F16_nosdst_sdwa = 2847
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_F16_sdwa = 2848
    CEFBS_None, // V_CMPX_GT_F32_e32 = 2849
    CEFBS_None, // V_CMPX_GT_F32_e64 = 2850
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_F32_nosdst_e32 = 2851
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_F32_nosdst_e64 = 2852
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GT_F32_nosdst_sdwa = 2853
    CEFBS_HasSDWA, // V_CMPX_GT_F32_sdwa = 2854
    CEFBS_None, // V_CMPX_GT_F64_e32 = 2855
    CEFBS_None, // V_CMPX_GT_F64_e64 = 2856
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_F64_nosdst_e32 = 2857
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_F64_nosdst_e64 = 2858
    CEFBS_Has16BitInsts, // V_CMPX_GT_I16_e32 = 2859
    CEFBS_Has16BitInsts, // V_CMPX_GT_I16_e64 = 2860
    CEFBS_Has16BitInsts, // V_CMPX_GT_I16_nosdst_e32 = 2861
    CEFBS_Has16BitInsts, // V_CMPX_GT_I16_nosdst_e64 = 2862
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_I16_nosdst_sdwa = 2863
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_I16_sdwa = 2864
    CEFBS_None, // V_CMPX_GT_I32_e32 = 2865
    CEFBS_None, // V_CMPX_GT_I32_e64 = 2866
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_I32_nosdst_e32 = 2867
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_I32_nosdst_e64 = 2868
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GT_I32_nosdst_sdwa = 2869
    CEFBS_HasSDWA, // V_CMPX_GT_I32_sdwa = 2870
    CEFBS_None, // V_CMPX_GT_I64_e32 = 2871
    CEFBS_None, // V_CMPX_GT_I64_e64 = 2872
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_I64_nosdst_e32 = 2873
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_I64_nosdst_e64 = 2874
    CEFBS_Has16BitInsts, // V_CMPX_GT_U16_e32 = 2875
    CEFBS_Has16BitInsts, // V_CMPX_GT_U16_e64 = 2876
    CEFBS_Has16BitInsts, // V_CMPX_GT_U16_nosdst_e32 = 2877
    CEFBS_Has16BitInsts, // V_CMPX_GT_U16_nosdst_e64 = 2878
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_U16_nosdst_sdwa = 2879
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_U16_sdwa = 2880
    CEFBS_None, // V_CMPX_GT_U32_e32 = 2881
    CEFBS_None, // V_CMPX_GT_U32_e64 = 2882
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_U32_nosdst_e32 = 2883
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_U32_nosdst_e64 = 2884
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_GT_U32_nosdst_sdwa = 2885
    CEFBS_HasSDWA, // V_CMPX_GT_U32_sdwa = 2886
    CEFBS_None, // V_CMPX_GT_U64_e32 = 2887
    CEFBS_None, // V_CMPX_GT_U64_e64 = 2888
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_U64_nosdst_e32 = 2889
    CEFBS_HasNoSdstCMPX, // V_CMPX_GT_U64_nosdst_e64 = 2890
    CEFBS_Has16BitInsts, // V_CMPX_LE_F16_e32 = 2891
    CEFBS_Has16BitInsts, // V_CMPX_LE_F16_e64 = 2892
    CEFBS_Has16BitInsts, // V_CMPX_LE_F16_nosdst_e32 = 2893
    CEFBS_Has16BitInsts, // V_CMPX_LE_F16_nosdst_e64 = 2894
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_F16_nosdst_sdwa = 2895
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_F16_sdwa = 2896
    CEFBS_None, // V_CMPX_LE_F32_e32 = 2897
    CEFBS_None, // V_CMPX_LE_F32_e64 = 2898
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_F32_nosdst_e32 = 2899
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_F32_nosdst_e64 = 2900
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LE_F32_nosdst_sdwa = 2901
    CEFBS_HasSDWA, // V_CMPX_LE_F32_sdwa = 2902
    CEFBS_None, // V_CMPX_LE_F64_e32 = 2903
    CEFBS_None, // V_CMPX_LE_F64_e64 = 2904
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_F64_nosdst_e32 = 2905
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_F64_nosdst_e64 = 2906
    CEFBS_Has16BitInsts, // V_CMPX_LE_I16_e32 = 2907
    CEFBS_Has16BitInsts, // V_CMPX_LE_I16_e64 = 2908
    CEFBS_Has16BitInsts, // V_CMPX_LE_I16_nosdst_e32 = 2909
    CEFBS_Has16BitInsts, // V_CMPX_LE_I16_nosdst_e64 = 2910
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_I16_nosdst_sdwa = 2911
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_I16_sdwa = 2912
    CEFBS_None, // V_CMPX_LE_I32_e32 = 2913
    CEFBS_None, // V_CMPX_LE_I32_e64 = 2914
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_I32_nosdst_e32 = 2915
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_I32_nosdst_e64 = 2916
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LE_I32_nosdst_sdwa = 2917
    CEFBS_HasSDWA, // V_CMPX_LE_I32_sdwa = 2918
    CEFBS_None, // V_CMPX_LE_I64_e32 = 2919
    CEFBS_None, // V_CMPX_LE_I64_e64 = 2920
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_I64_nosdst_e32 = 2921
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_I64_nosdst_e64 = 2922
    CEFBS_Has16BitInsts, // V_CMPX_LE_U16_e32 = 2923
    CEFBS_Has16BitInsts, // V_CMPX_LE_U16_e64 = 2924
    CEFBS_Has16BitInsts, // V_CMPX_LE_U16_nosdst_e32 = 2925
    CEFBS_Has16BitInsts, // V_CMPX_LE_U16_nosdst_e64 = 2926
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_U16_nosdst_sdwa = 2927
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_U16_sdwa = 2928
    CEFBS_None, // V_CMPX_LE_U32_e32 = 2929
    CEFBS_None, // V_CMPX_LE_U32_e64 = 2930
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_U32_nosdst_e32 = 2931
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_U32_nosdst_e64 = 2932
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LE_U32_nosdst_sdwa = 2933
    CEFBS_HasSDWA, // V_CMPX_LE_U32_sdwa = 2934
    CEFBS_None, // V_CMPX_LE_U64_e32 = 2935
    CEFBS_None, // V_CMPX_LE_U64_e64 = 2936
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_U64_nosdst_e32 = 2937
    CEFBS_HasNoSdstCMPX, // V_CMPX_LE_U64_nosdst_e64 = 2938
    CEFBS_Has16BitInsts, // V_CMPX_LG_F16_e32 = 2939
    CEFBS_Has16BitInsts, // V_CMPX_LG_F16_e64 = 2940
    CEFBS_Has16BitInsts, // V_CMPX_LG_F16_nosdst_e32 = 2941
    CEFBS_Has16BitInsts, // V_CMPX_LG_F16_nosdst_e64 = 2942
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LG_F16_nosdst_sdwa = 2943
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LG_F16_sdwa = 2944
    CEFBS_None, // V_CMPX_LG_F32_e32 = 2945
    CEFBS_None, // V_CMPX_LG_F32_e64 = 2946
    CEFBS_HasNoSdstCMPX, // V_CMPX_LG_F32_nosdst_e32 = 2947
    CEFBS_HasNoSdstCMPX, // V_CMPX_LG_F32_nosdst_e64 = 2948
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LG_F32_nosdst_sdwa = 2949
    CEFBS_HasSDWA, // V_CMPX_LG_F32_sdwa = 2950
    CEFBS_None, // V_CMPX_LG_F64_e32 = 2951
    CEFBS_None, // V_CMPX_LG_F64_e64 = 2952
    CEFBS_HasNoSdstCMPX, // V_CMPX_LG_F64_nosdst_e32 = 2953
    CEFBS_HasNoSdstCMPX, // V_CMPX_LG_F64_nosdst_e64 = 2954
    CEFBS_Has16BitInsts, // V_CMPX_LT_F16_e32 = 2955
    CEFBS_Has16BitInsts, // V_CMPX_LT_F16_e64 = 2956
    CEFBS_Has16BitInsts, // V_CMPX_LT_F16_nosdst_e32 = 2957
    CEFBS_Has16BitInsts, // V_CMPX_LT_F16_nosdst_e64 = 2958
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_F16_nosdst_sdwa = 2959
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_F16_sdwa = 2960
    CEFBS_None, // V_CMPX_LT_F32_e32 = 2961
    CEFBS_None, // V_CMPX_LT_F32_e64 = 2962
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_F32_nosdst_e32 = 2963
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_F32_nosdst_e64 = 2964
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LT_F32_nosdst_sdwa = 2965
    CEFBS_HasSDWA, // V_CMPX_LT_F32_sdwa = 2966
    CEFBS_None, // V_CMPX_LT_F64_e32 = 2967
    CEFBS_None, // V_CMPX_LT_F64_e64 = 2968
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_F64_nosdst_e32 = 2969
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_F64_nosdst_e64 = 2970
    CEFBS_Has16BitInsts, // V_CMPX_LT_I16_e32 = 2971
    CEFBS_Has16BitInsts, // V_CMPX_LT_I16_e64 = 2972
    CEFBS_Has16BitInsts, // V_CMPX_LT_I16_nosdst_e32 = 2973
    CEFBS_Has16BitInsts, // V_CMPX_LT_I16_nosdst_e64 = 2974
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_I16_nosdst_sdwa = 2975
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_I16_sdwa = 2976
    CEFBS_None, // V_CMPX_LT_I32_e32 = 2977
    CEFBS_None, // V_CMPX_LT_I32_e64 = 2978
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_I32_nosdst_e32 = 2979
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_I32_nosdst_e64 = 2980
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LT_I32_nosdst_sdwa = 2981
    CEFBS_HasSDWA, // V_CMPX_LT_I32_sdwa = 2982
    CEFBS_None, // V_CMPX_LT_I64_e32 = 2983
    CEFBS_None, // V_CMPX_LT_I64_e64 = 2984
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_I64_nosdst_e32 = 2985
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_I64_nosdst_e64 = 2986
    CEFBS_Has16BitInsts, // V_CMPX_LT_U16_e32 = 2987
    CEFBS_Has16BitInsts, // V_CMPX_LT_U16_e64 = 2988
    CEFBS_Has16BitInsts, // V_CMPX_LT_U16_nosdst_e32 = 2989
    CEFBS_Has16BitInsts, // V_CMPX_LT_U16_nosdst_e64 = 2990
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_U16_nosdst_sdwa = 2991
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_U16_sdwa = 2992
    CEFBS_None, // V_CMPX_LT_U32_e32 = 2993
    CEFBS_None, // V_CMPX_LT_U32_e64 = 2994
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_U32_nosdst_e32 = 2995
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_U32_nosdst_e64 = 2996
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_LT_U32_nosdst_sdwa = 2997
    CEFBS_HasSDWA, // V_CMPX_LT_U32_sdwa = 2998
    CEFBS_None, // V_CMPX_LT_U64_e32 = 2999
    CEFBS_None, // V_CMPX_LT_U64_e64 = 3000
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_U64_nosdst_e32 = 3001
    CEFBS_HasNoSdstCMPX, // V_CMPX_LT_U64_nosdst_e64 = 3002
    CEFBS_Has16BitInsts, // V_CMPX_NEQ_F16_e32 = 3003
    CEFBS_Has16BitInsts, // V_CMPX_NEQ_F16_e64 = 3004
    CEFBS_Has16BitInsts, // V_CMPX_NEQ_F16_nosdst_e32 = 3005
    CEFBS_Has16BitInsts, // V_CMPX_NEQ_F16_nosdst_e64 = 3006
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NEQ_F16_nosdst_sdwa = 3007
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NEQ_F16_sdwa = 3008
    CEFBS_None, // V_CMPX_NEQ_F32_e32 = 3009
    CEFBS_None, // V_CMPX_NEQ_F32_e64 = 3010
    CEFBS_HasNoSdstCMPX, // V_CMPX_NEQ_F32_nosdst_e32 = 3011
    CEFBS_HasNoSdstCMPX, // V_CMPX_NEQ_F32_nosdst_e64 = 3012
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NEQ_F32_nosdst_sdwa = 3013
    CEFBS_HasSDWA, // V_CMPX_NEQ_F32_sdwa = 3014
    CEFBS_None, // V_CMPX_NEQ_F64_e32 = 3015
    CEFBS_None, // V_CMPX_NEQ_F64_e64 = 3016
    CEFBS_HasNoSdstCMPX, // V_CMPX_NEQ_F64_nosdst_e32 = 3017
    CEFBS_HasNoSdstCMPX, // V_CMPX_NEQ_F64_nosdst_e64 = 3018
    CEFBS_Has16BitInsts, // V_CMPX_NE_I16_e32 = 3019
    CEFBS_Has16BitInsts, // V_CMPX_NE_I16_e64 = 3020
    CEFBS_Has16BitInsts, // V_CMPX_NE_I16_nosdst_e32 = 3021
    CEFBS_Has16BitInsts, // V_CMPX_NE_I16_nosdst_e64 = 3022
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_I16_nosdst_sdwa = 3023
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_I16_sdwa = 3024
    CEFBS_None, // V_CMPX_NE_I32_e32 = 3025
    CEFBS_None, // V_CMPX_NE_I32_e64 = 3026
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_I32_nosdst_e32 = 3027
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_I32_nosdst_e64 = 3028
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NE_I32_nosdst_sdwa = 3029
    CEFBS_HasSDWA, // V_CMPX_NE_I32_sdwa = 3030
    CEFBS_None, // V_CMPX_NE_I64_e32 = 3031
    CEFBS_None, // V_CMPX_NE_I64_e64 = 3032
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_I64_nosdst_e32 = 3033
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_I64_nosdst_e64 = 3034
    CEFBS_Has16BitInsts, // V_CMPX_NE_U16_e32 = 3035
    CEFBS_Has16BitInsts, // V_CMPX_NE_U16_e64 = 3036
    CEFBS_Has16BitInsts, // V_CMPX_NE_U16_nosdst_e32 = 3037
    CEFBS_Has16BitInsts, // V_CMPX_NE_U16_nosdst_e64 = 3038
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_U16_nosdst_sdwa = 3039
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_U16_sdwa = 3040
    CEFBS_None, // V_CMPX_NE_U32_e32 = 3041
    CEFBS_None, // V_CMPX_NE_U32_e64 = 3042
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_U32_nosdst_e32 = 3043
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_U32_nosdst_e64 = 3044
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NE_U32_nosdst_sdwa = 3045
    CEFBS_HasSDWA, // V_CMPX_NE_U32_sdwa = 3046
    CEFBS_None, // V_CMPX_NE_U64_e32 = 3047
    CEFBS_None, // V_CMPX_NE_U64_e64 = 3048
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_U64_nosdst_e32 = 3049
    CEFBS_HasNoSdstCMPX, // V_CMPX_NE_U64_nosdst_e64 = 3050
    CEFBS_Has16BitInsts, // V_CMPX_NGE_F16_e32 = 3051
    CEFBS_Has16BitInsts, // V_CMPX_NGE_F16_e64 = 3052
    CEFBS_Has16BitInsts, // V_CMPX_NGE_F16_nosdst_e32 = 3053
    CEFBS_Has16BitInsts, // V_CMPX_NGE_F16_nosdst_e64 = 3054
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGE_F16_nosdst_sdwa = 3055
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGE_F16_sdwa = 3056
    CEFBS_None, // V_CMPX_NGE_F32_e32 = 3057
    CEFBS_None, // V_CMPX_NGE_F32_e64 = 3058
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGE_F32_nosdst_e32 = 3059
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGE_F32_nosdst_e64 = 3060
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NGE_F32_nosdst_sdwa = 3061
    CEFBS_HasSDWA, // V_CMPX_NGE_F32_sdwa = 3062
    CEFBS_None, // V_CMPX_NGE_F64_e32 = 3063
    CEFBS_None, // V_CMPX_NGE_F64_e64 = 3064
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGE_F64_nosdst_e32 = 3065
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGE_F64_nosdst_e64 = 3066
    CEFBS_Has16BitInsts, // V_CMPX_NGT_F16_e32 = 3067
    CEFBS_Has16BitInsts, // V_CMPX_NGT_F16_e64 = 3068
    CEFBS_Has16BitInsts, // V_CMPX_NGT_F16_nosdst_e32 = 3069
    CEFBS_Has16BitInsts, // V_CMPX_NGT_F16_nosdst_e64 = 3070
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGT_F16_nosdst_sdwa = 3071
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGT_F16_sdwa = 3072
    CEFBS_None, // V_CMPX_NGT_F32_e32 = 3073
    CEFBS_None, // V_CMPX_NGT_F32_e64 = 3074
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGT_F32_nosdst_e32 = 3075
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGT_F32_nosdst_e64 = 3076
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NGT_F32_nosdst_sdwa = 3077
    CEFBS_HasSDWA, // V_CMPX_NGT_F32_sdwa = 3078
    CEFBS_None, // V_CMPX_NGT_F64_e32 = 3079
    CEFBS_None, // V_CMPX_NGT_F64_e64 = 3080
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGT_F64_nosdst_e32 = 3081
    CEFBS_HasNoSdstCMPX, // V_CMPX_NGT_F64_nosdst_e64 = 3082
    CEFBS_Has16BitInsts, // V_CMPX_NLE_F16_e32 = 3083
    CEFBS_Has16BitInsts, // V_CMPX_NLE_F16_e64 = 3084
    CEFBS_Has16BitInsts, // V_CMPX_NLE_F16_nosdst_e32 = 3085
    CEFBS_Has16BitInsts, // V_CMPX_NLE_F16_nosdst_e64 = 3086
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLE_F16_nosdst_sdwa = 3087
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLE_F16_sdwa = 3088
    CEFBS_None, // V_CMPX_NLE_F32_e32 = 3089
    CEFBS_None, // V_CMPX_NLE_F32_e64 = 3090
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLE_F32_nosdst_e32 = 3091
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLE_F32_nosdst_e64 = 3092
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NLE_F32_nosdst_sdwa = 3093
    CEFBS_HasSDWA, // V_CMPX_NLE_F32_sdwa = 3094
    CEFBS_None, // V_CMPX_NLE_F64_e32 = 3095
    CEFBS_None, // V_CMPX_NLE_F64_e64 = 3096
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLE_F64_nosdst_e32 = 3097
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLE_F64_nosdst_e64 = 3098
    CEFBS_Has16BitInsts, // V_CMPX_NLG_F16_e32 = 3099
    CEFBS_Has16BitInsts, // V_CMPX_NLG_F16_e64 = 3100
    CEFBS_Has16BitInsts, // V_CMPX_NLG_F16_nosdst_e32 = 3101
    CEFBS_Has16BitInsts, // V_CMPX_NLG_F16_nosdst_e64 = 3102
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLG_F16_nosdst_sdwa = 3103
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLG_F16_sdwa = 3104
    CEFBS_None, // V_CMPX_NLG_F32_e32 = 3105
    CEFBS_None, // V_CMPX_NLG_F32_e64 = 3106
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLG_F32_nosdst_e32 = 3107
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLG_F32_nosdst_e64 = 3108
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NLG_F32_nosdst_sdwa = 3109
    CEFBS_HasSDWA, // V_CMPX_NLG_F32_sdwa = 3110
    CEFBS_None, // V_CMPX_NLG_F64_e32 = 3111
    CEFBS_None, // V_CMPX_NLG_F64_e64 = 3112
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLG_F64_nosdst_e32 = 3113
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLG_F64_nosdst_e64 = 3114
    CEFBS_Has16BitInsts, // V_CMPX_NLT_F16_e32 = 3115
    CEFBS_Has16BitInsts, // V_CMPX_NLT_F16_e64 = 3116
    CEFBS_Has16BitInsts, // V_CMPX_NLT_F16_nosdst_e32 = 3117
    CEFBS_Has16BitInsts, // V_CMPX_NLT_F16_nosdst_e64 = 3118
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLT_F16_nosdst_sdwa = 3119
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLT_F16_sdwa = 3120
    CEFBS_None, // V_CMPX_NLT_F32_e32 = 3121
    CEFBS_None, // V_CMPX_NLT_F32_e64 = 3122
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLT_F32_nosdst_e32 = 3123
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLT_F32_nosdst_e64 = 3124
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_NLT_F32_nosdst_sdwa = 3125
    CEFBS_HasSDWA, // V_CMPX_NLT_F32_sdwa = 3126
    CEFBS_None, // V_CMPX_NLT_F64_e32 = 3127
    CEFBS_None, // V_CMPX_NLT_F64_e64 = 3128
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLT_F64_nosdst_e32 = 3129
    CEFBS_HasNoSdstCMPX, // V_CMPX_NLT_F64_nosdst_e64 = 3130
    CEFBS_Has16BitInsts, // V_CMPX_O_F16_e32 = 3131
    CEFBS_Has16BitInsts, // V_CMPX_O_F16_e64 = 3132
    CEFBS_Has16BitInsts, // V_CMPX_O_F16_nosdst_e32 = 3133
    CEFBS_Has16BitInsts, // V_CMPX_O_F16_nosdst_e64 = 3134
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_O_F16_nosdst_sdwa = 3135
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_O_F16_sdwa = 3136
    CEFBS_None, // V_CMPX_O_F32_e32 = 3137
    CEFBS_None, // V_CMPX_O_F32_e64 = 3138
    CEFBS_HasNoSdstCMPX, // V_CMPX_O_F32_nosdst_e32 = 3139
    CEFBS_HasNoSdstCMPX, // V_CMPX_O_F32_nosdst_e64 = 3140
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_O_F32_nosdst_sdwa = 3141
    CEFBS_HasSDWA, // V_CMPX_O_F32_sdwa = 3142
    CEFBS_None, // V_CMPX_O_F64_e32 = 3143
    CEFBS_None, // V_CMPX_O_F64_e64 = 3144
    CEFBS_HasNoSdstCMPX, // V_CMPX_O_F64_nosdst_e32 = 3145
    CEFBS_HasNoSdstCMPX, // V_CMPX_O_F64_nosdst_e64 = 3146
    CEFBS_Has16BitInsts, // V_CMPX_TRU_F16_e32 = 3147
    CEFBS_Has16BitInsts, // V_CMPX_TRU_F16_e64 = 3148
    CEFBS_Has16BitInsts, // V_CMPX_TRU_F16_nosdst_e32 = 3149
    CEFBS_Has16BitInsts, // V_CMPX_TRU_F16_nosdst_e64 = 3150
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_TRU_F16_nosdst_sdwa = 3151
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_TRU_F16_sdwa = 3152
    CEFBS_None, // V_CMPX_TRU_F32_e32 = 3153
    CEFBS_None, // V_CMPX_TRU_F32_e64 = 3154
    CEFBS_HasNoSdstCMPX, // V_CMPX_TRU_F32_nosdst_e32 = 3155
    CEFBS_HasNoSdstCMPX, // V_CMPX_TRU_F32_nosdst_e64 = 3156
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_TRU_F32_nosdst_sdwa = 3157
    CEFBS_HasSDWA, // V_CMPX_TRU_F32_sdwa = 3158
    CEFBS_None, // V_CMPX_TRU_F64_e32 = 3159
    CEFBS_None, // V_CMPX_TRU_F64_e64 = 3160
    CEFBS_HasNoSdstCMPX, // V_CMPX_TRU_F64_nosdst_e32 = 3161
    CEFBS_HasNoSdstCMPX, // V_CMPX_TRU_F64_nosdst_e64 = 3162
    CEFBS_Has16BitInsts, // V_CMPX_T_I16_e32 = 3163
    CEFBS_Has16BitInsts, // V_CMPX_T_I16_e64 = 3164
    CEFBS_Has16BitInsts, // V_CMPX_T_I16_nosdst_e32 = 3165
    CEFBS_Has16BitInsts, // V_CMPX_T_I16_nosdst_e64 = 3166
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_I16_nosdst_sdwa = 3167
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_I16_sdwa = 3168
    CEFBS_None, // V_CMPX_T_I32_e32 = 3169
    CEFBS_None, // V_CMPX_T_I32_e64 = 3170
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_I32_nosdst_e32 = 3171
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_I32_nosdst_e64 = 3172
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_T_I32_nosdst_sdwa = 3173
    CEFBS_HasSDWA, // V_CMPX_T_I32_sdwa = 3174
    CEFBS_None, // V_CMPX_T_I64_e32 = 3175
    CEFBS_None, // V_CMPX_T_I64_e64 = 3176
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_I64_nosdst_e32 = 3177
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_I64_nosdst_e64 = 3178
    CEFBS_Has16BitInsts, // V_CMPX_T_U16_e32 = 3179
    CEFBS_Has16BitInsts, // V_CMPX_T_U16_e64 = 3180
    CEFBS_Has16BitInsts, // V_CMPX_T_U16_nosdst_e32 = 3181
    CEFBS_Has16BitInsts, // V_CMPX_T_U16_nosdst_e64 = 3182
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_U16_nosdst_sdwa = 3183
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_U16_sdwa = 3184
    CEFBS_None, // V_CMPX_T_U32_e32 = 3185
    CEFBS_None, // V_CMPX_T_U32_e64 = 3186
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_U32_nosdst_e32 = 3187
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_U32_nosdst_e64 = 3188
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_T_U32_nosdst_sdwa = 3189
    CEFBS_HasSDWA, // V_CMPX_T_U32_sdwa = 3190
    CEFBS_None, // V_CMPX_T_U64_e32 = 3191
    CEFBS_None, // V_CMPX_T_U64_e64 = 3192
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_U64_nosdst_e32 = 3193
    CEFBS_HasNoSdstCMPX, // V_CMPX_T_U64_nosdst_e64 = 3194
    CEFBS_Has16BitInsts, // V_CMPX_U_F16_e32 = 3195
    CEFBS_Has16BitInsts, // V_CMPX_U_F16_e64 = 3196
    CEFBS_Has16BitInsts, // V_CMPX_U_F16_nosdst_e32 = 3197
    CEFBS_Has16BitInsts, // V_CMPX_U_F16_nosdst_e64 = 3198
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_U_F16_nosdst_sdwa = 3199
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_U_F16_sdwa = 3200
    CEFBS_None, // V_CMPX_U_F32_e32 = 3201
    CEFBS_None, // V_CMPX_U_F32_e64 = 3202
    CEFBS_HasNoSdstCMPX, // V_CMPX_U_F32_nosdst_e32 = 3203
    CEFBS_HasNoSdstCMPX, // V_CMPX_U_F32_nosdst_e64 = 3204
    CEFBS_HasSDWA_HasNoSdstCMPX, // V_CMPX_U_F32_nosdst_sdwa = 3205
    CEFBS_HasSDWA, // V_CMPX_U_F32_sdwa = 3206
    CEFBS_None, // V_CMPX_U_F64_e32 = 3207
    CEFBS_None, // V_CMPX_U_F64_e64 = 3208
    CEFBS_HasNoSdstCMPX, // V_CMPX_U_F64_nosdst_e32 = 3209
    CEFBS_HasNoSdstCMPX, // V_CMPX_U_F64_nosdst_e64 = 3210
    CEFBS_Has16BitInsts, // V_CMP_CLASS_F16_e32 = 3211
    CEFBS_Has16BitInsts, // V_CMP_CLASS_F16_e64 = 3212
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_CLASS_F16_sdwa = 3213
    CEFBS_None, // V_CMP_CLASS_F32_e32 = 3214
    CEFBS_None, // V_CMP_CLASS_F32_e64 = 3215
    CEFBS_HasSDWA, // V_CMP_CLASS_F32_sdwa = 3216
    CEFBS_None, // V_CMP_CLASS_F64_e32 = 3217
    CEFBS_None, // V_CMP_CLASS_F64_e64 = 3218
    CEFBS_Has16BitInsts, // V_CMP_EQ_F16_e32 = 3219
    CEFBS_Has16BitInsts, // V_CMP_EQ_F16_e64 = 3220
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_F16_sdwa = 3221
    CEFBS_None, // V_CMP_EQ_F32_e32 = 3222
    CEFBS_None, // V_CMP_EQ_F32_e64 = 3223
    CEFBS_HasSDWA, // V_CMP_EQ_F32_sdwa = 3224
    CEFBS_None, // V_CMP_EQ_F64_e32 = 3225
    CEFBS_None, // V_CMP_EQ_F64_e64 = 3226
    CEFBS_Has16BitInsts, // V_CMP_EQ_I16_e32 = 3227
    CEFBS_Has16BitInsts, // V_CMP_EQ_I16_e64 = 3228
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_I16_sdwa = 3229
    CEFBS_None, // V_CMP_EQ_I32_e32 = 3230
    CEFBS_None, // V_CMP_EQ_I32_e64 = 3231
    CEFBS_HasSDWA, // V_CMP_EQ_I32_sdwa = 3232
    CEFBS_None, // V_CMP_EQ_I64_e32 = 3233
    CEFBS_None, // V_CMP_EQ_I64_e64 = 3234
    CEFBS_Has16BitInsts, // V_CMP_EQ_U16_e32 = 3235
    CEFBS_Has16BitInsts, // V_CMP_EQ_U16_e64 = 3236
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_U16_sdwa = 3237
    CEFBS_None, // V_CMP_EQ_U32_e32 = 3238
    CEFBS_None, // V_CMP_EQ_U32_e64 = 3239
    CEFBS_HasSDWA, // V_CMP_EQ_U32_sdwa = 3240
    CEFBS_None, // V_CMP_EQ_U64_e32 = 3241
    CEFBS_None, // V_CMP_EQ_U64_e64 = 3242
    CEFBS_Has16BitInsts, // V_CMP_F_F16_e32 = 3243
    CEFBS_Has16BitInsts, // V_CMP_F_F16_e64 = 3244
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_F16_sdwa = 3245
    CEFBS_None, // V_CMP_F_F32_e32 = 3246
    CEFBS_None, // V_CMP_F_F32_e64 = 3247
    CEFBS_HasSDWA, // V_CMP_F_F32_sdwa = 3248
    CEFBS_None, // V_CMP_F_F64_e32 = 3249
    CEFBS_None, // V_CMP_F_F64_e64 = 3250
    CEFBS_Has16BitInsts, // V_CMP_F_I16_e32 = 3251
    CEFBS_Has16BitInsts, // V_CMP_F_I16_e64 = 3252
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_I16_sdwa = 3253
    CEFBS_None, // V_CMP_F_I32_e32 = 3254
    CEFBS_None, // V_CMP_F_I32_e64 = 3255
    CEFBS_HasSDWA, // V_CMP_F_I32_sdwa = 3256
    CEFBS_None, // V_CMP_F_I64_e32 = 3257
    CEFBS_None, // V_CMP_F_I64_e64 = 3258
    CEFBS_Has16BitInsts, // V_CMP_F_U16_e32 = 3259
    CEFBS_Has16BitInsts, // V_CMP_F_U16_e64 = 3260
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_U16_sdwa = 3261
    CEFBS_None, // V_CMP_F_U32_e32 = 3262
    CEFBS_None, // V_CMP_F_U32_e64 = 3263
    CEFBS_HasSDWA, // V_CMP_F_U32_sdwa = 3264
    CEFBS_None, // V_CMP_F_U64_e32 = 3265
    CEFBS_None, // V_CMP_F_U64_e64 = 3266
    CEFBS_Has16BitInsts, // V_CMP_GE_F16_e32 = 3267
    CEFBS_Has16BitInsts, // V_CMP_GE_F16_e64 = 3268
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_F16_sdwa = 3269
    CEFBS_None, // V_CMP_GE_F32_e32 = 3270
    CEFBS_None, // V_CMP_GE_F32_e64 = 3271
    CEFBS_HasSDWA, // V_CMP_GE_F32_sdwa = 3272
    CEFBS_None, // V_CMP_GE_F64_e32 = 3273
    CEFBS_None, // V_CMP_GE_F64_e64 = 3274
    CEFBS_Has16BitInsts, // V_CMP_GE_I16_e32 = 3275
    CEFBS_Has16BitInsts, // V_CMP_GE_I16_e64 = 3276
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_I16_sdwa = 3277
    CEFBS_None, // V_CMP_GE_I32_e32 = 3278
    CEFBS_None, // V_CMP_GE_I32_e64 = 3279
    CEFBS_HasSDWA, // V_CMP_GE_I32_sdwa = 3280
    CEFBS_None, // V_CMP_GE_I64_e32 = 3281
    CEFBS_None, // V_CMP_GE_I64_e64 = 3282
    CEFBS_Has16BitInsts, // V_CMP_GE_U16_e32 = 3283
    CEFBS_Has16BitInsts, // V_CMP_GE_U16_e64 = 3284
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_U16_sdwa = 3285
    CEFBS_None, // V_CMP_GE_U32_e32 = 3286
    CEFBS_None, // V_CMP_GE_U32_e64 = 3287
    CEFBS_HasSDWA, // V_CMP_GE_U32_sdwa = 3288
    CEFBS_None, // V_CMP_GE_U64_e32 = 3289
    CEFBS_None, // V_CMP_GE_U64_e64 = 3290
    CEFBS_Has16BitInsts, // V_CMP_GT_F16_e32 = 3291
    CEFBS_Has16BitInsts, // V_CMP_GT_F16_e64 = 3292
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_F16_sdwa = 3293
    CEFBS_None, // V_CMP_GT_F32_e32 = 3294
    CEFBS_None, // V_CMP_GT_F32_e64 = 3295
    CEFBS_HasSDWA, // V_CMP_GT_F32_sdwa = 3296
    CEFBS_None, // V_CMP_GT_F64_e32 = 3297
    CEFBS_None, // V_CMP_GT_F64_e64 = 3298
    CEFBS_Has16BitInsts, // V_CMP_GT_I16_e32 = 3299
    CEFBS_Has16BitInsts, // V_CMP_GT_I16_e64 = 3300
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_I16_sdwa = 3301
    CEFBS_None, // V_CMP_GT_I32_e32 = 3302
    CEFBS_None, // V_CMP_GT_I32_e64 = 3303
    CEFBS_HasSDWA, // V_CMP_GT_I32_sdwa = 3304
    CEFBS_None, // V_CMP_GT_I64_e32 = 3305
    CEFBS_None, // V_CMP_GT_I64_e64 = 3306
    CEFBS_Has16BitInsts, // V_CMP_GT_U16_e32 = 3307
    CEFBS_Has16BitInsts, // V_CMP_GT_U16_e64 = 3308
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_U16_sdwa = 3309
    CEFBS_None, // V_CMP_GT_U32_e32 = 3310
    CEFBS_None, // V_CMP_GT_U32_e64 = 3311
    CEFBS_HasSDWA, // V_CMP_GT_U32_sdwa = 3312
    CEFBS_None, // V_CMP_GT_U64_e32 = 3313
    CEFBS_None, // V_CMP_GT_U64_e64 = 3314
    CEFBS_Has16BitInsts, // V_CMP_LE_F16_e32 = 3315
    CEFBS_Has16BitInsts, // V_CMP_LE_F16_e64 = 3316
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_F16_sdwa = 3317
    CEFBS_None, // V_CMP_LE_F32_e32 = 3318
    CEFBS_None, // V_CMP_LE_F32_e64 = 3319
    CEFBS_HasSDWA, // V_CMP_LE_F32_sdwa = 3320
    CEFBS_None, // V_CMP_LE_F64_e32 = 3321
    CEFBS_None, // V_CMP_LE_F64_e64 = 3322
    CEFBS_Has16BitInsts, // V_CMP_LE_I16_e32 = 3323
    CEFBS_Has16BitInsts, // V_CMP_LE_I16_e64 = 3324
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_I16_sdwa = 3325
    CEFBS_None, // V_CMP_LE_I32_e32 = 3326
    CEFBS_None, // V_CMP_LE_I32_e64 = 3327
    CEFBS_HasSDWA, // V_CMP_LE_I32_sdwa = 3328
    CEFBS_None, // V_CMP_LE_I64_e32 = 3329
    CEFBS_None, // V_CMP_LE_I64_e64 = 3330
    CEFBS_Has16BitInsts, // V_CMP_LE_U16_e32 = 3331
    CEFBS_Has16BitInsts, // V_CMP_LE_U16_e64 = 3332
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_U16_sdwa = 3333
    CEFBS_None, // V_CMP_LE_U32_e32 = 3334
    CEFBS_None, // V_CMP_LE_U32_e64 = 3335
    CEFBS_HasSDWA, // V_CMP_LE_U32_sdwa = 3336
    CEFBS_None, // V_CMP_LE_U64_e32 = 3337
    CEFBS_None, // V_CMP_LE_U64_e64 = 3338
    CEFBS_Has16BitInsts, // V_CMP_LG_F16_e32 = 3339
    CEFBS_Has16BitInsts, // V_CMP_LG_F16_e64 = 3340
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LG_F16_sdwa = 3341
    CEFBS_None, // V_CMP_LG_F32_e32 = 3342
    CEFBS_None, // V_CMP_LG_F32_e64 = 3343
    CEFBS_HasSDWA, // V_CMP_LG_F32_sdwa = 3344
    CEFBS_None, // V_CMP_LG_F64_e32 = 3345
    CEFBS_None, // V_CMP_LG_F64_e64 = 3346
    CEFBS_Has16BitInsts, // V_CMP_LT_F16_e32 = 3347
    CEFBS_Has16BitInsts, // V_CMP_LT_F16_e64 = 3348
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_F16_sdwa = 3349
    CEFBS_None, // V_CMP_LT_F32_e32 = 3350
    CEFBS_None, // V_CMP_LT_F32_e64 = 3351
    CEFBS_HasSDWA, // V_CMP_LT_F32_sdwa = 3352
    CEFBS_None, // V_CMP_LT_F64_e32 = 3353
    CEFBS_None, // V_CMP_LT_F64_e64 = 3354
    CEFBS_Has16BitInsts, // V_CMP_LT_I16_e32 = 3355
    CEFBS_Has16BitInsts, // V_CMP_LT_I16_e64 = 3356
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_I16_sdwa = 3357
    CEFBS_None, // V_CMP_LT_I32_e32 = 3358
    CEFBS_None, // V_CMP_LT_I32_e64 = 3359
    CEFBS_HasSDWA, // V_CMP_LT_I32_sdwa = 3360
    CEFBS_None, // V_CMP_LT_I64_e32 = 3361
    CEFBS_None, // V_CMP_LT_I64_e64 = 3362
    CEFBS_Has16BitInsts, // V_CMP_LT_U16_e32 = 3363
    CEFBS_Has16BitInsts, // V_CMP_LT_U16_e64 = 3364
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_U16_sdwa = 3365
    CEFBS_None, // V_CMP_LT_U32_e32 = 3366
    CEFBS_None, // V_CMP_LT_U32_e64 = 3367
    CEFBS_HasSDWA, // V_CMP_LT_U32_sdwa = 3368
    CEFBS_None, // V_CMP_LT_U64_e32 = 3369
    CEFBS_None, // V_CMP_LT_U64_e64 = 3370
    CEFBS_Has16BitInsts, // V_CMP_NEQ_F16_e32 = 3371
    CEFBS_Has16BitInsts, // V_CMP_NEQ_F16_e64 = 3372
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NEQ_F16_sdwa = 3373
    CEFBS_None, // V_CMP_NEQ_F32_e32 = 3374
    CEFBS_None, // V_CMP_NEQ_F32_e64 = 3375
    CEFBS_HasSDWA, // V_CMP_NEQ_F32_sdwa = 3376
    CEFBS_None, // V_CMP_NEQ_F64_e32 = 3377
    CEFBS_None, // V_CMP_NEQ_F64_e64 = 3378
    CEFBS_Has16BitInsts, // V_CMP_NE_I16_e32 = 3379
    CEFBS_Has16BitInsts, // V_CMP_NE_I16_e64 = 3380
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NE_I16_sdwa = 3381
    CEFBS_None, // V_CMP_NE_I32_e32 = 3382
    CEFBS_None, // V_CMP_NE_I32_e64 = 3383
    CEFBS_HasSDWA, // V_CMP_NE_I32_sdwa = 3384
    CEFBS_None, // V_CMP_NE_I64_e32 = 3385
    CEFBS_None, // V_CMP_NE_I64_e64 = 3386
    CEFBS_Has16BitInsts, // V_CMP_NE_U16_e32 = 3387
    CEFBS_Has16BitInsts, // V_CMP_NE_U16_e64 = 3388
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NE_U16_sdwa = 3389
    CEFBS_None, // V_CMP_NE_U32_e32 = 3390
    CEFBS_None, // V_CMP_NE_U32_e64 = 3391
    CEFBS_HasSDWA, // V_CMP_NE_U32_sdwa = 3392
    CEFBS_None, // V_CMP_NE_U64_e32 = 3393
    CEFBS_None, // V_CMP_NE_U64_e64 = 3394
    CEFBS_Has16BitInsts, // V_CMP_NGE_F16_e32 = 3395
    CEFBS_Has16BitInsts, // V_CMP_NGE_F16_e64 = 3396
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NGE_F16_sdwa = 3397
    CEFBS_None, // V_CMP_NGE_F32_e32 = 3398
    CEFBS_None, // V_CMP_NGE_F32_e64 = 3399
    CEFBS_HasSDWA, // V_CMP_NGE_F32_sdwa = 3400
    CEFBS_None, // V_CMP_NGE_F64_e32 = 3401
    CEFBS_None, // V_CMP_NGE_F64_e64 = 3402
    CEFBS_Has16BitInsts, // V_CMP_NGT_F16_e32 = 3403
    CEFBS_Has16BitInsts, // V_CMP_NGT_F16_e64 = 3404
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NGT_F16_sdwa = 3405
    CEFBS_None, // V_CMP_NGT_F32_e32 = 3406
    CEFBS_None, // V_CMP_NGT_F32_e64 = 3407
    CEFBS_HasSDWA, // V_CMP_NGT_F32_sdwa = 3408
    CEFBS_None, // V_CMP_NGT_F64_e32 = 3409
    CEFBS_None, // V_CMP_NGT_F64_e64 = 3410
    CEFBS_Has16BitInsts, // V_CMP_NLE_F16_e32 = 3411
    CEFBS_Has16BitInsts, // V_CMP_NLE_F16_e64 = 3412
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLE_F16_sdwa = 3413
    CEFBS_None, // V_CMP_NLE_F32_e32 = 3414
    CEFBS_None, // V_CMP_NLE_F32_e64 = 3415
    CEFBS_HasSDWA, // V_CMP_NLE_F32_sdwa = 3416
    CEFBS_None, // V_CMP_NLE_F64_e32 = 3417
    CEFBS_None, // V_CMP_NLE_F64_e64 = 3418
    CEFBS_Has16BitInsts, // V_CMP_NLG_F16_e32 = 3419
    CEFBS_Has16BitInsts, // V_CMP_NLG_F16_e64 = 3420
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLG_F16_sdwa = 3421
    CEFBS_None, // V_CMP_NLG_F32_e32 = 3422
    CEFBS_None, // V_CMP_NLG_F32_e64 = 3423
    CEFBS_HasSDWA, // V_CMP_NLG_F32_sdwa = 3424
    CEFBS_None, // V_CMP_NLG_F64_e32 = 3425
    CEFBS_None, // V_CMP_NLG_F64_e64 = 3426
    CEFBS_Has16BitInsts, // V_CMP_NLT_F16_e32 = 3427
    CEFBS_Has16BitInsts, // V_CMP_NLT_F16_e64 = 3428
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLT_F16_sdwa = 3429
    CEFBS_None, // V_CMP_NLT_F32_e32 = 3430
    CEFBS_None, // V_CMP_NLT_F32_e64 = 3431
    CEFBS_HasSDWA, // V_CMP_NLT_F32_sdwa = 3432
    CEFBS_None, // V_CMP_NLT_F64_e32 = 3433
    CEFBS_None, // V_CMP_NLT_F64_e64 = 3434
    CEFBS_Has16BitInsts, // V_CMP_O_F16_e32 = 3435
    CEFBS_Has16BitInsts, // V_CMP_O_F16_e64 = 3436
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_O_F16_sdwa = 3437
    CEFBS_None, // V_CMP_O_F32_e32 = 3438
    CEFBS_None, // V_CMP_O_F32_e64 = 3439
    CEFBS_HasSDWA, // V_CMP_O_F32_sdwa = 3440
    CEFBS_None, // V_CMP_O_F64_e32 = 3441
    CEFBS_None, // V_CMP_O_F64_e64 = 3442
    CEFBS_Has16BitInsts, // V_CMP_TRU_F16_e32 = 3443
    CEFBS_Has16BitInsts, // V_CMP_TRU_F16_e64 = 3444
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_TRU_F16_sdwa = 3445
    CEFBS_None, // V_CMP_TRU_F32_e32 = 3446
    CEFBS_None, // V_CMP_TRU_F32_e64 = 3447
    CEFBS_HasSDWA, // V_CMP_TRU_F32_sdwa = 3448
    CEFBS_None, // V_CMP_TRU_F64_e32 = 3449
    CEFBS_None, // V_CMP_TRU_F64_e64 = 3450
    CEFBS_Has16BitInsts, // V_CMP_T_I16_e32 = 3451
    CEFBS_Has16BitInsts, // V_CMP_T_I16_e64 = 3452
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_T_I16_sdwa = 3453
    CEFBS_None, // V_CMP_T_I32_e32 = 3454
    CEFBS_None, // V_CMP_T_I32_e64 = 3455
    CEFBS_HasSDWA, // V_CMP_T_I32_sdwa = 3456
    CEFBS_None, // V_CMP_T_I64_e32 = 3457
    CEFBS_None, // V_CMP_T_I64_e64 = 3458
    CEFBS_Has16BitInsts, // V_CMP_T_U16_e32 = 3459
    CEFBS_Has16BitInsts, // V_CMP_T_U16_e64 = 3460
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_T_U16_sdwa = 3461
    CEFBS_None, // V_CMP_T_U32_e32 = 3462
    CEFBS_None, // V_CMP_T_U32_e64 = 3463
    CEFBS_HasSDWA, // V_CMP_T_U32_sdwa = 3464
    CEFBS_None, // V_CMP_T_U64_e32 = 3465
    CEFBS_None, // V_CMP_T_U64_e64 = 3466
    CEFBS_Has16BitInsts, // V_CMP_U_F16_e32 = 3467
    CEFBS_Has16BitInsts, // V_CMP_U_F16_e64 = 3468
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_U_F16_sdwa = 3469
    CEFBS_None, // V_CMP_U_F32_e32 = 3470
    CEFBS_None, // V_CMP_U_F32_e64 = 3471
    CEFBS_HasSDWA, // V_CMP_U_F32_sdwa = 3472
    CEFBS_None, // V_CMP_U_F64_e32 = 3473
    CEFBS_None, // V_CMP_U_F64_e64 = 3474
    CEFBS_HasDPP, // V_CNDMASK_B32_dpp = 3475
    CEFBS_None, // V_CNDMASK_B32_e32 = 3476
    CEFBS_None, // V_CNDMASK_B32_e64 = 3477
    CEFBS_HasSDWA, // V_CNDMASK_B32_sdwa = 3478
    CEFBS_None, // V_CNDMASK_B64_PSEUDO = 3479
    CEFBS_HasDPP_Has16BitInsts, // V_COS_F16_dpp = 3480
    CEFBS_Has16BitInsts, // V_COS_F16_e32 = 3481
    CEFBS_Has16BitInsts, // V_COS_F16_e64 = 3482
    CEFBS_HasSDWA_Has16BitInsts, // V_COS_F16_sdwa = 3483
    CEFBS_HasDPP, // V_COS_F32_dpp = 3484
    CEFBS_None, // V_COS_F32_e32 = 3485
    CEFBS_None, // V_COS_F32_e64 = 3486
    CEFBS_HasSDWA, // V_COS_F32_sdwa = 3487
    CEFBS_None, // V_CUBEID_F32 = 3488
    CEFBS_None, // V_CUBEMA_F32 = 3489
    CEFBS_None, // V_CUBESC_F32 = 3490
    CEFBS_None, // V_CUBETC_F32 = 3491
    CEFBS_HasDPP, // V_CVT_F16_F32_dpp = 3492
    CEFBS_None, // V_CVT_F16_F32_e32 = 3493
    CEFBS_None, // V_CVT_F16_F32_e64 = 3494
    CEFBS_HasSDWA, // V_CVT_F16_F32_sdwa = 3495
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_F16_I16_dpp = 3496
    CEFBS_Has16BitInsts, // V_CVT_F16_I16_e32 = 3497
    CEFBS_Has16BitInsts, // V_CVT_F16_I16_e64 = 3498
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_F16_I16_sdwa = 3499
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_F16_U16_dpp = 3500
    CEFBS_Has16BitInsts, // V_CVT_F16_U16_e32 = 3501
    CEFBS_Has16BitInsts, // V_CVT_F16_U16_e64 = 3502
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_F16_U16_sdwa = 3503
    CEFBS_HasDPP, // V_CVT_F32_F16_dpp = 3504
    CEFBS_None, // V_CVT_F32_F16_e32 = 3505
    CEFBS_None, // V_CVT_F32_F16_e64 = 3506
    CEFBS_HasSDWA, // V_CVT_F32_F16_sdwa = 3507
    CEFBS_None, // V_CVT_F32_F64_e32 = 3508
    CEFBS_None, // V_CVT_F32_F64_e64 = 3509
    CEFBS_HasDPP, // V_CVT_F32_I32_dpp = 3510
    CEFBS_None, // V_CVT_F32_I32_e32 = 3511
    CEFBS_None, // V_CVT_F32_I32_e64 = 3512
    CEFBS_HasSDWA, // V_CVT_F32_I32_sdwa = 3513
    CEFBS_HasDPP, // V_CVT_F32_U32_dpp = 3514
    CEFBS_None, // V_CVT_F32_U32_e32 = 3515
    CEFBS_None, // V_CVT_F32_U32_e64 = 3516
    CEFBS_HasSDWA, // V_CVT_F32_U32_sdwa = 3517
    CEFBS_HasDPP, // V_CVT_F32_UBYTE0_dpp = 3518
    CEFBS_None, // V_CVT_F32_UBYTE0_e32 = 3519
    CEFBS_None, // V_CVT_F32_UBYTE0_e64 = 3520
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE0_sdwa = 3521
    CEFBS_HasDPP, // V_CVT_F32_UBYTE1_dpp = 3522
    CEFBS_None, // V_CVT_F32_UBYTE1_e32 = 3523
    CEFBS_None, // V_CVT_F32_UBYTE1_e64 = 3524
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE1_sdwa = 3525
    CEFBS_HasDPP, // V_CVT_F32_UBYTE2_dpp = 3526
    CEFBS_None, // V_CVT_F32_UBYTE2_e32 = 3527
    CEFBS_None, // V_CVT_F32_UBYTE2_e64 = 3528
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE2_sdwa = 3529
    CEFBS_HasDPP, // V_CVT_F32_UBYTE3_dpp = 3530
    CEFBS_None, // V_CVT_F32_UBYTE3_e32 = 3531
    CEFBS_None, // V_CVT_F32_UBYTE3_e64 = 3532
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE3_sdwa = 3533
    CEFBS_None, // V_CVT_F64_F32_e32 = 3534
    CEFBS_None, // V_CVT_F64_F32_e64 = 3535
    CEFBS_None, // V_CVT_F64_I32_e32 = 3536
    CEFBS_None, // V_CVT_F64_I32_e64 = 3537
    CEFBS_None, // V_CVT_F64_U32_e32 = 3538
    CEFBS_None, // V_CVT_F64_U32_e64 = 3539
    CEFBS_HasDPP, // V_CVT_FLR_I32_F32_dpp = 3540
    CEFBS_None, // V_CVT_FLR_I32_F32_e32 = 3541
    CEFBS_None, // V_CVT_FLR_I32_F32_e64 = 3542
    CEFBS_HasSDWA, // V_CVT_FLR_I32_F32_sdwa = 3543
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_I16_F16_dpp = 3544
    CEFBS_Has16BitInsts, // V_CVT_I16_F16_e32 = 3545
    CEFBS_Has16BitInsts, // V_CVT_I16_F16_e64 = 3546
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_I16_F16_sdwa = 3547
    CEFBS_HasDPP, // V_CVT_I32_F32_dpp = 3548
    CEFBS_None, // V_CVT_I32_F32_e32 = 3549
    CEFBS_None, // V_CVT_I32_F32_e64 = 3550
    CEFBS_HasSDWA, // V_CVT_I32_F32_sdwa = 3551
    CEFBS_None, // V_CVT_I32_F64_e32 = 3552
    CEFBS_None, // V_CVT_I32_F64_e64 = 3553
    CEFBS_HasDPP_isGFX9Plus, // V_CVT_NORM_I16_F16_dpp = 3554
    CEFBS_isGFX9Plus, // V_CVT_NORM_I16_F16_e32 = 3555
    CEFBS_isGFX9Plus, // V_CVT_NORM_I16_F16_e64 = 3556
    CEFBS_HasSDWA_isGFX9Plus, // V_CVT_NORM_I16_F16_sdwa = 3557
    CEFBS_HasDPP_isGFX9Plus, // V_CVT_NORM_U16_F16_dpp = 3558
    CEFBS_isGFX9Plus, // V_CVT_NORM_U16_F16_e32 = 3559
    CEFBS_isGFX9Plus, // V_CVT_NORM_U16_F16_e64 = 3560
    CEFBS_HasSDWA_isGFX9Plus, // V_CVT_NORM_U16_F16_sdwa = 3561
    CEFBS_HasDPP, // V_CVT_OFF_F32_I4_dpp = 3562
    CEFBS_None, // V_CVT_OFF_F32_I4_e32 = 3563
    CEFBS_None, // V_CVT_OFF_F32_I4_e64 = 3564
    CEFBS_HasSDWA, // V_CVT_OFF_F32_I4_sdwa = 3565
    CEFBS_None, // V_CVT_PKACCUM_U8_F32_e32 = 3566
    CEFBS_None, // V_CVT_PKACCUM_U8_F32_e64 = 3567
    CEFBS_isGFX9Plus, // V_CVT_PKNORM_I16_F16 = 3568
    CEFBS_None, // V_CVT_PKNORM_I16_F32_e32 = 3569
    CEFBS_None, // V_CVT_PKNORM_I16_F32_e64 = 3570
    CEFBS_isGFX9Plus, // V_CVT_PKNORM_U16_F16 = 3571
    CEFBS_None, // V_CVT_PKNORM_U16_F32_e32 = 3572
    CEFBS_None, // V_CVT_PKNORM_U16_F32_e64 = 3573
    CEFBS_None, // V_CVT_PKRTZ_F16_F32_e32 = 3574
    CEFBS_None, // V_CVT_PKRTZ_F16_F32_e64 = 3575
    CEFBS_None, // V_CVT_PK_I16_I32_e32 = 3576
    CEFBS_None, // V_CVT_PK_I16_I32_e64 = 3577
    CEFBS_None, // V_CVT_PK_U16_U32_e32 = 3578
    CEFBS_None, // V_CVT_PK_U16_U32_e64 = 3579
    CEFBS_None, // V_CVT_PK_U8_F32 = 3580
    CEFBS_HasDPP, // V_CVT_RPI_I32_F32_dpp = 3581
    CEFBS_None, // V_CVT_RPI_I32_F32_e32 = 3582
    CEFBS_None, // V_CVT_RPI_I32_F32_e64 = 3583
    CEFBS_HasSDWA, // V_CVT_RPI_I32_F32_sdwa = 3584
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_U16_F16_dpp = 3585
    CEFBS_Has16BitInsts, // V_CVT_U16_F16_e32 = 3586
    CEFBS_Has16BitInsts, // V_CVT_U16_F16_e64 = 3587
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_U16_F16_sdwa = 3588
    CEFBS_HasDPP, // V_CVT_U32_F32_dpp = 3589
    CEFBS_None, // V_CVT_U32_F32_e32 = 3590
    CEFBS_None, // V_CVT_U32_F32_e64 = 3591
    CEFBS_HasSDWA, // V_CVT_U32_F32_sdwa = 3592
    CEFBS_None, // V_CVT_U32_F64_e32 = 3593
    CEFBS_None, // V_CVT_U32_F64_e64 = 3594
    CEFBS_Has16BitInsts_isGFX8Only, // V_DIV_FIXUP_F16 = 3595
    CEFBS_Has16BitInsts_isGFX9Plus, // V_DIV_FIXUP_F16_gfx9 = 3596
    CEFBS_None, // V_DIV_FIXUP_F32 = 3597
    CEFBS_None, // V_DIV_FIXUP_F64 = 3598
    CEFBS_None, // V_DIV_FMAS_F32 = 3599
    CEFBS_None, // V_DIV_FMAS_F64 = 3600
    CEFBS_None, // V_DIV_SCALE_F32 = 3601
    CEFBS_None, // V_DIV_SCALE_F64 = 3602
    CEFBS_HasDPP_HasDot5Insts, // V_DOT2C_F32_F16_dpp = 3603
    CEFBS_HasDot5Insts, // V_DOT2C_F32_F16_e32 = 3604
    CEFBS_HasDot5Insts, // V_DOT2C_F32_F16_e64 = 3605
    CEFBS_HasDPP_HasDot4Insts, // V_DOT2C_I32_I16_dpp = 3606
    CEFBS_HasDot4Insts, // V_DOT2C_I32_I16_e32 = 3607
    CEFBS_HasDot4Insts, // V_DOT2C_I32_I16_e64 = 3608
    CEFBS_HasDot2Insts, // V_DOT2_F32_F16 = 3609
    CEFBS_HasDot2Insts, // V_DOT2_I32_I16 = 3610
    CEFBS_HasDot2Insts, // V_DOT2_U32_U16 = 3611
    CEFBS_HasDPP_HasDot6Insts, // V_DOT4C_I32_I8_dpp = 3612
    CEFBS_HasDot6Insts, // V_DOT4C_I32_I8_e32 = 3613
    CEFBS_HasDot6Insts, // V_DOT4C_I32_I8_e64 = 3614
    CEFBS_HasDot1Insts, // V_DOT4_I32_I8 = 3615
    CEFBS_HasDot2Insts, // V_DOT4_U32_U8 = 3616
    CEFBS_HasDPP_HasDot3Insts, // V_DOT8C_I32_I4_dpp = 3617
    CEFBS_HasDot3Insts, // V_DOT8C_I32_I4_e32 = 3618
    CEFBS_HasDot3Insts, // V_DOT8C_I32_I4_e64 = 3619
    CEFBS_HasDot1Insts, // V_DOT8_I32_I4 = 3620
    CEFBS_HasDot2Insts, // V_DOT8_U32_U4 = 3621
    CEFBS_HasDPP_Has16BitInsts, // V_EXP_F16_dpp = 3622
    CEFBS_Has16BitInsts, // V_EXP_F16_e32 = 3623
    CEFBS_Has16BitInsts, // V_EXP_F16_e64 = 3624
    CEFBS_HasSDWA_Has16BitInsts, // V_EXP_F16_sdwa = 3625
    CEFBS_HasDPP, // V_EXP_F32_dpp = 3626
    CEFBS_None, // V_EXP_F32_e32 = 3627
    CEFBS_None, // V_EXP_F32_e64 = 3628
    CEFBS_HasSDWA, // V_EXP_F32_sdwa = 3629
    CEFBS_HasDPP_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_dpp = 3630
    CEFBS_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e32 = 3631
    CEFBS_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e64 = 3632
    CEFBS_HasSDWA_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_sdwa = 3633
    CEFBS_HasDPP, // V_FFBH_I32_dpp = 3634
    CEFBS_None, // V_FFBH_I32_e32 = 3635
    CEFBS_None, // V_FFBH_I32_e64 = 3636
    CEFBS_HasSDWA, // V_FFBH_I32_sdwa = 3637
    CEFBS_HasDPP, // V_FFBH_U32_dpp = 3638
    CEFBS_None, // V_FFBH_U32_e32 = 3639
    CEFBS_None, // V_FFBH_U32_e64 = 3640
    CEFBS_HasSDWA, // V_FFBH_U32_sdwa = 3641
    CEFBS_HasDPP, // V_FFBL_B32_dpp = 3642
    CEFBS_None, // V_FFBL_B32_e32 = 3643
    CEFBS_None, // V_FFBL_B32_e64 = 3644
    CEFBS_HasSDWA, // V_FFBL_B32_sdwa = 3645
    CEFBS_HasDPP_Has16BitInsts, // V_FLOOR_F16_dpp = 3646
    CEFBS_Has16BitInsts, // V_FLOOR_F16_e32 = 3647
    CEFBS_Has16BitInsts, // V_FLOOR_F16_e64 = 3648
    CEFBS_HasSDWA_Has16BitInsts, // V_FLOOR_F16_sdwa = 3649
    CEFBS_HasDPP, // V_FLOOR_F32_dpp = 3650
    CEFBS_None, // V_FLOOR_F32_e32 = 3651
    CEFBS_None, // V_FLOOR_F32_e64 = 3652
    CEFBS_HasSDWA, // V_FLOOR_F32_sdwa = 3653
    CEFBS_isGFX7Plus, // V_FLOOR_F64_e32 = 3654
    CEFBS_isGFX7Plus, // V_FLOOR_F64_e64 = 3655
    CEFBS_isGFX10Plus, // V_FMAAK_F16 = 3656
    CEFBS_isGFX10Plus, // V_FMAAK_F32 = 3657
    CEFBS_HasDPP_isGFX10Plus, // V_FMAC_F16_dpp = 3658
    CEFBS_isGFX10Plus, // V_FMAC_F16_e32 = 3659
    CEFBS_isGFX10Plus, // V_FMAC_F16_e64 = 3660
    CEFBS_HasSDWA_isGFX10Plus, // V_FMAC_F16_sdwa = 3661
    CEFBS_HasDPP_HasDLInsts, // V_FMAC_F32_dpp = 3662
    CEFBS_HasDLInsts, // V_FMAC_F32_e32 = 3663
    CEFBS_HasDLInsts, // V_FMAC_F32_e64 = 3664
    CEFBS_HasSDWA_HasDLInsts, // V_FMAC_F32_sdwa = 3665
    CEFBS_isGFX10Plus, // V_FMAMK_F16 = 3666
    CEFBS_isGFX10Plus, // V_FMAMK_F32 = 3667
    CEFBS_Has16BitInsts_isGFX8Only, // V_FMA_F16 = 3668
    CEFBS_Has16BitInsts_isGFX9Plus, // V_FMA_F16_gfx9 = 3669
    CEFBS_None, // V_FMA_F32 = 3670
    CEFBS_None, // V_FMA_F64 = 3671
    CEFBS_HasFmaMixInsts, // V_FMA_MIXHI_F16 = 3672
    CEFBS_HasFmaMixInsts, // V_FMA_MIXLO_F16 = 3673
    CEFBS_HasFmaMixInsts, // V_FMA_MIX_F32 = 3674
    CEFBS_HasDPP_Has16BitInsts, // V_FRACT_F16_dpp = 3675
    CEFBS_Has16BitInsts, // V_FRACT_F16_e32 = 3676
    CEFBS_Has16BitInsts, // V_FRACT_F16_e64 = 3677
    CEFBS_HasSDWA_Has16BitInsts, // V_FRACT_F16_sdwa = 3678
    CEFBS_HasDPP, // V_FRACT_F32_dpp = 3679
    CEFBS_None, // V_FRACT_F32_e32 = 3680
    CEFBS_None, // V_FRACT_F32_e64 = 3681
    CEFBS_HasSDWA, // V_FRACT_F32_sdwa = 3682
    CEFBS_None, // V_FRACT_F64_e32 = 3683
    CEFBS_None, // V_FRACT_F64_e64 = 3684
    CEFBS_HasDPP_Has16BitInsts, // V_FREXP_EXP_I16_F16_dpp = 3685
    CEFBS_Has16BitInsts, // V_FREXP_EXP_I16_F16_e32 = 3686
    CEFBS_Has16BitInsts, // V_FREXP_EXP_I16_F16_e64 = 3687
    CEFBS_HasSDWA_Has16BitInsts, // V_FREXP_EXP_I16_F16_sdwa = 3688
    CEFBS_HasDPP, // V_FREXP_EXP_I32_F32_dpp = 3689
    CEFBS_None, // V_FREXP_EXP_I32_F32_e32 = 3690
    CEFBS_None, // V_FREXP_EXP_I32_F32_e64 = 3691
    CEFBS_HasSDWA, // V_FREXP_EXP_I32_F32_sdwa = 3692
    CEFBS_None, // V_FREXP_EXP_I32_F64_e32 = 3693
    CEFBS_None, // V_FREXP_EXP_I32_F64_e64 = 3694
    CEFBS_HasDPP_Has16BitInsts, // V_FREXP_MANT_F16_dpp = 3695
    CEFBS_Has16BitInsts, // V_FREXP_MANT_F16_e32 = 3696
    CEFBS_Has16BitInsts, // V_FREXP_MANT_F16_e64 = 3697
    CEFBS_HasSDWA_Has16BitInsts, // V_FREXP_MANT_F16_sdwa = 3698
    CEFBS_HasDPP, // V_FREXP_MANT_F32_dpp = 3699
    CEFBS_None, // V_FREXP_MANT_F32_e32 = 3700
    CEFBS_None, // V_FREXP_MANT_F32_e64 = 3701
    CEFBS_HasSDWA, // V_FREXP_MANT_F32_sdwa = 3702
    CEFBS_None, // V_FREXP_MANT_F64_e32 = 3703
    CEFBS_None, // V_FREXP_MANT_F64_e64 = 3704
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V1 = 3705
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V16 = 3706
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V2 = 3707
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V3 = 3708
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V32 = 3709
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V4 = 3710
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V5 = 3711
    CEFBS_None, // V_INDIRECT_REG_WRITE_B32_V8 = 3712
    CEFBS_None, // V_INTERP_MOV_F32 = 3713
    CEFBS_isGFX8Plus, // V_INTERP_MOV_F32_e64 = 3714
    CEFBS_Has16BitInsts, // V_INTERP_P1LL_F16 = 3715
    CEFBS_Has16BitInsts, // V_INTERP_P1LV_F16 = 3716
    CEFBS_None, // V_INTERP_P1_F32 = 3717
    CEFBS_None, // V_INTERP_P1_F32_16bank = 3718
    CEFBS_isGFX8Plus, // V_INTERP_P1_F32_e64 = 3719
    CEFBS_Has16BitInsts, // V_INTERP_P2_F16 = 3720
    CEFBS_isGFX9Plus, // V_INTERP_P2_F16_gfx9 = 3721
    CEFBS_None, // V_INTERP_P2_F32 = 3722
    CEFBS_isGFX8Plus, // V_INTERP_P2_F32_e64 = 3723
    CEFBS_HasDPP_Has16BitInsts, // V_LDEXP_F16_dpp = 3724
    CEFBS_Has16BitInsts, // V_LDEXP_F16_e32 = 3725
    CEFBS_Has16BitInsts, // V_LDEXP_F16_e64 = 3726
    CEFBS_HasSDWA_Has16BitInsts, // V_LDEXP_F16_sdwa = 3727
    CEFBS_None, // V_LDEXP_F32_e32 = 3728
    CEFBS_None, // V_LDEXP_F32_e64 = 3729
    CEFBS_None, // V_LDEXP_F64 = 3730
    CEFBS_None, // V_LERP_U8 = 3731
    CEFBS_HasDPP_isGFX6GFX7, // V_LOG_CLAMP_F32_dpp = 3732
    CEFBS_isGFX6GFX7, // V_LOG_CLAMP_F32_e32 = 3733
    CEFBS_isGFX6GFX7, // V_LOG_CLAMP_F32_e64 = 3734
    CEFBS_HasSDWA_isGFX6GFX7, // V_LOG_CLAMP_F32_sdwa = 3735
    CEFBS_HasDPP_Has16BitInsts, // V_LOG_F16_dpp = 3736
    CEFBS_Has16BitInsts, // V_LOG_F16_e32 = 3737
    CEFBS_Has16BitInsts, // V_LOG_F16_e64 = 3738
    CEFBS_HasSDWA_Has16BitInsts, // V_LOG_F16_sdwa = 3739
    CEFBS_HasDPP, // V_LOG_F32_dpp = 3740
    CEFBS_None, // V_LOG_F32_e32 = 3741
    CEFBS_None, // V_LOG_F32_e64 = 3742
    CEFBS_HasSDWA, // V_LOG_F32_sdwa = 3743
    CEFBS_HasDPP_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_dpp = 3744
    CEFBS_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e32 = 3745
    CEFBS_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e64 = 3746
    CEFBS_HasSDWA_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_sdwa = 3747
    CEFBS_HasDPP_Has16BitInsts, // V_LSHLREV_B16_dpp = 3748
    CEFBS_Has16BitInsts, // V_LSHLREV_B16_e32 = 3749
    CEFBS_Has16BitInsts, // V_LSHLREV_B16_e64 = 3750
    CEFBS_HasSDWA_Has16BitInsts, // V_LSHLREV_B16_sdwa = 3751
    CEFBS_HasDPP, // V_LSHLREV_B32_dpp = 3752
    CEFBS_None, // V_LSHLREV_B32_e32 = 3753
    CEFBS_None, // V_LSHLREV_B32_e64 = 3754
    CEFBS_HasSDWA, // V_LSHLREV_B32_sdwa = 3755
    CEFBS_isGFX8Plus, // V_LSHLREV_B64 = 3756
    CEFBS_isGFX9Plus, // V_LSHL_ADD_U32 = 3757
    CEFBS_HasDPP_isGFX6GFX7, // V_LSHL_B32_dpp = 3758
    CEFBS_isGFX6GFX7, // V_LSHL_B32_e32 = 3759
    CEFBS_isGFX6GFX7, // V_LSHL_B32_e64 = 3760
    CEFBS_HasSDWA_isGFX6GFX7, // V_LSHL_B32_sdwa = 3761
    CEFBS_isGFX6GFX7, // V_LSHL_B64 = 3762
    CEFBS_isGFX9Plus, // V_LSHL_OR_B32 = 3763
    CEFBS_HasDPP_Has16BitInsts, // V_LSHRREV_B16_dpp = 3764
    CEFBS_Has16BitInsts, // V_LSHRREV_B16_e32 = 3765
    CEFBS_Has16BitInsts, // V_LSHRREV_B16_e64 = 3766
    CEFBS_HasSDWA_Has16BitInsts, // V_LSHRREV_B16_sdwa = 3767
    CEFBS_HasDPP, // V_LSHRREV_B32_dpp = 3768
    CEFBS_None, // V_LSHRREV_B32_e32 = 3769
    CEFBS_None, // V_LSHRREV_B32_e64 = 3770
    CEFBS_HasSDWA, // V_LSHRREV_B32_sdwa = 3771
    CEFBS_isGFX8Plus, // V_LSHRREV_B64 = 3772
    CEFBS_HasDPP_isGFX6GFX7, // V_LSHR_B32_dpp = 3773
    CEFBS_isGFX6GFX7, // V_LSHR_B32_e32 = 3774
    CEFBS_isGFX6GFX7, // V_LSHR_B32_e64 = 3775
    CEFBS_HasSDWA_isGFX6GFX7, // V_LSHR_B32_sdwa = 3776
    CEFBS_isGFX6GFX7, // V_LSHR_B64 = 3777
    CEFBS_HasDPP_Has16BitInsts, // V_MAC_F16_dpp = 3778
    CEFBS_Has16BitInsts, // V_MAC_F16_e32 = 3779
    CEFBS_Has16BitInsts, // V_MAC_F16_e64 = 3780
    CEFBS_HasSDWA_Has16BitInsts, // V_MAC_F16_sdwa = 3781
    CEFBS_HasDPP, // V_MAC_F32_dpp = 3782
    CEFBS_None, // V_MAC_F32_e32 = 3783
    CEFBS_None, // V_MAC_F32_e64 = 3784
    CEFBS_HasSDWA, // V_MAC_F32_sdwa = 3785
    CEFBS_HasDPP_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_dpp = 3786
    CEFBS_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e32 = 3787
    CEFBS_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e64 = 3788
    CEFBS_HasSDWA_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_sdwa = 3789
    CEFBS_Has16BitInsts, // V_MADAK_F16 = 3790
    CEFBS_None, // V_MADAK_F32 = 3791
    CEFBS_Has16BitInsts, // V_MADMK_F16 = 3792
    CEFBS_None, // V_MADMK_F32 = 3793
    CEFBS_Has16BitInsts, // V_MAD_F16 = 3794
    CEFBS_isGFX9Only, // V_MAD_F16_gfx9 = 3795
    CEFBS_None, // V_MAD_F32 = 3796
    CEFBS_Has16BitInsts, // V_MAD_I16 = 3797
    CEFBS_isGFX9Plus, // V_MAD_I16_gfx9 = 3798
    CEFBS_isGFX9Plus, // V_MAD_I32_I16 = 3799
    CEFBS_None, // V_MAD_I32_I24 = 3800
    CEFBS_isGFX7Plus, // V_MAD_I64_I32 = 3801
    CEFBS_None, // V_MAD_LEGACY_F32 = 3802
    CEFBS_HasMadMixInsts, // V_MAD_MIXHI_F16 = 3803
    CEFBS_HasMadMixInsts, // V_MAD_MIXLO_F16 = 3804
    CEFBS_HasMadMixInsts, // V_MAD_MIX_F32 = 3805
    CEFBS_Has16BitInsts, // V_MAD_U16 = 3806
    CEFBS_isGFX9Plus, // V_MAD_U16_gfx9 = 3807
    CEFBS_isGFX9Plus, // V_MAD_U32_U16 = 3808
    CEFBS_None, // V_MAD_U32_U24 = 3809
    CEFBS_isGFX7Plus, // V_MAD_U64_U32 = 3810
    CEFBS_isGFX9Plus, // V_MAX3_F16 = 3811
    CEFBS_None, // V_MAX3_F32 = 3812
    CEFBS_isGFX9Plus, // V_MAX3_I16 = 3813
    CEFBS_None, // V_MAX3_I32 = 3814
    CEFBS_isGFX9Plus, // V_MAX3_U16 = 3815
    CEFBS_None, // V_MAX3_U32 = 3816
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_F16_dpp = 3817
    CEFBS_Has16BitInsts, // V_MAX_F16_e32 = 3818
    CEFBS_Has16BitInsts, // V_MAX_F16_e64 = 3819
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_F16_sdwa = 3820
    CEFBS_HasDPP, // V_MAX_F32_dpp = 3821
    CEFBS_None, // V_MAX_F32_e32 = 3822
    CEFBS_None, // V_MAX_F32_e64 = 3823
    CEFBS_HasSDWA, // V_MAX_F32_sdwa = 3824
    CEFBS_None, // V_MAX_F64 = 3825
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_I16_dpp = 3826
    CEFBS_Has16BitInsts, // V_MAX_I16_e32 = 3827
    CEFBS_Has16BitInsts, // V_MAX_I16_e64 = 3828
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_I16_sdwa = 3829
    CEFBS_HasDPP, // V_MAX_I32_dpp = 3830
    CEFBS_None, // V_MAX_I32_e32 = 3831
    CEFBS_None, // V_MAX_I32_e64 = 3832
    CEFBS_HasSDWA, // V_MAX_I32_sdwa = 3833
    CEFBS_HasDPP_isGFX6GFX7, // V_MAX_LEGACY_F32_dpp = 3834
    CEFBS_isGFX6GFX7, // V_MAX_LEGACY_F32_e32 = 3835
    CEFBS_isGFX6GFX7, // V_MAX_LEGACY_F32_e64 = 3836
    CEFBS_HasSDWA_isGFX6GFX7, // V_MAX_LEGACY_F32_sdwa = 3837
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_U16_dpp = 3838
    CEFBS_Has16BitInsts, // V_MAX_U16_e32 = 3839
    CEFBS_Has16BitInsts, // V_MAX_U16_e64 = 3840
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_U16_sdwa = 3841
    CEFBS_HasDPP, // V_MAX_U32_dpp = 3842
    CEFBS_None, // V_MAX_U32_e32 = 3843
    CEFBS_None, // V_MAX_U32_e64 = 3844
    CEFBS_HasSDWA, // V_MAX_U32_sdwa = 3845
    CEFBS_None, // V_MBCNT_HI_U32_B32_e32 = 3846
    CEFBS_None, // V_MBCNT_HI_U32_B32_e64 = 3847
    CEFBS_None, // V_MBCNT_LO_U32_B32_e32 = 3848
    CEFBS_None, // V_MBCNT_LO_U32_B32_e64 = 3849
    CEFBS_isGFX9Plus, // V_MED3_F16 = 3850
    CEFBS_None, // V_MED3_F32 = 3851
    CEFBS_isGFX9Plus, // V_MED3_I16 = 3852
    CEFBS_None, // V_MED3_I32 = 3853
    CEFBS_isGFX9Plus, // V_MED3_U16 = 3854
    CEFBS_None, // V_MED3_U32 = 3855
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X16F16 = 3856
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X1F32 = 3857
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X2BF16 = 3858
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X4F16 = 3859
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X4F32 = 3860
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X8BF16 = 3861
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X1F32 = 3862
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X2BF16 = 3863
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X2F32 = 3864
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X4BF16 = 3865
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X4F16 = 3866
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X8F16 = 3867
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X1F32 = 3868
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X2BF16 = 3869
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X4F16 = 3870
    CEFBS_HasMAIInsts, // V_MFMA_I32_16X16X16I8 = 3871
    CEFBS_HasMAIInsts, // V_MFMA_I32_16X16X4I8 = 3872
    CEFBS_HasMAIInsts, // V_MFMA_I32_32X32X4I8 = 3873
    CEFBS_HasMAIInsts, // V_MFMA_I32_32X32X8I8 = 3874
    CEFBS_HasMAIInsts, // V_MFMA_I32_4X4X4I8 = 3875
    CEFBS_isGFX9Plus, // V_MIN3_F16 = 3876
    CEFBS_None, // V_MIN3_F32 = 3877
    CEFBS_isGFX9Plus, // V_MIN3_I16 = 3878
    CEFBS_None, // V_MIN3_I32 = 3879
    CEFBS_isGFX9Plus, // V_MIN3_U16 = 3880
    CEFBS_None, // V_MIN3_U32 = 3881
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_F16_dpp = 3882
    CEFBS_Has16BitInsts, // V_MIN_F16_e32 = 3883
    CEFBS_Has16BitInsts, // V_MIN_F16_e64 = 3884
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_F16_sdwa = 3885
    CEFBS_HasDPP, // V_MIN_F32_dpp = 3886
    CEFBS_None, // V_MIN_F32_e32 = 3887
    CEFBS_None, // V_MIN_F32_e64 = 3888
    CEFBS_HasSDWA, // V_MIN_F32_sdwa = 3889
    CEFBS_None, // V_MIN_F64 = 3890
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_I16_dpp = 3891
    CEFBS_Has16BitInsts, // V_MIN_I16_e32 = 3892
    CEFBS_Has16BitInsts, // V_MIN_I16_e64 = 3893
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_I16_sdwa = 3894
    CEFBS_HasDPP, // V_MIN_I32_dpp = 3895
    CEFBS_None, // V_MIN_I32_e32 = 3896
    CEFBS_None, // V_MIN_I32_e64 = 3897
    CEFBS_HasSDWA, // V_MIN_I32_sdwa = 3898
    CEFBS_HasDPP_isGFX6GFX7, // V_MIN_LEGACY_F32_dpp = 3899
    CEFBS_isGFX6GFX7, // V_MIN_LEGACY_F32_e32 = 3900
    CEFBS_isGFX6GFX7, // V_MIN_LEGACY_F32_e64 = 3901
    CEFBS_HasSDWA_isGFX6GFX7, // V_MIN_LEGACY_F32_sdwa = 3902
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_U16_dpp = 3903
    CEFBS_Has16BitInsts, // V_MIN_U16_e32 = 3904
    CEFBS_Has16BitInsts, // V_MIN_U16_e64 = 3905
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_U16_sdwa = 3906
    CEFBS_HasDPP, // V_MIN_U32_dpp = 3907
    CEFBS_None, // V_MIN_U32_e32 = 3908
    CEFBS_None, // V_MIN_U32_e64 = 3909
    CEFBS_HasSDWA, // V_MIN_U32_sdwa = 3910
    CEFBS_HasDPP_HasMovrel, // V_MOVRELD_B32_dpp = 3911
    CEFBS_HasMovrel, // V_MOVRELD_B32_e32 = 3912
    CEFBS_HasMovrel, // V_MOVRELD_B32_e64 = 3913
    CEFBS_HasSDWA_HasMovrel, // V_MOVRELD_B32_sdwa = 3914
    CEFBS_HasDPP_isGFX10Plus, // V_MOVRELSD_2_B32_dpp = 3915
    CEFBS_isGFX10Plus, // V_MOVRELSD_2_B32_e32 = 3916
    CEFBS_isGFX10Plus, // V_MOVRELSD_2_B32_e64 = 3917
    CEFBS_HasSDWA_isGFX10Plus, // V_MOVRELSD_2_B32_sdwa = 3918
    CEFBS_HasDPP_HasMovrel, // V_MOVRELSD_B32_dpp = 3919
    CEFBS_HasMovrel, // V_MOVRELSD_B32_e32 = 3920
    CEFBS_HasMovrel, // V_MOVRELSD_B32_e64 = 3921
    CEFBS_HasSDWA_HasMovrel, // V_MOVRELSD_B32_sdwa = 3922
    CEFBS_HasDPP_HasMovrel, // V_MOVRELS_B32_dpp = 3923
    CEFBS_HasMovrel, // V_MOVRELS_B32_e32 = 3924
    CEFBS_HasMovrel, // V_MOVRELS_B32_e64 = 3925
    CEFBS_HasSDWA_HasMovrel, // V_MOVRELS_B32_sdwa = 3926
    CEFBS_HasDPP, // V_MOV_B32_dpp = 3927
    CEFBS_None, // V_MOV_B32_e32 = 3928
    CEFBS_None, // V_MOV_B32_e64 = 3929
    CEFBS_isGFX8GFX9, // V_MOV_B32_indirect = 3930
    CEFBS_HasSDWA, // V_MOV_B32_sdwa = 3931
    CEFBS_HasDPP, // V_MOV_B64_DPP_PSEUDO = 3932
    CEFBS_None, // V_MOV_B64_PSEUDO = 3933
    CEFBS_HasDPP, // V_MOV_FED_B32_dpp = 3934
    CEFBS_None, // V_MOV_FED_B32_e32 = 3935
    CEFBS_None, // V_MOV_FED_B32_e64 = 3936
    CEFBS_HasSDWA, // V_MOV_FED_B32_sdwa = 3937
    CEFBS_None, // V_MQSAD_PK_U16_U8 = 3938
    CEFBS_isGFX7Plus, // V_MQSAD_U32_U8 = 3939
    CEFBS_None, // V_MSAD_U8 = 3940
    CEFBS_isGFX6GFX7GFX10, // V_MULLIT_F32 = 3941
    CEFBS_HasDPP_Has16BitInsts, // V_MUL_F16_dpp = 3942
    CEFBS_Has16BitInsts, // V_MUL_F16_e32 = 3943
    CEFBS_Has16BitInsts, // V_MUL_F16_e64 = 3944
    CEFBS_HasSDWA_Has16BitInsts, // V_MUL_F16_sdwa = 3945
    CEFBS_HasDPP, // V_MUL_F32_dpp = 3946
    CEFBS_None, // V_MUL_F32_e32 = 3947
    CEFBS_None, // V_MUL_F32_e64 = 3948
    CEFBS_HasSDWA, // V_MUL_F32_sdwa = 3949
    CEFBS_None, // V_MUL_F64 = 3950
    CEFBS_None, // V_MUL_HI_I32 = 3951
    CEFBS_HasDPP, // V_MUL_HI_I32_I24_dpp = 3952
    CEFBS_None, // V_MUL_HI_I32_I24_e32 = 3953
    CEFBS_None, // V_MUL_HI_I32_I24_e64 = 3954
    CEFBS_HasSDWA, // V_MUL_HI_I32_I24_sdwa = 3955
    CEFBS_None, // V_MUL_HI_U32 = 3956
    CEFBS_HasDPP, // V_MUL_HI_U32_U24_dpp = 3957
    CEFBS_None, // V_MUL_HI_U32_U24_e32 = 3958
    CEFBS_None, // V_MUL_HI_U32_U24_e64 = 3959
    CEFBS_HasSDWA, // V_MUL_HI_U32_U24_sdwa = 3960
    CEFBS_HasDPP, // V_MUL_I32_I24_dpp = 3961
    CEFBS_None, // V_MUL_I32_I24_e32 = 3962
    CEFBS_None, // V_MUL_I32_I24_e64 = 3963
    CEFBS_HasSDWA, // V_MUL_I32_I24_sdwa = 3964
    CEFBS_HasDPP, // V_MUL_LEGACY_F32_dpp = 3965
    CEFBS_None, // V_MUL_LEGACY_F32_e32 = 3966
    CEFBS_None, // V_MUL_LEGACY_F32_e64 = 3967
    CEFBS_HasSDWA, // V_MUL_LEGACY_F32_sdwa = 3968
    CEFBS_None, // V_MUL_LO_I32 = 3969
    CEFBS_HasDPP_Has16BitInsts, // V_MUL_LO_U16_dpp = 3970
    CEFBS_Has16BitInsts, // V_MUL_LO_U16_e32 = 3971
    CEFBS_Has16BitInsts, // V_MUL_LO_U16_e64 = 3972
    CEFBS_HasSDWA_Has16BitInsts, // V_MUL_LO_U16_sdwa = 3973
    CEFBS_None, // V_MUL_LO_U32 = 3974
    CEFBS_HasDPP, // V_MUL_U32_U24_dpp = 3975
    CEFBS_None, // V_MUL_U32_U24_e32 = 3976
    CEFBS_None, // V_MUL_U32_U24_e64 = 3977
    CEFBS_HasSDWA, // V_MUL_U32_U24_sdwa = 3978
    CEFBS_None, // V_NOP_e32 = 3979
    CEFBS_None, // V_NOP_e64 = 3980
    CEFBS_HasSDWA, // V_NOP_sdwa = 3981
    CEFBS_HasDPP, // V_NOT_B32_dpp = 3982
    CEFBS_None, // V_NOT_B32_e32 = 3983
    CEFBS_None, // V_NOT_B32_e64 = 3984
    CEFBS_HasSDWA, // V_NOT_B32_sdwa = 3985
    CEFBS_isGFX9Plus, // V_OR3_B32 = 3986
    CEFBS_HasDPP, // V_OR_B32_dpp = 3987
    CEFBS_None, // V_OR_B32_e32 = 3988
    CEFBS_None, // V_OR_B32_e64 = 3989
    CEFBS_HasSDWA, // V_OR_B32_sdwa = 3990
    CEFBS_isGFX9Plus, // V_PACK_B32_F16 = 3991
    CEFBS_isGFX10Plus, // V_PERMLANE16_B32 = 3992
    CEFBS_isGFX10Plus, // V_PERMLANEX16_B32 = 3993
    CEFBS_isGFX8Plus, // V_PERM_B32 = 3994
    CEFBS_isGFX10Plus, // V_PIPEFLUSH_e32 = 3995
    CEFBS_isGFX10Plus, // V_PIPEFLUSH_e64 = 3996
    CEFBS_HasSDWA_isGFX10Plus, // V_PIPEFLUSH_sdwa = 3997
    CEFBS_None, // V_PK_ADD_F16 = 3998
    CEFBS_None, // V_PK_ADD_I16 = 3999
    CEFBS_None, // V_PK_ADD_U16 = 4000
    CEFBS_None, // V_PK_ASHRREV_I16 = 4001
    CEFBS_HasDPP_HasPkFmacF16Inst, // V_PK_FMAC_F16_dpp = 4002
    CEFBS_HasPkFmacF16Inst, // V_PK_FMAC_F16_e32 = 4003
    CEFBS_HasPkFmacF16Inst, // V_PK_FMAC_F16_e64 = 4004
    CEFBS_HasSDWA_HasPkFmacF16Inst, // V_PK_FMAC_F16_sdwa = 4005
    CEFBS_None, // V_PK_FMA_F16 = 4006
    CEFBS_None, // V_PK_LSHLREV_B16 = 4007
    CEFBS_None, // V_PK_LSHRREV_B16 = 4008
    CEFBS_None, // V_PK_MAD_I16 = 4009
    CEFBS_None, // V_PK_MAD_U16 = 4010
    CEFBS_None, // V_PK_MAX_F16 = 4011
    CEFBS_None, // V_PK_MAX_I16 = 4012
    CEFBS_None, // V_PK_MAX_U16 = 4013
    CEFBS_None, // V_PK_MIN_F16 = 4014
    CEFBS_None, // V_PK_MIN_I16 = 4015
    CEFBS_None, // V_PK_MIN_U16 = 4016
    CEFBS_None, // V_PK_MUL_F16 = 4017
    CEFBS_None, // V_PK_MUL_LO_U16 = 4018
    CEFBS_None, // V_PK_SUB_I16 = 4019
    CEFBS_None, // V_PK_SUB_U16 = 4020
    CEFBS_isGFX7Plus, // V_QSAD_PK_U16_U8 = 4021
    CEFBS_HasDPP_isGFX6GFX7, // V_RCP_CLAMP_F32_dpp = 4022
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F32_e32 = 4023
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F32_e64 = 4024
    CEFBS_HasSDWA_isGFX6GFX7, // V_RCP_CLAMP_F32_sdwa = 4025
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F64_e32 = 4026
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F64_e64 = 4027
    CEFBS_HasDPP_Has16BitInsts, // V_RCP_F16_dpp = 4028
    CEFBS_Has16BitInsts, // V_RCP_F16_e32 = 4029
    CEFBS_Has16BitInsts, // V_RCP_F16_e64 = 4030
    CEFBS_HasSDWA_Has16BitInsts, // V_RCP_F16_sdwa = 4031
    CEFBS_HasDPP, // V_RCP_F32_dpp = 4032
    CEFBS_None, // V_RCP_F32_e32 = 4033
    CEFBS_None, // V_RCP_F32_e64 = 4034
    CEFBS_HasSDWA, // V_RCP_F32_sdwa = 4035
    CEFBS_None, // V_RCP_F64_e32 = 4036
    CEFBS_None, // V_RCP_F64_e64 = 4037
    CEFBS_HasDPP, // V_RCP_IFLAG_F32_dpp = 4038
    CEFBS_None, // V_RCP_IFLAG_F32_e32 = 4039
    CEFBS_None, // V_RCP_IFLAG_F32_e64 = 4040
    CEFBS_HasSDWA, // V_RCP_IFLAG_F32_sdwa = 4041
    CEFBS_HasDPP_isGFX6GFX7, // V_RCP_LEGACY_F32_dpp = 4042
    CEFBS_isGFX6GFX7, // V_RCP_LEGACY_F32_e32 = 4043
    CEFBS_isGFX6GFX7, // V_RCP_LEGACY_F32_e64 = 4044
    CEFBS_HasSDWA_isGFX6GFX7, // V_RCP_LEGACY_F32_sdwa = 4045
    CEFBS_None, // V_READLANE_B32 = 4046
    CEFBS_HasDPP_Has16BitInsts, // V_RNDNE_F16_dpp = 4047
    CEFBS_Has16BitInsts, // V_RNDNE_F16_e32 = 4048
    CEFBS_Has16BitInsts, // V_RNDNE_F16_e64 = 4049
    CEFBS_HasSDWA_Has16BitInsts, // V_RNDNE_F16_sdwa = 4050
    CEFBS_HasDPP, // V_RNDNE_F32_dpp = 4051
    CEFBS_None, // V_RNDNE_F32_e32 = 4052
    CEFBS_None, // V_RNDNE_F32_e64 = 4053
    CEFBS_HasSDWA, // V_RNDNE_F32_sdwa = 4054
    CEFBS_isGFX7Plus, // V_RNDNE_F64_e32 = 4055
    CEFBS_isGFX7Plus, // V_RNDNE_F64_e64 = 4056
    CEFBS_HasDPP_isGFX6GFX7, // V_RSQ_CLAMP_F32_dpp = 4057
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F32_e32 = 4058
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F32_e64 = 4059
    CEFBS_HasSDWA_isGFX6GFX7, // V_RSQ_CLAMP_F32_sdwa = 4060
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F64_e32 = 4061
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F64_e64 = 4062
    CEFBS_HasDPP_Has16BitInsts, // V_RSQ_F16_dpp = 4063
    CEFBS_Has16BitInsts, // V_RSQ_F16_e32 = 4064
    CEFBS_Has16BitInsts, // V_RSQ_F16_e64 = 4065
    CEFBS_HasSDWA_Has16BitInsts, // V_RSQ_F16_sdwa = 4066
    CEFBS_HasDPP, // V_RSQ_F32_dpp = 4067
    CEFBS_None, // V_RSQ_F32_e32 = 4068
    CEFBS_None, // V_RSQ_F32_e64 = 4069
    CEFBS_HasSDWA, // V_RSQ_F32_sdwa = 4070
    CEFBS_None, // V_RSQ_F64_e32 = 4071
    CEFBS_None, // V_RSQ_F64_e64 = 4072
    CEFBS_HasDPP_isGFX6GFX7, // V_RSQ_LEGACY_F32_dpp = 4073
    CEFBS_isGFX6GFX7, // V_RSQ_LEGACY_F32_e32 = 4074
    CEFBS_isGFX6GFX7, // V_RSQ_LEGACY_F32_e64 = 4075
    CEFBS_HasSDWA_isGFX6GFX7, // V_RSQ_LEGACY_F32_sdwa = 4076
    CEFBS_None, // V_SAD_HI_U8 = 4077
    CEFBS_None, // V_SAD_U16 = 4078
    CEFBS_None, // V_SAD_U32 = 4079
    CEFBS_None, // V_SAD_U8 = 4080
    CEFBS_HasDPP_isGFX9Plus, // V_SAT_PK_U8_I16_dpp = 4081
    CEFBS_isGFX9Plus, // V_SAT_PK_U8_I16_e32 = 4082
    CEFBS_isGFX9Plus, // V_SAT_PK_U8_I16_e64 = 4083
    CEFBS_HasSDWA_isGFX9Plus, // V_SAT_PK_U8_I16_sdwa = 4084
    CEFBS_HasDPP_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_dpp = 4085
    CEFBS_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_e32 = 4086
    CEFBS_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_e64 = 4087
    CEFBS_HasSDWA_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_sdwa = 4088
    CEFBS_None, // V_SET_INACTIVE_B32 = 4089
    CEFBS_None, // V_SET_INACTIVE_B64 = 4090
    CEFBS_HasDPP_Has16BitInsts, // V_SIN_F16_dpp = 4091
    CEFBS_Has16BitInsts, // V_SIN_F16_e32 = 4092
    CEFBS_Has16BitInsts, // V_SIN_F16_e64 = 4093
    CEFBS_HasSDWA_Has16BitInsts, // V_SIN_F16_sdwa = 4094
    CEFBS_HasDPP, // V_SIN_F32_dpp = 4095
    CEFBS_None, // V_SIN_F32_e32 = 4096
    CEFBS_None, // V_SIN_F32_e64 = 4097
    CEFBS_HasSDWA, // V_SIN_F32_sdwa = 4098
    CEFBS_HasDPP_Has16BitInsts, // V_SQRT_F16_dpp = 4099
    CEFBS_Has16BitInsts, // V_SQRT_F16_e32 = 4100
    CEFBS_Has16BitInsts, // V_SQRT_F16_e64 = 4101
    CEFBS_HasSDWA_Has16BitInsts, // V_SQRT_F16_sdwa = 4102
    CEFBS_HasDPP, // V_SQRT_F32_dpp = 4103
    CEFBS_None, // V_SQRT_F32_e32 = 4104
    CEFBS_None, // V_SQRT_F32_e64 = 4105
    CEFBS_HasSDWA, // V_SQRT_F32_sdwa = 4106
    CEFBS_None, // V_SQRT_F64_e32 = 4107
    CEFBS_None, // V_SQRT_F64_e64 = 4108
    CEFBS_HasDPP, // V_SUBBREV_U32_dpp = 4109
    CEFBS_None, // V_SUBBREV_U32_e32 = 4110
    CEFBS_None, // V_SUBBREV_U32_e64 = 4111
    CEFBS_HasSDWA, // V_SUBBREV_U32_sdwa = 4112
    CEFBS_HasDPP, // V_SUBB_U32_dpp = 4113
    CEFBS_None, // V_SUBB_U32_e32 = 4114
    CEFBS_None, // V_SUBB_U32_e64 = 4115
    CEFBS_HasSDWA, // V_SUBB_U32_sdwa = 4116
    CEFBS_HasDPP_Has16BitInsts, // V_SUBREV_F16_dpp = 4117
    CEFBS_Has16BitInsts, // V_SUBREV_F16_e32 = 4118
    CEFBS_Has16BitInsts, // V_SUBREV_F16_e64 = 4119
    CEFBS_HasSDWA_Has16BitInsts, // V_SUBREV_F16_sdwa = 4120
    CEFBS_HasDPP, // V_SUBREV_F32_dpp = 4121
    CEFBS_None, // V_SUBREV_F32_e32 = 4122
    CEFBS_None, // V_SUBREV_F32_e64 = 4123
    CEFBS_HasSDWA, // V_SUBREV_F32_sdwa = 4124
    CEFBS_HasDPP, // V_SUBREV_I32_dpp = 4125
    CEFBS_None, // V_SUBREV_I32_e32 = 4126
    CEFBS_None, // V_SUBREV_I32_e64 = 4127
    CEFBS_HasSDWA, // V_SUBREV_I32_sdwa = 4128
    CEFBS_HasDPP_Has16BitInsts, // V_SUBREV_U16_dpp = 4129
    CEFBS_Has16BitInsts, // V_SUBREV_U16_e32 = 4130
    CEFBS_Has16BitInsts, // V_SUBREV_U16_e64 = 4131
    CEFBS_HasSDWA_Has16BitInsts, // V_SUBREV_U16_sdwa = 4132
    CEFBS_HasDPP_HasAddNoCarryInsts, // V_SUBREV_U32_dpp = 4133
    CEFBS_HasAddNoCarryInsts, // V_SUBREV_U32_e32 = 4134
    CEFBS_HasAddNoCarryInsts, // V_SUBREV_U32_e64 = 4135
    CEFBS_HasSDWA_HasAddNoCarryInsts, // V_SUBREV_U32_sdwa = 4136
    CEFBS_HasDPP_Has16BitInsts, // V_SUB_F16_dpp = 4137
    CEFBS_Has16BitInsts, // V_SUB_F16_e32 = 4138
    CEFBS_Has16BitInsts, // V_SUB_F16_e64 = 4139
    CEFBS_HasSDWA_Has16BitInsts, // V_SUB_F16_sdwa = 4140
    CEFBS_HasDPP, // V_SUB_F32_dpp = 4141
    CEFBS_None, // V_SUB_F32_e32 = 4142
    CEFBS_None, // V_SUB_F32_e64 = 4143
    CEFBS_HasSDWA, // V_SUB_F32_sdwa = 4144
    CEFBS_isGFX9Plus, // V_SUB_I16 = 4145
    CEFBS_HasDPP, // V_SUB_I32_dpp = 4146
    CEFBS_None, // V_SUB_I32_e32 = 4147
    CEFBS_None, // V_SUB_I32_e64 = 4148
    CEFBS_isGFX9Plus, // V_SUB_I32_gfx9 = 4149
    CEFBS_HasSDWA, // V_SUB_I32_sdwa = 4150
    CEFBS_HasDPP_Has16BitInsts, // V_SUB_U16_dpp = 4151
    CEFBS_Has16BitInsts, // V_SUB_U16_e32 = 4152
    CEFBS_Has16BitInsts, // V_SUB_U16_e64 = 4153
    CEFBS_HasSDWA_Has16BitInsts, // V_SUB_U16_sdwa = 4154
    CEFBS_HasDPP_HasAddNoCarryInsts, // V_SUB_U32_dpp = 4155
    CEFBS_HasAddNoCarryInsts, // V_SUB_U32_e32 = 4156
    CEFBS_HasAddNoCarryInsts, // V_SUB_U32_e64 = 4157
    CEFBS_HasSDWA_HasAddNoCarryInsts, // V_SUB_U32_sdwa = 4158
    CEFBS_isGFX10Plus, // V_SWAPREL_B32 = 4159
    CEFBS_isGFX9Plus, // V_SWAP_B32 = 4160
    CEFBS_None, // V_TRIG_PREOP_F64 = 4161
    CEFBS_HasDPP_Has16BitInsts, // V_TRUNC_F16_dpp = 4162
    CEFBS_Has16BitInsts, // V_TRUNC_F16_e32 = 4163
    CEFBS_Has16BitInsts, // V_TRUNC_F16_e64 = 4164
    CEFBS_HasSDWA_Has16BitInsts, // V_TRUNC_F16_sdwa = 4165
    CEFBS_HasDPP, // V_TRUNC_F32_dpp = 4166
    CEFBS_None, // V_TRUNC_F32_e32 = 4167
    CEFBS_None, // V_TRUNC_F32_e64 = 4168
    CEFBS_HasSDWA, // V_TRUNC_F32_sdwa = 4169
    CEFBS_isGFX7Plus, // V_TRUNC_F64_e32 = 4170
    CEFBS_isGFX7Plus, // V_TRUNC_F64_e64 = 4171
    CEFBS_None, // V_WRITELANE_B32 = 4172
    CEFBS_isGFX9Plus, // V_XAD_U32 = 4173
    CEFBS_HasDPP_HasDLInsts, // V_XNOR_B32_dpp = 4174
    CEFBS_HasDLInsts, // V_XNOR_B32_e32 = 4175
    CEFBS_HasDLInsts, // V_XNOR_B32_e64 = 4176
    CEFBS_HasSDWA_HasDLInsts, // V_XNOR_B32_sdwa = 4177
    CEFBS_isGFX10Plus, // V_XOR3_B32 = 4178
    CEFBS_HasDPP, // V_XOR_B32_dpp = 4179
    CEFBS_None, // V_XOR_B32_e32 = 4180
    CEFBS_None, // V_XOR_B32_e64 = 4181
    CEFBS_HasSDWA, // V_XOR_B32_sdwa = 4182
    CEFBS_None, // WAVE_BARRIER = 4183
    CEFBS_None, // WQM = 4184
    CEFBS_None, // WWM = 4185
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_ADDR64_RTN_gfx6_gfx7 = 4186
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_ADDR64_gfx6_gfx7 = 4187
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx10 = 4188
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx6_gfx7 = 4189
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_BOTHEN_RTN_vi = 4190
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_BOTHEN_gfx10 = 4191
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_BOTHEN_gfx6_gfx7 = 4192
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_BOTHEN_vi = 4193
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_BOTHEN_vi = 4194
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_IDXEN_vi = 4195
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_OFFEN_vi = 4196
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_ADD_F32_OFFSET_vi = 4197
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx10 = 4198
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx6_gfx7 = 4199
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_IDXEN_RTN_vi = 4200
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_IDXEN_gfx10 = 4201
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_IDXEN_gfx6_gfx7 = 4202
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_IDXEN_vi = 4203
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx10 = 4204
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx6_gfx7 = 4205
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_OFFEN_RTN_vi = 4206
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_OFFEN_gfx10 = 4207
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_OFFEN_gfx6_gfx7 = 4208
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_OFFEN_vi = 4209
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx10 = 4210
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx6_gfx7 = 4211
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_OFFSET_RTN_vi = 4212
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_OFFSET_gfx10 = 4213
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_OFFSET_gfx6_gfx7 = 4214
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_OFFSET_vi = 4215
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_ADDR64_RTN_gfx6_gfx7 = 4216
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_ADDR64_gfx6_gfx7 = 4217
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx10 = 4218
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx6_gfx7 = 4219
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_vi = 4220
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx10 = 4221
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx6_gfx7 = 4222
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_BOTHEN_vi = 4223
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx10 = 4224
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx6_gfx7 = 4225
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_vi = 4226
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_IDXEN_gfx10 = 4227
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_IDXEN_gfx6_gfx7 = 4228
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_IDXEN_vi = 4229
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx10 = 4230
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx6_gfx7 = 4231
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_vi = 4232
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_OFFEN_gfx10 = 4233
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_OFFEN_gfx6_gfx7 = 4234
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_OFFEN_vi = 4235
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx10 = 4236
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx6_gfx7 = 4237
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_vi = 4238
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_ADD_X2_OFFSET_gfx10 = 4239
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_ADD_X2_OFFSET_gfx6_gfx7 = 4240
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_ADD_X2_OFFSET_vi = 4241
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_ADDR64_RTN_gfx6_gfx7 = 4242
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_ADDR64_gfx6_gfx7 = 4243
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx10 = 4244
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx6_gfx7 = 4245
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_BOTHEN_RTN_vi = 4246
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_BOTHEN_gfx10 = 4247
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_BOTHEN_gfx6_gfx7 = 4248
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_BOTHEN_vi = 4249
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_IDXEN_RTN_gfx10 = 4250
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_IDXEN_RTN_gfx6_gfx7 = 4251
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_IDXEN_RTN_vi = 4252
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_IDXEN_gfx10 = 4253
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_IDXEN_gfx6_gfx7 = 4254
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_IDXEN_vi = 4255
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_OFFEN_RTN_gfx10 = 4256
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_OFFEN_RTN_gfx6_gfx7 = 4257
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_OFFEN_RTN_vi = 4258
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_OFFEN_gfx10 = 4259
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_OFFEN_gfx6_gfx7 = 4260
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_OFFEN_vi = 4261
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_OFFSET_RTN_gfx10 = 4262
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_OFFSET_RTN_gfx6_gfx7 = 4263
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_OFFSET_RTN_vi = 4264
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_OFFSET_gfx10 = 4265
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_OFFSET_gfx6_gfx7 = 4266
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_OFFSET_vi = 4267
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_ADDR64_RTN_gfx6_gfx7 = 4268
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_ADDR64_gfx6_gfx7 = 4269
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx10 = 4270
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx6_gfx7 = 4271
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_vi = 4272
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_BOTHEN_gfx10 = 4273
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_BOTHEN_gfx6_gfx7 = 4274
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_BOTHEN_vi = 4275
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx10 = 4276
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx6_gfx7 = 4277
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_IDXEN_RTN_vi = 4278
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_IDXEN_gfx10 = 4279
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_IDXEN_gfx6_gfx7 = 4280
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_IDXEN_vi = 4281
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx10 = 4282
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx6_gfx7 = 4283
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_OFFEN_RTN_vi = 4284
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_OFFEN_gfx10 = 4285
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_OFFEN_gfx6_gfx7 = 4286
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_OFFEN_vi = 4287
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx10 = 4288
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx6_gfx7 = 4289
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_OFFSET_RTN_vi = 4290
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_AND_X2_OFFSET_gfx10 = 4291
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_AND_X2_OFFSET_gfx6_gfx7 = 4292
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_AND_X2_OFFSET_vi = 4293
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN_gfx6_gfx7 = 4294
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_ADDR64_gfx6_gfx7 = 4295
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx10 = 4296
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx6_gfx7 = 4297
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_vi = 4298
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx10 = 4299
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx6_gfx7 = 4300
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi = 4301
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx10 = 4302
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx6_gfx7 = 4303
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_vi = 4304
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx10 = 4305
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx6_gfx7 = 4306
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_IDXEN_vi = 4307
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx10 = 4308
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx6_gfx7 = 4309
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_vi = 4310
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx10 = 4311
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx6_gfx7 = 4312
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_OFFEN_vi = 4313
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx10 = 4314
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx6_gfx7 = 4315
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_vi = 4316
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx10 = 4317
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx6_gfx7 = 4318
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_OFFSET_vi = 4319
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN_gfx6_gfx7 = 4320
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_gfx6_gfx7 = 4321
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx10 = 4322
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7 = 4323
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_vi = 4324
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx10 = 4325
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx6_gfx7 = 4326
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi = 4327
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx10 = 4328
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx6_gfx7 = 4329
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_vi = 4330
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx10 = 4331
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx6_gfx7 = 4332
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi = 4333
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx10 = 4334
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx6_gfx7 = 4335
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_vi = 4336
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx10 = 4337
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx6_gfx7 = 4338
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi = 4339
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx10 = 4340
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx6_gfx7 = 4341
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_vi = 4342
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx10 = 4343
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx6_gfx7 = 4344
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi = 4345
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_ADDR64_RTN_gfx6_gfx7 = 4346
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_ADDR64_gfx6_gfx7 = 4347
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx10 = 4348
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx6_gfx7 = 4349
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_BOTHEN_RTN_vi = 4350
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_BOTHEN_gfx10 = 4351
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_BOTHEN_gfx6_gfx7 = 4352
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_BOTHEN_vi = 4353
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx10 = 4354
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx6_gfx7 = 4355
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_IDXEN_RTN_vi = 4356
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_IDXEN_gfx10 = 4357
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_IDXEN_gfx6_gfx7 = 4358
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_IDXEN_vi = 4359
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx10 = 4360
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx6_gfx7 = 4361
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_OFFEN_RTN_vi = 4362
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_OFFEN_gfx10 = 4363
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_OFFEN_gfx6_gfx7 = 4364
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_OFFEN_vi = 4365
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx10 = 4366
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx6_gfx7 = 4367
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_OFFSET_RTN_vi = 4368
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_OFFSET_gfx10 = 4369
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_OFFSET_gfx6_gfx7 = 4370
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_OFFSET_vi = 4371
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_ADDR64_RTN_gfx6_gfx7 = 4372
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_ADDR64_gfx6_gfx7 = 4373
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx10 = 4374
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx6_gfx7 = 4375
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_vi = 4376
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx10 = 4377
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx6_gfx7 = 4378
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_BOTHEN_vi = 4379
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx10 = 4380
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx6_gfx7 = 4381
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_vi = 4382
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_IDXEN_gfx10 = 4383
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_IDXEN_gfx6_gfx7 = 4384
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_IDXEN_vi = 4385
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx10 = 4386
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx6_gfx7 = 4387
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_vi = 4388
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_OFFEN_gfx10 = 4389
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_OFFEN_gfx6_gfx7 = 4390
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_OFFEN_vi = 4391
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx10 = 4392
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx6_gfx7 = 4393
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_vi = 4394
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_DEC_X2_OFFSET_gfx10 = 4395
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_DEC_X2_OFFSET_gfx6_gfx7 = 4396
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_DEC_X2_OFFSET_vi = 4397
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN_gfx6_gfx7 = 4398
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_ADDR64_gfx6_gfx7 = 4399
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx10 = 4400
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx6_gfx7 = 4401
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx10 = 4402
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx6_gfx7 = 4403
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx10 = 4404
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx6_gfx7 = 4405
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx10 = 4406
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx6_gfx7 = 4407
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx10 = 4408
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx6_gfx7 = 4409
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx10 = 4410
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx6_gfx7 = 4411
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx10 = 4412
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx6_gfx7 = 4413
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx10 = 4414
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx6_gfx7 = 4415
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN_gfx6_gfx7 = 4416
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_gfx6_gfx7 = 4417
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx10 = 4418
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7 = 4419
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx10 = 4420
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx6_gfx7 = 4421
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx10 = 4422
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx6_gfx7 = 4423
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx10 = 4424
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx6_gfx7 = 4425
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx10 = 4426
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx6_gfx7 = 4427
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx10 = 4428
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx6_gfx7 = 4429
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx10 = 4430
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx6_gfx7 = 4431
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx10 = 4432
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx6_gfx7 = 4433
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_ADDR64_RTN_gfx6_gfx7 = 4434
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_ADDR64_gfx6_gfx7 = 4435
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx10 = 4436
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx6_gfx7 = 4437
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN_gfx10 = 4438
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_BOTHEN_gfx6_gfx7 = 4439
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx10 = 4440
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx6_gfx7 = 4441
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN_gfx10 = 4442
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_IDXEN_gfx6_gfx7 = 4443
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx10 = 4444
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx6_gfx7 = 4445
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN_gfx10 = 4446
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFEN_gfx6_gfx7 = 4447
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx10 = 4448
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx6_gfx7 = 4449
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET_gfx10 = 4450
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_OFFSET_gfx6_gfx7 = 4451
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN_gfx6_gfx7 = 4452
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_ADDR64_gfx6_gfx7 = 4453
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx10 = 4454
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx6_gfx7 = 4455
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx10 = 4456
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx6_gfx7 = 4457
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx10 = 4458
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx6_gfx7 = 4459
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx10 = 4460
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx6_gfx7 = 4461
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx10 = 4462
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx6_gfx7 = 4463
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx10 = 4464
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx6_gfx7 = 4465
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx10 = 4466
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx6_gfx7 = 4467
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx10 = 4468
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx6_gfx7 = 4469
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_ADDR64_RTN_gfx6_gfx7 = 4470
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_ADDR64_gfx6_gfx7 = 4471
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx10 = 4472
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx6_gfx7 = 4473
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN_gfx10 = 4474
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_BOTHEN_gfx6_gfx7 = 4475
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx10 = 4476
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx6_gfx7 = 4477
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN_gfx10 = 4478
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_IDXEN_gfx6_gfx7 = 4479
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx10 = 4480
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx6_gfx7 = 4481
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN_gfx10 = 4482
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFEN_gfx6_gfx7 = 4483
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx10 = 4484
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx6_gfx7 = 4485
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET_gfx10 = 4486
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_OFFSET_gfx6_gfx7 = 4487
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN_gfx6_gfx7 = 4488
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_ADDR64_gfx6_gfx7 = 4489
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx10 = 4490
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx6_gfx7 = 4491
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx10 = 4492
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx6_gfx7 = 4493
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx10 = 4494
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx6_gfx7 = 4495
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx10 = 4496
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx6_gfx7 = 4497
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx10 = 4498
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx6_gfx7 = 4499
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx10 = 4500
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx6_gfx7 = 4501
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx10 = 4502
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx6_gfx7 = 4503
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx10 = 4504
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx6_gfx7 = 4505
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_ADDR64_RTN_gfx6_gfx7 = 4506
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_ADDR64_gfx6_gfx7 = 4507
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx10 = 4508
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx6_gfx7 = 4509
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_BOTHEN_RTN_vi = 4510
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_BOTHEN_gfx10 = 4511
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_BOTHEN_gfx6_gfx7 = 4512
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_BOTHEN_vi = 4513
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_IDXEN_RTN_gfx10 = 4514
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_IDXEN_RTN_gfx6_gfx7 = 4515
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_IDXEN_RTN_vi = 4516
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_IDXEN_gfx10 = 4517
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_IDXEN_gfx6_gfx7 = 4518
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_IDXEN_vi = 4519
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_OFFEN_RTN_gfx10 = 4520
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_OFFEN_RTN_gfx6_gfx7 = 4521
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_OFFEN_RTN_vi = 4522
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_OFFEN_gfx10 = 4523
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_OFFEN_gfx6_gfx7 = 4524
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_OFFEN_vi = 4525
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_OFFSET_RTN_gfx10 = 4526
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_OFFSET_RTN_gfx6_gfx7 = 4527
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_OFFSET_RTN_vi = 4528
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_OFFSET_gfx10 = 4529
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_OFFSET_gfx6_gfx7 = 4530
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_OFFSET_vi = 4531
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_ADDR64_RTN_gfx6_gfx7 = 4532
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_ADDR64_gfx6_gfx7 = 4533
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx10 = 4534
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx6_gfx7 = 4535
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_vi = 4536
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_BOTHEN_gfx10 = 4537
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_BOTHEN_gfx6_gfx7 = 4538
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_BOTHEN_vi = 4539
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx10 = 4540
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx6_gfx7 = 4541
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_IDXEN_RTN_vi = 4542
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_IDXEN_gfx10 = 4543
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_IDXEN_gfx6_gfx7 = 4544
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_IDXEN_vi = 4545
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx10 = 4546
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx6_gfx7 = 4547
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_OFFEN_RTN_vi = 4548
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_OFFEN_gfx10 = 4549
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_OFFEN_gfx6_gfx7 = 4550
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_OFFEN_vi = 4551
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx10 = 4552
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx6_gfx7 = 4553
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_OFFSET_RTN_vi = 4554
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_INC_X2_OFFSET_gfx10 = 4555
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_INC_X2_OFFSET_gfx6_gfx7 = 4556
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_INC_X2_OFFSET_vi = 4557
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_ADDR64_RTN_gfx6_gfx7 = 4558
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_ADDR64_gfx6_gfx7 = 4559
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx10 = 4560
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx6_gfx7 = 4561
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_BOTHEN_RTN_vi = 4562
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_BOTHEN_gfx10 = 4563
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_BOTHEN_gfx6_gfx7 = 4564
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_BOTHEN_vi = 4565
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_IDXEN_RTN_gfx10 = 4566
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_IDXEN_RTN_gfx6_gfx7 = 4567
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_IDXEN_RTN_vi = 4568
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_IDXEN_gfx10 = 4569
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_IDXEN_gfx6_gfx7 = 4570
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_IDXEN_vi = 4571
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_OFFEN_RTN_gfx10 = 4572
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_OFFEN_RTN_gfx6_gfx7 = 4573
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_OFFEN_RTN_vi = 4574
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_OFFEN_gfx10 = 4575
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_OFFEN_gfx6_gfx7 = 4576
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_OFFEN_vi = 4577
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_OFFSET_RTN_gfx10 = 4578
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_OFFSET_RTN_gfx6_gfx7 = 4579
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_OFFSET_RTN_vi = 4580
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_OFFSET_gfx10 = 4581
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_OFFSET_gfx6_gfx7 = 4582
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_OFFSET_vi = 4583
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_ADDR64_RTN_gfx6_gfx7 = 4584
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_ADDR64_gfx6_gfx7 = 4585
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx10 = 4586
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx6_gfx7 = 4587
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_vi = 4588
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_BOTHEN_gfx10 = 4589
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_BOTHEN_gfx6_gfx7 = 4590
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_BOTHEN_vi = 4591
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx10 = 4592
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx6_gfx7 = 4593
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_IDXEN_RTN_vi = 4594
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_IDXEN_gfx10 = 4595
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_IDXEN_gfx6_gfx7 = 4596
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_IDXEN_vi = 4597
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx10 = 4598
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx6_gfx7 = 4599
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_OFFEN_RTN_vi = 4600
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_OFFEN_gfx10 = 4601
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_OFFEN_gfx6_gfx7 = 4602
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_OFFEN_vi = 4603
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx10 = 4604
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx6_gfx7 = 4605
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_OFFSET_RTN_vi = 4606
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_OR_X2_OFFSET_gfx10 = 4607
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_OR_X2_OFFSET_gfx6_gfx7 = 4608
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_OR_X2_OFFSET_vi = 4609
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_vi = 4610
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_IDXEN_vi = 4611
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_OFFEN_vi = 4612
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // BUFFER_ATOMIC_PK_ADD_F16_OFFSET_vi = 4613
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_ADDR64_RTN_gfx6_gfx7 = 4614
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_ADDR64_gfx6_gfx7 = 4615
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx10 = 4616
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx6_gfx7 = 4617
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_BOTHEN_RTN_vi = 4618
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_BOTHEN_gfx10 = 4619
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_BOTHEN_gfx6_gfx7 = 4620
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_BOTHEN_vi = 4621
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx10 = 4622
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx6_gfx7 = 4623
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_IDXEN_RTN_vi = 4624
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_IDXEN_gfx10 = 4625
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_IDXEN_gfx6_gfx7 = 4626
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_IDXEN_vi = 4627
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx10 = 4628
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx6_gfx7 = 4629
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_OFFEN_RTN_vi = 4630
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_OFFEN_gfx10 = 4631
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_OFFEN_gfx6_gfx7 = 4632
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_OFFEN_vi = 4633
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx10 = 4634
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx6_gfx7 = 4635
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_OFFSET_RTN_vi = 4636
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_OFFSET_gfx10 = 4637
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_OFFSET_gfx6_gfx7 = 4638
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_OFFSET_vi = 4639
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN_gfx6_gfx7 = 4640
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_ADDR64_gfx6_gfx7 = 4641
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx10 = 4642
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx6_gfx7 = 4643
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_vi = 4644
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx10 = 4645
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx6_gfx7 = 4646
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi = 4647
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx10 = 4648
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx6_gfx7 = 4649
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_vi = 4650
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx10 = 4651
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx6_gfx7 = 4652
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_IDXEN_vi = 4653
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx10 = 4654
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx6_gfx7 = 4655
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_vi = 4656
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx10 = 4657
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx6_gfx7 = 4658
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_OFFEN_vi = 4659
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx10 = 4660
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx6_gfx7 = 4661
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_vi = 4662
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx10 = 4663
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx6_gfx7 = 4664
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMAX_X2_OFFSET_vi = 4665
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_ADDR64_RTN_gfx6_gfx7 = 4666
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_ADDR64_gfx6_gfx7 = 4667
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx10 = 4668
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx6_gfx7 = 4669
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_BOTHEN_RTN_vi = 4670
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_BOTHEN_gfx10 = 4671
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_BOTHEN_gfx6_gfx7 = 4672
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_BOTHEN_vi = 4673
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx10 = 4674
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx6_gfx7 = 4675
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_IDXEN_RTN_vi = 4676
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_IDXEN_gfx10 = 4677
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_IDXEN_gfx6_gfx7 = 4678
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_IDXEN_vi = 4679
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx10 = 4680
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx6_gfx7 = 4681
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_OFFEN_RTN_vi = 4682
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_OFFEN_gfx10 = 4683
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_OFFEN_gfx6_gfx7 = 4684
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_OFFEN_vi = 4685
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx10 = 4686
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx6_gfx7 = 4687
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_OFFSET_RTN_vi = 4688
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_OFFSET_gfx10 = 4689
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_OFFSET_gfx6_gfx7 = 4690
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_OFFSET_vi = 4691
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN_gfx6_gfx7 = 4692
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_ADDR64_gfx6_gfx7 = 4693
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx10 = 4694
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx6_gfx7 = 4695
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_vi = 4696
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx10 = 4697
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx6_gfx7 = 4698
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi = 4699
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx10 = 4700
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx6_gfx7 = 4701
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_vi = 4702
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx10 = 4703
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx6_gfx7 = 4704
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_IDXEN_vi = 4705
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx10 = 4706
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx6_gfx7 = 4707
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_vi = 4708
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx10 = 4709
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx6_gfx7 = 4710
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_OFFEN_vi = 4711
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx10 = 4712
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx6_gfx7 = 4713
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_vi = 4714
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx10 = 4715
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx6_gfx7 = 4716
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SMIN_X2_OFFSET_vi = 4717
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_ADDR64_RTN_gfx6_gfx7 = 4718
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_ADDR64_gfx6_gfx7 = 4719
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx10 = 4720
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx6_gfx7 = 4721
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_BOTHEN_RTN_vi = 4722
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_BOTHEN_gfx10 = 4723
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_BOTHEN_gfx6_gfx7 = 4724
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_BOTHEN_vi = 4725
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx10 = 4726
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx6_gfx7 = 4727
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_IDXEN_RTN_vi = 4728
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_IDXEN_gfx10 = 4729
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_IDXEN_gfx6_gfx7 = 4730
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_IDXEN_vi = 4731
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx10 = 4732
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx6_gfx7 = 4733
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_OFFEN_RTN_vi = 4734
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_OFFEN_gfx10 = 4735
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_OFFEN_gfx6_gfx7 = 4736
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_OFFEN_vi = 4737
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx10 = 4738
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx6_gfx7 = 4739
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_OFFSET_RTN_vi = 4740
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_OFFSET_gfx10 = 4741
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_OFFSET_gfx6_gfx7 = 4742
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_OFFSET_vi = 4743
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_ADDR64_RTN_gfx6_gfx7 = 4744
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_ADDR64_gfx6_gfx7 = 4745
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx10 = 4746
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx6_gfx7 = 4747
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_vi = 4748
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx10 = 4749
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx6_gfx7 = 4750
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_BOTHEN_vi = 4751
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx10 = 4752
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx6_gfx7 = 4753
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_vi = 4754
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_IDXEN_gfx10 = 4755
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_IDXEN_gfx6_gfx7 = 4756
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_IDXEN_vi = 4757
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx10 = 4758
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx6_gfx7 = 4759
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_vi = 4760
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_OFFEN_gfx10 = 4761
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_OFFEN_gfx6_gfx7 = 4762
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_OFFEN_vi = 4763
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx10 = 4764
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx6_gfx7 = 4765
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_vi = 4766
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SUB_X2_OFFSET_gfx10 = 4767
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SUB_X2_OFFSET_gfx6_gfx7 = 4768
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SUB_X2_OFFSET_vi = 4769
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_ADDR64_RTN_gfx6_gfx7 = 4770
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_ADDR64_gfx6_gfx7 = 4771
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx10 = 4772
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx6_gfx7 = 4773
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_BOTHEN_RTN_vi = 4774
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_BOTHEN_gfx10 = 4775
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_BOTHEN_gfx6_gfx7 = 4776
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_BOTHEN_vi = 4777
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx10 = 4778
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx6_gfx7 = 4779
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_IDXEN_RTN_vi = 4780
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_IDXEN_gfx10 = 4781
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_IDXEN_gfx6_gfx7 = 4782
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_IDXEN_vi = 4783
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx10 = 4784
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx6_gfx7 = 4785
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_OFFEN_RTN_vi = 4786
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_OFFEN_gfx10 = 4787
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_OFFEN_gfx6_gfx7 = 4788
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_OFFEN_vi = 4789
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx10 = 4790
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx6_gfx7 = 4791
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_OFFSET_RTN_vi = 4792
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_OFFSET_gfx10 = 4793
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_OFFSET_gfx6_gfx7 = 4794
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_OFFSET_vi = 4795
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN_gfx6_gfx7 = 4796
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_ADDR64_gfx6_gfx7 = 4797
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx10 = 4798
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx6_gfx7 = 4799
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_vi = 4800
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx10 = 4801
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx6_gfx7 = 4802
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi = 4803
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx10 = 4804
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx6_gfx7 = 4805
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_vi = 4806
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx10 = 4807
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx6_gfx7 = 4808
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_IDXEN_vi = 4809
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx10 = 4810
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx6_gfx7 = 4811
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_vi = 4812
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx10 = 4813
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx6_gfx7 = 4814
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_OFFEN_vi = 4815
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx10 = 4816
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx6_gfx7 = 4817
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_vi = 4818
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx10 = 4819
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx6_gfx7 = 4820
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_SWAP_X2_OFFSET_vi = 4821
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_ADDR64_RTN_gfx6_gfx7 = 4822
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_ADDR64_gfx6_gfx7 = 4823
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx10 = 4824
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx6_gfx7 = 4825
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_BOTHEN_RTN_vi = 4826
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_BOTHEN_gfx10 = 4827
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_BOTHEN_gfx6_gfx7 = 4828
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_BOTHEN_vi = 4829
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx10 = 4830
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx6_gfx7 = 4831
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_IDXEN_RTN_vi = 4832
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_IDXEN_gfx10 = 4833
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_IDXEN_gfx6_gfx7 = 4834
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_IDXEN_vi = 4835
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx10 = 4836
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx6_gfx7 = 4837
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_OFFEN_RTN_vi = 4838
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_OFFEN_gfx10 = 4839
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_OFFEN_gfx6_gfx7 = 4840
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_OFFEN_vi = 4841
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx10 = 4842
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx6_gfx7 = 4843
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_OFFSET_RTN_vi = 4844
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_OFFSET_gfx10 = 4845
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_OFFSET_gfx6_gfx7 = 4846
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_OFFSET_vi = 4847
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN_gfx6_gfx7 = 4848
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_ADDR64_gfx6_gfx7 = 4849
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx10 = 4850
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx6_gfx7 = 4851
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_vi = 4852
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx10 = 4853
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx6_gfx7 = 4854
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi = 4855
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx10 = 4856
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx6_gfx7 = 4857
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_vi = 4858
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx10 = 4859
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx6_gfx7 = 4860
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_IDXEN_vi = 4861
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx10 = 4862
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx6_gfx7 = 4863
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_vi = 4864
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx10 = 4865
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx6_gfx7 = 4866
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_OFFEN_vi = 4867
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx10 = 4868
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx6_gfx7 = 4869
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_vi = 4870
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx10 = 4871
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx6_gfx7 = 4872
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMAX_X2_OFFSET_vi = 4873
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_ADDR64_RTN_gfx6_gfx7 = 4874
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_ADDR64_gfx6_gfx7 = 4875
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx10 = 4876
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx6_gfx7 = 4877
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_BOTHEN_RTN_vi = 4878
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_BOTHEN_gfx10 = 4879
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_BOTHEN_gfx6_gfx7 = 4880
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_BOTHEN_vi = 4881
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx10 = 4882
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx6_gfx7 = 4883
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_IDXEN_RTN_vi = 4884
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_IDXEN_gfx10 = 4885
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_IDXEN_gfx6_gfx7 = 4886
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_IDXEN_vi = 4887
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx10 = 4888
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx6_gfx7 = 4889
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_OFFEN_RTN_vi = 4890
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_OFFEN_gfx10 = 4891
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_OFFEN_gfx6_gfx7 = 4892
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_OFFEN_vi = 4893
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx10 = 4894
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx6_gfx7 = 4895
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_OFFSET_RTN_vi = 4896
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_OFFSET_gfx10 = 4897
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_OFFSET_gfx6_gfx7 = 4898
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_OFFSET_vi = 4899
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN_gfx6_gfx7 = 4900
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_ADDR64_gfx6_gfx7 = 4901
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx10 = 4902
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx6_gfx7 = 4903
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_vi = 4904
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx10 = 4905
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx6_gfx7 = 4906
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi = 4907
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx10 = 4908
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx6_gfx7 = 4909
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_vi = 4910
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx10 = 4911
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx6_gfx7 = 4912
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_IDXEN_vi = 4913
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx10 = 4914
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx6_gfx7 = 4915
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_vi = 4916
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx10 = 4917
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx6_gfx7 = 4918
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_OFFEN_vi = 4919
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx10 = 4920
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx6_gfx7 = 4921
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_vi = 4922
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx10 = 4923
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx6_gfx7 = 4924
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_UMIN_X2_OFFSET_vi = 4925
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_ADDR64_RTN_gfx6_gfx7 = 4926
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_ADDR64_gfx6_gfx7 = 4927
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx10 = 4928
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx6_gfx7 = 4929
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_BOTHEN_RTN_vi = 4930
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_BOTHEN_gfx10 = 4931
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_BOTHEN_gfx6_gfx7 = 4932
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_BOTHEN_vi = 4933
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx10 = 4934
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx6_gfx7 = 4935
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_IDXEN_RTN_vi = 4936
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_IDXEN_gfx10 = 4937
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_IDXEN_gfx6_gfx7 = 4938
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_IDXEN_vi = 4939
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx10 = 4940
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx6_gfx7 = 4941
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_OFFEN_RTN_vi = 4942
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_OFFEN_gfx10 = 4943
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_OFFEN_gfx6_gfx7 = 4944
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_OFFEN_vi = 4945
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx10 = 4946
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx6_gfx7 = 4947
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_OFFSET_RTN_vi = 4948
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_OFFSET_gfx10 = 4949
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_OFFSET_gfx6_gfx7 = 4950
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_OFFSET_vi = 4951
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_ADDR64_RTN_gfx6_gfx7 = 4952
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_ADDR64_gfx6_gfx7 = 4953
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx10 = 4954
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx6_gfx7 = 4955
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_vi = 4956
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx10 = 4957
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx6_gfx7 = 4958
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_BOTHEN_vi = 4959
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx10 = 4960
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx6_gfx7 = 4961
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_vi = 4962
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_IDXEN_gfx10 = 4963
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_IDXEN_gfx6_gfx7 = 4964
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_IDXEN_vi = 4965
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx10 = 4966
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx6_gfx7 = 4967
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_vi = 4968
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_OFFEN_gfx10 = 4969
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_OFFEN_gfx6_gfx7 = 4970
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_OFFEN_vi = 4971
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx10 = 4972
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx6_gfx7 = 4973
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_vi = 4974
    CEFBS_isGFX10Plus, // BUFFER_ATOMIC_XOR_X2_OFFSET_gfx10 = 4975
    CEFBS_isGFX6GFX7, // BUFFER_ATOMIC_XOR_X2_OFFSET_gfx6_gfx7 = 4976
    CEFBS_isGFX8GFX9, // BUFFER_ATOMIC_XOR_X2_OFFSET_vi = 4977
    CEFBS_isGFX10Plus, // BUFFER_GL0_INV_gfx10 = 4978
    CEFBS_isGFX10Plus, // BUFFER_GL1_INV_gfx10 = 4979
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX2_ADDR64_gfx6_gfx7 = 4980
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX2_BOTHEN_gfx10 = 4981
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX2_BOTHEN_gfx6_gfx7 = 4982
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_BOTHEN_vi = 4983
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX2_IDXEN_gfx10 = 4984
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX2_IDXEN_gfx6_gfx7 = 4985
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_IDXEN_vi = 4986
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_BOTHEN_vi = 4987
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_IDXEN_vi = 4988
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFEN_vi = 4989
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_LDS_OFFSET_vi = 4990
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX2_OFFEN_gfx10 = 4991
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX2_OFFEN_gfx6_gfx7 = 4992
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_OFFEN_vi = 4993
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX2_OFFSET_gfx10 = 4994
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX2_OFFSET_gfx6_gfx7 = 4995
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX2_OFFSET_vi = 4996
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX3_ADDR64_gfx6_gfx7 = 4997
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX3_BOTHEN_gfx10 = 4998
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX3_BOTHEN_gfx6_gfx7 = 4999
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_BOTHEN_vi = 5000
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX3_IDXEN_gfx10 = 5001
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX3_IDXEN_gfx6_gfx7 = 5002
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_IDXEN_vi = 5003
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_BOTHEN_vi = 5004
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_IDXEN_vi = 5005
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFEN_vi = 5006
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_LDS_OFFSET_vi = 5007
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX3_OFFEN_gfx10 = 5008
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX3_OFFEN_gfx6_gfx7 = 5009
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_OFFEN_vi = 5010
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX3_OFFSET_gfx10 = 5011
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX3_OFFSET_gfx6_gfx7 = 5012
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX3_OFFSET_vi = 5013
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX4_ADDR64_gfx6_gfx7 = 5014
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX4_BOTHEN_gfx10 = 5015
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX4_BOTHEN_gfx6_gfx7 = 5016
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_BOTHEN_vi = 5017
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX4_IDXEN_gfx10 = 5018
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX4_IDXEN_gfx6_gfx7 = 5019
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_IDXEN_vi = 5020
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_BOTHEN_vi = 5021
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_IDXEN_vi = 5022
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFEN_vi = 5023
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_LDS_OFFSET_vi = 5024
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX4_OFFEN_gfx10 = 5025
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX4_OFFEN_gfx6_gfx7 = 5026
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_OFFEN_vi = 5027
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORDX4_OFFSET_gfx10 = 5028
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORDX4_OFFSET_gfx6_gfx7 = 5029
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORDX4_OFFSET_vi = 5030
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_ADDR64_gfx6_gfx7 = 5031
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_BOTHEN_gfx10 = 5032
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_BOTHEN_gfx6_gfx7 = 5033
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_BOTHEN_vi = 5034
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_IDXEN_gfx10 = 5035
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_IDXEN_gfx6_gfx7 = 5036
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_IDXEN_vi = 5037
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_LDS_ADDR64_gfx6_gfx7 = 5038
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx10 = 5039
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx6_gfx7 = 5040
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_LDS_BOTHEN_vi = 5041
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_LDS_IDXEN_gfx10 = 5042
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_LDS_IDXEN_gfx6_gfx7 = 5043
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_LDS_IDXEN_vi = 5044
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_LDS_OFFEN_gfx10 = 5045
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_LDS_OFFEN_gfx6_gfx7 = 5046
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_LDS_OFFEN_vi = 5047
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_LDS_OFFSET_gfx10 = 5048
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_LDS_OFFSET_gfx6_gfx7 = 5049
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_LDS_OFFSET_vi = 5050
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_OFFEN_gfx10 = 5051
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_OFFEN_gfx6_gfx7 = 5052
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_OFFEN_vi = 5053
    CEFBS_isGFX10Plus, // BUFFER_LOAD_DWORD_OFFSET_gfx10 = 5054
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_DWORD_OFFSET_gfx6_gfx7 = 5055
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_DWORD_OFFSET_vi = 5056
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_vi = 5057
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_vi = 5058
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_vi = 5059
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_vi = 5060
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10 = 5061
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi = 5062
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10 = 5063
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi = 5064
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10 = 5065
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi = 5066
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10 = 5067
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi = 5068
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80 = 5069
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80 = 5070
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80 = 5071
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80 = 5072
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10 = 5073
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi = 5074
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10 = 5075
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi = 5076
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10 = 5077
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi = 5078
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10 = 5079
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi = 5080
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80 = 5081
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80 = 5082
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80 = 5083
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80 = 5084
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10 = 5085
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi = 5086
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10 = 5087
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi = 5088
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10 = 5089
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi = 5090
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10 = 5091
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi = 5092
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80 = 5093
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80 = 5094
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80 = 5095
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80 = 5096
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10 = 5097
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi = 5098
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10 = 5099
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_IDXEN_vi = 5100
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10 = 5101
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFEN_vi = 5102
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10 = 5103
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_OFFSET_vi = 5104
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80 = 5105
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80 = 5106
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80 = 5107
    CEFBS_HasUnpackedD16VMem, // BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80 = 5108
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7 = 5109
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10 = 5110
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7 = 5111
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi = 5112
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10 = 5113
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7 = 5114
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi = 5115
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10 = 5116
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7 = 5117
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi = 5118
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10 = 5119
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7 = 5120
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi = 5121
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7 = 5122
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10 = 5123
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7 = 5124
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi = 5125
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10 = 5126
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7 = 5127
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi = 5128
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10 = 5129
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7 = 5130
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi = 5131
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10 = 5132
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7 = 5133
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi = 5134
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7 = 5135
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10 = 5136
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7 = 5137
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XY_BOTHEN_vi = 5138
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XY_IDXEN_gfx10 = 5139
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7 = 5140
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XY_IDXEN_vi = 5141
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XY_OFFEN_gfx10 = 5142
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7 = 5143
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XY_OFFEN_vi = 5144
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_XY_OFFSET_gfx10 = 5145
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7 = 5146
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_XY_OFFSET_vi = 5147
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7 = 5148
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_BOTHEN_gfx10 = 5149
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7 = 5150
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_BOTHEN_vi = 5151
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_IDXEN_gfx10 = 5152
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7 = 5153
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_IDXEN_vi = 5154
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_LDS_ADDR64_gfx6_gfx7 = 5155
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx10 = 5156
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx6_gfx7 = 5157
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_vi = 5158
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx10 = 5159
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx6_gfx7 = 5160
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_LDS_IDXEN_vi = 5161
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx10 = 5162
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx6_gfx7 = 5163
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_LDS_OFFEN_vi = 5164
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx10 = 5165
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx6_gfx7 = 5166
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_LDS_OFFSET_vi = 5167
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_OFFEN_gfx10 = 5168
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7 = 5169
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_OFFEN_vi = 5170
    CEFBS_isGFX10Plus, // BUFFER_LOAD_FORMAT_X_OFFSET_gfx10 = 5171
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7 = 5172
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_FORMAT_X_OFFSET_vi = 5173
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_ADDR64_gfx6_gfx7 = 5174
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_BOTHEN_gfx10 = 5175
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_BOTHEN_gfx6_gfx7 = 5176
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_BOTHEN_vi = 5177
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx10 = 5178
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_BOTHEN_vi = 5179
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx10 = 5180
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_vi = 5181
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx10 = 5182
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_IDXEN_vi = 5183
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx10 = 5184
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFEN_vi = 5185
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx10 = 5186
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_HI_OFFSET_vi = 5187
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_IDXEN_gfx10 = 5188
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_IDXEN_vi = 5189
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFEN_gfx10 = 5190
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFEN_vi = 5191
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFSET_gfx10 = 5192
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SBYTE_D16_OFFSET_vi = 5193
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_IDXEN_gfx10 = 5194
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_IDXEN_gfx6_gfx7 = 5195
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_IDXEN_vi = 5196
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_LDS_ADDR64_gfx6_gfx7 = 5197
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx10 = 5198
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx6_gfx7 = 5199
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_LDS_BOTHEN_vi = 5200
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx10 = 5201
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx6_gfx7 = 5202
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_LDS_IDXEN_vi = 5203
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx10 = 5204
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx6_gfx7 = 5205
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_LDS_OFFEN_vi = 5206
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx10 = 5207
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx6_gfx7 = 5208
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_LDS_OFFSET_vi = 5209
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_OFFEN_gfx10 = 5210
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_OFFEN_gfx6_gfx7 = 5211
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_OFFEN_vi = 5212
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SBYTE_OFFSET_gfx10 = 5213
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SBYTE_OFFSET_gfx6_gfx7 = 5214
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SBYTE_OFFSET_vi = 5215
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_BOTHEN_gfx10 = 5216
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_BOTHEN_vi = 5217
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx10 = 5218
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_BOTHEN_vi = 5219
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx10 = 5220
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_IDXEN_vi = 5221
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx10 = 5222
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFEN_vi = 5223
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx10 = 5224
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_HI_OFFSET_vi = 5225
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_IDXEN_gfx10 = 5226
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_IDXEN_vi = 5227
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFEN_gfx10 = 5228
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFEN_vi = 5229
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFSET_gfx10 = 5230
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_SHORT_D16_OFFSET_vi = 5231
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_ADDR64_gfx6_gfx7 = 5232
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_BOTHEN_gfx10 = 5233
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_BOTHEN_gfx6_gfx7 = 5234
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_BOTHEN_vi = 5235
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_IDXEN_gfx10 = 5236
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_IDXEN_gfx6_gfx7 = 5237
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_IDXEN_vi = 5238
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_LDS_ADDR64_gfx6_gfx7 = 5239
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx10 = 5240
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx6_gfx7 = 5241
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_LDS_BOTHEN_vi = 5242
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx10 = 5243
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx6_gfx7 = 5244
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_LDS_IDXEN_vi = 5245
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx10 = 5246
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx6_gfx7 = 5247
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_LDS_OFFEN_vi = 5248
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx10 = 5249
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx6_gfx7 = 5250
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_LDS_OFFSET_vi = 5251
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_OFFEN_gfx10 = 5252
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_OFFEN_gfx6_gfx7 = 5253
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_OFFEN_vi = 5254
    CEFBS_isGFX10Plus, // BUFFER_LOAD_SSHORT_OFFSET_gfx10 = 5255
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_SSHORT_OFFSET_gfx6_gfx7 = 5256
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_SSHORT_OFFSET_vi = 5257
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_ADDR64_gfx6_gfx7 = 5258
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_BOTHEN_gfx10 = 5259
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_BOTHEN_gfx6_gfx7 = 5260
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_BOTHEN_vi = 5261
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx10 = 5262
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_BOTHEN_vi = 5263
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx10 = 5264
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_vi = 5265
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx10 = 5266
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_IDXEN_vi = 5267
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx10 = 5268
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFEN_vi = 5269
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx10 = 5270
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_HI_OFFSET_vi = 5271
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_IDXEN_gfx10 = 5272
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_IDXEN_vi = 5273
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFEN_gfx10 = 5274
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFEN_vi = 5275
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFSET_gfx10 = 5276
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_LOAD_UBYTE_D16_OFFSET_vi = 5277
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_IDXEN_gfx10 = 5278
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_IDXEN_gfx6_gfx7 = 5279
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_IDXEN_vi = 5280
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_LDS_ADDR64_gfx6_gfx7 = 5281
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx10 = 5282
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx6_gfx7 = 5283
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_LDS_BOTHEN_vi = 5284
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx10 = 5285
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx6_gfx7 = 5286
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_LDS_IDXEN_vi = 5287
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx10 = 5288
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx6_gfx7 = 5289
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_LDS_OFFEN_vi = 5290
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx10 = 5291
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx6_gfx7 = 5292
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_LDS_OFFSET_vi = 5293
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_OFFEN_gfx10 = 5294
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_OFFEN_gfx6_gfx7 = 5295
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_OFFEN_vi = 5296
    CEFBS_isGFX10Plus, // BUFFER_LOAD_UBYTE_OFFSET_gfx10 = 5297
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_UBYTE_OFFSET_gfx6_gfx7 = 5298
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_UBYTE_OFFSET_vi = 5299
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_ADDR64_gfx6_gfx7 = 5300
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_BOTHEN_gfx10 = 5301
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_BOTHEN_gfx6_gfx7 = 5302
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_BOTHEN_vi = 5303
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_IDXEN_gfx10 = 5304
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_IDXEN_gfx6_gfx7 = 5305
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_IDXEN_vi = 5306
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_LDS_ADDR64_gfx6_gfx7 = 5307
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx10 = 5308
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx6_gfx7 = 5309
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_LDS_BOTHEN_vi = 5310
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_LDS_IDXEN_gfx10 = 5311
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_LDS_IDXEN_gfx6_gfx7 = 5312
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_LDS_IDXEN_vi = 5313
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_LDS_OFFEN_gfx10 = 5314
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_LDS_OFFEN_gfx6_gfx7 = 5315
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_LDS_OFFEN_vi = 5316
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_LDS_OFFSET_gfx10 = 5317
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_LDS_OFFSET_gfx6_gfx7 = 5318
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_LDS_OFFSET_vi = 5319
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_OFFEN_gfx10 = 5320
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_OFFEN_gfx6_gfx7 = 5321
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_OFFEN_vi = 5322
    CEFBS_isGFX10Plus, // BUFFER_LOAD_USHORT_OFFSET_gfx10 = 5323
    CEFBS_isGFX6GFX7, // BUFFER_LOAD_USHORT_OFFSET_gfx6_gfx7 = 5324
    CEFBS_isGFX8GFX9, // BUFFER_LOAD_USHORT_OFFSET_vi = 5325
    CEFBS_isGFX6GFX7, // BUFFER_STORE_BYTE_ADDR64_gfx6_gfx7 = 5326
    CEFBS_isGFX10Plus, // BUFFER_STORE_BYTE_BOTHEN_gfx10 = 5327
    CEFBS_isGFX6GFX7, // BUFFER_STORE_BYTE_BOTHEN_gfx6_gfx7 = 5328
    CEFBS_isGFX8GFX9, // BUFFER_STORE_BYTE_BOTHEN_vi = 5329
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx10 = 5330
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_BOTHEN_vi = 5331
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx10 = 5332
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_IDXEN_vi = 5333
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx10 = 5334
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFEN_vi = 5335
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx10 = 5336
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_BYTE_D16_HI_OFFSET_vi = 5337
    CEFBS_isGFX10Plus, // BUFFER_STORE_BYTE_IDXEN_gfx10 = 5338
    CEFBS_isGFX6GFX7, // BUFFER_STORE_BYTE_IDXEN_gfx6_gfx7 = 5339
    CEFBS_isGFX8GFX9, // BUFFER_STORE_BYTE_IDXEN_vi = 5340
    CEFBS_isGFX10Plus, // BUFFER_STORE_BYTE_OFFEN_gfx10 = 5341
    CEFBS_isGFX6GFX7, // BUFFER_STORE_BYTE_OFFEN_gfx6_gfx7 = 5342
    CEFBS_isGFX8GFX9, // BUFFER_STORE_BYTE_OFFEN_vi = 5343
    CEFBS_isGFX10Plus, // BUFFER_STORE_BYTE_OFFSET_gfx10 = 5344
    CEFBS_isGFX6GFX7, // BUFFER_STORE_BYTE_OFFSET_gfx6_gfx7 = 5345
    CEFBS_isGFX8GFX9, // BUFFER_STORE_BYTE_OFFSET_vi = 5346
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX2_ADDR64_gfx6_gfx7 = 5347
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX2_BOTHEN_gfx10 = 5348
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX2_BOTHEN_gfx6_gfx7 = 5349
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX2_BOTHEN_vi = 5350
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX2_IDXEN_gfx10 = 5351
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX2_IDXEN_gfx6_gfx7 = 5352
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX2_IDXEN_vi = 5353
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX2_OFFEN_gfx10 = 5354
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX2_OFFEN_gfx6_gfx7 = 5355
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX2_OFFEN_vi = 5356
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX2_OFFSET_gfx10 = 5357
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX2_OFFSET_gfx6_gfx7 = 5358
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX2_OFFSET_vi = 5359
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX3_ADDR64_gfx6_gfx7 = 5360
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX3_BOTHEN_gfx10 = 5361
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX3_BOTHEN_gfx6_gfx7 = 5362
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX3_BOTHEN_vi = 5363
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX3_IDXEN_gfx10 = 5364
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX3_IDXEN_gfx6_gfx7 = 5365
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX3_IDXEN_vi = 5366
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX3_OFFEN_gfx10 = 5367
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX3_OFFEN_gfx6_gfx7 = 5368
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX3_OFFEN_vi = 5369
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX3_OFFSET_gfx10 = 5370
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX3_OFFSET_gfx6_gfx7 = 5371
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX3_OFFSET_vi = 5372
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX4_ADDR64_gfx6_gfx7 = 5373
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX4_BOTHEN_gfx10 = 5374
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX4_BOTHEN_gfx6_gfx7 = 5375
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX4_BOTHEN_vi = 5376
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX4_IDXEN_gfx10 = 5377
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX4_IDXEN_gfx6_gfx7 = 5378
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX4_IDXEN_vi = 5379
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX4_OFFEN_gfx10 = 5380
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX4_OFFEN_gfx6_gfx7 = 5381
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX4_OFFEN_vi = 5382
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORDX4_OFFSET_gfx10 = 5383
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORDX4_OFFSET_gfx6_gfx7 = 5384
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORDX4_OFFSET_vi = 5385
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORD_ADDR64_gfx6_gfx7 = 5386
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORD_BOTHEN_gfx10 = 5387
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORD_BOTHEN_gfx6_gfx7 = 5388
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORD_BOTHEN_vi = 5389
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORD_IDXEN_gfx10 = 5390
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORD_IDXEN_gfx6_gfx7 = 5391
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORD_IDXEN_vi = 5392
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORD_OFFEN_gfx10 = 5393
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORD_OFFEN_gfx6_gfx7 = 5394
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORD_OFFEN_vi = 5395
    CEFBS_isGFX10Plus, // BUFFER_STORE_DWORD_OFFSET_gfx10 = 5396
    CEFBS_isGFX6GFX7, // BUFFER_STORE_DWORD_OFFSET_gfx6_gfx7 = 5397
    CEFBS_isGFX8GFX9, // BUFFER_STORE_DWORD_OFFSET_vi = 5398
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_vi = 5399
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_vi = 5400
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_vi = 5401
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_vi = 5402
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10 = 5403
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi = 5404
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10 = 5405
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi = 5406
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10 = 5407
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi = 5408
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10 = 5409
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi = 5410
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80 = 5411
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80 = 5412
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80 = 5413
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80 = 5414
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10 = 5415
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi = 5416
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10 = 5417
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi = 5418
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10 = 5419
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi = 5420
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10 = 5421
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi = 5422
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80 = 5423
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80 = 5424
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80 = 5425
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80 = 5426
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10 = 5427
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi = 5428
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10 = 5429
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_IDXEN_vi = 5430
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10 = 5431
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFEN_vi = 5432
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10 = 5433
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_OFFSET_vi = 5434
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80 = 5435
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80 = 5436
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80 = 5437
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80 = 5438
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10 = 5439
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_BOTHEN_vi = 5440
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10 = 5441
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_IDXEN_vi = 5442
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10 = 5443
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFEN_vi = 5444
    CEFBS_isGFX10Plus_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10 = 5445
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_OFFSET_vi = 5446
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80 = 5447
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80 = 5448
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80 = 5449
    CEFBS_HasUnpackedD16VMem, // BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80 = 5450
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7 = 5451
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10 = 5452
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7 = 5453
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi = 5454
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10 = 5455
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7 = 5456
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZW_IDXEN_vi = 5457
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10 = 5458
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7 = 5459
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZW_OFFEN_vi = 5460
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10 = 5461
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7 = 5462
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZW_OFFSET_vi = 5463
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7 = 5464
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10 = 5465
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7 = 5466
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi = 5467
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10 = 5468
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7 = 5469
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZ_IDXEN_vi = 5470
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10 = 5471
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7 = 5472
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZ_OFFEN_vi = 5473
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10 = 5474
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7 = 5475
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XYZ_OFFSET_vi = 5476
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7 = 5477
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XY_BOTHEN_gfx10 = 5478
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7 = 5479
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XY_BOTHEN_vi = 5480
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XY_IDXEN_gfx10 = 5481
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7 = 5482
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XY_IDXEN_vi = 5483
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XY_OFFEN_gfx10 = 5484
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7 = 5485
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XY_OFFEN_vi = 5486
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_XY_OFFSET_gfx10 = 5487
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7 = 5488
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_XY_OFFSET_vi = 5489
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7 = 5490
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_X_BOTHEN_gfx10 = 5491
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7 = 5492
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_X_BOTHEN_vi = 5493
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_X_IDXEN_gfx10 = 5494
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7 = 5495
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_X_IDXEN_vi = 5496
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_X_OFFEN_gfx10 = 5497
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7 = 5498
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_X_OFFEN_vi = 5499
    CEFBS_isGFX10Plus, // BUFFER_STORE_FORMAT_X_OFFSET_gfx10 = 5500
    CEFBS_isGFX6GFX7, // BUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7 = 5501
    CEFBS_isGFX8GFX9, // BUFFER_STORE_FORMAT_X_OFFSET_vi = 5502
    CEFBS_isGFX8GFX9, // BUFFER_STORE_LDS_DWORD_vi = 5503
    CEFBS_isGFX6GFX7, // BUFFER_STORE_SHORT_ADDR64_gfx6_gfx7 = 5504
    CEFBS_isGFX10Plus, // BUFFER_STORE_SHORT_BOTHEN_gfx10 = 5505
    CEFBS_isGFX6GFX7, // BUFFER_STORE_SHORT_BOTHEN_gfx6_gfx7 = 5506
    CEFBS_isGFX8GFX9, // BUFFER_STORE_SHORT_BOTHEN_vi = 5507
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx10 = 5508
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_BOTHEN_vi = 5509
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx10 = 5510
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_IDXEN_vi = 5511
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx10 = 5512
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFEN_vi = 5513
    CEFBS_isGFX10Plus_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx10 = 5514
    CEFBS_isGFX8GFX9_HasD16LoadStore, // BUFFER_STORE_SHORT_D16_HI_OFFSET_vi = 5515
    CEFBS_isGFX10Plus, // BUFFER_STORE_SHORT_IDXEN_gfx10 = 5516
    CEFBS_isGFX6GFX7, // BUFFER_STORE_SHORT_IDXEN_gfx6_gfx7 = 5517
    CEFBS_isGFX8GFX9, // BUFFER_STORE_SHORT_IDXEN_vi = 5518
    CEFBS_isGFX10Plus, // BUFFER_STORE_SHORT_OFFEN_gfx10 = 5519
    CEFBS_isGFX6GFX7, // BUFFER_STORE_SHORT_OFFEN_gfx6_gfx7 = 5520
    CEFBS_isGFX8GFX9, // BUFFER_STORE_SHORT_OFFEN_vi = 5521
    CEFBS_isGFX10Plus, // BUFFER_STORE_SHORT_OFFSET_gfx10 = 5522
    CEFBS_isGFX6GFX7, // BUFFER_STORE_SHORT_OFFSET_gfx6_gfx7 = 5523
    CEFBS_isGFX8GFX9, // BUFFER_STORE_SHORT_OFFSET_vi = 5524
    CEFBS_isGFX6, // BUFFER_WBINVL1_SC_gfx6 = 5525
    CEFBS_isGFX7Only_isGFX7Plus, // BUFFER_WBINVL1_VOL_gfx7 = 5526
    CEFBS_isGFX8GFX9_isGFX7Plus, // BUFFER_WBINVL1_VOL_vi = 5527
    CEFBS_None, // BUFFER_WBINVL1_gfx6_gfx7 = 5528
    CEFBS_isGFX8GFX9, // BUFFER_WBINVL1_vi = 5529
    CEFBS_isGFX10Plus, // DS_ADD_F32_gfx10 = 5530
    CEFBS_isGFX8GFX9, // DS_ADD_F32_vi = 5531
    CEFBS_isGFX10Plus, // DS_ADD_RTN_F32_gfx10 = 5532
    CEFBS_isGFX8GFX9, // DS_ADD_RTN_F32_vi = 5533
    CEFBS_isGFX10Plus, // DS_ADD_RTN_U32_gfx10 = 5534
    CEFBS_isGFX6GFX7, // DS_ADD_RTN_U32_gfx6_gfx7 = 5535
    CEFBS_isGFX8GFX9, // DS_ADD_RTN_U32_vi = 5536
    CEFBS_isGFX10Plus, // DS_ADD_RTN_U64_gfx10 = 5537
    CEFBS_isGFX6GFX7, // DS_ADD_RTN_U64_gfx6_gfx7 = 5538
    CEFBS_isGFX8GFX9, // DS_ADD_RTN_U64_vi = 5539
    CEFBS_isGFX10Plus_isGFX8Plus, // DS_ADD_SRC2_F32_gfx10 = 5540
    CEFBS_isGFX8GFX9_isGFX8Plus, // DS_ADD_SRC2_F32_vi = 5541
    CEFBS_isGFX10Plus, // DS_ADD_SRC2_U32_gfx10 = 5542
    CEFBS_isGFX6GFX7, // DS_ADD_SRC2_U32_gfx6_gfx7 = 5543
    CEFBS_isGFX8GFX9, // DS_ADD_SRC2_U32_vi = 5544
    CEFBS_isGFX10Plus, // DS_ADD_SRC2_U64_gfx10 = 5545
    CEFBS_isGFX6GFX7, // DS_ADD_SRC2_U64_gfx6_gfx7 = 5546
    CEFBS_isGFX8GFX9, // DS_ADD_SRC2_U64_vi = 5547
    CEFBS_isGFX10Plus, // DS_ADD_U32_gfx10 = 5548
    CEFBS_isGFX6GFX7, // DS_ADD_U32_gfx6_gfx7 = 5549
    CEFBS_isGFX8GFX9, // DS_ADD_U32_vi = 5550
    CEFBS_isGFX10Plus, // DS_ADD_U64_gfx10 = 5551
    CEFBS_isGFX6GFX7, // DS_ADD_U64_gfx6_gfx7 = 5552
    CEFBS_isGFX8GFX9, // DS_ADD_U64_vi = 5553
    CEFBS_isGFX10Plus, // DS_AND_B32_gfx10 = 5554
    CEFBS_isGFX6GFX7, // DS_AND_B32_gfx6_gfx7 = 5555
    CEFBS_isGFX8GFX9, // DS_AND_B32_vi = 5556
    CEFBS_isGFX10Plus, // DS_AND_B64_gfx10 = 5557
    CEFBS_isGFX6GFX7, // DS_AND_B64_gfx6_gfx7 = 5558
    CEFBS_isGFX8GFX9, // DS_AND_B64_vi = 5559
    CEFBS_isGFX10Plus, // DS_AND_RTN_B32_gfx10 = 5560
    CEFBS_isGFX6GFX7, // DS_AND_RTN_B32_gfx6_gfx7 = 5561
    CEFBS_isGFX8GFX9, // DS_AND_RTN_B32_vi = 5562
    CEFBS_isGFX10Plus, // DS_AND_RTN_B64_gfx10 = 5563
    CEFBS_isGFX6GFX7, // DS_AND_RTN_B64_gfx6_gfx7 = 5564
    CEFBS_isGFX8GFX9, // DS_AND_RTN_B64_vi = 5565
    CEFBS_isGFX10Plus, // DS_AND_SRC2_B32_gfx10 = 5566
    CEFBS_isGFX6GFX7, // DS_AND_SRC2_B32_gfx6_gfx7 = 5567
    CEFBS_isGFX8GFX9, // DS_AND_SRC2_B32_vi = 5568
    CEFBS_isGFX10Plus, // DS_AND_SRC2_B64_gfx10 = 5569
    CEFBS_isGFX6GFX7, // DS_AND_SRC2_B64_gfx6_gfx7 = 5570
    CEFBS_isGFX8GFX9, // DS_AND_SRC2_B64_vi = 5571
    CEFBS_isGFX10Plus, // DS_APPEND_gfx10 = 5572
    CEFBS_isGFX6GFX7, // DS_APPEND_gfx6_gfx7 = 5573
    CEFBS_isGFX8GFX9, // DS_APPEND_vi = 5574
    CEFBS_isGFX10Plus_isGFX8Plus, // DS_BPERMUTE_B32_gfx10 = 5575
    CEFBS_isGFX8GFX9_isGFX8Plus, // DS_BPERMUTE_B32_vi = 5576
    CEFBS_isGFX10Plus, // DS_CMPST_B32_gfx10 = 5577
    CEFBS_isGFX6GFX7, // DS_CMPST_B32_gfx6_gfx7 = 5578
    CEFBS_isGFX8GFX9, // DS_CMPST_B32_vi = 5579
    CEFBS_isGFX10Plus, // DS_CMPST_B64_gfx10 = 5580
    CEFBS_isGFX6GFX7, // DS_CMPST_B64_gfx6_gfx7 = 5581
    CEFBS_isGFX8GFX9, // DS_CMPST_B64_vi = 5582
    CEFBS_isGFX10Plus, // DS_CMPST_F32_gfx10 = 5583
    CEFBS_isGFX6GFX7, // DS_CMPST_F32_gfx6_gfx7 = 5584
    CEFBS_isGFX8GFX9, // DS_CMPST_F32_vi = 5585
    CEFBS_isGFX10Plus, // DS_CMPST_F64_gfx10 = 5586
    CEFBS_isGFX6GFX7, // DS_CMPST_F64_gfx6_gfx7 = 5587
    CEFBS_isGFX8GFX9, // DS_CMPST_F64_vi = 5588
    CEFBS_isGFX10Plus, // DS_CMPST_RTN_B32_gfx10 = 5589
    CEFBS_isGFX6GFX7, // DS_CMPST_RTN_B32_gfx6_gfx7 = 5590
    CEFBS_isGFX8GFX9, // DS_CMPST_RTN_B32_vi = 5591
    CEFBS_isGFX10Plus, // DS_CMPST_RTN_B64_gfx10 = 5592
    CEFBS_isGFX6GFX7, // DS_CMPST_RTN_B64_gfx6_gfx7 = 5593
    CEFBS_isGFX8GFX9, // DS_CMPST_RTN_B64_vi = 5594
    CEFBS_isGFX10Plus, // DS_CMPST_RTN_F32_gfx10 = 5595
    CEFBS_isGFX6GFX7, // DS_CMPST_RTN_F32_gfx6_gfx7 = 5596
    CEFBS_isGFX8GFX9, // DS_CMPST_RTN_F32_vi = 5597
    CEFBS_isGFX10Plus, // DS_CMPST_RTN_F64_gfx10 = 5598
    CEFBS_isGFX6GFX7, // DS_CMPST_RTN_F64_gfx6_gfx7 = 5599
    CEFBS_isGFX8GFX9, // DS_CMPST_RTN_F64_vi = 5600
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_CONDXCHG32_RTN_B64_gfx10 = 5601
    CEFBS_isGFX7Only_isGFX7Plus, // DS_CONDXCHG32_RTN_B64_gfx7 = 5602
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_CONDXCHG32_RTN_B64_vi = 5603
    CEFBS_isGFX10Plus, // DS_CONSUME_gfx10 = 5604
    CEFBS_isGFX6GFX7, // DS_CONSUME_gfx6_gfx7 = 5605
    CEFBS_isGFX8GFX9, // DS_CONSUME_vi = 5606
    CEFBS_isGFX10Plus, // DS_DEC_RTN_U32_gfx10 = 5607
    CEFBS_isGFX6GFX7, // DS_DEC_RTN_U32_gfx6_gfx7 = 5608
    CEFBS_isGFX8GFX9, // DS_DEC_RTN_U32_vi = 5609
    CEFBS_isGFX10Plus, // DS_DEC_RTN_U64_gfx10 = 5610
    CEFBS_isGFX6GFX7, // DS_DEC_RTN_U64_gfx6_gfx7 = 5611
    CEFBS_isGFX8GFX9, // DS_DEC_RTN_U64_vi = 5612
    CEFBS_isGFX10Plus, // DS_DEC_SRC2_U32_gfx10 = 5613
    CEFBS_isGFX6GFX7, // DS_DEC_SRC2_U32_gfx6_gfx7 = 5614
    CEFBS_isGFX8GFX9, // DS_DEC_SRC2_U32_vi = 5615
    CEFBS_isGFX10Plus, // DS_DEC_SRC2_U64_gfx10 = 5616
    CEFBS_isGFX6GFX7, // DS_DEC_SRC2_U64_gfx6_gfx7 = 5617
    CEFBS_isGFX8GFX9, // DS_DEC_SRC2_U64_vi = 5618
    CEFBS_isGFX10Plus, // DS_DEC_U32_gfx10 = 5619
    CEFBS_isGFX6GFX7, // DS_DEC_U32_gfx6_gfx7 = 5620
    CEFBS_isGFX8GFX9, // DS_DEC_U32_vi = 5621
    CEFBS_isGFX10Plus, // DS_DEC_U64_gfx10 = 5622
    CEFBS_isGFX6GFX7, // DS_DEC_U64_gfx6_gfx7 = 5623
    CEFBS_isGFX8GFX9, // DS_DEC_U64_vi = 5624
    CEFBS_isGFX10Plus, // DS_GWS_BARRIER_gfx10 = 5625
    CEFBS_isGFX6GFX7, // DS_GWS_BARRIER_gfx6_gfx7 = 5626
    CEFBS_isGFX8GFX9, // DS_GWS_BARRIER_vi = 5627
    CEFBS_isGFX10Plus, // DS_GWS_INIT_gfx10 = 5628
    CEFBS_isGFX6GFX7, // DS_GWS_INIT_gfx6_gfx7 = 5629
    CEFBS_isGFX8GFX9, // DS_GWS_INIT_vi = 5630
    CEFBS_isGFX10Plus, // DS_GWS_SEMA_BR_gfx10 = 5631
    CEFBS_isGFX6GFX7, // DS_GWS_SEMA_BR_gfx6_gfx7 = 5632
    CEFBS_isGFX8GFX9, // DS_GWS_SEMA_BR_vi = 5633
    CEFBS_isGFX10Plus, // DS_GWS_SEMA_P_gfx10 = 5634
    CEFBS_isGFX6GFX7, // DS_GWS_SEMA_P_gfx6_gfx7 = 5635
    CEFBS_isGFX8GFX9, // DS_GWS_SEMA_P_vi = 5636
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_GWS_SEMA_RELEASE_ALL_gfx10 = 5637
    CEFBS_isGFX7Only_isGFX7Plus, // DS_GWS_SEMA_RELEASE_ALL_gfx7 = 5638
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_GWS_SEMA_RELEASE_ALL_vi = 5639
    CEFBS_isGFX10Plus, // DS_GWS_SEMA_V_gfx10 = 5640
    CEFBS_isGFX6GFX7, // DS_GWS_SEMA_V_gfx6_gfx7 = 5641
    CEFBS_isGFX8GFX9, // DS_GWS_SEMA_V_vi = 5642
    CEFBS_isGFX10Plus, // DS_INC_RTN_U32_gfx10 = 5643
    CEFBS_isGFX6GFX7, // DS_INC_RTN_U32_gfx6_gfx7 = 5644
    CEFBS_isGFX8GFX9, // DS_INC_RTN_U32_vi = 5645
    CEFBS_isGFX10Plus, // DS_INC_RTN_U64_gfx10 = 5646
    CEFBS_isGFX6GFX7, // DS_INC_RTN_U64_gfx6_gfx7 = 5647
    CEFBS_isGFX8GFX9, // DS_INC_RTN_U64_vi = 5648
    CEFBS_isGFX10Plus, // DS_INC_SRC2_U32_gfx10 = 5649
    CEFBS_isGFX6GFX7, // DS_INC_SRC2_U32_gfx6_gfx7 = 5650
    CEFBS_isGFX8GFX9, // DS_INC_SRC2_U32_vi = 5651
    CEFBS_isGFX10Plus, // DS_INC_SRC2_U64_gfx10 = 5652
    CEFBS_isGFX6GFX7, // DS_INC_SRC2_U64_gfx6_gfx7 = 5653
    CEFBS_isGFX8GFX9, // DS_INC_SRC2_U64_vi = 5654
    CEFBS_isGFX10Plus, // DS_INC_U32_gfx10 = 5655
    CEFBS_isGFX6GFX7, // DS_INC_U32_gfx6_gfx7 = 5656
    CEFBS_isGFX8GFX9, // DS_INC_U32_vi = 5657
    CEFBS_isGFX10Plus, // DS_INC_U64_gfx10 = 5658
    CEFBS_isGFX6GFX7, // DS_INC_U64_gfx6_gfx7 = 5659
    CEFBS_isGFX8GFX9, // DS_INC_U64_vi = 5660
    CEFBS_isGFX10Plus, // DS_MAX_F32_gfx10 = 5661
    CEFBS_isGFX6GFX7, // DS_MAX_F32_gfx6_gfx7 = 5662
    CEFBS_isGFX8GFX9, // DS_MAX_F32_vi = 5663
    CEFBS_isGFX10Plus, // DS_MAX_F64_gfx10 = 5664
    CEFBS_isGFX6GFX7, // DS_MAX_F64_gfx6_gfx7 = 5665
    CEFBS_isGFX8GFX9, // DS_MAX_F64_vi = 5666
    CEFBS_isGFX10Plus, // DS_MAX_I32_gfx10 = 5667
    CEFBS_isGFX6GFX7, // DS_MAX_I32_gfx6_gfx7 = 5668
    CEFBS_isGFX8GFX9, // DS_MAX_I32_vi = 5669
    CEFBS_isGFX10Plus, // DS_MAX_I64_gfx10 = 5670
    CEFBS_isGFX6GFX7, // DS_MAX_I64_gfx6_gfx7 = 5671
    CEFBS_isGFX8GFX9, // DS_MAX_I64_vi = 5672
    CEFBS_isGFX10Plus, // DS_MAX_RTN_F32_gfx10 = 5673
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_F32_gfx6_gfx7 = 5674
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_F32_vi = 5675
    CEFBS_isGFX10Plus, // DS_MAX_RTN_F64_gfx10 = 5676
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_F64_gfx6_gfx7 = 5677
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_F64_vi = 5678
    CEFBS_isGFX10Plus, // DS_MAX_RTN_I32_gfx10 = 5679
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_I32_gfx6_gfx7 = 5680
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_I32_vi = 5681
    CEFBS_isGFX10Plus, // DS_MAX_RTN_I64_gfx10 = 5682
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_I64_gfx6_gfx7 = 5683
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_I64_vi = 5684
    CEFBS_isGFX10Plus, // DS_MAX_RTN_U32_gfx10 = 5685
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_U32_gfx6_gfx7 = 5686
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_U32_vi = 5687
    CEFBS_isGFX10Plus, // DS_MAX_RTN_U64_gfx10 = 5688
    CEFBS_isGFX6GFX7, // DS_MAX_RTN_U64_gfx6_gfx7 = 5689
    CEFBS_isGFX8GFX9, // DS_MAX_RTN_U64_vi = 5690
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_F32_gfx10 = 5691
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_F32_gfx6_gfx7 = 5692
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_F32_vi = 5693
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_F64_gfx10 = 5694
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_F64_gfx6_gfx7 = 5695
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_F64_vi = 5696
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_I32_gfx10 = 5697
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_I32_gfx6_gfx7 = 5698
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_I32_vi = 5699
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_I64_gfx10 = 5700
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_I64_gfx6_gfx7 = 5701
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_I64_vi = 5702
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_U32_gfx10 = 5703
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_U32_gfx6_gfx7 = 5704
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_U32_vi = 5705
    CEFBS_isGFX10Plus, // DS_MAX_SRC2_U64_gfx10 = 5706
    CEFBS_isGFX6GFX7, // DS_MAX_SRC2_U64_gfx6_gfx7 = 5707
    CEFBS_isGFX8GFX9, // DS_MAX_SRC2_U64_vi = 5708
    CEFBS_isGFX10Plus, // DS_MAX_U32_gfx10 = 5709
    CEFBS_isGFX6GFX7, // DS_MAX_U32_gfx6_gfx7 = 5710
    CEFBS_isGFX8GFX9, // DS_MAX_U32_vi = 5711
    CEFBS_isGFX10Plus, // DS_MAX_U64_gfx10 = 5712
    CEFBS_isGFX6GFX7, // DS_MAX_U64_gfx6_gfx7 = 5713
    CEFBS_isGFX8GFX9, // DS_MAX_U64_vi = 5714
    CEFBS_isGFX10Plus, // DS_MIN_F32_gfx10 = 5715
    CEFBS_isGFX6GFX7, // DS_MIN_F32_gfx6_gfx7 = 5716
    CEFBS_isGFX8GFX9, // DS_MIN_F32_vi = 5717
    CEFBS_isGFX10Plus, // DS_MIN_F64_gfx10 = 5718
    CEFBS_isGFX6GFX7, // DS_MIN_F64_gfx6_gfx7 = 5719
    CEFBS_isGFX8GFX9, // DS_MIN_F64_vi = 5720
    CEFBS_isGFX10Plus, // DS_MIN_I32_gfx10 = 5721
    CEFBS_isGFX6GFX7, // DS_MIN_I32_gfx6_gfx7 = 5722
    CEFBS_isGFX8GFX9, // DS_MIN_I32_vi = 5723
    CEFBS_isGFX10Plus, // DS_MIN_I64_gfx10 = 5724
    CEFBS_isGFX6GFX7, // DS_MIN_I64_gfx6_gfx7 = 5725
    CEFBS_isGFX8GFX9, // DS_MIN_I64_vi = 5726
    CEFBS_isGFX10Plus, // DS_MIN_RTN_F32_gfx10 = 5727
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_F32_gfx6_gfx7 = 5728
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_F32_vi = 5729
    CEFBS_isGFX10Plus, // DS_MIN_RTN_F64_gfx10 = 5730
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_F64_gfx6_gfx7 = 5731
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_F64_vi = 5732
    CEFBS_isGFX10Plus, // DS_MIN_RTN_I32_gfx10 = 5733
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_I32_gfx6_gfx7 = 5734
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_I32_vi = 5735
    CEFBS_isGFX10Plus, // DS_MIN_RTN_I64_gfx10 = 5736
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_I64_gfx6_gfx7 = 5737
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_I64_vi = 5738
    CEFBS_isGFX10Plus, // DS_MIN_RTN_U32_gfx10 = 5739
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_U32_gfx6_gfx7 = 5740
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_U32_vi = 5741
    CEFBS_isGFX10Plus, // DS_MIN_RTN_U64_gfx10 = 5742
    CEFBS_isGFX6GFX7, // DS_MIN_RTN_U64_gfx6_gfx7 = 5743
    CEFBS_isGFX8GFX9, // DS_MIN_RTN_U64_vi = 5744
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_F32_gfx10 = 5745
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_F32_gfx6_gfx7 = 5746
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_F32_vi = 5747
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_F64_gfx10 = 5748
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_F64_gfx6_gfx7 = 5749
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_F64_vi = 5750
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_I32_gfx10 = 5751
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_I32_gfx6_gfx7 = 5752
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_I32_vi = 5753
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_I64_gfx10 = 5754
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_I64_gfx6_gfx7 = 5755
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_I64_vi = 5756
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_U32_gfx10 = 5757
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_U32_gfx6_gfx7 = 5758
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_U32_vi = 5759
    CEFBS_isGFX10Plus, // DS_MIN_SRC2_U64_gfx10 = 5760
    CEFBS_isGFX6GFX7, // DS_MIN_SRC2_U64_gfx6_gfx7 = 5761
    CEFBS_isGFX8GFX9, // DS_MIN_SRC2_U64_vi = 5762
    CEFBS_isGFX10Plus, // DS_MIN_U32_gfx10 = 5763
    CEFBS_isGFX6GFX7, // DS_MIN_U32_gfx6_gfx7 = 5764
    CEFBS_isGFX8GFX9, // DS_MIN_U32_vi = 5765
    CEFBS_isGFX10Plus, // DS_MIN_U64_gfx10 = 5766
    CEFBS_isGFX6GFX7, // DS_MIN_U64_gfx6_gfx7 = 5767
    CEFBS_isGFX8GFX9, // DS_MIN_U64_vi = 5768
    CEFBS_isGFX10Plus, // DS_MSKOR_B32_gfx10 = 5769
    CEFBS_isGFX6GFX7, // DS_MSKOR_B32_gfx6_gfx7 = 5770
    CEFBS_isGFX8GFX9, // DS_MSKOR_B32_vi = 5771
    CEFBS_isGFX10Plus, // DS_MSKOR_B64_gfx10 = 5772
    CEFBS_isGFX6GFX7, // DS_MSKOR_B64_gfx6_gfx7 = 5773
    CEFBS_isGFX8GFX9, // DS_MSKOR_B64_vi = 5774
    CEFBS_isGFX10Plus, // DS_MSKOR_RTN_B32_gfx10 = 5775
    CEFBS_isGFX6GFX7, // DS_MSKOR_RTN_B32_gfx6_gfx7 = 5776
    CEFBS_isGFX8GFX9, // DS_MSKOR_RTN_B32_vi = 5777
    CEFBS_isGFX10Plus, // DS_MSKOR_RTN_B64_gfx10 = 5778
    CEFBS_isGFX6GFX7, // DS_MSKOR_RTN_B64_gfx6_gfx7 = 5779
    CEFBS_isGFX8GFX9, // DS_MSKOR_RTN_B64_vi = 5780
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_NOP_gfx10 = 5781
    CEFBS_isGFX6GFX7_isGFX7Plus, // DS_NOP_gfx6_gfx7 = 5782
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_NOP_vi = 5783
    CEFBS_isGFX10Plus, // DS_ORDERED_COUNT_gfx10 = 5784
    CEFBS_isGFX6GFX7, // DS_ORDERED_COUNT_gfx6_gfx7 = 5785
    CEFBS_isGFX8GFX9, // DS_ORDERED_COUNT_vi = 5786
    CEFBS_isGFX10Plus, // DS_OR_B32_gfx10 = 5787
    CEFBS_isGFX6GFX7, // DS_OR_B32_gfx6_gfx7 = 5788
    CEFBS_isGFX8GFX9, // DS_OR_B32_vi = 5789
    CEFBS_isGFX10Plus, // DS_OR_B64_gfx10 = 5790
    CEFBS_isGFX6GFX7, // DS_OR_B64_gfx6_gfx7 = 5791
    CEFBS_isGFX8GFX9, // DS_OR_B64_vi = 5792
    CEFBS_isGFX10Plus, // DS_OR_RTN_B32_gfx10 = 5793
    CEFBS_isGFX6GFX7, // DS_OR_RTN_B32_gfx6_gfx7 = 5794
    CEFBS_isGFX8GFX9, // DS_OR_RTN_B32_vi = 5795
    CEFBS_isGFX10Plus, // DS_OR_RTN_B64_gfx10 = 5796
    CEFBS_isGFX6GFX7, // DS_OR_RTN_B64_gfx6_gfx7 = 5797
    CEFBS_isGFX8GFX9, // DS_OR_RTN_B64_vi = 5798
    CEFBS_isGFX10Plus, // DS_OR_SRC2_B32_gfx10 = 5799
    CEFBS_isGFX6GFX7, // DS_OR_SRC2_B32_gfx6_gfx7 = 5800
    CEFBS_isGFX8GFX9, // DS_OR_SRC2_B32_vi = 5801
    CEFBS_isGFX10Plus, // DS_OR_SRC2_B64_gfx10 = 5802
    CEFBS_isGFX6GFX7, // DS_OR_SRC2_B64_gfx6_gfx7 = 5803
    CEFBS_isGFX8GFX9, // DS_OR_SRC2_B64_vi = 5804
    CEFBS_isGFX10Plus_isGFX8Plus, // DS_PERMUTE_B32_gfx10 = 5805
    CEFBS_isGFX8GFX9_isGFX8Plus, // DS_PERMUTE_B32_vi = 5806
    CEFBS_isGFX10Plus, // DS_READ2ST64_B32_gfx10 = 5807
    CEFBS_isGFX6GFX7, // DS_READ2ST64_B32_gfx6_gfx7 = 5808
    CEFBS_isGFX8GFX9, // DS_READ2ST64_B32_vi = 5809
    CEFBS_isGFX10Plus, // DS_READ2ST64_B64_gfx10 = 5810
    CEFBS_isGFX6GFX7, // DS_READ2ST64_B64_gfx6_gfx7 = 5811
    CEFBS_isGFX8GFX9, // DS_READ2ST64_B64_vi = 5812
    CEFBS_isGFX10Plus, // DS_READ2_B32_gfx10 = 5813
    CEFBS_isGFX6GFX7, // DS_READ2_B32_gfx6_gfx7 = 5814
    CEFBS_isGFX8GFX9, // DS_READ2_B32_vi = 5815
    CEFBS_isGFX10Plus, // DS_READ2_B64_gfx10 = 5816
    CEFBS_isGFX6GFX7, // DS_READ2_B64_gfx6_gfx7 = 5817
    CEFBS_isGFX8GFX9, // DS_READ2_B64_vi = 5818
    CEFBS_isGFX10Plus_HasDSAddTid, // DS_READ_ADDTID_B32_gfx10 = 5819
    CEFBS_isGFX8GFX9_HasDSAddTid, // DS_READ_ADDTID_B32_vi = 5820
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_READ_B128_gfx10 = 5821
    CEFBS_isGFX7Only_isGFX7Plus, // DS_READ_B128_gfx7 = 5822
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_READ_B128_vi = 5823
    CEFBS_isGFX10Plus, // DS_READ_B32_gfx10 = 5824
    CEFBS_isGFX6GFX7, // DS_READ_B32_gfx6_gfx7 = 5825
    CEFBS_isGFX8GFX9, // DS_READ_B32_vi = 5826
    CEFBS_isGFX10Plus, // DS_READ_B64_gfx10 = 5827
    CEFBS_isGFX6GFX7, // DS_READ_B64_gfx6_gfx7 = 5828
    CEFBS_isGFX8GFX9, // DS_READ_B64_vi = 5829
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_READ_B96_gfx10 = 5830
    CEFBS_isGFX7Only_isGFX7Plus, // DS_READ_B96_gfx7 = 5831
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_READ_B96_vi = 5832
    CEFBS_isGFX10Plus, // DS_READ_I16_gfx10 = 5833
    CEFBS_isGFX6GFX7, // DS_READ_I16_gfx6_gfx7 = 5834
    CEFBS_isGFX8GFX9, // DS_READ_I16_vi = 5835
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_I8_D16_HI_gfx10 = 5836
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_I8_D16_HI_vi = 5837
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_I8_D16_gfx10 = 5838
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_I8_D16_vi = 5839
    CEFBS_isGFX10Plus, // DS_READ_I8_gfx10 = 5840
    CEFBS_isGFX6GFX7, // DS_READ_I8_gfx6_gfx7 = 5841
    CEFBS_isGFX8GFX9, // DS_READ_I8_vi = 5842
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_U16_D16_HI_gfx10 = 5843
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_U16_D16_HI_vi = 5844
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_U16_D16_gfx10 = 5845
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_U16_D16_vi = 5846
    CEFBS_isGFX10Plus, // DS_READ_U16_gfx10 = 5847
    CEFBS_isGFX6GFX7, // DS_READ_U16_gfx6_gfx7 = 5848
    CEFBS_isGFX8GFX9, // DS_READ_U16_vi = 5849
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_U8_D16_HI_gfx10 = 5850
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_U8_D16_HI_vi = 5851
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_READ_U8_D16_gfx10 = 5852
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_READ_U8_D16_vi = 5853
    CEFBS_isGFX10Plus, // DS_READ_U8_gfx10 = 5854
    CEFBS_isGFX6GFX7, // DS_READ_U8_gfx6_gfx7 = 5855
    CEFBS_isGFX8GFX9, // DS_READ_U8_vi = 5856
    CEFBS_isGFX10Plus, // DS_RSUB_RTN_U32_gfx10 = 5857
    CEFBS_isGFX6GFX7, // DS_RSUB_RTN_U32_gfx6_gfx7 = 5858
    CEFBS_isGFX8GFX9, // DS_RSUB_RTN_U32_vi = 5859
    CEFBS_isGFX10Plus, // DS_RSUB_RTN_U64_gfx10 = 5860
    CEFBS_isGFX6GFX7, // DS_RSUB_RTN_U64_gfx6_gfx7 = 5861
    CEFBS_isGFX8GFX9, // DS_RSUB_RTN_U64_vi = 5862
    CEFBS_isGFX10Plus, // DS_RSUB_SRC2_U32_gfx10 = 5863
    CEFBS_isGFX6GFX7, // DS_RSUB_SRC2_U32_gfx6_gfx7 = 5864
    CEFBS_isGFX8GFX9, // DS_RSUB_SRC2_U32_vi = 5865
    CEFBS_isGFX10Plus, // DS_RSUB_SRC2_U64_gfx10 = 5866
    CEFBS_isGFX6GFX7, // DS_RSUB_SRC2_U64_gfx6_gfx7 = 5867
    CEFBS_isGFX8GFX9, // DS_RSUB_SRC2_U64_vi = 5868
    CEFBS_isGFX10Plus, // DS_RSUB_U32_gfx10 = 5869
    CEFBS_isGFX6GFX7, // DS_RSUB_U32_gfx6_gfx7 = 5870
    CEFBS_isGFX8GFX9, // DS_RSUB_U32_vi = 5871
    CEFBS_isGFX10Plus, // DS_RSUB_U64_gfx10 = 5872
    CEFBS_isGFX6GFX7, // DS_RSUB_U64_gfx6_gfx7 = 5873
    CEFBS_isGFX8GFX9, // DS_RSUB_U64_vi = 5874
    CEFBS_isGFX10Plus, // DS_SUB_RTN_U32_gfx10 = 5875
    CEFBS_isGFX6GFX7, // DS_SUB_RTN_U32_gfx6_gfx7 = 5876
    CEFBS_isGFX8GFX9, // DS_SUB_RTN_U32_vi = 5877
    CEFBS_isGFX10Plus, // DS_SUB_RTN_U64_gfx10 = 5878
    CEFBS_isGFX6GFX7, // DS_SUB_RTN_U64_gfx6_gfx7 = 5879
    CEFBS_isGFX8GFX9, // DS_SUB_RTN_U64_vi = 5880
    CEFBS_isGFX10Plus, // DS_SUB_SRC2_U32_gfx10 = 5881
    CEFBS_isGFX6GFX7, // DS_SUB_SRC2_U32_gfx6_gfx7 = 5882
    CEFBS_isGFX8GFX9, // DS_SUB_SRC2_U32_vi = 5883
    CEFBS_isGFX10Plus, // DS_SUB_SRC2_U64_gfx10 = 5884
    CEFBS_isGFX6GFX7, // DS_SUB_SRC2_U64_gfx6_gfx7 = 5885
    CEFBS_isGFX8GFX9, // DS_SUB_SRC2_U64_vi = 5886
    CEFBS_isGFX10Plus, // DS_SUB_U32_gfx10 = 5887
    CEFBS_isGFX6GFX7, // DS_SUB_U32_gfx6_gfx7 = 5888
    CEFBS_isGFX8GFX9, // DS_SUB_U32_vi = 5889
    CEFBS_isGFX10Plus, // DS_SUB_U64_gfx10 = 5890
    CEFBS_isGFX6GFX7, // DS_SUB_U64_gfx6_gfx7 = 5891
    CEFBS_isGFX8GFX9, // DS_SUB_U64_vi = 5892
    CEFBS_isGFX10Plus, // DS_SWIZZLE_B32_gfx10 = 5893
    CEFBS_isGFX6GFX7, // DS_SWIZZLE_B32_gfx6_gfx7 = 5894
    CEFBS_isGFX8GFX9, // DS_SWIZZLE_B32_vi = 5895
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_WRAP_RTN_B32_gfx10 = 5896
    CEFBS_isGFX7Only_isGFX7Plus, // DS_WRAP_RTN_B32_gfx7 = 5897
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_WRAP_RTN_B32_vi = 5898
    CEFBS_isGFX10Plus, // DS_WRITE2ST64_B32_gfx10 = 5899
    CEFBS_isGFX6GFX7, // DS_WRITE2ST64_B32_gfx6_gfx7 = 5900
    CEFBS_isGFX8GFX9, // DS_WRITE2ST64_B32_vi = 5901
    CEFBS_isGFX10Plus, // DS_WRITE2ST64_B64_gfx10 = 5902
    CEFBS_isGFX6GFX7, // DS_WRITE2ST64_B64_gfx6_gfx7 = 5903
    CEFBS_isGFX8GFX9, // DS_WRITE2ST64_B64_vi = 5904
    CEFBS_isGFX10Plus, // DS_WRITE2_B32_gfx10 = 5905
    CEFBS_isGFX6GFX7, // DS_WRITE2_B32_gfx6_gfx7 = 5906
    CEFBS_isGFX8GFX9, // DS_WRITE2_B32_vi = 5907
    CEFBS_isGFX10Plus, // DS_WRITE2_B64_gfx10 = 5908
    CEFBS_isGFX6GFX7, // DS_WRITE2_B64_gfx6_gfx7 = 5909
    CEFBS_isGFX8GFX9, // DS_WRITE2_B64_vi = 5910
    CEFBS_isGFX10Plus_HasDSAddTid, // DS_WRITE_ADDTID_B32_gfx10 = 5911
    CEFBS_isGFX8GFX9_HasDSAddTid, // DS_WRITE_ADDTID_B32_vi = 5912
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_WRITE_B128_gfx10 = 5913
    CEFBS_isGFX7Only_isGFX7Plus, // DS_WRITE_B128_gfx7 = 5914
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_WRITE_B128_vi = 5915
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_WRITE_B16_D16_HI_gfx10 = 5916
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_WRITE_B16_D16_HI_vi = 5917
    CEFBS_isGFX10Plus, // DS_WRITE_B16_gfx10 = 5918
    CEFBS_isGFX6GFX7, // DS_WRITE_B16_gfx6_gfx7 = 5919
    CEFBS_isGFX8GFX9, // DS_WRITE_B16_vi = 5920
    CEFBS_isGFX10Plus, // DS_WRITE_B32_gfx10 = 5921
    CEFBS_isGFX6GFX7, // DS_WRITE_B32_gfx6_gfx7 = 5922
    CEFBS_isGFX8GFX9, // DS_WRITE_B32_vi = 5923
    CEFBS_isGFX10Plus, // DS_WRITE_B64_gfx10 = 5924
    CEFBS_isGFX6GFX7, // DS_WRITE_B64_gfx6_gfx7 = 5925
    CEFBS_isGFX8GFX9, // DS_WRITE_B64_vi = 5926
    CEFBS_isGFX10Plus_HasD16LoadStore, // DS_WRITE_B8_D16_HI_gfx10 = 5927
    CEFBS_isGFX8GFX9_HasD16LoadStore, // DS_WRITE_B8_D16_HI_vi = 5928
    CEFBS_isGFX10Plus, // DS_WRITE_B8_gfx10 = 5929
    CEFBS_isGFX6GFX7, // DS_WRITE_B8_gfx6_gfx7 = 5930
    CEFBS_isGFX8GFX9, // DS_WRITE_B8_vi = 5931
    CEFBS_isGFX10Plus_isGFX7Plus, // DS_WRITE_B96_gfx10 = 5932
    CEFBS_isGFX7Only_isGFX7Plus, // DS_WRITE_B96_gfx7 = 5933
    CEFBS_isGFX8GFX9_isGFX7Plus, // DS_WRITE_B96_vi = 5934
    CEFBS_isGFX10Plus, // DS_WRITE_SRC2_B32_gfx10 = 5935
    CEFBS_isGFX6GFX7, // DS_WRITE_SRC2_B32_gfx6_gfx7 = 5936
    CEFBS_isGFX8GFX9, // DS_WRITE_SRC2_B32_vi = 5937
    CEFBS_isGFX10Plus, // DS_WRITE_SRC2_B64_gfx10 = 5938
    CEFBS_isGFX6GFX7, // DS_WRITE_SRC2_B64_gfx6_gfx7 = 5939
    CEFBS_isGFX8GFX9, // DS_WRITE_SRC2_B64_vi = 5940
    CEFBS_isGFX10Plus, // DS_WRXCHG2ST64_RTN_B32_gfx10 = 5941
    CEFBS_isGFX6GFX7, // DS_WRXCHG2ST64_RTN_B32_gfx6_gfx7 = 5942
    CEFBS_isGFX8GFX9, // DS_WRXCHG2ST64_RTN_B32_vi = 5943
    CEFBS_isGFX10Plus, // DS_WRXCHG2ST64_RTN_B64_gfx10 = 5944
    CEFBS_isGFX6GFX7, // DS_WRXCHG2ST64_RTN_B64_gfx6_gfx7 = 5945
    CEFBS_isGFX8GFX9, // DS_WRXCHG2ST64_RTN_B64_vi = 5946
    CEFBS_isGFX10Plus, // DS_WRXCHG2_RTN_B32_gfx10 = 5947
    CEFBS_isGFX6GFX7, // DS_WRXCHG2_RTN_B32_gfx6_gfx7 = 5948
    CEFBS_isGFX8GFX9, // DS_WRXCHG2_RTN_B32_vi = 5949
    CEFBS_isGFX10Plus, // DS_WRXCHG2_RTN_B64_gfx10 = 5950
    CEFBS_isGFX6GFX7, // DS_WRXCHG2_RTN_B64_gfx6_gfx7 = 5951
    CEFBS_isGFX8GFX9, // DS_WRXCHG2_RTN_B64_vi = 5952
    CEFBS_isGFX10Plus, // DS_WRXCHG_RTN_B32_gfx10 = 5953
    CEFBS_isGFX6GFX7, // DS_WRXCHG_RTN_B32_gfx6_gfx7 = 5954
    CEFBS_isGFX8GFX9, // DS_WRXCHG_RTN_B32_vi = 5955
    CEFBS_isGFX10Plus, // DS_WRXCHG_RTN_B64_gfx10 = 5956
    CEFBS_isGFX6GFX7, // DS_WRXCHG_RTN_B64_gfx6_gfx7 = 5957
    CEFBS_isGFX8GFX9, // DS_WRXCHG_RTN_B64_vi = 5958
    CEFBS_isGFX10Plus, // DS_XOR_B32_gfx10 = 5959
    CEFBS_isGFX6GFX7, // DS_XOR_B32_gfx6_gfx7 = 5960
    CEFBS_isGFX8GFX9, // DS_XOR_B32_vi = 5961
    CEFBS_isGFX10Plus, // DS_XOR_B64_gfx10 = 5962
    CEFBS_isGFX6GFX7, // DS_XOR_B64_gfx6_gfx7 = 5963
    CEFBS_isGFX8GFX9, // DS_XOR_B64_vi = 5964
    CEFBS_isGFX10Plus, // DS_XOR_RTN_B32_gfx10 = 5965
    CEFBS_isGFX6GFX7, // DS_XOR_RTN_B32_gfx6_gfx7 = 5966
    CEFBS_isGFX8GFX9, // DS_XOR_RTN_B32_vi = 5967
    CEFBS_isGFX10Plus, // DS_XOR_RTN_B64_gfx10 = 5968
    CEFBS_isGFX6GFX7, // DS_XOR_RTN_B64_gfx6_gfx7 = 5969
    CEFBS_isGFX8GFX9, // DS_XOR_RTN_B64_vi = 5970
    CEFBS_isGFX10Plus, // DS_XOR_SRC2_B32_gfx10 = 5971
    CEFBS_isGFX6GFX7, // DS_XOR_SRC2_B32_gfx6_gfx7 = 5972
    CEFBS_isGFX8GFX9, // DS_XOR_SRC2_B32_vi = 5973
    CEFBS_isGFX10Plus, // DS_XOR_SRC2_B64_gfx10 = 5974
    CEFBS_isGFX6GFX7, // DS_XOR_SRC2_B64_gfx6_gfx7 = 5975
    CEFBS_isGFX8GFX9, // DS_XOR_SRC2_B64_vi = 5976
    CEFBS_isGFX10Plus, // EXP_DONE_gfx10 = 5977
    CEFBS_isGFX6GFX7, // EXP_DONE_si = 5978
    CEFBS_isGFX8GFX9, // EXP_DONE_vi = 5979
    CEFBS_isGFX10Plus, // EXP_gfx10 = 5980
    CEFBS_isGFX6GFX7, // EXP_si = 5981
    CEFBS_isGFX8GFX9, // EXP_vi = 5982
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_RTN_ci = 5983
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_RTN_gfx10 = 5984
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_RTN_vi = 5985
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_RTN_ci = 5986
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_RTN_gfx10 = 5987
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_RTN_vi = 5988
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_ci = 5989
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_gfx10 = 5990
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_X2_vi = 5991
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_ci = 5992
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_gfx10 = 5993
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_ADD_vi = 5994
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_AND_RTN_ci = 5995
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_AND_RTN_gfx10 = 5996
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_AND_RTN_vi = 5997
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_RTN_ci = 5998
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_RTN_gfx10 = 5999
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_RTN_vi = 6000
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_ci = 6001
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_gfx10 = 6002
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_AND_X2_vi = 6003
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_AND_ci = 6004
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_AND_gfx10 = 6005
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_AND_vi = 6006
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_RTN_ci = 6007
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_RTN_gfx10 = 6008
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_RTN_vi = 6009
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_RTN_ci = 6010
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx10 = 6011
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_RTN_vi = 6012
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_ci = 6013
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_gfx10 = 6014
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_X2_vi = 6015
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_ci = 6016
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_gfx10 = 6017
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_CMPSWAP_vi = 6018
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_RTN_ci = 6019
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_RTN_gfx10 = 6020
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_RTN_vi = 6021
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_RTN_ci = 6022
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_RTN_gfx10 = 6023
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_RTN_vi = 6024
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_ci = 6025
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_gfx10 = 6026
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_X2_vi = 6027
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_ci = 6028
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_gfx10 = 6029
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_DEC_vi = 6030
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_RTN_ci = 6031
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_RTN_gfx10 = 6032
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci = 6033
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2_RTN_gfx10 = 6034
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2_ci = 6035
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_X2_gfx10 = 6036
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_ci = 6037
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FCMPSWAP_gfx10 = 6038
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMAX_RTN_ci = 6039
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMAX_RTN_gfx10 = 6040
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2_RTN_ci = 6041
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2_RTN_gfx10 = 6042
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2_ci = 6043
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMAX_X2_gfx10 = 6044
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMAX_ci = 6045
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMAX_gfx10 = 6046
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMIN_RTN_ci = 6047
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMIN_RTN_gfx10 = 6048
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2_RTN_ci = 6049
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2_RTN_gfx10 = 6050
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2_ci = 6051
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMIN_X2_gfx10 = 6052
    CEFBS_isGFX7Only_isGFX7GFX10, // FLAT_ATOMIC_FMIN_ci = 6053
    CEFBS_isGFX10Plus_isGFX7GFX10, // FLAT_ATOMIC_FMIN_gfx10 = 6054
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_INC_RTN_ci = 6055
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_INC_RTN_gfx10 = 6056
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_INC_RTN_vi = 6057
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_RTN_ci = 6058
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_RTN_gfx10 = 6059
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_RTN_vi = 6060
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_ci = 6061
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_gfx10 = 6062
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_INC_X2_vi = 6063
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_INC_ci = 6064
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_INC_gfx10 = 6065
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_INC_vi = 6066
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_OR_RTN_ci = 6067
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_OR_RTN_gfx10 = 6068
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_OR_RTN_vi = 6069
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_RTN_ci = 6070
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_RTN_gfx10 = 6071
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_RTN_vi = 6072
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_ci = 6073
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_gfx10 = 6074
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_OR_X2_vi = 6075
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_OR_ci = 6076
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_OR_gfx10 = 6077
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_OR_vi = 6078
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_RTN_ci = 6079
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_RTN_gfx10 = 6080
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_RTN_vi = 6081
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_RTN_ci = 6082
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_RTN_gfx10 = 6083
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_RTN_vi = 6084
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_ci = 6085
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_gfx10 = 6086
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_X2_vi = 6087
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_ci = 6088
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_gfx10 = 6089
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMAX_vi = 6090
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_RTN_ci = 6091
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_RTN_gfx10 = 6092
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_RTN_vi = 6093
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_RTN_ci = 6094
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_RTN_gfx10 = 6095
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_RTN_vi = 6096
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_ci = 6097
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_gfx10 = 6098
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_X2_vi = 6099
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_ci = 6100
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_gfx10 = 6101
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SMIN_vi = 6102
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_RTN_ci = 6103
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_RTN_gfx10 = 6104
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_RTN_vi = 6105
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_RTN_ci = 6106
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_RTN_gfx10 = 6107
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_RTN_vi = 6108
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_ci = 6109
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_gfx10 = 6110
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_X2_vi = 6111
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_ci = 6112
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_gfx10 = 6113
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SUB_vi = 6114
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_RTN_ci = 6115
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_RTN_gfx10 = 6116
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_RTN_vi = 6117
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_RTN_ci = 6118
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_RTN_gfx10 = 6119
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_RTN_vi = 6120
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_ci = 6121
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_gfx10 = 6122
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_X2_vi = 6123
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_ci = 6124
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_gfx10 = 6125
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_SWAP_vi = 6126
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_RTN_ci = 6127
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_RTN_gfx10 = 6128
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_RTN_vi = 6129
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_RTN_ci = 6130
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_RTN_gfx10 = 6131
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_RTN_vi = 6132
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_ci = 6133
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_gfx10 = 6134
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_X2_vi = 6135
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_ci = 6136
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_gfx10 = 6137
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMAX_vi = 6138
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_RTN_ci = 6139
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_RTN_gfx10 = 6140
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_RTN_vi = 6141
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_RTN_ci = 6142
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_RTN_gfx10 = 6143
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_RTN_vi = 6144
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_ci = 6145
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_gfx10 = 6146
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_X2_vi = 6147
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_ci = 6148
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_gfx10 = 6149
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_UMIN_vi = 6150
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_RTN_ci = 6151
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_RTN_gfx10 = 6152
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_RTN_vi = 6153
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_RTN_ci = 6154
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_RTN_gfx10 = 6155
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_RTN_vi = 6156
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_ci = 6157
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_gfx10 = 6158
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_X2_vi = 6159
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_ci = 6160
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_gfx10 = 6161
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_ATOMIC_XOR_vi = 6162
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_DWORDX2_ci = 6163
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_DWORDX2_gfx10 = 6164
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_DWORDX2_vi = 6165
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_DWORDX3_ci = 6166
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_DWORDX3_gfx10 = 6167
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_DWORDX3_vi = 6168
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_DWORDX4_ci = 6169
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_DWORDX4_gfx10 = 6170
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_DWORDX4_vi = 6171
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_DWORD_ci = 6172
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_DWORD_gfx10 = 6173
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_DWORD_vi = 6174
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16_HI_gfx10 = 6175
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16_HI_vi = 6176
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16_gfx10 = 6177
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_SBYTE_D16_vi = 6178
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_SBYTE_ci = 6179
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_SBYTE_gfx10 = 6180
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_SBYTE_vi = 6181
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_SHORT_D16_HI_gfx10 = 6182
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_SHORT_D16_HI_vi = 6183
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_SHORT_D16_gfx10 = 6184
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_SHORT_D16_vi = 6185
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_SSHORT_ci = 6186
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_SSHORT_gfx10 = 6187
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_SSHORT_vi = 6188
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16_HI_gfx10 = 6189
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16_HI_vi = 6190
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16_gfx10 = 6191
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_LOAD_UBYTE_D16_vi = 6192
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_UBYTE_ci = 6193
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_UBYTE_gfx10 = 6194
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_UBYTE_vi = 6195
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_LOAD_USHORT_ci = 6196
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_LOAD_USHORT_gfx10 = 6197
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_LOAD_USHORT_vi = 6198
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_STORE_BYTE_D16_HI_gfx10 = 6199
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_STORE_BYTE_D16_HI_vi = 6200
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_BYTE_ci = 6201
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_BYTE_gfx10 = 6202
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_BYTE_vi = 6203
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_DWORDX2_ci = 6204
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_DWORDX2_gfx10 = 6205
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_DWORDX2_vi = 6206
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_DWORDX3_ci = 6207
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_DWORDX3_gfx10 = 6208
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_DWORDX3_vi = 6209
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_DWORDX4_ci = 6210
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_DWORDX4_gfx10 = 6211
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_DWORDX4_vi = 6212
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_DWORD_ci = 6213
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_DWORD_gfx10 = 6214
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_DWORD_vi = 6215
    CEFBS_isGFX10Plus_HasD16LoadStore, // FLAT_STORE_SHORT_D16_HI_gfx10 = 6216
    CEFBS_isGFX8GFX9_HasD16LoadStore, // FLAT_STORE_SHORT_D16_HI_vi = 6217
    CEFBS_isGFX7Only_HasFlatAddressSpace, // FLAT_STORE_SHORT_ci = 6218
    CEFBS_isGFX10Plus_HasFlatAddressSpace, // FLAT_STORE_SHORT_gfx10 = 6219
    CEFBS_isGFX8GFX9_HasFlatAddressSpace, // FLAT_STORE_SHORT_vi = 6220
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // GLOBAL_ATOMIC_ADD_F32_SADDR_vi = 6221
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // GLOBAL_ATOMIC_ADD_F32_vi = 6222
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_RTN_gfx10 = 6223
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_RTN_vi = 6224
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx10 = 6225
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR_RTN_vi = 6226
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR_gfx10 = 6227
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_SADDR_vi = 6228
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_RTN_gfx10 = 6229
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_RTN_vi = 6230
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx10 = 6231
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_vi = 6232
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR_gfx10 = 6233
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_SADDR_vi = 6234
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_gfx10 = 6235
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_X2_vi = 6236
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_gfx10 = 6237
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_ADD_vi = 6238
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_RTN_gfx10 = 6239
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_RTN_vi = 6240
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR_RTN_gfx10 = 6241
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR_RTN_vi = 6242
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR_gfx10 = 6243
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_SADDR_vi = 6244
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_RTN_gfx10 = 6245
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_RTN_vi = 6246
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx10 = 6247
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR_RTN_vi = 6248
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR_gfx10 = 6249
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_SADDR_vi = 6250
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_gfx10 = 6251
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_X2_vi = 6252
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_gfx10 = 6253
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_AND_vi = 6254
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_RTN_gfx10 = 6255
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_RTN_vi = 6256
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx10 = 6257
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_vi = 6258
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx10 = 6259
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_SADDR_vi = 6260
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx10 = 6261
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_RTN_vi = 6262
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx10 = 6263
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_vi = 6264
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx10 = 6265
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_vi = 6266
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_gfx10 = 6267
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_X2_vi = 6268
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_gfx10 = 6269
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_CMPSWAP_vi = 6270
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_RTN_gfx10 = 6271
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_RTN_vi = 6272
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx10 = 6273
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR_RTN_vi = 6274
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR_gfx10 = 6275
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_SADDR_vi = 6276
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_RTN_gfx10 = 6277
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_RTN_vi = 6278
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx10 = 6279
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_vi = 6280
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR_gfx10 = 6281
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_SADDR_vi = 6282
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_gfx10 = 6283
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_X2_vi = 6284
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_gfx10 = 6285
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_DEC_vi = 6286
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_RTN_gfx10 = 6287
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN_gfx10 = 6288
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_SADDR_gfx10 = 6289
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_RTN_gfx10 = 6290
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN_gfx10 = 6291
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_gfx10 = 6292
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_X2_gfx10 = 6293
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FCMPSWAP_gfx10 = 6294
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_RTN_gfx10 = 6295
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx10 = 6296
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_SADDR_gfx10 = 6297
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_RTN_gfx10 = 6298
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN_gfx10 = 6299
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_SADDR_gfx10 = 6300
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_X2_gfx10 = 6301
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMAX_gfx10 = 6302
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_RTN_gfx10 = 6303
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx10 = 6304
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_SADDR_gfx10 = 6305
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_RTN_gfx10 = 6306
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN_gfx10 = 6307
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_SADDR_gfx10 = 6308
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_X2_gfx10 = 6309
    CEFBS_isGFX10Plus, // GLOBAL_ATOMIC_FMIN_gfx10 = 6310
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_RTN_gfx10 = 6311
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_RTN_vi = 6312
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR_RTN_gfx10 = 6313
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR_RTN_vi = 6314
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR_gfx10 = 6315
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_SADDR_vi = 6316
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_RTN_gfx10 = 6317
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_RTN_vi = 6318
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx10 = 6319
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR_RTN_vi = 6320
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR_gfx10 = 6321
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_SADDR_vi = 6322
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_gfx10 = 6323
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_X2_vi = 6324
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_gfx10 = 6325
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_INC_vi = 6326
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_RTN_gfx10 = 6327
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_RTN_vi = 6328
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR_RTN_gfx10 = 6329
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR_RTN_vi = 6330
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR_gfx10 = 6331
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_SADDR_vi = 6332
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_RTN_gfx10 = 6333
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_RTN_vi = 6334
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx10 = 6335
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR_RTN_vi = 6336
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR_gfx10 = 6337
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_SADDR_vi = 6338
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_gfx10 = 6339
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_X2_vi = 6340
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_gfx10 = 6341
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_OR_vi = 6342
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // GLOBAL_ATOMIC_PK_ADD_F16_SADDR_vi = 6343
    CEFBS_isGFX8GFX9_HasAtomicFaddInsts, // GLOBAL_ATOMIC_PK_ADD_F16_vi = 6344
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_RTN_gfx10 = 6345
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_RTN_vi = 6346
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx10 = 6347
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR_RTN_vi = 6348
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR_gfx10 = 6349
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_SADDR_vi = 6350
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_RTN_gfx10 = 6351
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_RTN_vi = 6352
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx10 = 6353
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_vi = 6354
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx10 = 6355
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_SADDR_vi = 6356
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_gfx10 = 6357
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_X2_vi = 6358
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_gfx10 = 6359
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMAX_vi = 6360
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_RTN_gfx10 = 6361
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_RTN_vi = 6362
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx10 = 6363
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR_RTN_vi = 6364
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR_gfx10 = 6365
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_SADDR_vi = 6366
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_RTN_gfx10 = 6367
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_RTN_vi = 6368
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx10 = 6369
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_vi = 6370
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx10 = 6371
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_SADDR_vi = 6372
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_gfx10 = 6373
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_X2_vi = 6374
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_gfx10 = 6375
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SMIN_vi = 6376
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_RTN_gfx10 = 6377
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_RTN_vi = 6378
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx10 = 6379
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR_RTN_vi = 6380
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR_gfx10 = 6381
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_SADDR_vi = 6382
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_RTN_gfx10 = 6383
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_RTN_vi = 6384
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx10 = 6385
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_vi = 6386
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR_gfx10 = 6387
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_SADDR_vi = 6388
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_gfx10 = 6389
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_X2_vi = 6390
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_gfx10 = 6391
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SUB_vi = 6392
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_RTN_gfx10 = 6393
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_RTN_vi = 6394
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx10 = 6395
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR_RTN_vi = 6396
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR_gfx10 = 6397
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_SADDR_vi = 6398
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_RTN_gfx10 = 6399
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_RTN_vi = 6400
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx10 = 6401
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_vi = 6402
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx10 = 6403
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_SADDR_vi = 6404
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_gfx10 = 6405
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_X2_vi = 6406
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_gfx10 = 6407
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_SWAP_vi = 6408
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_RTN_gfx10 = 6409
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_RTN_vi = 6410
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx10 = 6411
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR_RTN_vi = 6412
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR_gfx10 = 6413
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_SADDR_vi = 6414
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_RTN_gfx10 = 6415
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_RTN_vi = 6416
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx10 = 6417
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_vi = 6418
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx10 = 6419
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_SADDR_vi = 6420
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_gfx10 = 6421
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_X2_vi = 6422
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_gfx10 = 6423
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMAX_vi = 6424
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_RTN_gfx10 = 6425
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_RTN_vi = 6426
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx10 = 6427
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR_RTN_vi = 6428
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR_gfx10 = 6429
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_SADDR_vi = 6430
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_RTN_gfx10 = 6431
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_RTN_vi = 6432
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx10 = 6433
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_vi = 6434
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx10 = 6435
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_SADDR_vi = 6436
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_gfx10 = 6437
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_X2_vi = 6438
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_gfx10 = 6439
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_UMIN_vi = 6440
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_RTN_gfx10 = 6441
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_RTN_vi = 6442
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx10 = 6443
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR_RTN_vi = 6444
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR_gfx10 = 6445
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_SADDR_vi = 6446
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_RTN_gfx10 = 6447
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_RTN_vi = 6448
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx10 = 6449
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_vi = 6450
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR_gfx10 = 6451
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_SADDR_vi = 6452
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_gfx10 = 6453
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_X2_vi = 6454
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_gfx10 = 6455
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_ATOMIC_XOR_vi = 6456
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2_SADDR_gfx10 = 6457
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2_SADDR_vi = 6458
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2_gfx10 = 6459
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX2_vi = 6460
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3_SADDR_gfx10 = 6461
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3_SADDR_vi = 6462
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3_gfx10 = 6463
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX3_vi = 6464
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4_SADDR_gfx10 = 6465
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4_SADDR_vi = 6466
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4_gfx10 = 6467
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORDX4_vi = 6468
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD_SADDR_gfx10 = 6469
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD_SADDR_vi = 6470
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD_gfx10 = 6471
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_DWORD_vi = 6472
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx10 = 6473
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI_SADDR_vi = 6474
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI_gfx10 = 6475
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_HI_vi = 6476
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_SADDR_gfx10 = 6477
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_SADDR_vi = 6478
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_gfx10 = 6479
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_D16_vi = 6480
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_SADDR_gfx10 = 6481
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_SADDR_vi = 6482
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_gfx10 = 6483
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SBYTE_vi = 6484
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx10 = 6485
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI_SADDR_vi = 6486
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI_gfx10 = 6487
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_HI_vi = 6488
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_SADDR_gfx10 = 6489
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_SADDR_vi = 6490
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_gfx10 = 6491
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SHORT_D16_vi = 6492
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT_SADDR_gfx10 = 6493
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT_SADDR_vi = 6494
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT_gfx10 = 6495
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_SSHORT_vi = 6496
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx10 = 6497
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI_SADDR_vi = 6498
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI_gfx10 = 6499
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_HI_vi = 6500
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_SADDR_gfx10 = 6501
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_SADDR_vi = 6502
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_gfx10 = 6503
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_D16_vi = 6504
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_SADDR_gfx10 = 6505
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_SADDR_vi = 6506
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_gfx10 = 6507
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_UBYTE_vi = 6508
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT_SADDR_gfx10 = 6509
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT_SADDR_vi = 6510
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT_gfx10 = 6511
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_LOAD_USHORT_vi = 6512
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx10 = 6513
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI_SADDR_vi = 6514
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI_gfx10 = 6515
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_D16_HI_vi = 6516
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_SADDR_gfx10 = 6517
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_SADDR_vi = 6518
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_gfx10 = 6519
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_BYTE_vi = 6520
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2_SADDR_gfx10 = 6521
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2_SADDR_vi = 6522
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2_gfx10 = 6523
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX2_vi = 6524
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3_SADDR_gfx10 = 6525
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3_SADDR_vi = 6526
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3_gfx10 = 6527
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX3_vi = 6528
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4_SADDR_gfx10 = 6529
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4_SADDR_vi = 6530
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4_gfx10 = 6531
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORDX4_vi = 6532
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD_SADDR_gfx10 = 6533
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD_SADDR_vi = 6534
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD_gfx10 = 6535
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_DWORD_vi = 6536
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx10 = 6537
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI_SADDR_vi = 6538
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI_gfx10 = 6539
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_D16_HI_vi = 6540
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_SADDR_gfx10 = 6541
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_SADDR_vi = 6542
    CEFBS_isGFX10Plus_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_gfx10 = 6543
    CEFBS_isGFX8GFX9_HasFlatGlobalInsts, // GLOBAL_STORE_SHORT_vi = 6544
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V1_gfx10 = 6545
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V1_si = 6546
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V1_vi = 6547
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V2_gfx10 = 6548
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V2_nsa_gfx10 = 6549
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V2_si = 6550
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V2_vi = 6551
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V3_gfx10 = 6552
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V3_nsa_gfx10 = 6553
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V3_si = 6554
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V3_vi = 6555
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V4_gfx10 = 6556
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V1_V4_nsa_gfx10 = 6557
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V4_si = 6558
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V1_V4_vi = 6559
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V1_gfx10 = 6560
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V1_si = 6561
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V1_vi = 6562
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V2_gfx10 = 6563
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V2_nsa_gfx10 = 6564
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V2_si = 6565
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V2_vi = 6566
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V3_gfx10 = 6567
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V3_nsa_gfx10 = 6568
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V3_si = 6569
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V3_vi = 6570
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V4_gfx10 = 6571
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_ADD_V2_V4_nsa_gfx10 = 6572
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V4_si = 6573
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_ADD_V2_V4_vi = 6574
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V1_gfx10 = 6575
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V1_si = 6576
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V1_vi = 6577
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V2_gfx10 = 6578
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V2_nsa_gfx10 = 6579
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V2_si = 6580
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V2_vi = 6581
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V3_gfx10 = 6582
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V3_nsa_gfx10 = 6583
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V3_si = 6584
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V3_vi = 6585
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V4_gfx10 = 6586
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V1_V4_nsa_gfx10 = 6587
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V4_si = 6588
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V1_V4_vi = 6589
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V1_gfx10 = 6590
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V1_si = 6591
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V1_vi = 6592
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V2_gfx10 = 6593
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V2_nsa_gfx10 = 6594
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V2_si = 6595
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V2_vi = 6596
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V3_gfx10 = 6597
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V3_nsa_gfx10 = 6598
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V3_si = 6599
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V3_vi = 6600
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V4_gfx10 = 6601
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_AND_V2_V4_nsa_gfx10 = 6602
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V4_si = 6603
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_AND_V2_V4_vi = 6604
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx10 = 6605
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V1_si = 6606
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V1_vi = 6607
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx10 = 6608
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V2_nsa_gfx10 = 6609
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V2_si = 6610
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V2_vi = 6611
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx10 = 6612
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V3_nsa_gfx10 = 6613
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V3_si = 6614
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V3_vi = 6615
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx10 = 6616
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V1_V4_nsa_gfx10 = 6617
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V4_si = 6618
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V1_V4_vi = 6619
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx10 = 6620
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V1_si = 6621
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V1_vi = 6622
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx10 = 6623
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V2_nsa_gfx10 = 6624
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V2_si = 6625
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V2_vi = 6626
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx10 = 6627
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V3_nsa_gfx10 = 6628
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V3_si = 6629
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V3_vi = 6630
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx10 = 6631
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_CMPSWAP_V2_V4_nsa_gfx10 = 6632
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V4_si = 6633
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_CMPSWAP_V2_V4_vi = 6634
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V1_gfx10 = 6635
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V1_si = 6636
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V1_vi = 6637
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V2_gfx10 = 6638
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V2_nsa_gfx10 = 6639
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V2_si = 6640
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V2_vi = 6641
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V3_gfx10 = 6642
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V3_nsa_gfx10 = 6643
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V3_si = 6644
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V3_vi = 6645
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V4_gfx10 = 6646
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V1_V4_nsa_gfx10 = 6647
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V4_si = 6648
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V1_V4_vi = 6649
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V1_gfx10 = 6650
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V1_si = 6651
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V1_vi = 6652
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V2_gfx10 = 6653
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V2_nsa_gfx10 = 6654
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V2_si = 6655
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V2_vi = 6656
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V3_gfx10 = 6657
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V3_nsa_gfx10 = 6658
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V3_si = 6659
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V3_vi = 6660
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V4_gfx10 = 6661
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_DEC_V2_V4_nsa_gfx10 = 6662
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V4_si = 6663
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_DEC_V2_V4_vi = 6664
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V1_gfx10 = 6665
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V1_si = 6666
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V1_vi = 6667
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V2_gfx10 = 6668
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V2_nsa_gfx10 = 6669
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V2_si = 6670
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V2_vi = 6671
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V3_gfx10 = 6672
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V3_nsa_gfx10 = 6673
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V3_si = 6674
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V3_vi = 6675
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V4_gfx10 = 6676
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V1_V4_nsa_gfx10 = 6677
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V4_si = 6678
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V1_V4_vi = 6679
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V1_gfx10 = 6680
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V1_si = 6681
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V1_vi = 6682
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V2_gfx10 = 6683
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V2_nsa_gfx10 = 6684
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V2_si = 6685
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V2_vi = 6686
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V3_gfx10 = 6687
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V3_nsa_gfx10 = 6688
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V3_si = 6689
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V3_vi = 6690
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V4_gfx10 = 6691
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_INC_V2_V4_nsa_gfx10 = 6692
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V4_si = 6693
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_INC_V2_V4_vi = 6694
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V1_gfx10 = 6695
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V1_si = 6696
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V1_vi = 6697
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V2_gfx10 = 6698
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V2_nsa_gfx10 = 6699
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V2_si = 6700
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V2_vi = 6701
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V3_gfx10 = 6702
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V3_nsa_gfx10 = 6703
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V3_si = 6704
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V3_vi = 6705
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V4_gfx10 = 6706
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V1_V4_nsa_gfx10 = 6707
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V4_si = 6708
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V1_V4_vi = 6709
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V1_gfx10 = 6710
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V1_si = 6711
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V1_vi = 6712
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V2_gfx10 = 6713
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V2_nsa_gfx10 = 6714
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V2_si = 6715
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V2_vi = 6716
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V3_gfx10 = 6717
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V3_nsa_gfx10 = 6718
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V3_si = 6719
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V3_vi = 6720
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V4_gfx10 = 6721
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_OR_V2_V4_nsa_gfx10 = 6722
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V4_si = 6723
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_OR_V2_V4_vi = 6724
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V1_gfx10 = 6725
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V1_si = 6726
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V1_vi = 6727
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V2_gfx10 = 6728
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V2_nsa_gfx10 = 6729
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V2_si = 6730
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V2_vi = 6731
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V3_gfx10 = 6732
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V3_nsa_gfx10 = 6733
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V3_si = 6734
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V3_vi = 6735
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V4_gfx10 = 6736
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V1_V4_nsa_gfx10 = 6737
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V4_si = 6738
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V1_V4_vi = 6739
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V1_gfx10 = 6740
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V1_si = 6741
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V1_vi = 6742
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V2_gfx10 = 6743
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V2_nsa_gfx10 = 6744
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V2_si = 6745
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V2_vi = 6746
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V3_gfx10 = 6747
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V3_nsa_gfx10 = 6748
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V3_si = 6749
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V3_vi = 6750
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V4_gfx10 = 6751
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMAX_V2_V4_nsa_gfx10 = 6752
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V4_si = 6753
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMAX_V2_V4_vi = 6754
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V1_gfx10 = 6755
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V1_si = 6756
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V1_vi = 6757
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V2_gfx10 = 6758
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V2_nsa_gfx10 = 6759
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V2_si = 6760
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V2_vi = 6761
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V3_gfx10 = 6762
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V3_nsa_gfx10 = 6763
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V3_si = 6764
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V3_vi = 6765
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V4_gfx10 = 6766
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V1_V4_nsa_gfx10 = 6767
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V4_si = 6768
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V1_V4_vi = 6769
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V1_gfx10 = 6770
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V1_si = 6771
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V1_vi = 6772
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V2_gfx10 = 6773
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V2_nsa_gfx10 = 6774
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V2_si = 6775
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V2_vi = 6776
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V3_gfx10 = 6777
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V3_nsa_gfx10 = 6778
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V3_si = 6779
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V3_vi = 6780
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V4_gfx10 = 6781
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SMIN_V2_V4_nsa_gfx10 = 6782
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V4_si = 6783
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SMIN_V2_V4_vi = 6784
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V1_gfx10 = 6785
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V1_si = 6786
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V1_vi = 6787
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V2_gfx10 = 6788
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V2_nsa_gfx10 = 6789
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V2_si = 6790
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V2_vi = 6791
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V3_gfx10 = 6792
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V3_nsa_gfx10 = 6793
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V3_si = 6794
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V3_vi = 6795
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V4_gfx10 = 6796
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V1_V4_nsa_gfx10 = 6797
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V4_si = 6798
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V1_V4_vi = 6799
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V1_gfx10 = 6800
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V1_si = 6801
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V1_vi = 6802
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V2_gfx10 = 6803
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V2_nsa_gfx10 = 6804
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V2_si = 6805
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V2_vi = 6806
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V3_gfx10 = 6807
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V3_nsa_gfx10 = 6808
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V3_si = 6809
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V3_vi = 6810
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V4_gfx10 = 6811
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SUB_V2_V4_nsa_gfx10 = 6812
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V4_si = 6813
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SUB_V2_V4_vi = 6814
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V1_gfx10 = 6815
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V1_si = 6816
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V1_vi = 6817
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V2_gfx10 = 6818
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V2_nsa_gfx10 = 6819
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V2_si = 6820
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V2_vi = 6821
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V3_gfx10 = 6822
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V3_nsa_gfx10 = 6823
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V3_si = 6824
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V3_vi = 6825
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V4_gfx10 = 6826
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V1_V4_nsa_gfx10 = 6827
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V4_si = 6828
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V1_V4_vi = 6829
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V1_gfx10 = 6830
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V1_si = 6831
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V1_vi = 6832
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V2_gfx10 = 6833
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V2_nsa_gfx10 = 6834
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V2_si = 6835
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V2_vi = 6836
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V3_gfx10 = 6837
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V3_nsa_gfx10 = 6838
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V3_si = 6839
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V3_vi = 6840
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V4_gfx10 = 6841
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_SWAP_V2_V4_nsa_gfx10 = 6842
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V4_si = 6843
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_SWAP_V2_V4_vi = 6844
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V1_gfx10 = 6845
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V1_si = 6846
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V1_vi = 6847
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V2_gfx10 = 6848
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V2_nsa_gfx10 = 6849
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V2_si = 6850
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V2_vi = 6851
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V3_gfx10 = 6852
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V3_nsa_gfx10 = 6853
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V3_si = 6854
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V3_vi = 6855
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V4_gfx10 = 6856
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V1_V4_nsa_gfx10 = 6857
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V4_si = 6858
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V1_V4_vi = 6859
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V1_gfx10 = 6860
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V1_si = 6861
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V1_vi = 6862
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V2_gfx10 = 6863
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V2_nsa_gfx10 = 6864
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V2_si = 6865
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V2_vi = 6866
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V3_gfx10 = 6867
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V3_nsa_gfx10 = 6868
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V3_si = 6869
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V3_vi = 6870
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V4_gfx10 = 6871
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMAX_V2_V4_nsa_gfx10 = 6872
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V4_si = 6873
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMAX_V2_V4_vi = 6874
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V1_gfx10 = 6875
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V1_si = 6876
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V1_vi = 6877
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V2_gfx10 = 6878
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V2_nsa_gfx10 = 6879
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V2_si = 6880
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V2_vi = 6881
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V3_gfx10 = 6882
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V3_nsa_gfx10 = 6883
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V3_si = 6884
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V3_vi = 6885
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V4_gfx10 = 6886
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V1_V4_nsa_gfx10 = 6887
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V4_si = 6888
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V1_V4_vi = 6889
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V1_gfx10 = 6890
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V1_si = 6891
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V1_vi = 6892
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V2_gfx10 = 6893
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V2_nsa_gfx10 = 6894
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V2_si = 6895
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V2_vi = 6896
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V3_gfx10 = 6897
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V3_nsa_gfx10 = 6898
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V3_si = 6899
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V3_vi = 6900
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V4_gfx10 = 6901
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_UMIN_V2_V4_nsa_gfx10 = 6902
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V4_si = 6903
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_UMIN_V2_V4_vi = 6904
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V1_gfx10 = 6905
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V1_si = 6906
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V1_vi = 6907
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V2_gfx10 = 6908
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V2_nsa_gfx10 = 6909
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V2_si = 6910
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V2_vi = 6911
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V3_gfx10 = 6912
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V3_nsa_gfx10 = 6913
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V3_si = 6914
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V3_vi = 6915
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V4_gfx10 = 6916
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V1_V4_nsa_gfx10 = 6917
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V4_si = 6918
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V1_V4_vi = 6919
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V1_gfx10 = 6920
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V1_si = 6921
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V1_vi = 6922
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V2_gfx10 = 6923
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V2_nsa_gfx10 = 6924
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V2_si = 6925
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V2_vi = 6926
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V3_gfx10 = 6927
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V3_nsa_gfx10 = 6928
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V3_si = 6929
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V3_vi = 6930
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V4_gfx10 = 6931
    CEFBS_isGFX10Plus, // IMAGE_ATOMIC_XOR_V2_V4_nsa_gfx10 = 6932
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V4_si = 6933
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // IMAGE_ATOMIC_XOR_V2_V4_vi = 6934
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V2_V3 = 6935
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V3_gfx10 = 6936
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V3_nsa_gfx10 = 6937
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V2_V4 = 6938
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V4_gfx10 = 6939
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V4_nsa_gfx10 = 6940
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V5_nsa_gfx10 = 6941
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V6_nsa_gfx10 = 6942
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V2_V8 = 6943
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V2_V8_gfx10 = 6944
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V4_V3 = 6945
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V3_gfx10 = 6946
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V3_nsa_gfx10 = 6947
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V4_V4 = 6948
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V4_gfx10 = 6949
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V4_nsa_gfx10 = 6950
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V5_nsa_gfx10 = 6951
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V6_nsa_gfx10 = 6952
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V4_V8 = 6953
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V4_V8_gfx10 = 6954
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V5_V3 = 6955
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V3_gfx10 = 6956
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V3_nsa_gfx10 = 6957
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V5_V4 = 6958
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V4_gfx10 = 6959
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V4_nsa_gfx10 = 6960
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V5_nsa_gfx10 = 6961
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V6_nsa_gfx10 = 6962
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_O_V5_V8 = 6963
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_O_V5_V8_gfx10 = 6964
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V2_V2 = 6965
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V2_gfx10 = 6966
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V2_nsa_gfx10 = 6967
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V2_V3 = 6968
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V3_gfx10 = 6969
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V3_nsa_gfx10 = 6970
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V2_V4 = 6971
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V4_gfx10 = 6972
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V4_nsa_gfx10 = 6973
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V5_nsa_gfx10 = 6974
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V2_V8 = 6975
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V2_V8_gfx10 = 6976
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V4_V2 = 6977
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V2_gfx10 = 6978
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V2_nsa_gfx10 = 6979
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V4_V3 = 6980
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V3_gfx10 = 6981
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V3_nsa_gfx10 = 6982
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V4_V4 = 6983
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V4_gfx10 = 6984
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V4_nsa_gfx10 = 6985
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V5_nsa_gfx10 = 6986
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V4_V8 = 6987
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V4_V8_gfx10 = 6988
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V5_V2 = 6989
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V2_gfx10 = 6990
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V2_nsa_gfx10 = 6991
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V5_V3 = 6992
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V3_gfx10 = 6993
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V3_nsa_gfx10 = 6994
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V5_V4 = 6995
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V4_gfx10 = 6996
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V4_nsa_gfx10 = 6997
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V5_nsa_gfx10 = 6998
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_CL_V5_V8 = 6999
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_CL_V5_V8_gfx10 = 7000
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V2_V3 = 7001
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V3_gfx10 = 7002
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V3_nsa_gfx10 = 7003
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V2_V4 = 7004
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V4_gfx10 = 7005
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V4_nsa_gfx10 = 7006
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V5_nsa_gfx10 = 7007
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V2_V8 = 7008
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V2_V8_gfx10 = 7009
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V4_V3 = 7010
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V3_gfx10 = 7011
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V3_nsa_gfx10 = 7012
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V4_V4 = 7013
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V4_gfx10 = 7014
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V4_nsa_gfx10 = 7015
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V5_nsa_gfx10 = 7016
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V4_V8 = 7017
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V4_V8_gfx10 = 7018
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V5_V3 = 7019
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V3_gfx10 = 7020
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V3_nsa_gfx10 = 7021
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V5_V4 = 7022
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V4_gfx10 = 7023
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V4_nsa_gfx10 = 7024
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V5_nsa_gfx10 = 7025
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_O_V5_V8 = 7026
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_O_V5_V8_gfx10 = 7027
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V2_V2 = 7028
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V2_gfx10 = 7029
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V2_nsa_gfx10 = 7030
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V2_V3 = 7031
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V3_gfx10 = 7032
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V3_nsa_gfx10 = 7033
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V2_V4 = 7034
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V4_gfx10 = 7035
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V2_V4_nsa_gfx10 = 7036
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V4_V2 = 7037
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V2_gfx10 = 7038
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V2_nsa_gfx10 = 7039
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V4_V3 = 7040
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V3_gfx10 = 7041
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V3_nsa_gfx10 = 7042
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V4_V4 = 7043
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V4_gfx10 = 7044
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V4_V4_nsa_gfx10 = 7045
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V5_V2 = 7046
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V2_gfx10 = 7047
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V2_nsa_gfx10 = 7048
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V5_V3 = 7049
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V3_gfx10 = 7050
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V3_nsa_gfx10 = 7051
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_B_V5_V4 = 7052
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V4_gfx10 = 7053
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_B_V5_V4_nsa_gfx10 = 7054
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V2_V2 = 7055
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V2_gfx10 = 7056
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V2_nsa_gfx10 = 7057
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V2_V3 = 7058
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V3_gfx10 = 7059
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V3_nsa_gfx10 = 7060
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V2_V4 = 7061
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V4_gfx10 = 7062
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V4_nsa_gfx10 = 7063
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V5_nsa_gfx10 = 7064
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V2_V8 = 7065
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V2_V8_gfx10 = 7066
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V4_V2 = 7067
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V2_gfx10 = 7068
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V2_nsa_gfx10 = 7069
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V4_V3 = 7070
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V3_gfx10 = 7071
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V3_nsa_gfx10 = 7072
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V4_V4 = 7073
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V4_gfx10 = 7074
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V4_nsa_gfx10 = 7075
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V5_nsa_gfx10 = 7076
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V4_V8 = 7077
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V4_V8_gfx10 = 7078
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V5_V2 = 7079
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V2_gfx10 = 7080
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V2_nsa_gfx10 = 7081
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V5_V3 = 7082
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V3_gfx10 = 7083
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V3_nsa_gfx10 = 7084
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V5_V4 = 7085
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V4_gfx10 = 7086
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V4_nsa_gfx10 = 7087
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V5_nsa_gfx10 = 7088
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_O_V5_V8 = 7089
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_O_V5_V8_gfx10 = 7090
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V2_V1 = 7091
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V1_gfx10 = 7092
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V2_V2 = 7093
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V2_gfx10 = 7094
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V2_nsa_gfx10 = 7095
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V2_V3 = 7096
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V3_gfx10 = 7097
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V3_nsa_gfx10 = 7098
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V2_V4 = 7099
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V4_gfx10 = 7100
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V2_V4_nsa_gfx10 = 7101
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V4_V1 = 7102
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V1_gfx10 = 7103
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V4_V2 = 7104
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V2_gfx10 = 7105
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V2_nsa_gfx10 = 7106
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V4_V3 = 7107
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V3_gfx10 = 7108
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V3_nsa_gfx10 = 7109
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V4_V4 = 7110
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V4_gfx10 = 7111
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V4_V4_nsa_gfx10 = 7112
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V5_V1 = 7113
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V1_gfx10 = 7114
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V5_V2 = 7115
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V2_gfx10 = 7116
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V2_nsa_gfx10 = 7117
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V5_V3 = 7118
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V3_gfx10 = 7119
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V3_nsa_gfx10 = 7120
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_CL_V5_V4 = 7121
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V4_gfx10 = 7122
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_CL_V5_V4_nsa_gfx10 = 7123
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V2_V4 = 7124
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V4_gfx10 = 7125
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V4_nsa_gfx10 = 7126
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V5_nsa_gfx10 = 7127
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V6_nsa_gfx10 = 7128
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V7_nsa_gfx10 = 7129
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V2_V8 = 7130
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V2_V8_gfx10 = 7131
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V4_V4 = 7132
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V4_gfx10 = 7133
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V4_nsa_gfx10 = 7134
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V5_nsa_gfx10 = 7135
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V6_nsa_gfx10 = 7136
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V7_nsa_gfx10 = 7137
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V4_V8 = 7138
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V4_V8_gfx10 = 7139
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V5_V4 = 7140
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V4_gfx10 = 7141
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V4_nsa_gfx10 = 7142
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V5_nsa_gfx10 = 7143
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V6_nsa_gfx10 = 7144
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V7_nsa_gfx10 = 7145
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_O_V5_V8 = 7146
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_O_V5_V8_gfx10 = 7147
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V2_V3 = 7148
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V3_gfx10 = 7149
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V3_nsa_gfx10 = 7150
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V2_V4 = 7151
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V4_gfx10 = 7152
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V4_nsa_gfx10 = 7153
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V5_nsa_gfx10 = 7154
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V6_nsa_gfx10 = 7155
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V2_V8 = 7156
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V2_V8_gfx10 = 7157
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V4_V3 = 7158
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V3_gfx10 = 7159
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V3_nsa_gfx10 = 7160
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V4_V4 = 7161
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V4_gfx10 = 7162
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V4_nsa_gfx10 = 7163
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V5_nsa_gfx10 = 7164
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V6_nsa_gfx10 = 7165
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V4_V8 = 7166
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V4_V8_gfx10 = 7167
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V5_V3 = 7168
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V3_gfx10 = 7169
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V3_nsa_gfx10 = 7170
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V5_V4 = 7171
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V4_gfx10 = 7172
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V4_nsa_gfx10 = 7173
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V5_nsa_gfx10 = 7174
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V6_nsa_gfx10 = 7175
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_CL_V5_V8 = 7176
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_CL_V5_V8_gfx10 = 7177
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V2_V4 = 7178
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V2_V4_gfx10 = 7179
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V2_V4_nsa_gfx10 = 7180
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V2_V5_nsa_gfx10 = 7181
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V2_V6_nsa_gfx10 = 7182
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V2_V8 = 7183
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V2_V8_gfx10 = 7184
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V4_V4 = 7185
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V4_V4_gfx10 = 7186
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V4_V4_nsa_gfx10 = 7187
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V4_V5_nsa_gfx10 = 7188
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V4_V6_nsa_gfx10 = 7189
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V4_V8 = 7190
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V4_V8_gfx10 = 7191
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V5_V4 = 7192
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V5_V4_gfx10 = 7193
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V5_V4_nsa_gfx10 = 7194
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V5_V5_nsa_gfx10 = 7195
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V5_V6_nsa_gfx10 = 7196
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_O_V5_V8 = 7197
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_O_V5_V8_gfx10 = 7198
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V2_V3 = 7199
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V3_gfx10 = 7200
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V3_nsa_gfx10 = 7201
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V2_V4 = 7202
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V4_gfx10 = 7203
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V4_nsa_gfx10 = 7204
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V5_nsa_gfx10 = 7205
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V2_V8 = 7206
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V2_V8_gfx10 = 7207
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V4_V3 = 7208
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V3_gfx10 = 7209
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V3_nsa_gfx10 = 7210
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V4_V4 = 7211
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V4_gfx10 = 7212
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V4_nsa_gfx10 = 7213
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V5_nsa_gfx10 = 7214
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V4_V8 = 7215
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V4_V8_gfx10 = 7216
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V5_V3 = 7217
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V3_gfx10 = 7218
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V3_nsa_gfx10 = 7219
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V5_V4 = 7220
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V4_gfx10 = 7221
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V4_nsa_gfx10 = 7222
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V5_nsa_gfx10 = 7223
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_B_V5_V8 = 7224
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_B_V5_V8_gfx10 = 7225
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V2_V3 = 7226
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V3_gfx10 = 7227
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V3_nsa_gfx10 = 7228
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V2_V4 = 7229
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V4_gfx10 = 7230
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V4_nsa_gfx10 = 7231
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V5_nsa_gfx10 = 7232
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V6_nsa_gfx10 = 7233
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V2_V8 = 7234
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V2_V8_gfx10 = 7235
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V4_V3 = 7236
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V3_gfx10 = 7237
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V3_nsa_gfx10 = 7238
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V4_V4 = 7239
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V4_gfx10 = 7240
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V4_nsa_gfx10 = 7241
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V5_nsa_gfx10 = 7242
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V6_nsa_gfx10 = 7243
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V4_V8 = 7244
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V4_V8_gfx10 = 7245
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V5_V3 = 7246
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V3_gfx10 = 7247
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V3_nsa_gfx10 = 7248
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V5_V4 = 7249
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V4_gfx10 = 7250
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V4_nsa_gfx10 = 7251
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V5_nsa_gfx10 = 7252
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V6_nsa_gfx10 = 7253
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_O_V5_V8 = 7254
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_O_V5_V8_gfx10 = 7255
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V2_V2 = 7256
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V2_gfx10 = 7257
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V2_nsa_gfx10 = 7258
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V2_V3 = 7259
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V3_gfx10 = 7260
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V3_nsa_gfx10 = 7261
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V2_V4 = 7262
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V4_gfx10 = 7263
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V4_nsa_gfx10 = 7264
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V5_nsa_gfx10 = 7265
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V2_V8 = 7266
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V2_V8_gfx10 = 7267
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V4_V2 = 7268
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V2_gfx10 = 7269
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V2_nsa_gfx10 = 7270
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V4_V3 = 7271
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V3_gfx10 = 7272
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V3_nsa_gfx10 = 7273
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V4_V4 = 7274
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V4_gfx10 = 7275
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V4_nsa_gfx10 = 7276
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V5_nsa_gfx10 = 7277
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V4_V8 = 7278
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V4_V8_gfx10 = 7279
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V5_V2 = 7280
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V2_gfx10 = 7281
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V2_nsa_gfx10 = 7282
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V5_V3 = 7283
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V3_gfx10 = 7284
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V3_nsa_gfx10 = 7285
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V5_V4 = 7286
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V4_gfx10 = 7287
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V4_nsa_gfx10 = 7288
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V5_nsa_gfx10 = 7289
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_CL_V5_V8 = 7290
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_CL_V5_V8_gfx10 = 7291
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V2_V3 = 7292
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V3_gfx10 = 7293
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V3_nsa_gfx10 = 7294
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V2_V4 = 7295
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V4_gfx10 = 7296
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V4_nsa_gfx10 = 7297
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V5_nsa_gfx10 = 7298
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V2_V8 = 7299
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V2_V8_gfx10 = 7300
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V4_V3 = 7301
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V3_gfx10 = 7302
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V3_nsa_gfx10 = 7303
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V4_V4 = 7304
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V4_gfx10 = 7305
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V4_nsa_gfx10 = 7306
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V5_nsa_gfx10 = 7307
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V4_V8 = 7308
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V4_V8_gfx10 = 7309
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V5_V3 = 7310
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V3_gfx10 = 7311
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V3_nsa_gfx10 = 7312
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V5_V4 = 7313
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V4_gfx10 = 7314
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V4_nsa_gfx10 = 7315
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V5_nsa_gfx10 = 7316
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_O_V5_V8 = 7317
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_O_V5_V8_gfx10 = 7318
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V2_V2 = 7319
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V2_gfx10 = 7320
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V2_nsa_gfx10 = 7321
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V2_V3 = 7322
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V3_gfx10 = 7323
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V3_nsa_gfx10 = 7324
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V2_V4 = 7325
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V4_gfx10 = 7326
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V2_V4_nsa_gfx10 = 7327
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V4_V2 = 7328
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V2_gfx10 = 7329
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V2_nsa_gfx10 = 7330
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V4_V3 = 7331
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V3_gfx10 = 7332
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V3_nsa_gfx10 = 7333
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V4_V4 = 7334
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V4_gfx10 = 7335
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V4_V4_nsa_gfx10 = 7336
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V5_V2 = 7337
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V2_gfx10 = 7338
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V2_nsa_gfx10 = 7339
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V5_V3 = 7340
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V3_gfx10 = 7341
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V3_nsa_gfx10 = 7342
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_LZ_V5_V4 = 7343
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V4_gfx10 = 7344
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_LZ_V5_V4_nsa_gfx10 = 7345
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V2_V3 = 7346
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V3_gfx10 = 7347
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V3_nsa_gfx10 = 7348
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V2_V4 = 7349
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V4_gfx10 = 7350
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V4_nsa_gfx10 = 7351
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V5_nsa_gfx10 = 7352
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V6_nsa_gfx10 = 7353
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V2_V8 = 7354
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V2_V8_gfx10 = 7355
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V4_V3 = 7356
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V3_gfx10 = 7357
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V3_nsa_gfx10 = 7358
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V4_V4 = 7359
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V4_gfx10 = 7360
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V4_nsa_gfx10 = 7361
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V5_nsa_gfx10 = 7362
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V6_nsa_gfx10 = 7363
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V4_V8 = 7364
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V4_V8_gfx10 = 7365
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V5_V3 = 7366
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V3_gfx10 = 7367
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V3_nsa_gfx10 = 7368
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V5_V4 = 7369
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V4_gfx10 = 7370
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V4_nsa_gfx10 = 7371
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V5_nsa_gfx10 = 7372
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V6_nsa_gfx10 = 7373
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_O_V5_V8 = 7374
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_O_V5_V8_gfx10 = 7375
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V2_V2 = 7376
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V2_gfx10 = 7377
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V2_nsa_gfx10 = 7378
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V2_V3 = 7379
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V3_gfx10 = 7380
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V3_nsa_gfx10 = 7381
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V2_V4 = 7382
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V4_gfx10 = 7383
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V4_nsa_gfx10 = 7384
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V5_nsa_gfx10 = 7385
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V2_V8 = 7386
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V2_V8_gfx10 = 7387
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V4_V2 = 7388
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V2_gfx10 = 7389
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V2_nsa_gfx10 = 7390
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V4_V3 = 7391
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V3_gfx10 = 7392
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V3_nsa_gfx10 = 7393
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V4_V4 = 7394
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V4_gfx10 = 7395
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V4_nsa_gfx10 = 7396
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V5_nsa_gfx10 = 7397
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V4_V8 = 7398
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V4_V8_gfx10 = 7399
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V5_V2 = 7400
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V2_gfx10 = 7401
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V2_nsa_gfx10 = 7402
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V5_V3 = 7403
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V3_gfx10 = 7404
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V3_nsa_gfx10 = 7405
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V5_V4 = 7406
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V4_gfx10 = 7407
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V4_nsa_gfx10 = 7408
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V5_nsa_gfx10 = 7409
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_L_V5_V8 = 7410
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_L_V5_V8_gfx10 = 7411
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V2_V3 = 7412
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V3_gfx10 = 7413
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V3_nsa_gfx10 = 7414
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V2_V4 = 7415
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V4_gfx10 = 7416
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V4_nsa_gfx10 = 7417
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V5_nsa_gfx10 = 7418
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V2_V8 = 7419
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V2_V8_gfx10 = 7420
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V4_V3 = 7421
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V3_gfx10 = 7422
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V3_nsa_gfx10 = 7423
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V4_V4 = 7424
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V4_gfx10 = 7425
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V4_nsa_gfx10 = 7426
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V5_nsa_gfx10 = 7427
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V4_V8 = 7428
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V4_V8_gfx10 = 7429
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V5_V3 = 7430
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V3_gfx10 = 7431
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V3_nsa_gfx10 = 7432
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V5_V4 = 7433
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V4_gfx10 = 7434
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V4_nsa_gfx10 = 7435
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V5_nsa_gfx10 = 7436
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_O_V5_V8 = 7437
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_O_V5_V8_gfx10 = 7438
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V2_V2 = 7439
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V2_gfx10 = 7440
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V2_nsa_gfx10 = 7441
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V2_V3 = 7442
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V3_gfx10 = 7443
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V3_nsa_gfx10 = 7444
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V2_V4 = 7445
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V4_gfx10 = 7446
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V2_V4_nsa_gfx10 = 7447
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V4_V2 = 7448
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V2_gfx10 = 7449
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V2_nsa_gfx10 = 7450
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V4_V3 = 7451
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V3_gfx10 = 7452
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V3_nsa_gfx10 = 7453
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V4_V4 = 7454
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V4_gfx10 = 7455
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V4_V4_nsa_gfx10 = 7456
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V5_V2 = 7457
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V2_gfx10 = 7458
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V2_nsa_gfx10 = 7459
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V5_V3 = 7460
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V3_gfx10 = 7461
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V3_nsa_gfx10 = 7462
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_C_V5_V4 = 7463
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V4_gfx10 = 7464
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_C_V5_V4_nsa_gfx10 = 7465
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V2_V2 = 7466
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V2_gfx10 = 7467
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V2_nsa_gfx10 = 7468
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V2_V3 = 7469
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V3_gfx10 = 7470
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V3_nsa_gfx10 = 7471
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V2_V4 = 7472
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V4_gfx10 = 7473
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V2_V4_nsa_gfx10 = 7474
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V4_V2 = 7475
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V2_gfx10 = 7476
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V2_nsa_gfx10 = 7477
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V4_V3 = 7478
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V3_gfx10 = 7479
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V3_nsa_gfx10 = 7480
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V4_V4 = 7481
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V4_gfx10 = 7482
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V4_V4_nsa_gfx10 = 7483
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V5_V2 = 7484
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V2_gfx10 = 7485
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V2_nsa_gfx10 = 7486
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V5_V3 = 7487
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V3_gfx10 = 7488
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V3_nsa_gfx10 = 7489
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_O_V5_V4 = 7490
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V4_gfx10 = 7491
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_O_V5_V4_nsa_gfx10 = 7492
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V2_V1 = 7493
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V1_gfx10 = 7494
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V2_V2 = 7495
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V2_gfx10 = 7496
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V2_nsa_gfx10 = 7497
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V2_V3 = 7498
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V3_gfx10 = 7499
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V3_nsa_gfx10 = 7500
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V2_V4 = 7501
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V2_V4_gfx10 = 7502
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V4_V1 = 7503
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V1_gfx10 = 7504
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V4_V2 = 7505
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V2_gfx10 = 7506
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V2_nsa_gfx10 = 7507
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V4_V3 = 7508
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V3_gfx10 = 7509
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V3_nsa_gfx10 = 7510
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V4_V4 = 7511
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V4_V4_gfx10 = 7512
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V5_V1 = 7513
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V1_gfx10 = 7514
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V5_V2 = 7515
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V2_gfx10 = 7516
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V2_nsa_gfx10 = 7517
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V5_V3 = 7518
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V3_gfx10 = 7519
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V3_nsa_gfx10 = 7520
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_LZ_V5_V4 = 7521
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_LZ_V5_V4_gfx10 = 7522
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V2_V2 = 7523
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V2_gfx10 = 7524
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V2_nsa_gfx10 = 7525
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V2_V3 = 7526
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V3_gfx10 = 7527
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V3_nsa_gfx10 = 7528
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V2_V4 = 7529
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V4_gfx10 = 7530
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V4_nsa_gfx10 = 7531
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V5_nsa_gfx10 = 7532
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V2_V8 = 7533
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V2_V8_gfx10 = 7534
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V4_V2 = 7535
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V2_gfx10 = 7536
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V2_nsa_gfx10 = 7537
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V4_V3 = 7538
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V3_gfx10 = 7539
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V3_nsa_gfx10 = 7540
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V4_V4 = 7541
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V4_gfx10 = 7542
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V4_nsa_gfx10 = 7543
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V5_nsa_gfx10 = 7544
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V4_V8 = 7545
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V4_V8_gfx10 = 7546
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V5_V2 = 7547
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V2_gfx10 = 7548
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V2_nsa_gfx10 = 7549
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V5_V3 = 7550
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V3_gfx10 = 7551
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V3_nsa_gfx10 = 7552
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V5_V4 = 7553
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V4_gfx10 = 7554
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V4_nsa_gfx10 = 7555
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V5_nsa_gfx10 = 7556
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_O_V5_V8 = 7557
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_O_V5_V8_gfx10 = 7558
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V2_V1 = 7559
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V1_gfx10 = 7560
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V2_V2 = 7561
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V2_gfx10 = 7562
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V2_nsa_gfx10 = 7563
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V2_V3 = 7564
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V3_gfx10 = 7565
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V3_nsa_gfx10 = 7566
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V2_V4 = 7567
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V4_gfx10 = 7568
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V2_V4_nsa_gfx10 = 7569
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V4_V1 = 7570
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V1_gfx10 = 7571
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V4_V2 = 7572
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V2_gfx10 = 7573
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V2_nsa_gfx10 = 7574
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V4_V3 = 7575
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V3_gfx10 = 7576
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V3_nsa_gfx10 = 7577
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V4_V4 = 7578
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V4_gfx10 = 7579
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V4_V4_nsa_gfx10 = 7580
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V5_V1 = 7581
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V1_gfx10 = 7582
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V5_V2 = 7583
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V2_gfx10 = 7584
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V2_nsa_gfx10 = 7585
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V5_V3 = 7586
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V3_gfx10 = 7587
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V3_nsa_gfx10 = 7588
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_L_V5_V4 = 7589
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V4_gfx10 = 7590
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_L_V5_V4_nsa_gfx10 = 7591
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V2_V2 = 7592
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V2_gfx10 = 7593
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V2_nsa_gfx10 = 7594
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V2_V3 = 7595
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V3_gfx10 = 7596
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V3_nsa_gfx10 = 7597
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V2_V4 = 7598
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V4_gfx10 = 7599
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V2_V4_nsa_gfx10 = 7600
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V4_V2 = 7601
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V2_gfx10 = 7602
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V2_nsa_gfx10 = 7603
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V4_V3 = 7604
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V3_gfx10 = 7605
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V3_nsa_gfx10 = 7606
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V4_V4 = 7607
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V4_gfx10 = 7608
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V4_V4_nsa_gfx10 = 7609
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V5_V2 = 7610
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V2_gfx10 = 7611
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V2_nsa_gfx10 = 7612
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V5_V3 = 7613
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V3_gfx10 = 7614
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V3_nsa_gfx10 = 7615
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_O_V5_V4 = 7616
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V4_gfx10 = 7617
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_O_V5_V4_nsa_gfx10 = 7618
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V2_V1 = 7619
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V1_gfx10 = 7620
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V2_V2 = 7621
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V2_gfx10 = 7622
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V2_nsa_gfx10 = 7623
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V2_V3 = 7624
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V3_gfx10 = 7625
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V3_nsa_gfx10 = 7626
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V2_V4 = 7627
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V2_V4_gfx10 = 7628
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V4_V1 = 7629
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V1_gfx10 = 7630
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V4_V2 = 7631
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V2_gfx10 = 7632
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V2_nsa_gfx10 = 7633
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V4_V3 = 7634
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V3_gfx10 = 7635
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V3_nsa_gfx10 = 7636
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V4_V4 = 7637
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V4_V4_gfx10 = 7638
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V5_V1 = 7639
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V1_gfx10 = 7640
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V5_V2 = 7641
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V2_gfx10 = 7642
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V2_nsa_gfx10 = 7643
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V5_V3 = 7644
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V3_gfx10 = 7645
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V3_nsa_gfx10 = 7646
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GATHER4_V5_V4 = 7647
    CEFBS_isGFX10Plus, // IMAGE_GATHER4_V5_V4_gfx10 = 7648
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V1_V1 = 7649
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V1_gfx10 = 7650
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V1_V2 = 7651
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V2_gfx10 = 7652
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V2_nsa_gfx10 = 7653
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V1_V3 = 7654
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V3_gfx10 = 7655
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V3_nsa_gfx10 = 7656
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V1_V4 = 7657
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V1_V4_gfx10 = 7658
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V2_V1 = 7659
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V1_gfx10 = 7660
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V2_V2 = 7661
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V2_gfx10 = 7662
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V2_nsa_gfx10 = 7663
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V2_V3 = 7664
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V3_gfx10 = 7665
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V3_nsa_gfx10 = 7666
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V2_V4 = 7667
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V2_V4_gfx10 = 7668
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V3_V1 = 7669
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V1_gfx10 = 7670
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V3_V2 = 7671
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V2_gfx10 = 7672
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V2_nsa_gfx10 = 7673
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V3_V3 = 7674
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V3_gfx10 = 7675
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V3_nsa_gfx10 = 7676
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V3_V4 = 7677
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V3_V4_gfx10 = 7678
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V4_V1 = 7679
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V1_gfx10 = 7680
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V4_V2 = 7681
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V2_gfx10 = 7682
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V2_nsa_gfx10 = 7683
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V4_V3 = 7684
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V3_gfx10 = 7685
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V3_nsa_gfx10 = 7686
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V4_V4 = 7687
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V4_V4_gfx10 = 7688
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V5_V1 = 7689
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V1_gfx10 = 7690
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V5_V2 = 7691
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V2_gfx10 = 7692
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V2_nsa_gfx10 = 7693
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V5_V3 = 7694
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V3_gfx10 = 7695
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V3_nsa_gfx10 = 7696
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_LOD_V5_V4 = 7697
    CEFBS_isGFX10Plus, // IMAGE_GET_LOD_V5_V4_gfx10 = 7698
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V1_V1 = 7699
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V1_gfx10 = 7700
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V1_V2 = 7701
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V2_gfx10 = 7702
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V2_nsa_gfx10 = 7703
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V1_V3 = 7704
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V3_gfx10 = 7705
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V3_nsa_gfx10 = 7706
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V1_V4 = 7707
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V4_gfx10 = 7708
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V1_V4_nsa_gfx10 = 7709
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V2_V1 = 7710
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V1_gfx10 = 7711
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V2_V2 = 7712
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V2_gfx10 = 7713
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V2_nsa_gfx10 = 7714
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V2_V3 = 7715
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V3_gfx10 = 7716
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V3_nsa_gfx10 = 7717
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V2_V4 = 7718
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V4_gfx10 = 7719
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V2_V4_nsa_gfx10 = 7720
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V3_V1 = 7721
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V1_gfx10 = 7722
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V3_V2 = 7723
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V2_gfx10 = 7724
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V2_nsa_gfx10 = 7725
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V3_V3 = 7726
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V3_gfx10 = 7727
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V3_nsa_gfx10 = 7728
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V3_V4 = 7729
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V4_gfx10 = 7730
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V3_V4_nsa_gfx10 = 7731
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V4_V1 = 7732
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V1_gfx10 = 7733
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V4_V2 = 7734
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V2_gfx10 = 7735
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V2_nsa_gfx10 = 7736
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V4_V3 = 7737
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V3_gfx10 = 7738
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V3_nsa_gfx10 = 7739
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V4_V4 = 7740
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V4_gfx10 = 7741
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V4_V4_nsa_gfx10 = 7742
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V5_V1 = 7743
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V1_gfx10 = 7744
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V5_V2 = 7745
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V2_gfx10 = 7746
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V2_nsa_gfx10 = 7747
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V5_V3 = 7748
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V3_gfx10 = 7749
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V3_nsa_gfx10 = 7750
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_GET_RESINFO_V5_V4 = 7751
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V4_gfx10 = 7752
    CEFBS_isGFX10Plus, // IMAGE_GET_RESINFO_V5_V4_nsa_gfx10 = 7753
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V1_V1 = 7754
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx10 = 7755
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V1_V2 = 7756
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx10 = 7757
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V2_nsa_gfx10 = 7758
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V1_V3 = 7759
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx10 = 7760
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V3_nsa_gfx10 = 7761
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V1_V4 = 7762
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx10 = 7763
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V1_V4_nsa_gfx10 = 7764
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V2_V1 = 7765
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx10 = 7766
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V2_V2 = 7767
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx10 = 7768
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V2_nsa_gfx10 = 7769
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V2_V3 = 7770
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx10 = 7771
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V3_nsa_gfx10 = 7772
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V2_V4 = 7773
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx10 = 7774
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V2_V4_nsa_gfx10 = 7775
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V3_V1 = 7776
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx10 = 7777
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V3_V2 = 7778
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx10 = 7779
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V2_nsa_gfx10 = 7780
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V3_V3 = 7781
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx10 = 7782
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V3_nsa_gfx10 = 7783
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V3_V4 = 7784
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx10 = 7785
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V3_V4_nsa_gfx10 = 7786
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V4_V1 = 7787
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx10 = 7788
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V4_V2 = 7789
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx10 = 7790
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V2_nsa_gfx10 = 7791
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V4_V3 = 7792
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx10 = 7793
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V3_nsa_gfx10 = 7794
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V4_V4 = 7795
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx10 = 7796
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V4_V4_nsa_gfx10 = 7797
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V5_V1 = 7798
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx10 = 7799
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V5_V2 = 7800
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx10 = 7801
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V2_nsa_gfx10 = 7802
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V5_V3 = 7803
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx10 = 7804
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V3_nsa_gfx10 = 7805
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_SGN_V5_V4 = 7806
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx10 = 7807
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_SGN_V5_V4_nsa_gfx10 = 7808
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V1_V1 = 7809
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V1_gfx10 = 7810
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V1_V2 = 7811
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V2_gfx10 = 7812
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V2_nsa_gfx10 = 7813
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V1_V3 = 7814
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V3_gfx10 = 7815
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V3_nsa_gfx10 = 7816
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V1_V4 = 7817
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V4_gfx10 = 7818
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V1_V4_nsa_gfx10 = 7819
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V2_V1 = 7820
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V1_gfx10 = 7821
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V2_V2 = 7822
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V2_gfx10 = 7823
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V2_nsa_gfx10 = 7824
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V2_V3 = 7825
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V3_gfx10 = 7826
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V3_nsa_gfx10 = 7827
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V2_V4 = 7828
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V4_gfx10 = 7829
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V2_V4_nsa_gfx10 = 7830
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V3_V1 = 7831
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V1_gfx10 = 7832
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V3_V2 = 7833
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V2_gfx10 = 7834
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V2_nsa_gfx10 = 7835
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V3_V3 = 7836
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V3_gfx10 = 7837
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V3_nsa_gfx10 = 7838
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V3_V4 = 7839
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V4_gfx10 = 7840
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V3_V4_nsa_gfx10 = 7841
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V4_V1 = 7842
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V1_gfx10 = 7843
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V4_V2 = 7844
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V2_gfx10 = 7845
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V2_nsa_gfx10 = 7846
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V4_V3 = 7847
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V3_gfx10 = 7848
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V3_nsa_gfx10 = 7849
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V4_V4 = 7850
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V4_gfx10 = 7851
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V4_V4_nsa_gfx10 = 7852
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V5_V1 = 7853
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V1_gfx10 = 7854
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V5_V2 = 7855
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V2_gfx10 = 7856
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V2_nsa_gfx10 = 7857
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V5_V3 = 7858
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V3_gfx10 = 7859
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V3_nsa_gfx10 = 7860
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_PCK_V5_V4 = 7861
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V4_gfx10 = 7862
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_PCK_V5_V4_nsa_gfx10 = 7863
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V1_V1 = 7864
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V1_gfx10 = 7865
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V1_V2 = 7866
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V2_gfx10 = 7867
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V2_nsa_gfx10 = 7868
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V1_V3 = 7869
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V3_gfx10 = 7870
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V3_nsa_gfx10 = 7871
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V1_V4 = 7872
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V4_gfx10 = 7873
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V1_V4_nsa_gfx10 = 7874
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V2_V1 = 7875
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V1_gfx10 = 7876
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V2_V2 = 7877
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V2_gfx10 = 7878
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V2_nsa_gfx10 = 7879
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V2_V3 = 7880
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V3_gfx10 = 7881
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V3_nsa_gfx10 = 7882
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V2_V4 = 7883
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V4_gfx10 = 7884
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V2_V4_nsa_gfx10 = 7885
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V3_V1 = 7886
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V1_gfx10 = 7887
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V3_V2 = 7888
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V2_gfx10 = 7889
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V2_nsa_gfx10 = 7890
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V3_V3 = 7891
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V3_gfx10 = 7892
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V3_nsa_gfx10 = 7893
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V3_V4 = 7894
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V4_gfx10 = 7895
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V3_V4_nsa_gfx10 = 7896
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V4_V1 = 7897
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V1_gfx10 = 7898
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V4_V2 = 7899
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V2_gfx10 = 7900
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V2_nsa_gfx10 = 7901
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V4_V3 = 7902
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V3_gfx10 = 7903
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V3_nsa_gfx10 = 7904
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V4_V4 = 7905
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V4_gfx10 = 7906
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V4_V4_nsa_gfx10 = 7907
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V5_V1 = 7908
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V1_gfx10 = 7909
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V5_V2 = 7910
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V2_gfx10 = 7911
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V2_nsa_gfx10 = 7912
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V5_V3 = 7913
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V3_gfx10 = 7914
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V3_nsa_gfx10 = 7915
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_MIP_V5_V4 = 7916
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V4_gfx10 = 7917
    CEFBS_isGFX10Plus, // IMAGE_LOAD_MIP_V5_V4_nsa_gfx10 = 7918
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V1_V1 = 7919
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V1_gfx10 = 7920
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V1_V2 = 7921
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V2_gfx10 = 7922
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V2_nsa_gfx10 = 7923
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V1_V3 = 7924
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V3_gfx10 = 7925
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V3_nsa_gfx10 = 7926
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V1_V4 = 7927
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V4_gfx10 = 7928
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V1_V4_nsa_gfx10 = 7929
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V2_V1 = 7930
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V1_gfx10 = 7931
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V2_V2 = 7932
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V2_gfx10 = 7933
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V2_nsa_gfx10 = 7934
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V2_V3 = 7935
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V3_gfx10 = 7936
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V3_nsa_gfx10 = 7937
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V2_V4 = 7938
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V4_gfx10 = 7939
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V2_V4_nsa_gfx10 = 7940
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V3_V1 = 7941
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V1_gfx10 = 7942
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V3_V2 = 7943
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V2_gfx10 = 7944
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V2_nsa_gfx10 = 7945
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V3_V3 = 7946
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V3_gfx10 = 7947
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V3_nsa_gfx10 = 7948
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V3_V4 = 7949
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V4_gfx10 = 7950
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V3_V4_nsa_gfx10 = 7951
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V4_V1 = 7952
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V1_gfx10 = 7953
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V4_V2 = 7954
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V2_gfx10 = 7955
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V2_nsa_gfx10 = 7956
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V4_V3 = 7957
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V3_gfx10 = 7958
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V3_nsa_gfx10 = 7959
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V4_V4 = 7960
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V4_gfx10 = 7961
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V4_V4_nsa_gfx10 = 7962
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V5_V1 = 7963
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V1_gfx10 = 7964
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V5_V2 = 7965
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V2_gfx10 = 7966
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V2_nsa_gfx10 = 7967
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V5_V3 = 7968
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V3_gfx10 = 7969
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V3_nsa_gfx10 = 7970
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_SGN_V5_V4 = 7971
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V4_gfx10 = 7972
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_SGN_V5_V4_nsa_gfx10 = 7973
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V1_V1 = 7974
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V1_gfx10 = 7975
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V1_V2 = 7976
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V2_gfx10 = 7977
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V2_nsa_gfx10 = 7978
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V1_V3 = 7979
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V3_gfx10 = 7980
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V3_nsa_gfx10 = 7981
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V1_V4 = 7982
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V4_gfx10 = 7983
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V1_V4_nsa_gfx10 = 7984
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V2_V1 = 7985
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V1_gfx10 = 7986
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V2_V2 = 7987
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V2_gfx10 = 7988
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V2_nsa_gfx10 = 7989
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V2_V3 = 7990
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V3_gfx10 = 7991
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V3_nsa_gfx10 = 7992
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V2_V4 = 7993
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V4_gfx10 = 7994
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V2_V4_nsa_gfx10 = 7995
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V3_V1 = 7996
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V1_gfx10 = 7997
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V3_V2 = 7998
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V2_gfx10 = 7999
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V2_nsa_gfx10 = 8000
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V3_V3 = 8001
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V3_gfx10 = 8002
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V3_nsa_gfx10 = 8003
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V3_V4 = 8004
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V4_gfx10 = 8005
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V3_V4_nsa_gfx10 = 8006
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V4_V1 = 8007
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V1_gfx10 = 8008
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V4_V2 = 8009
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V2_gfx10 = 8010
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V2_nsa_gfx10 = 8011
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V4_V3 = 8012
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V3_gfx10 = 8013
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V3_nsa_gfx10 = 8014
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V4_V4 = 8015
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V4_gfx10 = 8016
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V4_V4_nsa_gfx10 = 8017
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V5_V1 = 8018
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V1_gfx10 = 8019
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V5_V2 = 8020
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V2_gfx10 = 8021
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V2_nsa_gfx10 = 8022
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V5_V3 = 8023
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V3_gfx10 = 8024
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V3_nsa_gfx10 = 8025
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_PCK_V5_V4 = 8026
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V4_gfx10 = 8027
    CEFBS_isGFX10Plus, // IMAGE_LOAD_PCK_V5_V4_nsa_gfx10 = 8028
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V1_V1 = 8029
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V1_gfx10 = 8030
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V1_V2 = 8031
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V2_gfx10 = 8032
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V2_nsa_gfx10 = 8033
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V1_V3 = 8034
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V3_gfx10 = 8035
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V3_nsa_gfx10 = 8036
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V1_V4 = 8037
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V4_gfx10 = 8038
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V1_V4_nsa_gfx10 = 8039
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V2_V1 = 8040
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V1_gfx10 = 8041
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V2_V2 = 8042
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V2_gfx10 = 8043
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V2_nsa_gfx10 = 8044
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V2_V3 = 8045
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V3_gfx10 = 8046
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V3_nsa_gfx10 = 8047
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V2_V4 = 8048
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V4_gfx10 = 8049
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V2_V4_nsa_gfx10 = 8050
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V3_V1 = 8051
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V1_gfx10 = 8052
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V3_V2 = 8053
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V2_gfx10 = 8054
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V2_nsa_gfx10 = 8055
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V3_V3 = 8056
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V3_gfx10 = 8057
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V3_nsa_gfx10 = 8058
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V3_V4 = 8059
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V4_gfx10 = 8060
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V3_V4_nsa_gfx10 = 8061
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V4_V1 = 8062
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V1_gfx10 = 8063
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V4_V2 = 8064
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V2_gfx10 = 8065
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V2_nsa_gfx10 = 8066
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V4_V3 = 8067
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V3_gfx10 = 8068
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V3_nsa_gfx10 = 8069
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V4_V4 = 8070
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V4_gfx10 = 8071
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V4_V4_nsa_gfx10 = 8072
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V5_V1 = 8073
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V1_gfx10 = 8074
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V5_V2 = 8075
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V2_gfx10 = 8076
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V2_nsa_gfx10 = 8077
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V5_V3 = 8078
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V3_gfx10 = 8079
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V3_nsa_gfx10 = 8080
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_LOAD_V5_V4 = 8081
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V4_gfx10 = 8082
    CEFBS_isGFX10Plus, // IMAGE_LOAD_V5_V4_nsa_gfx10 = 8083
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V1_V3 = 8084
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V3_gfx10 = 8085
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V3_nsa_gfx10 = 8086
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V1_V4 = 8087
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V4_gfx10 = 8088
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V4_nsa_gfx10 = 8089
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V5_nsa_gfx10 = 8090
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V6_nsa_gfx10 = 8091
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V1_V8 = 8092
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V1_V8_gfx10 = 8093
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V2_V3 = 8094
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V3_gfx10 = 8095
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V3_nsa_gfx10 = 8096
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V2_V4 = 8097
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V4_gfx10 = 8098
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V4_nsa_gfx10 = 8099
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V5_nsa_gfx10 = 8100
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V6_nsa_gfx10 = 8101
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V2_V8 = 8102
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V2_V8_gfx10 = 8103
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V3_V3 = 8104
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V3_gfx10 = 8105
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V3_nsa_gfx10 = 8106
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V3_V4 = 8107
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V4_gfx10 = 8108
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V4_nsa_gfx10 = 8109
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V5_nsa_gfx10 = 8110
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V6_nsa_gfx10 = 8111
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V3_V8 = 8112
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V3_V8_gfx10 = 8113
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V4_V3 = 8114
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V3_gfx10 = 8115
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V3_nsa_gfx10 = 8116
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V4_V4 = 8117
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V4_gfx10 = 8118
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V4_nsa_gfx10 = 8119
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V5_nsa_gfx10 = 8120
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V6_nsa_gfx10 = 8121
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V4_V8 = 8122
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V4_V8_gfx10 = 8123
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V5_V3 = 8124
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V3_gfx10 = 8125
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V3_nsa_gfx10 = 8126
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V5_V4 = 8127
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V4_gfx10 = 8128
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V4_nsa_gfx10 = 8129
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V5_nsa_gfx10 = 8130
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V6_nsa_gfx10 = 8131
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_O_V5_V8 = 8132
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_O_V5_V8_gfx10 = 8133
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V1_V2 = 8134
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V2_gfx10 = 8135
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V2_nsa_gfx10 = 8136
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V1_V3 = 8137
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V3_gfx10 = 8138
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V3_nsa_gfx10 = 8139
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V1_V4 = 8140
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V4_gfx10 = 8141
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V4_nsa_gfx10 = 8142
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V5_nsa_gfx10 = 8143
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V1_V8 = 8144
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V1_V8_gfx10 = 8145
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V2_V2 = 8146
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V2_gfx10 = 8147
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V2_nsa_gfx10 = 8148
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V2_V3 = 8149
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V3_gfx10 = 8150
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V3_nsa_gfx10 = 8151
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V2_V4 = 8152
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V4_gfx10 = 8153
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V4_nsa_gfx10 = 8154
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V5_nsa_gfx10 = 8155
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V2_V8 = 8156
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V2_V8_gfx10 = 8157
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V3_V2 = 8158
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V2_gfx10 = 8159
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V2_nsa_gfx10 = 8160
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V3_V3 = 8161
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V3_gfx10 = 8162
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V3_nsa_gfx10 = 8163
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V3_V4 = 8164
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V4_gfx10 = 8165
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V4_nsa_gfx10 = 8166
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V5_nsa_gfx10 = 8167
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V3_V8 = 8168
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V3_V8_gfx10 = 8169
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V4_V2 = 8170
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V2_gfx10 = 8171
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V2_nsa_gfx10 = 8172
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V4_V3 = 8173
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V3_gfx10 = 8174
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V3_nsa_gfx10 = 8175
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V4_V4 = 8176
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V4_gfx10 = 8177
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V4_nsa_gfx10 = 8178
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V5_nsa_gfx10 = 8179
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V4_V8 = 8180
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V4_V8_gfx10 = 8181
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V5_V2 = 8182
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V2_gfx10 = 8183
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V2_nsa_gfx10 = 8184
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V5_V3 = 8185
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V3_gfx10 = 8186
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V3_nsa_gfx10 = 8187
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V5_V4 = 8188
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V4_gfx10 = 8189
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V4_nsa_gfx10 = 8190
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V5_nsa_gfx10 = 8191
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_CL_V5_V8 = 8192
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_CL_V5_V8_gfx10 = 8193
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V1_V3 = 8194
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V3_gfx10 = 8195
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V3_nsa_gfx10 = 8196
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V1_V4 = 8197
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V4_gfx10 = 8198
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V4_nsa_gfx10 = 8199
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V5_nsa_gfx10 = 8200
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V1_V8 = 8201
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V1_V8_gfx10 = 8202
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V2_V3 = 8203
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V3_gfx10 = 8204
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V3_nsa_gfx10 = 8205
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V2_V4 = 8206
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V4_gfx10 = 8207
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V4_nsa_gfx10 = 8208
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V5_nsa_gfx10 = 8209
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V2_V8 = 8210
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V2_V8_gfx10 = 8211
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V3_V3 = 8212
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V3_gfx10 = 8213
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V3_nsa_gfx10 = 8214
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V3_V4 = 8215
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V4_gfx10 = 8216
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V4_nsa_gfx10 = 8217
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V5_nsa_gfx10 = 8218
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V3_V8 = 8219
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V3_V8_gfx10 = 8220
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V4_V3 = 8221
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V3_gfx10 = 8222
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V3_nsa_gfx10 = 8223
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V4_V4 = 8224
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V4_gfx10 = 8225
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V4_nsa_gfx10 = 8226
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V5_nsa_gfx10 = 8227
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V4_V8 = 8228
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V4_V8_gfx10 = 8229
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V5_V3 = 8230
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V3_gfx10 = 8231
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V3_nsa_gfx10 = 8232
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V5_V4 = 8233
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V4_gfx10 = 8234
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V4_nsa_gfx10 = 8235
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V5_nsa_gfx10 = 8236
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_O_V5_V8 = 8237
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_O_V5_V8_gfx10 = 8238
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V1_V2 = 8239
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V2_gfx10 = 8240
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V2_nsa_gfx10 = 8241
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V1_V3 = 8242
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V3_gfx10 = 8243
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V3_nsa_gfx10 = 8244
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V1_V4 = 8245
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V4_gfx10 = 8246
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V1_V4_nsa_gfx10 = 8247
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V2_V2 = 8248
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V2_gfx10 = 8249
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V2_nsa_gfx10 = 8250
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V2_V3 = 8251
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V3_gfx10 = 8252
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V3_nsa_gfx10 = 8253
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V2_V4 = 8254
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V4_gfx10 = 8255
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V2_V4_nsa_gfx10 = 8256
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V3_V2 = 8257
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V2_gfx10 = 8258
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V2_nsa_gfx10 = 8259
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V3_V3 = 8260
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V3_gfx10 = 8261
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V3_nsa_gfx10 = 8262
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V3_V4 = 8263
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V4_gfx10 = 8264
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V3_V4_nsa_gfx10 = 8265
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V4_V2 = 8266
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V2_gfx10 = 8267
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V2_nsa_gfx10 = 8268
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V4_V3 = 8269
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V3_gfx10 = 8270
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V3_nsa_gfx10 = 8271
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V4_V4 = 8272
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V4_gfx10 = 8273
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V4_V4_nsa_gfx10 = 8274
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V5_V2 = 8275
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V2_gfx10 = 8276
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V2_nsa_gfx10 = 8277
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V5_V3 = 8278
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V3_gfx10 = 8279
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V3_nsa_gfx10 = 8280
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_B_V5_V4 = 8281
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V4_gfx10 = 8282
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_B_V5_V4_nsa_gfx10 = 8283
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V11_nsa_gfx10 = 8284
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V1_V16 = 8285
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V16_gfx10 = 8286
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V1_V3 = 8287
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V3_gfx10 = 8288
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V3_nsa_gfx10 = 8289
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V1_V4 = 8290
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V4_gfx10 = 8291
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V4_nsa_gfx10 = 8292
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V5_nsa_gfx10 = 8293
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V6_nsa_gfx10 = 8294
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V1_V8 = 8295
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V8_gfx10 = 8296
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V8_nsa_gfx10 = 8297
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V1_V9_nsa_gfx10 = 8298
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V11_nsa_gfx10 = 8299
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V2_V16 = 8300
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V16_gfx10 = 8301
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V2_V3 = 8302
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V3_gfx10 = 8303
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V3_nsa_gfx10 = 8304
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V2_V4 = 8305
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V4_gfx10 = 8306
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V4_nsa_gfx10 = 8307
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V5_nsa_gfx10 = 8308
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V6_nsa_gfx10 = 8309
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V2_V8 = 8310
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V8_gfx10 = 8311
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V8_nsa_gfx10 = 8312
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V2_V9_nsa_gfx10 = 8313
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V11_nsa_gfx10 = 8314
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V3_V16 = 8315
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V16_gfx10 = 8316
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V3_V3 = 8317
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V3_gfx10 = 8318
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V3_nsa_gfx10 = 8319
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V3_V4 = 8320
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V4_gfx10 = 8321
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V4_nsa_gfx10 = 8322
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V5_nsa_gfx10 = 8323
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V6_nsa_gfx10 = 8324
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V3_V8 = 8325
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V8_gfx10 = 8326
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V8_nsa_gfx10 = 8327
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V3_V9_nsa_gfx10 = 8328
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V11_nsa_gfx10 = 8329
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V4_V16 = 8330
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V16_gfx10 = 8331
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V4_V3 = 8332
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V3_gfx10 = 8333
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V3_nsa_gfx10 = 8334
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V4_V4 = 8335
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V4_gfx10 = 8336
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V4_nsa_gfx10 = 8337
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V5_nsa_gfx10 = 8338
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V6_nsa_gfx10 = 8339
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V4_V8 = 8340
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V8_gfx10 = 8341
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V8_nsa_gfx10 = 8342
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V4_V9_nsa_gfx10 = 8343
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V11_nsa_gfx10 = 8344
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V5_V16 = 8345
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V16_gfx10 = 8346
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V5_V3 = 8347
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V3_gfx10 = 8348
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V3_nsa_gfx10 = 8349
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V5_V4 = 8350
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V4_gfx10 = 8351
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V4_nsa_gfx10 = 8352
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V5_nsa_gfx10 = 8353
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V6_nsa_gfx10 = 8354
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_O_V5_V8 = 8355
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V8_gfx10 = 8356
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V8_nsa_gfx10 = 8357
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_O_V5_V9_nsa_gfx10 = 8358
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V10_nsa_gfx10 = 8359
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V1_V16 = 8360
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V16_gfx10 = 8361
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V1_V2 = 8362
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V2_gfx10 = 8363
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V2_nsa_gfx10 = 8364
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V1_V3 = 8365
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V3_gfx10 = 8366
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V3_nsa_gfx10 = 8367
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V1_V4 = 8368
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V4_gfx10 = 8369
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V4_nsa_gfx10 = 8370
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V5_nsa_gfx10 = 8371
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V7_nsa_gfx10 = 8372
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V1_V8 = 8373
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V8_gfx10 = 8374
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V1_V8_nsa_gfx10 = 8375
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V10_nsa_gfx10 = 8376
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V2_V16 = 8377
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V16_gfx10 = 8378
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V2_V2 = 8379
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V2_gfx10 = 8380
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V2_nsa_gfx10 = 8381
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V2_V3 = 8382
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V3_gfx10 = 8383
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V3_nsa_gfx10 = 8384
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V2_V4 = 8385
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V4_gfx10 = 8386
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V4_nsa_gfx10 = 8387
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V5_nsa_gfx10 = 8388
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V7_nsa_gfx10 = 8389
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V2_V8 = 8390
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V8_gfx10 = 8391
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V2_V8_nsa_gfx10 = 8392
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V10_nsa_gfx10 = 8393
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V3_V16 = 8394
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V16_gfx10 = 8395
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V3_V2 = 8396
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V2_gfx10 = 8397
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V2_nsa_gfx10 = 8398
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V3_V3 = 8399
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V3_gfx10 = 8400
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V3_nsa_gfx10 = 8401
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V3_V4 = 8402
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V4_gfx10 = 8403
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V4_nsa_gfx10 = 8404
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V5_nsa_gfx10 = 8405
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V7_nsa_gfx10 = 8406
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V3_V8 = 8407
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V8_gfx10 = 8408
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V3_V8_nsa_gfx10 = 8409
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V10_nsa_gfx10 = 8410
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V4_V16 = 8411
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V16_gfx10 = 8412
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V4_V2 = 8413
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V2_gfx10 = 8414
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V2_nsa_gfx10 = 8415
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V4_V3 = 8416
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V3_gfx10 = 8417
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V3_nsa_gfx10 = 8418
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V4_V4 = 8419
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V4_gfx10 = 8420
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V4_nsa_gfx10 = 8421
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V5_nsa_gfx10 = 8422
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V7_nsa_gfx10 = 8423
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V4_V8 = 8424
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V8_gfx10 = 8425
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V4_V8_nsa_gfx10 = 8426
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V10_nsa_gfx10 = 8427
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V5_V16 = 8428
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V16_gfx10 = 8429
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V5_V2 = 8430
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V2_gfx10 = 8431
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V2_nsa_gfx10 = 8432
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V5_V3 = 8433
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V3_gfx10 = 8434
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V3_nsa_gfx10 = 8435
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V5_V4 = 8436
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V4_gfx10 = 8437
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V4_nsa_gfx10 = 8438
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V5_nsa_gfx10 = 8439
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V7_nsa_gfx10 = 8440
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_CL_V5_V8 = 8441
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V8_gfx10 = 8442
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_CL_V5_V8_nsa_gfx10 = 8443
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V10_nsa_gfx10 = 8444
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V1_V16 = 8445
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V16_gfx10 = 8446
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V1_V3 = 8447
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V3_gfx10 = 8448
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V3_nsa_gfx10 = 8449
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V1_V4 = 8450
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V4_gfx10 = 8451
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V4_nsa_gfx10 = 8452
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V5_nsa_gfx10 = 8453
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V6_nsa_gfx10 = 8454
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V7_nsa_gfx10 = 8455
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V1_V8 = 8456
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V8_gfx10 = 8457
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V1_V8_nsa_gfx10 = 8458
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V10_nsa_gfx10 = 8459
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V2_V16 = 8460
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V16_gfx10 = 8461
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V2_V3 = 8462
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V3_gfx10 = 8463
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V3_nsa_gfx10 = 8464
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V2_V4 = 8465
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V4_gfx10 = 8466
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V4_nsa_gfx10 = 8467
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V5_nsa_gfx10 = 8468
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V6_nsa_gfx10 = 8469
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V7_nsa_gfx10 = 8470
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V2_V8 = 8471
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V8_gfx10 = 8472
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V2_V8_nsa_gfx10 = 8473
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V10_nsa_gfx10 = 8474
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V3_V16 = 8475
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V16_gfx10 = 8476
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V3_V3 = 8477
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V3_gfx10 = 8478
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V3_nsa_gfx10 = 8479
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V3_V4 = 8480
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V4_gfx10 = 8481
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V4_nsa_gfx10 = 8482
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V5_nsa_gfx10 = 8483
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V6_nsa_gfx10 = 8484
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V7_nsa_gfx10 = 8485
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V3_V8 = 8486
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V8_gfx10 = 8487
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V3_V8_nsa_gfx10 = 8488
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V10_nsa_gfx10 = 8489
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V4_V16 = 8490
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V16_gfx10 = 8491
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V4_V3 = 8492
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V3_gfx10 = 8493
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V3_nsa_gfx10 = 8494
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V4_V4 = 8495
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V4_gfx10 = 8496
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V4_nsa_gfx10 = 8497
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V5_nsa_gfx10 = 8498
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V6_nsa_gfx10 = 8499
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V7_nsa_gfx10 = 8500
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V4_V8 = 8501
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V8_gfx10 = 8502
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V4_V8_nsa_gfx10 = 8503
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V10_nsa_gfx10 = 8504
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V5_V16 = 8505
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V16_gfx10 = 8506
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V5_V3 = 8507
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V3_gfx10 = 8508
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V3_nsa_gfx10 = 8509
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V5_V4 = 8510
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V4_gfx10 = 8511
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V4_nsa_gfx10 = 8512
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V5_nsa_gfx10 = 8513
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V6_nsa_gfx10 = 8514
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V7_nsa_gfx10 = 8515
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_O_V5_V8 = 8516
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V8_gfx10 = 8517
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_O_V5_V8_nsa_gfx10 = 8518
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V1_V16 = 8519
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V16_gfx10 = 8520
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V1_V2 = 8521
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V2_gfx10 = 8522
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V2_nsa_gfx10 = 8523
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V1_V3 = 8524
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V3_gfx10 = 8525
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V3_nsa_gfx10 = 8526
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V1_V4 = 8527
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V4_gfx10 = 8528
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V4_nsa_gfx10 = 8529
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V5_nsa_gfx10 = 8530
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V6_nsa_gfx10 = 8531
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V7_nsa_gfx10 = 8532
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V1_V8 = 8533
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V8_gfx10 = 8534
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V1_V9_nsa_gfx10 = 8535
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V2_V16 = 8536
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V16_gfx10 = 8537
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V2_V2 = 8538
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V2_gfx10 = 8539
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V2_nsa_gfx10 = 8540
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V2_V3 = 8541
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V3_gfx10 = 8542
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V3_nsa_gfx10 = 8543
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V2_V4 = 8544
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V4_gfx10 = 8545
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V4_nsa_gfx10 = 8546
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V5_nsa_gfx10 = 8547
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V6_nsa_gfx10 = 8548
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V7_nsa_gfx10 = 8549
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V2_V8 = 8550
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V8_gfx10 = 8551
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V2_V9_nsa_gfx10 = 8552
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V3_V16 = 8553
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V16_gfx10 = 8554
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V3_V2 = 8555
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V2_gfx10 = 8556
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V2_nsa_gfx10 = 8557
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V3_V3 = 8558
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V3_gfx10 = 8559
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V3_nsa_gfx10 = 8560
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V3_V4 = 8561
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V4_gfx10 = 8562
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V4_nsa_gfx10 = 8563
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V5_nsa_gfx10 = 8564
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V6_nsa_gfx10 = 8565
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V7_nsa_gfx10 = 8566
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V3_V8 = 8567
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V8_gfx10 = 8568
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V3_V9_nsa_gfx10 = 8569
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V4_V16 = 8570
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V16_gfx10 = 8571
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V4_V2 = 8572
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V2_gfx10 = 8573
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V2_nsa_gfx10 = 8574
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V4_V3 = 8575
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V3_gfx10 = 8576
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V3_nsa_gfx10 = 8577
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V4_V4 = 8578
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V4_gfx10 = 8579
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V4_nsa_gfx10 = 8580
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V5_nsa_gfx10 = 8581
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V6_nsa_gfx10 = 8582
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V7_nsa_gfx10 = 8583
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V4_V8 = 8584
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V8_gfx10 = 8585
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V4_V9_nsa_gfx10 = 8586
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V5_V16 = 8587
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V16_gfx10 = 8588
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V5_V2 = 8589
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V2_gfx10 = 8590
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V2_nsa_gfx10 = 8591
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V5_V3 = 8592
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V3_gfx10 = 8593
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V3_nsa_gfx10 = 8594
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V5_V4 = 8595
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V4_gfx10 = 8596
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V4_nsa_gfx10 = 8597
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V5_nsa_gfx10 = 8598
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V6_nsa_gfx10 = 8599
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V7_nsa_gfx10 = 8600
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CD_V5_V8 = 8601
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V8_gfx10 = 8602
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CD_V5_V9_nsa_gfx10 = 8603
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V1_V2 = 8604
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V2_gfx10 = 8605
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V2_nsa_gfx10 = 8606
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V1_V3 = 8607
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V3_gfx10 = 8608
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V3_nsa_gfx10 = 8609
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V1_V4 = 8610
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V4_gfx10 = 8611
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V4_nsa_gfx10 = 8612
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V5_nsa_gfx10 = 8613
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V1_V8 = 8614
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V1_V8_gfx10 = 8615
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V2_V2 = 8616
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V2_gfx10 = 8617
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V2_nsa_gfx10 = 8618
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V2_V3 = 8619
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V3_gfx10 = 8620
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V3_nsa_gfx10 = 8621
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V2_V4 = 8622
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V4_gfx10 = 8623
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V4_nsa_gfx10 = 8624
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V5_nsa_gfx10 = 8625
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V2_V8 = 8626
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V2_V8_gfx10 = 8627
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V3_V2 = 8628
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V2_gfx10 = 8629
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V2_nsa_gfx10 = 8630
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V3_V3 = 8631
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V3_gfx10 = 8632
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V3_nsa_gfx10 = 8633
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V3_V4 = 8634
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V4_gfx10 = 8635
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V4_nsa_gfx10 = 8636
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V5_nsa_gfx10 = 8637
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V3_V8 = 8638
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V3_V8_gfx10 = 8639
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V4_V2 = 8640
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V2_gfx10 = 8641
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V2_nsa_gfx10 = 8642
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V4_V3 = 8643
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V3_gfx10 = 8644
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V3_nsa_gfx10 = 8645
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V4_V4 = 8646
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V4_gfx10 = 8647
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V4_nsa_gfx10 = 8648
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V5_nsa_gfx10 = 8649
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V4_V8 = 8650
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V4_V8_gfx10 = 8651
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V5_V2 = 8652
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V2_gfx10 = 8653
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V2_nsa_gfx10 = 8654
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V5_V3 = 8655
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V3_gfx10 = 8656
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V3_nsa_gfx10 = 8657
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V5_V4 = 8658
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V4_gfx10 = 8659
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V4_nsa_gfx10 = 8660
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V5_nsa_gfx10 = 8661
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_O_V5_V8 = 8662
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_O_V5_V8_gfx10 = 8663
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V1_V1 = 8664
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V1_gfx10 = 8665
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V1_V2 = 8666
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V2_gfx10 = 8667
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V2_nsa_gfx10 = 8668
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V1_V3 = 8669
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V3_gfx10 = 8670
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V3_nsa_gfx10 = 8671
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V1_V4 = 8672
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V4_gfx10 = 8673
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V1_V4_nsa_gfx10 = 8674
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V2_V1 = 8675
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V1_gfx10 = 8676
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V2_V2 = 8677
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V2_gfx10 = 8678
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V2_nsa_gfx10 = 8679
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V2_V3 = 8680
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V3_gfx10 = 8681
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V3_nsa_gfx10 = 8682
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V2_V4 = 8683
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V4_gfx10 = 8684
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V2_V4_nsa_gfx10 = 8685
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V3_V1 = 8686
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V1_gfx10 = 8687
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V3_V2 = 8688
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V2_gfx10 = 8689
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V2_nsa_gfx10 = 8690
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V3_V3 = 8691
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V3_gfx10 = 8692
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V3_nsa_gfx10 = 8693
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V3_V4 = 8694
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V4_gfx10 = 8695
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V3_V4_nsa_gfx10 = 8696
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V4_V1 = 8697
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V1_gfx10 = 8698
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V4_V2 = 8699
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V2_gfx10 = 8700
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V2_nsa_gfx10 = 8701
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V4_V3 = 8702
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V3_gfx10 = 8703
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V3_nsa_gfx10 = 8704
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V4_V4 = 8705
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V4_gfx10 = 8706
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V4_V4_nsa_gfx10 = 8707
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V5_V1 = 8708
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V1_gfx10 = 8709
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V5_V2 = 8710
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V2_gfx10 = 8711
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V2_nsa_gfx10 = 8712
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V5_V3 = 8713
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V3_gfx10 = 8714
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V3_nsa_gfx10 = 8715
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_CL_V5_V4 = 8716
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V4_gfx10 = 8717
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_CL_V5_V4_nsa_gfx10 = 8718
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V1_V4 = 8719
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx10 = 8720
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V4_nsa_gfx10 = 8721
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V5_nsa_gfx10 = 8722
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V6_nsa_gfx10 = 8723
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V7_nsa_gfx10 = 8724
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V1_V8 = 8725
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V1_V8_gfx10 = 8726
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V2_V4 = 8727
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx10 = 8728
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V4_nsa_gfx10 = 8729
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V5_nsa_gfx10 = 8730
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V6_nsa_gfx10 = 8731
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V7_nsa_gfx10 = 8732
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V2_V8 = 8733
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V2_V8_gfx10 = 8734
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V3_V4 = 8735
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx10 = 8736
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V4_nsa_gfx10 = 8737
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V5_nsa_gfx10 = 8738
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V6_nsa_gfx10 = 8739
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V7_nsa_gfx10 = 8740
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V3_V8 = 8741
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V3_V8_gfx10 = 8742
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V4_V4 = 8743
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx10 = 8744
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V4_nsa_gfx10 = 8745
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V5_nsa_gfx10 = 8746
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V6_nsa_gfx10 = 8747
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V7_nsa_gfx10 = 8748
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V4_V8 = 8749
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V4_V8_gfx10 = 8750
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V5_V4 = 8751
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx10 = 8752
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V4_nsa_gfx10 = 8753
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V5_nsa_gfx10 = 8754
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V6_nsa_gfx10 = 8755
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V7_nsa_gfx10 = 8756
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_O_V5_V8 = 8757
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_O_V5_V8_gfx10 = 8758
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V1_V3 = 8759
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V3_gfx10 = 8760
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V3_nsa_gfx10 = 8761
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V1_V4 = 8762
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V4_gfx10 = 8763
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V4_nsa_gfx10 = 8764
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V5_nsa_gfx10 = 8765
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V6_nsa_gfx10 = 8766
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V1_V8 = 8767
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V1_V8_gfx10 = 8768
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V2_V3 = 8769
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V3_gfx10 = 8770
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V3_nsa_gfx10 = 8771
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V2_V4 = 8772
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V4_gfx10 = 8773
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V4_nsa_gfx10 = 8774
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V5_nsa_gfx10 = 8775
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V6_nsa_gfx10 = 8776
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V2_V8 = 8777
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V2_V8_gfx10 = 8778
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V3_V3 = 8779
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V3_gfx10 = 8780
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V3_nsa_gfx10 = 8781
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V3_V4 = 8782
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V4_gfx10 = 8783
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V4_nsa_gfx10 = 8784
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V5_nsa_gfx10 = 8785
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V6_nsa_gfx10 = 8786
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V3_V8 = 8787
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V3_V8_gfx10 = 8788
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V4_V3 = 8789
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V3_gfx10 = 8790
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V3_nsa_gfx10 = 8791
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V4_V4 = 8792
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V4_gfx10 = 8793
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V4_nsa_gfx10 = 8794
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V5_nsa_gfx10 = 8795
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V6_nsa_gfx10 = 8796
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V4_V8 = 8797
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V4_V8_gfx10 = 8798
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V5_V3 = 8799
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V3_gfx10 = 8800
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V3_nsa_gfx10 = 8801
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V5_V4 = 8802
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V4_gfx10 = 8803
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V4_nsa_gfx10 = 8804
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V5_nsa_gfx10 = 8805
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V6_nsa_gfx10 = 8806
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_CL_V5_V8 = 8807
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_CL_V5_V8_gfx10 = 8808
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V1_V4 = 8809
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V1_V4_gfx10 = 8810
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V1_V4_nsa_gfx10 = 8811
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V1_V5_nsa_gfx10 = 8812
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V1_V6_nsa_gfx10 = 8813
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V1_V8 = 8814
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V1_V8_gfx10 = 8815
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V2_V4 = 8816
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V2_V4_gfx10 = 8817
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V2_V4_nsa_gfx10 = 8818
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V2_V5_nsa_gfx10 = 8819
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V2_V6_nsa_gfx10 = 8820
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V2_V8 = 8821
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V2_V8_gfx10 = 8822
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V3_V4 = 8823
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V3_V4_gfx10 = 8824
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V3_V4_nsa_gfx10 = 8825
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V3_V5_nsa_gfx10 = 8826
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V3_V6_nsa_gfx10 = 8827
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V3_V8 = 8828
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V3_V8_gfx10 = 8829
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V4_V4 = 8830
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V4_V4_gfx10 = 8831
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V4_V4_nsa_gfx10 = 8832
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V4_V5_nsa_gfx10 = 8833
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V4_V6_nsa_gfx10 = 8834
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V4_V8 = 8835
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V4_V8_gfx10 = 8836
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V5_V4 = 8837
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V5_V4_gfx10 = 8838
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V5_V4_nsa_gfx10 = 8839
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V5_V5_nsa_gfx10 = 8840
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V5_V6_nsa_gfx10 = 8841
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_O_V5_V8 = 8842
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_O_V5_V8_gfx10 = 8843
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V1_V3 = 8844
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V3_gfx10 = 8845
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V3_nsa_gfx10 = 8846
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V1_V4 = 8847
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V4_gfx10 = 8848
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V4_nsa_gfx10 = 8849
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V5_nsa_gfx10 = 8850
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V1_V8 = 8851
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V1_V8_gfx10 = 8852
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V2_V3 = 8853
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V3_gfx10 = 8854
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V3_nsa_gfx10 = 8855
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V2_V4 = 8856
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V4_gfx10 = 8857
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V4_nsa_gfx10 = 8858
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V5_nsa_gfx10 = 8859
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V2_V8 = 8860
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V2_V8_gfx10 = 8861
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V3_V3 = 8862
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V3_gfx10 = 8863
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V3_nsa_gfx10 = 8864
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V3_V4 = 8865
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V4_gfx10 = 8866
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V4_nsa_gfx10 = 8867
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V5_nsa_gfx10 = 8868
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V3_V8 = 8869
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V3_V8_gfx10 = 8870
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V4_V3 = 8871
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V3_gfx10 = 8872
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V3_nsa_gfx10 = 8873
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V4_V4 = 8874
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V4_gfx10 = 8875
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V4_nsa_gfx10 = 8876
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V5_nsa_gfx10 = 8877
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V4_V8 = 8878
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V4_V8_gfx10 = 8879
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V5_V3 = 8880
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V3_gfx10 = 8881
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V3_nsa_gfx10 = 8882
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V5_V4 = 8883
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V4_gfx10 = 8884
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V4_nsa_gfx10 = 8885
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V5_nsa_gfx10 = 8886
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_B_V5_V8 = 8887
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_B_V5_V8_gfx10 = 8888
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V10_nsa_gfx10 = 8889
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V12_nsa_gfx10 = 8890
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V1_V16 = 8891
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V16_gfx10 = 8892
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V1_V4 = 8893
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V4_gfx10 = 8894
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V4_nsa_gfx10 = 8895
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V5_nsa_gfx10 = 8896
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V6_nsa_gfx10 = 8897
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V7_nsa_gfx10 = 8898
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V1_V8 = 8899
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V8_gfx10 = 8900
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V1_V9_nsa_gfx10 = 8901
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V10_nsa_gfx10 = 8902
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V12_nsa_gfx10 = 8903
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V2_V16 = 8904
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V16_gfx10 = 8905
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V2_V4 = 8906
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V4_gfx10 = 8907
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V4_nsa_gfx10 = 8908
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V5_nsa_gfx10 = 8909
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V6_nsa_gfx10 = 8910
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V7_nsa_gfx10 = 8911
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V2_V8 = 8912
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V8_gfx10 = 8913
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V2_V9_nsa_gfx10 = 8914
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V10_nsa_gfx10 = 8915
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V12_nsa_gfx10 = 8916
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V3_V16 = 8917
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V16_gfx10 = 8918
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V3_V4 = 8919
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V4_gfx10 = 8920
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V4_nsa_gfx10 = 8921
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V5_nsa_gfx10 = 8922
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V6_nsa_gfx10 = 8923
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V7_nsa_gfx10 = 8924
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V3_V8 = 8925
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V8_gfx10 = 8926
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V3_V9_nsa_gfx10 = 8927
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V10_nsa_gfx10 = 8928
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V12_nsa_gfx10 = 8929
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V4_V16 = 8930
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V16_gfx10 = 8931
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V4_V4 = 8932
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V4_gfx10 = 8933
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V4_nsa_gfx10 = 8934
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V5_nsa_gfx10 = 8935
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V6_nsa_gfx10 = 8936
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V7_nsa_gfx10 = 8937
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V4_V8 = 8938
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V8_gfx10 = 8939
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V4_V9_nsa_gfx10 = 8940
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V10_nsa_gfx10 = 8941
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V12_nsa_gfx10 = 8942
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V5_V16 = 8943
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V16_gfx10 = 8944
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V5_V4 = 8945
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V4_gfx10 = 8946
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V4_nsa_gfx10 = 8947
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V5_nsa_gfx10 = 8948
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V6_nsa_gfx10 = 8949
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V7_nsa_gfx10 = 8950
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_O_V5_V8 = 8951
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V8_gfx10 = 8952
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_O_V5_V9_nsa_gfx10 = 8953
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V11_nsa_gfx10 = 8954
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V1_V16 = 8955
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V16_gfx10 = 8956
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V1_V3 = 8957
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V3_gfx10 = 8958
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V3_nsa_gfx10 = 8959
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V1_V4 = 8960
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V4_gfx10 = 8961
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V4_nsa_gfx10 = 8962
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V5_nsa_gfx10 = 8963
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V6_nsa_gfx10 = 8964
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V1_V8 = 8965
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V8_gfx10 = 8966
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V8_nsa_gfx10 = 8967
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V1_V9_nsa_gfx10 = 8968
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V11_nsa_gfx10 = 8969
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V2_V16 = 8970
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V16_gfx10 = 8971
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V2_V3 = 8972
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V3_gfx10 = 8973
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V3_nsa_gfx10 = 8974
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V2_V4 = 8975
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V4_gfx10 = 8976
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V4_nsa_gfx10 = 8977
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V5_nsa_gfx10 = 8978
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V6_nsa_gfx10 = 8979
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V2_V8 = 8980
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V8_gfx10 = 8981
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V8_nsa_gfx10 = 8982
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V2_V9_nsa_gfx10 = 8983
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V11_nsa_gfx10 = 8984
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V3_V16 = 8985
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V16_gfx10 = 8986
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V3_V3 = 8987
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V3_gfx10 = 8988
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V3_nsa_gfx10 = 8989
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V3_V4 = 8990
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V4_gfx10 = 8991
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V4_nsa_gfx10 = 8992
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V5_nsa_gfx10 = 8993
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V6_nsa_gfx10 = 8994
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V3_V8 = 8995
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V8_gfx10 = 8996
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V8_nsa_gfx10 = 8997
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V3_V9_nsa_gfx10 = 8998
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V11_nsa_gfx10 = 8999
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V4_V16 = 9000
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V16_gfx10 = 9001
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V4_V3 = 9002
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V3_gfx10 = 9003
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V3_nsa_gfx10 = 9004
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V4_V4 = 9005
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V4_gfx10 = 9006
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V4_nsa_gfx10 = 9007
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V5_nsa_gfx10 = 9008
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V6_nsa_gfx10 = 9009
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V4_V8 = 9010
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V8_gfx10 = 9011
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V8_nsa_gfx10 = 9012
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V4_V9_nsa_gfx10 = 9013
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V11_nsa_gfx10 = 9014
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V5_V16 = 9015
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V16_gfx10 = 9016
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V5_V3 = 9017
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V3_gfx10 = 9018
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V3_nsa_gfx10 = 9019
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V5_V4 = 9020
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V4_gfx10 = 9021
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V4_nsa_gfx10 = 9022
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V5_nsa_gfx10 = 9023
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V6_nsa_gfx10 = 9024
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_CL_V5_V8 = 9025
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V8_gfx10 = 9026
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V8_nsa_gfx10 = 9027
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_CL_V5_V9_nsa_gfx10 = 9028
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V11_nsa_gfx10 = 9029
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V1_V16 = 9030
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V16_gfx10 = 9031
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V1_V4 = 9032
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V4_gfx10 = 9033
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V4_nsa_gfx10 = 9034
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V5_nsa_gfx10 = 9035
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V6_nsa_gfx10 = 9036
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V7_nsa_gfx10 = 9037
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V1_V8 = 9038
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V8_gfx10 = 9039
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V8_nsa_gfx10 = 9040
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V1_V9_nsa_gfx10 = 9041
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V11_nsa_gfx10 = 9042
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V2_V16 = 9043
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V16_gfx10 = 9044
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V2_V4 = 9045
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V4_gfx10 = 9046
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V4_nsa_gfx10 = 9047
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V5_nsa_gfx10 = 9048
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V6_nsa_gfx10 = 9049
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V7_nsa_gfx10 = 9050
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V2_V8 = 9051
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V8_gfx10 = 9052
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V8_nsa_gfx10 = 9053
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V2_V9_nsa_gfx10 = 9054
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V11_nsa_gfx10 = 9055
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V3_V16 = 9056
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V16_gfx10 = 9057
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V3_V4 = 9058
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V4_gfx10 = 9059
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V4_nsa_gfx10 = 9060
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V5_nsa_gfx10 = 9061
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V6_nsa_gfx10 = 9062
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V7_nsa_gfx10 = 9063
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V3_V8 = 9064
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V8_gfx10 = 9065
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V8_nsa_gfx10 = 9066
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V3_V9_nsa_gfx10 = 9067
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V11_nsa_gfx10 = 9068
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V4_V16 = 9069
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V16_gfx10 = 9070
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V4_V4 = 9071
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V4_gfx10 = 9072
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V4_nsa_gfx10 = 9073
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V5_nsa_gfx10 = 9074
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V6_nsa_gfx10 = 9075
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V7_nsa_gfx10 = 9076
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V4_V8 = 9077
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V8_gfx10 = 9078
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V8_nsa_gfx10 = 9079
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V4_V9_nsa_gfx10 = 9080
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V11_nsa_gfx10 = 9081
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V5_V16 = 9082
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V16_gfx10 = 9083
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V5_V4 = 9084
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V4_gfx10 = 9085
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V4_nsa_gfx10 = 9086
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V5_nsa_gfx10 = 9087
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V6_nsa_gfx10 = 9088
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V7_nsa_gfx10 = 9089
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_O_V5_V8 = 9090
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V8_gfx10 = 9091
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V8_nsa_gfx10 = 9092
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_O_V5_V9_nsa_gfx10 = 9093
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V10_nsa_gfx10 = 9094
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V1_V16 = 9095
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V16_gfx10 = 9096
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V1_V3 = 9097
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V3_gfx10 = 9098
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V3_nsa_gfx10 = 9099
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V1_V4 = 9100
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V4_gfx10 = 9101
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V4_nsa_gfx10 = 9102
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V5_nsa_gfx10 = 9103
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V6_nsa_gfx10 = 9104
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V7_nsa_gfx10 = 9105
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V1_V8 = 9106
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V8_gfx10 = 9107
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V1_V8_nsa_gfx10 = 9108
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V10_nsa_gfx10 = 9109
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V2_V16 = 9110
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V16_gfx10 = 9111
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V2_V3 = 9112
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V3_gfx10 = 9113
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V3_nsa_gfx10 = 9114
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V2_V4 = 9115
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V4_gfx10 = 9116
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V4_nsa_gfx10 = 9117
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V5_nsa_gfx10 = 9118
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V6_nsa_gfx10 = 9119
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V7_nsa_gfx10 = 9120
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V2_V8 = 9121
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V8_gfx10 = 9122
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V2_V8_nsa_gfx10 = 9123
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V10_nsa_gfx10 = 9124
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V3_V16 = 9125
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V16_gfx10 = 9126
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V3_V3 = 9127
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V3_gfx10 = 9128
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V3_nsa_gfx10 = 9129
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V3_V4 = 9130
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V4_gfx10 = 9131
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V4_nsa_gfx10 = 9132
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V5_nsa_gfx10 = 9133
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V6_nsa_gfx10 = 9134
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V7_nsa_gfx10 = 9135
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V3_V8 = 9136
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V8_gfx10 = 9137
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V3_V8_nsa_gfx10 = 9138
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V10_nsa_gfx10 = 9139
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V4_V16 = 9140
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V16_gfx10 = 9141
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V4_V3 = 9142
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V3_gfx10 = 9143
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V3_nsa_gfx10 = 9144
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V4_V4 = 9145
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V4_gfx10 = 9146
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V4_nsa_gfx10 = 9147
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V5_nsa_gfx10 = 9148
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V6_nsa_gfx10 = 9149
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V7_nsa_gfx10 = 9150
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V4_V8 = 9151
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V8_gfx10 = 9152
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V4_V8_nsa_gfx10 = 9153
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V10_nsa_gfx10 = 9154
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V5_V16 = 9155
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V16_gfx10 = 9156
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V5_V3 = 9157
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V3_gfx10 = 9158
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V3_nsa_gfx10 = 9159
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V5_V4 = 9160
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V4_gfx10 = 9161
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V4_nsa_gfx10 = 9162
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V5_nsa_gfx10 = 9163
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V6_nsa_gfx10 = 9164
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V7_nsa_gfx10 = 9165
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CD_V5_V8 = 9166
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V8_gfx10 = 9167
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CD_V5_V8_nsa_gfx10 = 9168
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V1_V3 = 9169
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V3_gfx10 = 9170
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V3_nsa_gfx10 = 9171
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V1_V4 = 9172
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V4_gfx10 = 9173
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V4_nsa_gfx10 = 9174
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V5_nsa_gfx10 = 9175
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V6_nsa_gfx10 = 9176
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V1_V8 = 9177
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V1_V8_gfx10 = 9178
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V2_V3 = 9179
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V3_gfx10 = 9180
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V3_nsa_gfx10 = 9181
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V2_V4 = 9182
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V4_gfx10 = 9183
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V4_nsa_gfx10 = 9184
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V5_nsa_gfx10 = 9185
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V6_nsa_gfx10 = 9186
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V2_V8 = 9187
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V2_V8_gfx10 = 9188
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V3_V3 = 9189
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V3_gfx10 = 9190
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V3_nsa_gfx10 = 9191
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V3_V4 = 9192
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V4_gfx10 = 9193
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V4_nsa_gfx10 = 9194
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V5_nsa_gfx10 = 9195
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V6_nsa_gfx10 = 9196
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V3_V8 = 9197
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V3_V8_gfx10 = 9198
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V4_V3 = 9199
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V3_gfx10 = 9200
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V3_nsa_gfx10 = 9201
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V4_V4 = 9202
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V4_gfx10 = 9203
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V4_nsa_gfx10 = 9204
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V5_nsa_gfx10 = 9205
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V6_nsa_gfx10 = 9206
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V4_V8 = 9207
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V4_V8_gfx10 = 9208
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V5_V3 = 9209
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V3_gfx10 = 9210
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V3_nsa_gfx10 = 9211
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V5_V4 = 9212
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V4_gfx10 = 9213
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V4_nsa_gfx10 = 9214
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V5_nsa_gfx10 = 9215
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V6_nsa_gfx10 = 9216
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_O_V5_V8 = 9217
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_O_V5_V8_gfx10 = 9218
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V1_V2 = 9219
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V2_gfx10 = 9220
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V2_nsa_gfx10 = 9221
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V1_V3 = 9222
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V3_gfx10 = 9223
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V3_nsa_gfx10 = 9224
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V1_V4 = 9225
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V4_gfx10 = 9226
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V4_nsa_gfx10 = 9227
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V5_nsa_gfx10 = 9228
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V1_V8 = 9229
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V1_V8_gfx10 = 9230
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V2_V2 = 9231
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V2_gfx10 = 9232
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V2_nsa_gfx10 = 9233
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V2_V3 = 9234
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V3_gfx10 = 9235
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V3_nsa_gfx10 = 9236
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V2_V4 = 9237
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V4_gfx10 = 9238
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V4_nsa_gfx10 = 9239
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V5_nsa_gfx10 = 9240
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V2_V8 = 9241
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V2_V8_gfx10 = 9242
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V3_V2 = 9243
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V2_gfx10 = 9244
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V2_nsa_gfx10 = 9245
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V3_V3 = 9246
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V3_gfx10 = 9247
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V3_nsa_gfx10 = 9248
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V3_V4 = 9249
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V4_gfx10 = 9250
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V4_nsa_gfx10 = 9251
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V5_nsa_gfx10 = 9252
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V3_V8 = 9253
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V3_V8_gfx10 = 9254
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V4_V2 = 9255
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V2_gfx10 = 9256
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V2_nsa_gfx10 = 9257
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V4_V3 = 9258
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V3_gfx10 = 9259
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V3_nsa_gfx10 = 9260
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V4_V4 = 9261
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V4_gfx10 = 9262
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V4_nsa_gfx10 = 9263
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V5_nsa_gfx10 = 9264
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V4_V8 = 9265
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V4_V8_gfx10 = 9266
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V5_V2 = 9267
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V2_gfx10 = 9268
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V2_nsa_gfx10 = 9269
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V5_V3 = 9270
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V3_gfx10 = 9271
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V3_nsa_gfx10 = 9272
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V5_V4 = 9273
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V4_gfx10 = 9274
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V4_nsa_gfx10 = 9275
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V5_nsa_gfx10 = 9276
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_CL_V5_V8 = 9277
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_CL_V5_V8_gfx10 = 9278
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V10_nsa_gfx10 = 9279
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V12_nsa_gfx10 = 9280
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V1_V16 = 9281
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V16_gfx10 = 9282
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V1_V4 = 9283
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx10 = 9284
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V4_nsa_gfx10 = 9285
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V5_nsa_gfx10 = 9286
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V6_nsa_gfx10 = 9287
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V7_nsa_gfx10 = 9288
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V1_V8 = 9289
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx10 = 9290
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V1_V9_nsa_gfx10 = 9291
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V10_nsa_gfx10 = 9292
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V12_nsa_gfx10 = 9293
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V2_V16 = 9294
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V16_gfx10 = 9295
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V2_V4 = 9296
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx10 = 9297
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V4_nsa_gfx10 = 9298
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V5_nsa_gfx10 = 9299
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V6_nsa_gfx10 = 9300
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V7_nsa_gfx10 = 9301
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V2_V8 = 9302
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx10 = 9303
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V2_V9_nsa_gfx10 = 9304
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V10_nsa_gfx10 = 9305
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V12_nsa_gfx10 = 9306
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V3_V16 = 9307
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V16_gfx10 = 9308
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V3_V4 = 9309
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx10 = 9310
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V4_nsa_gfx10 = 9311
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V5_nsa_gfx10 = 9312
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V6_nsa_gfx10 = 9313
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V7_nsa_gfx10 = 9314
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V3_V8 = 9315
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx10 = 9316
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V3_V9_nsa_gfx10 = 9317
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V10_nsa_gfx10 = 9318
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V12_nsa_gfx10 = 9319
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V4_V16 = 9320
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V16_gfx10 = 9321
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V4_V4 = 9322
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx10 = 9323
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V4_nsa_gfx10 = 9324
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V5_nsa_gfx10 = 9325
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V6_nsa_gfx10 = 9326
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V7_nsa_gfx10 = 9327
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V4_V8 = 9328
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx10 = 9329
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V4_V9_nsa_gfx10 = 9330
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V10_nsa_gfx10 = 9331
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V12_nsa_gfx10 = 9332
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V5_V16 = 9333
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V16_gfx10 = 9334
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V5_V4 = 9335
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx10 = 9336
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V4_nsa_gfx10 = 9337
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V5_nsa_gfx10 = 9338
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V6_nsa_gfx10 = 9339
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V7_nsa_gfx10 = 9340
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_O_V5_V8 = 9341
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx10 = 9342
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_O_V5_V9_nsa_gfx10 = 9343
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V11_nsa_gfx10 = 9344
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V1_V16 = 9345
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V16_gfx10 = 9346
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V1_V3 = 9347
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V3_gfx10 = 9348
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V3_nsa_gfx10 = 9349
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V1_V4 = 9350
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V4_gfx10 = 9351
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V4_nsa_gfx10 = 9352
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V5_nsa_gfx10 = 9353
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V6_nsa_gfx10 = 9354
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V1_V8 = 9355
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V8_gfx10 = 9356
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V8_nsa_gfx10 = 9357
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V1_V9_nsa_gfx10 = 9358
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V11_nsa_gfx10 = 9359
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V2_V16 = 9360
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V16_gfx10 = 9361
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V2_V3 = 9362
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V3_gfx10 = 9363
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V3_nsa_gfx10 = 9364
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V2_V4 = 9365
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V4_gfx10 = 9366
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V4_nsa_gfx10 = 9367
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V5_nsa_gfx10 = 9368
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V6_nsa_gfx10 = 9369
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V2_V8 = 9370
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V8_gfx10 = 9371
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V8_nsa_gfx10 = 9372
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V2_V9_nsa_gfx10 = 9373
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V11_nsa_gfx10 = 9374
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V3_V16 = 9375
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V16_gfx10 = 9376
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V3_V3 = 9377
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V3_gfx10 = 9378
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V3_nsa_gfx10 = 9379
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V3_V4 = 9380
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V4_gfx10 = 9381
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V4_nsa_gfx10 = 9382
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V5_nsa_gfx10 = 9383
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V6_nsa_gfx10 = 9384
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V3_V8 = 9385
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V8_gfx10 = 9386
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V8_nsa_gfx10 = 9387
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V3_V9_nsa_gfx10 = 9388
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V11_nsa_gfx10 = 9389
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V4_V16 = 9390
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V16_gfx10 = 9391
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V4_V3 = 9392
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V3_gfx10 = 9393
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V3_nsa_gfx10 = 9394
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V4_V4 = 9395
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V4_gfx10 = 9396
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V4_nsa_gfx10 = 9397
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V5_nsa_gfx10 = 9398
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V6_nsa_gfx10 = 9399
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V4_V8 = 9400
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V8_gfx10 = 9401
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V8_nsa_gfx10 = 9402
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V4_V9_nsa_gfx10 = 9403
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V11_nsa_gfx10 = 9404
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V5_V16 = 9405
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V16_gfx10 = 9406
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V5_V3 = 9407
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V3_gfx10 = 9408
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V3_nsa_gfx10 = 9409
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V5_V4 = 9410
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V4_gfx10 = 9411
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V4_nsa_gfx10 = 9412
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V5_nsa_gfx10 = 9413
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V6_nsa_gfx10 = 9414
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_CL_V5_V8 = 9415
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V8_gfx10 = 9416
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V8_nsa_gfx10 = 9417
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_CL_V5_V9_nsa_gfx10 = 9418
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V11_nsa_gfx10 = 9419
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V1_V16 = 9420
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V16_gfx10 = 9421
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V1_V4 = 9422
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V4_gfx10 = 9423
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V4_nsa_gfx10 = 9424
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V5_nsa_gfx10 = 9425
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V6_nsa_gfx10 = 9426
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V7_nsa_gfx10 = 9427
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V1_V8 = 9428
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V8_gfx10 = 9429
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V8_nsa_gfx10 = 9430
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V1_V9_nsa_gfx10 = 9431
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V11_nsa_gfx10 = 9432
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V2_V16 = 9433
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V16_gfx10 = 9434
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V2_V4 = 9435
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V4_gfx10 = 9436
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V4_nsa_gfx10 = 9437
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V5_nsa_gfx10 = 9438
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V6_nsa_gfx10 = 9439
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V7_nsa_gfx10 = 9440
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V2_V8 = 9441
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V8_gfx10 = 9442
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V8_nsa_gfx10 = 9443
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V2_V9_nsa_gfx10 = 9444
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V11_nsa_gfx10 = 9445
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V3_V16 = 9446
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V16_gfx10 = 9447
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V3_V4 = 9448
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V4_gfx10 = 9449
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V4_nsa_gfx10 = 9450
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V5_nsa_gfx10 = 9451
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V6_nsa_gfx10 = 9452
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V7_nsa_gfx10 = 9453
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V3_V8 = 9454
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V8_gfx10 = 9455
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V8_nsa_gfx10 = 9456
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V3_V9_nsa_gfx10 = 9457
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V11_nsa_gfx10 = 9458
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V4_V16 = 9459
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V16_gfx10 = 9460
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V4_V4 = 9461
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V4_gfx10 = 9462
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V4_nsa_gfx10 = 9463
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V5_nsa_gfx10 = 9464
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V6_nsa_gfx10 = 9465
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V7_nsa_gfx10 = 9466
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V4_V8 = 9467
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V8_gfx10 = 9468
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V8_nsa_gfx10 = 9469
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V4_V9_nsa_gfx10 = 9470
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V11_nsa_gfx10 = 9471
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V5_V16 = 9472
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V16_gfx10 = 9473
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V5_V4 = 9474
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V4_gfx10 = 9475
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V4_nsa_gfx10 = 9476
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V5_nsa_gfx10 = 9477
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V6_nsa_gfx10 = 9478
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V7_nsa_gfx10 = 9479
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_O_V5_V8 = 9480
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V8_gfx10 = 9481
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V8_nsa_gfx10 = 9482
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_O_V5_V9_nsa_gfx10 = 9483
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V10_nsa_gfx10 = 9484
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V1_V16 = 9485
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V16_gfx10 = 9486
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V1_V3 = 9487
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V3_gfx10 = 9488
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V3_nsa_gfx10 = 9489
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V1_V4 = 9490
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V4_gfx10 = 9491
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V4_nsa_gfx10 = 9492
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V5_nsa_gfx10 = 9493
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V6_nsa_gfx10 = 9494
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V7_nsa_gfx10 = 9495
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V1_V8 = 9496
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V8_gfx10 = 9497
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V1_V8_nsa_gfx10 = 9498
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V10_nsa_gfx10 = 9499
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V2_V16 = 9500
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V16_gfx10 = 9501
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V2_V3 = 9502
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V3_gfx10 = 9503
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V3_nsa_gfx10 = 9504
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V2_V4 = 9505
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V4_gfx10 = 9506
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V4_nsa_gfx10 = 9507
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V5_nsa_gfx10 = 9508
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V6_nsa_gfx10 = 9509
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V7_nsa_gfx10 = 9510
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V2_V8 = 9511
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V8_gfx10 = 9512
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V2_V8_nsa_gfx10 = 9513
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V10_nsa_gfx10 = 9514
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V3_V16 = 9515
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V16_gfx10 = 9516
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V3_V3 = 9517
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V3_gfx10 = 9518
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V3_nsa_gfx10 = 9519
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V3_V4 = 9520
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V4_gfx10 = 9521
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V4_nsa_gfx10 = 9522
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V5_nsa_gfx10 = 9523
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V6_nsa_gfx10 = 9524
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V7_nsa_gfx10 = 9525
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V3_V8 = 9526
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V8_gfx10 = 9527
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V3_V8_nsa_gfx10 = 9528
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V10_nsa_gfx10 = 9529
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V4_V16 = 9530
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V16_gfx10 = 9531
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V4_V3 = 9532
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V3_gfx10 = 9533
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V3_nsa_gfx10 = 9534
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V4_V4 = 9535
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V4_gfx10 = 9536
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V4_nsa_gfx10 = 9537
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V5_nsa_gfx10 = 9538
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V6_nsa_gfx10 = 9539
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V7_nsa_gfx10 = 9540
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V4_V8 = 9541
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V8_gfx10 = 9542
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V4_V8_nsa_gfx10 = 9543
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V10_nsa_gfx10 = 9544
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V5_V16 = 9545
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V16_gfx10 = 9546
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V5_V3 = 9547
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V3_gfx10 = 9548
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V3_nsa_gfx10 = 9549
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V5_V4 = 9550
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V4_gfx10 = 9551
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V4_nsa_gfx10 = 9552
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V5_nsa_gfx10 = 9553
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V6_nsa_gfx10 = 9554
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V7_nsa_gfx10 = 9555
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_D_V5_V8 = 9556
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V8_gfx10 = 9557
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_D_V5_V8_nsa_gfx10 = 9558
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V1_V3 = 9559
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx10 = 9560
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V3_nsa_gfx10 = 9561
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V1_V4 = 9562
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx10 = 9563
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V4_nsa_gfx10 = 9564
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V5_nsa_gfx10 = 9565
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V1_V8 = 9566
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V1_V8_gfx10 = 9567
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V2_V3 = 9568
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx10 = 9569
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V3_nsa_gfx10 = 9570
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V2_V4 = 9571
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx10 = 9572
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V4_nsa_gfx10 = 9573
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V5_nsa_gfx10 = 9574
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V2_V8 = 9575
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V2_V8_gfx10 = 9576
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V3_V3 = 9577
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx10 = 9578
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V3_nsa_gfx10 = 9579
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V3_V4 = 9580
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx10 = 9581
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V4_nsa_gfx10 = 9582
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V5_nsa_gfx10 = 9583
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V3_V8 = 9584
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V3_V8_gfx10 = 9585
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V4_V3 = 9586
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx10 = 9587
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V3_nsa_gfx10 = 9588
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V4_V4 = 9589
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx10 = 9590
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V4_nsa_gfx10 = 9591
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V5_nsa_gfx10 = 9592
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V4_V8 = 9593
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V4_V8_gfx10 = 9594
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V5_V3 = 9595
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx10 = 9596
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V3_nsa_gfx10 = 9597
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V5_V4 = 9598
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx10 = 9599
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V4_nsa_gfx10 = 9600
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V5_nsa_gfx10 = 9601
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_O_V5_V8 = 9602
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_O_V5_V8_gfx10 = 9603
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V1_V2 = 9604
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V2_gfx10 = 9605
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V2_nsa_gfx10 = 9606
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V1_V3 = 9607
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V3_gfx10 = 9608
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V3_nsa_gfx10 = 9609
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V1_V4 = 9610
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V4_gfx10 = 9611
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V1_V4_nsa_gfx10 = 9612
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V2_V2 = 9613
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V2_gfx10 = 9614
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V2_nsa_gfx10 = 9615
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V2_V3 = 9616
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V3_gfx10 = 9617
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V3_nsa_gfx10 = 9618
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V2_V4 = 9619
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V4_gfx10 = 9620
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V2_V4_nsa_gfx10 = 9621
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V3_V2 = 9622
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V2_gfx10 = 9623
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V2_nsa_gfx10 = 9624
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V3_V3 = 9625
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V3_gfx10 = 9626
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V3_nsa_gfx10 = 9627
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V3_V4 = 9628
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V4_gfx10 = 9629
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V3_V4_nsa_gfx10 = 9630
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V4_V2 = 9631
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V2_gfx10 = 9632
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V2_nsa_gfx10 = 9633
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V4_V3 = 9634
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V3_gfx10 = 9635
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V3_nsa_gfx10 = 9636
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V4_V4 = 9637
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V4_gfx10 = 9638
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V4_V4_nsa_gfx10 = 9639
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V5_V2 = 9640
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V2_gfx10 = 9641
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V2_nsa_gfx10 = 9642
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V5_V3 = 9643
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V3_gfx10 = 9644
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V3_nsa_gfx10 = 9645
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_LZ_V5_V4 = 9646
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V4_gfx10 = 9647
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_LZ_V5_V4_nsa_gfx10 = 9648
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V1_V3 = 9649
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V3_gfx10 = 9650
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V3_nsa_gfx10 = 9651
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V1_V4 = 9652
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V4_gfx10 = 9653
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V4_nsa_gfx10 = 9654
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V5_nsa_gfx10 = 9655
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V6_nsa_gfx10 = 9656
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V1_V8 = 9657
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V1_V8_gfx10 = 9658
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V2_V3 = 9659
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V3_gfx10 = 9660
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V3_nsa_gfx10 = 9661
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V2_V4 = 9662
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V4_gfx10 = 9663
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V4_nsa_gfx10 = 9664
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V5_nsa_gfx10 = 9665
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V6_nsa_gfx10 = 9666
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V2_V8 = 9667
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V2_V8_gfx10 = 9668
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V3_V3 = 9669
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V3_gfx10 = 9670
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V3_nsa_gfx10 = 9671
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V3_V4 = 9672
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V4_gfx10 = 9673
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V4_nsa_gfx10 = 9674
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V5_nsa_gfx10 = 9675
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V6_nsa_gfx10 = 9676
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V3_V8 = 9677
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V3_V8_gfx10 = 9678
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V4_V3 = 9679
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V3_gfx10 = 9680
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V3_nsa_gfx10 = 9681
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V4_V4 = 9682
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V4_gfx10 = 9683
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V4_nsa_gfx10 = 9684
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V5_nsa_gfx10 = 9685
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V6_nsa_gfx10 = 9686
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V4_V8 = 9687
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V4_V8_gfx10 = 9688
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V5_V3 = 9689
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V3_gfx10 = 9690
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V3_nsa_gfx10 = 9691
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V5_V4 = 9692
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V4_gfx10 = 9693
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V4_nsa_gfx10 = 9694
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V5_nsa_gfx10 = 9695
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V6_nsa_gfx10 = 9696
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_O_V5_V8 = 9697
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_O_V5_V8_gfx10 = 9698
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V1_V2 = 9699
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V2_gfx10 = 9700
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V2_nsa_gfx10 = 9701
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V1_V3 = 9702
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V3_gfx10 = 9703
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V3_nsa_gfx10 = 9704
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V1_V4 = 9705
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V4_gfx10 = 9706
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V4_nsa_gfx10 = 9707
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V5_nsa_gfx10 = 9708
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V1_V8 = 9709
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V1_V8_gfx10 = 9710
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V2_V2 = 9711
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V2_gfx10 = 9712
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V2_nsa_gfx10 = 9713
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V2_V3 = 9714
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V3_gfx10 = 9715
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V3_nsa_gfx10 = 9716
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V2_V4 = 9717
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V4_gfx10 = 9718
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V4_nsa_gfx10 = 9719
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V5_nsa_gfx10 = 9720
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V2_V8 = 9721
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V2_V8_gfx10 = 9722
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V3_V2 = 9723
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V2_gfx10 = 9724
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V2_nsa_gfx10 = 9725
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V3_V3 = 9726
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V3_gfx10 = 9727
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V3_nsa_gfx10 = 9728
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V3_V4 = 9729
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V4_gfx10 = 9730
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V4_nsa_gfx10 = 9731
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V5_nsa_gfx10 = 9732
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V3_V8 = 9733
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V3_V8_gfx10 = 9734
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V4_V2 = 9735
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V2_gfx10 = 9736
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V2_nsa_gfx10 = 9737
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V4_V3 = 9738
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V3_gfx10 = 9739
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V3_nsa_gfx10 = 9740
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V4_V4 = 9741
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V4_gfx10 = 9742
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V4_nsa_gfx10 = 9743
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V5_nsa_gfx10 = 9744
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V4_V8 = 9745
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V4_V8_gfx10 = 9746
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V5_V2 = 9747
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V2_gfx10 = 9748
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V2_nsa_gfx10 = 9749
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V5_V3 = 9750
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V3_gfx10 = 9751
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V3_nsa_gfx10 = 9752
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V5_V4 = 9753
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V4_gfx10 = 9754
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V4_nsa_gfx10 = 9755
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V5_nsa_gfx10 = 9756
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_L_V5_V8 = 9757
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_L_V5_V8_gfx10 = 9758
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V1_V3 = 9759
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V3_gfx10 = 9760
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V3_nsa_gfx10 = 9761
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V1_V4 = 9762
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V4_gfx10 = 9763
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V4_nsa_gfx10 = 9764
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V5_nsa_gfx10 = 9765
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V1_V8 = 9766
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V1_V8_gfx10 = 9767
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V2_V3 = 9768
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V3_gfx10 = 9769
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V3_nsa_gfx10 = 9770
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V2_V4 = 9771
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V4_gfx10 = 9772
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V4_nsa_gfx10 = 9773
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V5_nsa_gfx10 = 9774
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V2_V8 = 9775
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V2_V8_gfx10 = 9776
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V3_V3 = 9777
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V3_gfx10 = 9778
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V3_nsa_gfx10 = 9779
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V3_V4 = 9780
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V4_gfx10 = 9781
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V4_nsa_gfx10 = 9782
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V5_nsa_gfx10 = 9783
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V3_V8 = 9784
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V3_V8_gfx10 = 9785
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V4_V3 = 9786
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V3_gfx10 = 9787
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V3_nsa_gfx10 = 9788
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V4_V4 = 9789
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V4_gfx10 = 9790
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V4_nsa_gfx10 = 9791
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V5_nsa_gfx10 = 9792
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V4_V8 = 9793
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V4_V8_gfx10 = 9794
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V5_V3 = 9795
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V3_gfx10 = 9796
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V3_nsa_gfx10 = 9797
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V5_V4 = 9798
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V4_gfx10 = 9799
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V4_nsa_gfx10 = 9800
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V5_nsa_gfx10 = 9801
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_O_V5_V8 = 9802
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_O_V5_V8_gfx10 = 9803
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V1_V2 = 9804
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V2_gfx10 = 9805
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V2_nsa_gfx10 = 9806
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V1_V3 = 9807
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V3_gfx10 = 9808
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V3_nsa_gfx10 = 9809
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V1_V4 = 9810
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V4_gfx10 = 9811
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V1_V4_nsa_gfx10 = 9812
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V2_V2 = 9813
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V2_gfx10 = 9814
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V2_nsa_gfx10 = 9815
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V2_V3 = 9816
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V3_gfx10 = 9817
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V3_nsa_gfx10 = 9818
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V2_V4 = 9819
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V4_gfx10 = 9820
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V2_V4_nsa_gfx10 = 9821
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V3_V2 = 9822
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V2_gfx10 = 9823
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V2_nsa_gfx10 = 9824
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V3_V3 = 9825
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V3_gfx10 = 9826
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V3_nsa_gfx10 = 9827
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V3_V4 = 9828
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V4_gfx10 = 9829
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V3_V4_nsa_gfx10 = 9830
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V4_V2 = 9831
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V2_gfx10 = 9832
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V2_nsa_gfx10 = 9833
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V4_V3 = 9834
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V3_gfx10 = 9835
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V3_nsa_gfx10 = 9836
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V4_V4 = 9837
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V4_gfx10 = 9838
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V4_V4_nsa_gfx10 = 9839
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V5_V2 = 9840
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V2_gfx10 = 9841
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V2_nsa_gfx10 = 9842
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V5_V3 = 9843
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V3_gfx10 = 9844
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V3_nsa_gfx10 = 9845
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_C_V5_V4 = 9846
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V4_gfx10 = 9847
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_C_V5_V4_nsa_gfx10 = 9848
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V11_nsa_gfx10 = 9849
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V1_V16 = 9850
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V16_gfx10 = 9851
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V1_V3 = 9852
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V3_gfx10 = 9853
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V3_nsa_gfx10 = 9854
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V1_V4 = 9855
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V4_gfx10 = 9856
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V4_nsa_gfx10 = 9857
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V5_nsa_gfx10 = 9858
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V6_nsa_gfx10 = 9859
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V1_V8 = 9860
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V8_gfx10 = 9861
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V8_nsa_gfx10 = 9862
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V1_V9_nsa_gfx10 = 9863
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V11_nsa_gfx10 = 9864
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V2_V16 = 9865
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V16_gfx10 = 9866
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V2_V3 = 9867
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V3_gfx10 = 9868
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V3_nsa_gfx10 = 9869
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V2_V4 = 9870
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V4_gfx10 = 9871
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V4_nsa_gfx10 = 9872
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V5_nsa_gfx10 = 9873
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V6_nsa_gfx10 = 9874
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V2_V8 = 9875
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V8_gfx10 = 9876
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V8_nsa_gfx10 = 9877
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V2_V9_nsa_gfx10 = 9878
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V11_nsa_gfx10 = 9879
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V3_V16 = 9880
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V16_gfx10 = 9881
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V3_V3 = 9882
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V3_gfx10 = 9883
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V3_nsa_gfx10 = 9884
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V3_V4 = 9885
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V4_gfx10 = 9886
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V4_nsa_gfx10 = 9887
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V5_nsa_gfx10 = 9888
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V6_nsa_gfx10 = 9889
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V3_V8 = 9890
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V8_gfx10 = 9891
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V8_nsa_gfx10 = 9892
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V3_V9_nsa_gfx10 = 9893
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V11_nsa_gfx10 = 9894
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V4_V16 = 9895
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V16_gfx10 = 9896
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V4_V3 = 9897
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V3_gfx10 = 9898
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V3_nsa_gfx10 = 9899
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V4_V4 = 9900
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V4_gfx10 = 9901
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V4_nsa_gfx10 = 9902
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V5_nsa_gfx10 = 9903
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V6_nsa_gfx10 = 9904
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V4_V8 = 9905
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V8_gfx10 = 9906
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V8_nsa_gfx10 = 9907
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V4_V9_nsa_gfx10 = 9908
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V11_nsa_gfx10 = 9909
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V5_V16 = 9910
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V16_gfx10 = 9911
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V5_V3 = 9912
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V3_gfx10 = 9913
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V3_nsa_gfx10 = 9914
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V5_V4 = 9915
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V4_gfx10 = 9916
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V4_nsa_gfx10 = 9917
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V5_nsa_gfx10 = 9918
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V6_nsa_gfx10 = 9919
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_O_V5_V8 = 9920
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V8_gfx10 = 9921
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V8_nsa_gfx10 = 9922
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_O_V5_V9_nsa_gfx10 = 9923
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V10_nsa_gfx10 = 9924
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V1_V16 = 9925
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V16_gfx10 = 9926
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V1_V2 = 9927
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V2_gfx10 = 9928
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V2_nsa_gfx10 = 9929
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V1_V3 = 9930
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V3_gfx10 = 9931
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V3_nsa_gfx10 = 9932
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V1_V4 = 9933
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V4_gfx10 = 9934
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V4_nsa_gfx10 = 9935
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V5_nsa_gfx10 = 9936
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V7_nsa_gfx10 = 9937
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V1_V8 = 9938
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V8_gfx10 = 9939
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V1_V8_nsa_gfx10 = 9940
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V10_nsa_gfx10 = 9941
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V2_V16 = 9942
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V16_gfx10 = 9943
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V2_V2 = 9944
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V2_gfx10 = 9945
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V2_nsa_gfx10 = 9946
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V2_V3 = 9947
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V3_gfx10 = 9948
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V3_nsa_gfx10 = 9949
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V2_V4 = 9950
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V4_gfx10 = 9951
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V4_nsa_gfx10 = 9952
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V5_nsa_gfx10 = 9953
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V7_nsa_gfx10 = 9954
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V2_V8 = 9955
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V8_gfx10 = 9956
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V2_V8_nsa_gfx10 = 9957
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V10_nsa_gfx10 = 9958
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V3_V16 = 9959
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V16_gfx10 = 9960
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V3_V2 = 9961
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V2_gfx10 = 9962
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V2_nsa_gfx10 = 9963
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V3_V3 = 9964
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V3_gfx10 = 9965
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V3_nsa_gfx10 = 9966
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V3_V4 = 9967
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V4_gfx10 = 9968
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V4_nsa_gfx10 = 9969
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V5_nsa_gfx10 = 9970
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V7_nsa_gfx10 = 9971
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V3_V8 = 9972
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V8_gfx10 = 9973
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V3_V8_nsa_gfx10 = 9974
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V10_nsa_gfx10 = 9975
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V4_V16 = 9976
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V16_gfx10 = 9977
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V4_V2 = 9978
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V2_gfx10 = 9979
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V2_nsa_gfx10 = 9980
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V4_V3 = 9981
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V3_gfx10 = 9982
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V3_nsa_gfx10 = 9983
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V4_V4 = 9984
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V4_gfx10 = 9985
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V4_nsa_gfx10 = 9986
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V5_nsa_gfx10 = 9987
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V7_nsa_gfx10 = 9988
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V4_V8 = 9989
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V8_gfx10 = 9990
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V4_V8_nsa_gfx10 = 9991
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V10_nsa_gfx10 = 9992
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V5_V16 = 9993
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V16_gfx10 = 9994
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V5_V2 = 9995
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V2_gfx10 = 9996
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V2_nsa_gfx10 = 9997
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V5_V3 = 9998
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V3_gfx10 = 9999
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V3_nsa_gfx10 = 10000
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V5_V4 = 10001
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V4_gfx10 = 10002
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V4_nsa_gfx10 = 10003
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V5_nsa_gfx10 = 10004
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V7_nsa_gfx10 = 10005
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_CL_V5_V8 = 10006
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V8_gfx10 = 10007
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_CL_V5_V8_nsa_gfx10 = 10008
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V10_nsa_gfx10 = 10009
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V1_V16 = 10010
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V16_gfx10 = 10011
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V1_V3 = 10012
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V3_gfx10 = 10013
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V3_nsa_gfx10 = 10014
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V1_V4 = 10015
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V4_gfx10 = 10016
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V4_nsa_gfx10 = 10017
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V5_nsa_gfx10 = 10018
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V6_nsa_gfx10 = 10019
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V7_nsa_gfx10 = 10020
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V1_V8 = 10021
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V8_gfx10 = 10022
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V1_V8_nsa_gfx10 = 10023
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V10_nsa_gfx10 = 10024
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V2_V16 = 10025
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V16_gfx10 = 10026
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V2_V3 = 10027
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V3_gfx10 = 10028
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V3_nsa_gfx10 = 10029
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V2_V4 = 10030
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V4_gfx10 = 10031
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V4_nsa_gfx10 = 10032
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V5_nsa_gfx10 = 10033
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V6_nsa_gfx10 = 10034
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V7_nsa_gfx10 = 10035
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V2_V8 = 10036
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V8_gfx10 = 10037
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V2_V8_nsa_gfx10 = 10038
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V10_nsa_gfx10 = 10039
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V3_V16 = 10040
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V16_gfx10 = 10041
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V3_V3 = 10042
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V3_gfx10 = 10043
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V3_nsa_gfx10 = 10044
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V3_V4 = 10045
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V4_gfx10 = 10046
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V4_nsa_gfx10 = 10047
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V5_nsa_gfx10 = 10048
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V6_nsa_gfx10 = 10049
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V7_nsa_gfx10 = 10050
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V3_V8 = 10051
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V8_gfx10 = 10052
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V3_V8_nsa_gfx10 = 10053
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V10_nsa_gfx10 = 10054
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V4_V16 = 10055
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V16_gfx10 = 10056
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V4_V3 = 10057
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V3_gfx10 = 10058
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V3_nsa_gfx10 = 10059
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V4_V4 = 10060
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V4_gfx10 = 10061
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V4_nsa_gfx10 = 10062
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V5_nsa_gfx10 = 10063
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V6_nsa_gfx10 = 10064
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V7_nsa_gfx10 = 10065
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V4_V8 = 10066
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V8_gfx10 = 10067
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V4_V8_nsa_gfx10 = 10068
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V10_nsa_gfx10 = 10069
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V5_V16 = 10070
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V16_gfx10 = 10071
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V5_V3 = 10072
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V3_gfx10 = 10073
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V3_nsa_gfx10 = 10074
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V5_V4 = 10075
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V4_gfx10 = 10076
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V4_nsa_gfx10 = 10077
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V5_nsa_gfx10 = 10078
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V6_nsa_gfx10 = 10079
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V7_nsa_gfx10 = 10080
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_O_V5_V8 = 10081
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V8_gfx10 = 10082
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_O_V5_V8_nsa_gfx10 = 10083
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V1_V16 = 10084
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V16_gfx10 = 10085
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V1_V2 = 10086
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V2_gfx10 = 10087
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V2_nsa_gfx10 = 10088
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V1_V3 = 10089
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V3_gfx10 = 10090
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V3_nsa_gfx10 = 10091
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V1_V4 = 10092
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V4_gfx10 = 10093
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V4_nsa_gfx10 = 10094
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V5_nsa_gfx10 = 10095
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V6_nsa_gfx10 = 10096
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V7_nsa_gfx10 = 10097
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V1_V8 = 10098
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V8_gfx10 = 10099
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V1_V9_nsa_gfx10 = 10100
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V2_V16 = 10101
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V16_gfx10 = 10102
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V2_V2 = 10103
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V2_gfx10 = 10104
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V2_nsa_gfx10 = 10105
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V2_V3 = 10106
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V3_gfx10 = 10107
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V3_nsa_gfx10 = 10108
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V2_V4 = 10109
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V4_gfx10 = 10110
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V4_nsa_gfx10 = 10111
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V5_nsa_gfx10 = 10112
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V6_nsa_gfx10 = 10113
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V7_nsa_gfx10 = 10114
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V2_V8 = 10115
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V8_gfx10 = 10116
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V2_V9_nsa_gfx10 = 10117
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V3_V16 = 10118
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V16_gfx10 = 10119
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V3_V2 = 10120
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V2_gfx10 = 10121
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V2_nsa_gfx10 = 10122
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V3_V3 = 10123
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V3_gfx10 = 10124
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V3_nsa_gfx10 = 10125
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V3_V4 = 10126
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V4_gfx10 = 10127
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V4_nsa_gfx10 = 10128
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V5_nsa_gfx10 = 10129
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V6_nsa_gfx10 = 10130
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V7_nsa_gfx10 = 10131
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V3_V8 = 10132
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V8_gfx10 = 10133
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V3_V9_nsa_gfx10 = 10134
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V4_V16 = 10135
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V16_gfx10 = 10136
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V4_V2 = 10137
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V2_gfx10 = 10138
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V2_nsa_gfx10 = 10139
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V4_V3 = 10140
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V3_gfx10 = 10141
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V3_nsa_gfx10 = 10142
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V4_V4 = 10143
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V4_gfx10 = 10144
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V4_nsa_gfx10 = 10145
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V5_nsa_gfx10 = 10146
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V6_nsa_gfx10 = 10147
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V7_nsa_gfx10 = 10148
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V4_V8 = 10149
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V8_gfx10 = 10150
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V4_V9_nsa_gfx10 = 10151
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V5_V16 = 10152
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V16_gfx10 = 10153
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V5_V2 = 10154
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V2_gfx10 = 10155
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V2_nsa_gfx10 = 10156
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V5_V3 = 10157
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V3_gfx10 = 10158
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V3_nsa_gfx10 = 10159
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V5_V4 = 10160
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V4_gfx10 = 10161
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V4_nsa_gfx10 = 10162
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V5_nsa_gfx10 = 10163
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V6_nsa_gfx10 = 10164
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V7_nsa_gfx10 = 10165
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_D_V5_V8 = 10166
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V8_gfx10 = 10167
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_D_V5_V9_nsa_gfx10 = 10168
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V1_V2 = 10169
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V2_gfx10 = 10170
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V2_nsa_gfx10 = 10171
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V1_V3 = 10172
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V3_gfx10 = 10173
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V3_nsa_gfx10 = 10174
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V1_V4 = 10175
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V4_gfx10 = 10176
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V1_V4_nsa_gfx10 = 10177
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V2_V2 = 10178
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V2_gfx10 = 10179
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V2_nsa_gfx10 = 10180
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V2_V3 = 10181
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V3_gfx10 = 10182
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V3_nsa_gfx10 = 10183
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V2_V4 = 10184
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V4_gfx10 = 10185
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V2_V4_nsa_gfx10 = 10186
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V3_V2 = 10187
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V2_gfx10 = 10188
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V2_nsa_gfx10 = 10189
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V3_V3 = 10190
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V3_gfx10 = 10191
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V3_nsa_gfx10 = 10192
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V3_V4 = 10193
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V4_gfx10 = 10194
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V3_V4_nsa_gfx10 = 10195
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V4_V2 = 10196
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V2_gfx10 = 10197
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V2_nsa_gfx10 = 10198
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V4_V3 = 10199
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V3_gfx10 = 10200
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V3_nsa_gfx10 = 10201
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V4_V4 = 10202
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V4_gfx10 = 10203
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V4_V4_nsa_gfx10 = 10204
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V5_V2 = 10205
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V2_gfx10 = 10206
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V2_nsa_gfx10 = 10207
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V5_V3 = 10208
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V3_gfx10 = 10209
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V3_nsa_gfx10 = 10210
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_O_V5_V4 = 10211
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V4_gfx10 = 10212
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_O_V5_V4_nsa_gfx10 = 10213
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V1_V1 = 10214
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V1_gfx10 = 10215
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V1_V2 = 10216
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V2_gfx10 = 10217
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V2_nsa_gfx10 = 10218
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V1_V3 = 10219
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V3_gfx10 = 10220
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V3_nsa_gfx10 = 10221
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V1_V4 = 10222
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V1_V4_gfx10 = 10223
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V2_V1 = 10224
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V1_gfx10 = 10225
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V2_V2 = 10226
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V2_gfx10 = 10227
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V2_nsa_gfx10 = 10228
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V2_V3 = 10229
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V3_gfx10 = 10230
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V3_nsa_gfx10 = 10231
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V2_V4 = 10232
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V2_V4_gfx10 = 10233
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V3_V1 = 10234
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V1_gfx10 = 10235
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V3_V2 = 10236
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V2_gfx10 = 10237
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V2_nsa_gfx10 = 10238
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V3_V3 = 10239
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V3_gfx10 = 10240
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V3_nsa_gfx10 = 10241
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V3_V4 = 10242
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V3_V4_gfx10 = 10243
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V4_V1 = 10244
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V1_gfx10 = 10245
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V4_V2 = 10246
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V2_gfx10 = 10247
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V2_nsa_gfx10 = 10248
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V4_V3 = 10249
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V3_gfx10 = 10250
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V3_nsa_gfx10 = 10251
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V4_V4 = 10252
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V4_V4_gfx10 = 10253
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V5_V1 = 10254
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V1_gfx10 = 10255
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V5_V2 = 10256
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V2_gfx10 = 10257
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V2_nsa_gfx10 = 10258
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V5_V3 = 10259
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V3_gfx10 = 10260
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V3_nsa_gfx10 = 10261
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_LZ_V5_V4 = 10262
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_LZ_V5_V4_gfx10 = 10263
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V1_V2 = 10264
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V2_gfx10 = 10265
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V2_nsa_gfx10 = 10266
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V1_V3 = 10267
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V3_gfx10 = 10268
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V3_nsa_gfx10 = 10269
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V1_V4 = 10270
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V4_gfx10 = 10271
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V4_nsa_gfx10 = 10272
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V5_nsa_gfx10 = 10273
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V1_V8 = 10274
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V1_V8_gfx10 = 10275
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V2_V2 = 10276
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V2_gfx10 = 10277
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V2_nsa_gfx10 = 10278
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V2_V3 = 10279
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V3_gfx10 = 10280
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V3_nsa_gfx10 = 10281
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V2_V4 = 10282
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V4_gfx10 = 10283
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V4_nsa_gfx10 = 10284
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V5_nsa_gfx10 = 10285
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V2_V8 = 10286
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V2_V8_gfx10 = 10287
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V3_V2 = 10288
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V2_gfx10 = 10289
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V2_nsa_gfx10 = 10290
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V3_V3 = 10291
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V3_gfx10 = 10292
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V3_nsa_gfx10 = 10293
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V3_V4 = 10294
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V4_gfx10 = 10295
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V4_nsa_gfx10 = 10296
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V5_nsa_gfx10 = 10297
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V3_V8 = 10298
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V3_V8_gfx10 = 10299
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V4_V2 = 10300
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V2_gfx10 = 10301
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V2_nsa_gfx10 = 10302
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V4_V3 = 10303
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V3_gfx10 = 10304
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V3_nsa_gfx10 = 10305
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V4_V4 = 10306
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V4_gfx10 = 10307
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V4_nsa_gfx10 = 10308
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V5_nsa_gfx10 = 10309
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V4_V8 = 10310
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V4_V8_gfx10 = 10311
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V5_V2 = 10312
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V2_gfx10 = 10313
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V2_nsa_gfx10 = 10314
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V5_V3 = 10315
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V3_gfx10 = 10316
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V3_nsa_gfx10 = 10317
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V5_V4 = 10318
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V4_gfx10 = 10319
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V4_nsa_gfx10 = 10320
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V5_nsa_gfx10 = 10321
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_O_V5_V8 = 10322
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_O_V5_V8_gfx10 = 10323
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V1_V1 = 10324
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V1_gfx10 = 10325
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V1_V2 = 10326
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V2_gfx10 = 10327
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V2_nsa_gfx10 = 10328
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V1_V3 = 10329
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V3_gfx10 = 10330
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V3_nsa_gfx10 = 10331
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V1_V4 = 10332
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V4_gfx10 = 10333
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V1_V4_nsa_gfx10 = 10334
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V2_V1 = 10335
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V1_gfx10 = 10336
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V2_V2 = 10337
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V2_gfx10 = 10338
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V2_nsa_gfx10 = 10339
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V2_V3 = 10340
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V3_gfx10 = 10341
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V3_nsa_gfx10 = 10342
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V2_V4 = 10343
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V4_gfx10 = 10344
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V2_V4_nsa_gfx10 = 10345
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V3_V1 = 10346
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V1_gfx10 = 10347
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V3_V2 = 10348
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V2_gfx10 = 10349
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V2_nsa_gfx10 = 10350
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V3_V3 = 10351
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V3_gfx10 = 10352
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V3_nsa_gfx10 = 10353
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V3_V4 = 10354
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V4_gfx10 = 10355
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V3_V4_nsa_gfx10 = 10356
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V4_V1 = 10357
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V1_gfx10 = 10358
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V4_V2 = 10359
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V2_gfx10 = 10360
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V2_nsa_gfx10 = 10361
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V4_V3 = 10362
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V3_gfx10 = 10363
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V3_nsa_gfx10 = 10364
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V4_V4 = 10365
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V4_gfx10 = 10366
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V4_V4_nsa_gfx10 = 10367
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V5_V1 = 10368
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V1_gfx10 = 10369
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V5_V2 = 10370
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V2_gfx10 = 10371
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V2_nsa_gfx10 = 10372
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V5_V3 = 10373
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V3_gfx10 = 10374
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V3_nsa_gfx10 = 10375
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_L_V5_V4 = 10376
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V4_gfx10 = 10377
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_L_V5_V4_nsa_gfx10 = 10378
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V1_V2 = 10379
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V2_gfx10 = 10380
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V2_nsa_gfx10 = 10381
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V1_V3 = 10382
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V3_gfx10 = 10383
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V3_nsa_gfx10 = 10384
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V1_V4 = 10385
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V4_gfx10 = 10386
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V1_V4_nsa_gfx10 = 10387
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V2_V2 = 10388
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V2_gfx10 = 10389
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V2_nsa_gfx10 = 10390
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V2_V3 = 10391
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V3_gfx10 = 10392
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V3_nsa_gfx10 = 10393
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V2_V4 = 10394
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V4_gfx10 = 10395
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V2_V4_nsa_gfx10 = 10396
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V3_V2 = 10397
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V2_gfx10 = 10398
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V2_nsa_gfx10 = 10399
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V3_V3 = 10400
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V3_gfx10 = 10401
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V3_nsa_gfx10 = 10402
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V3_V4 = 10403
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V4_gfx10 = 10404
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V3_V4_nsa_gfx10 = 10405
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V4_V2 = 10406
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V2_gfx10 = 10407
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V2_nsa_gfx10 = 10408
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V4_V3 = 10409
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V3_gfx10 = 10410
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V3_nsa_gfx10 = 10411
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V4_V4 = 10412
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V4_gfx10 = 10413
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V4_V4_nsa_gfx10 = 10414
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V5_V2 = 10415
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V2_gfx10 = 10416
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V2_nsa_gfx10 = 10417
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V5_V3 = 10418
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V3_gfx10 = 10419
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V3_nsa_gfx10 = 10420
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_O_V5_V4 = 10421
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V4_gfx10 = 10422
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_O_V5_V4_nsa_gfx10 = 10423
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V1_V1 = 10424
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V1_gfx10 = 10425
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V1_V2 = 10426
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V2_gfx10 = 10427
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V2_nsa_gfx10 = 10428
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V1_V3 = 10429
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V3_gfx10 = 10430
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V3_nsa_gfx10 = 10431
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V1_V4 = 10432
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V1_V4_gfx10 = 10433
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V2_V1 = 10434
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V1_gfx10 = 10435
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V2_V2 = 10436
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V2_gfx10 = 10437
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V2_nsa_gfx10 = 10438
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V2_V3 = 10439
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V3_gfx10 = 10440
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V3_nsa_gfx10 = 10441
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V2_V4 = 10442
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V2_V4_gfx10 = 10443
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V3_V1 = 10444
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V1_gfx10 = 10445
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V3_V2 = 10446
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V2_gfx10 = 10447
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V2_nsa_gfx10 = 10448
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V3_V3 = 10449
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V3_gfx10 = 10450
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V3_nsa_gfx10 = 10451
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V3_V4 = 10452
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V3_V4_gfx10 = 10453
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V4_V1 = 10454
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V1_gfx10 = 10455
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V4_V2 = 10456
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V2_gfx10 = 10457
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V2_nsa_gfx10 = 10458
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V4_V3 = 10459
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V3_gfx10 = 10460
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V3_nsa_gfx10 = 10461
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V4_V4 = 10462
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V4_V4_gfx10 = 10463
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V5_V1 = 10464
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V1_gfx10 = 10465
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V5_V2 = 10466
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V2_gfx10 = 10467
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V2_nsa_gfx10 = 10468
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V5_V3 = 10469
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V3_gfx10 = 10470
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V3_nsa_gfx10 = 10471
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_SAMPLE_V5_V4 = 10472
    CEFBS_isGFX10Plus, // IMAGE_SAMPLE_V5_V4_gfx10 = 10473
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V1_V1 = 10474
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V1_gfx10 = 10475
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V1_V2 = 10476
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V2_gfx10 = 10477
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V2_nsa_gfx10 = 10478
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V1_V3 = 10479
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V3_gfx10 = 10480
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V3_nsa_gfx10 = 10481
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V1_V4 = 10482
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V4_gfx10 = 10483
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V1_V4_nsa_gfx10 = 10484
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V2_V1 = 10485
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V1_gfx10 = 10486
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V2_V2 = 10487
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V2_gfx10 = 10488
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V2_nsa_gfx10 = 10489
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V2_V3 = 10490
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V3_gfx10 = 10491
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V3_nsa_gfx10 = 10492
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V2_V4 = 10493
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V4_gfx10 = 10494
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V2_V4_nsa_gfx10 = 10495
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V3_V1 = 10496
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V1_gfx10 = 10497
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V3_V2 = 10498
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V2_gfx10 = 10499
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V2_nsa_gfx10 = 10500
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V3_V3 = 10501
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V3_gfx10 = 10502
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V3_nsa_gfx10 = 10503
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V3_V4 = 10504
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V4_gfx10 = 10505
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V3_V4_nsa_gfx10 = 10506
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V4_V1 = 10507
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V1_gfx10 = 10508
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V4_V2 = 10509
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V2_gfx10 = 10510
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V2_nsa_gfx10 = 10511
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V4_V3 = 10512
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V3_gfx10 = 10513
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V3_nsa_gfx10 = 10514
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_PCK_V4_V4 = 10515
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V4_gfx10 = 10516
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_PCK_V4_V4_nsa_gfx10 = 10517
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V1_V1 = 10518
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V1_gfx10 = 10519
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V1_V2 = 10520
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V2_gfx10 = 10521
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V2_nsa_gfx10 = 10522
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V1_V3 = 10523
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V3_gfx10 = 10524
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V3_nsa_gfx10 = 10525
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V1_V4 = 10526
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V4_gfx10 = 10527
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V1_V4_nsa_gfx10 = 10528
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V2_V1 = 10529
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V1_gfx10 = 10530
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V2_V2 = 10531
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V2_gfx10 = 10532
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V2_nsa_gfx10 = 10533
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V2_V3 = 10534
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V3_gfx10 = 10535
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V3_nsa_gfx10 = 10536
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V2_V4 = 10537
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V4_gfx10 = 10538
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V2_V4_nsa_gfx10 = 10539
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V3_V1 = 10540
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V1_gfx10 = 10541
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V3_V2 = 10542
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V2_gfx10 = 10543
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V2_nsa_gfx10 = 10544
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V3_V3 = 10545
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V3_gfx10 = 10546
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V3_nsa_gfx10 = 10547
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V3_V4 = 10548
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V4_gfx10 = 10549
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V3_V4_nsa_gfx10 = 10550
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V4_V1 = 10551
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V1_gfx10 = 10552
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V4_V2 = 10553
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V2_gfx10 = 10554
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V2_nsa_gfx10 = 10555
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V4_V3 = 10556
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V3_gfx10 = 10557
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V3_nsa_gfx10 = 10558
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_MIP_V4_V4 = 10559
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V4_gfx10 = 10560
    CEFBS_isGFX10Plus, // IMAGE_STORE_MIP_V4_V4_nsa_gfx10 = 10561
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V1_V1 = 10562
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V1_gfx10 = 10563
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V1_V2 = 10564
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V2_gfx10 = 10565
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V2_nsa_gfx10 = 10566
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V1_V3 = 10567
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V3_gfx10 = 10568
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V3_nsa_gfx10 = 10569
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V1_V4 = 10570
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V4_gfx10 = 10571
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V1_V4_nsa_gfx10 = 10572
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V2_V1 = 10573
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V1_gfx10 = 10574
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V2_V2 = 10575
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V2_gfx10 = 10576
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V2_nsa_gfx10 = 10577
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V2_V3 = 10578
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V3_gfx10 = 10579
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V3_nsa_gfx10 = 10580
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V2_V4 = 10581
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V4_gfx10 = 10582
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V2_V4_nsa_gfx10 = 10583
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V3_V1 = 10584
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V1_gfx10 = 10585
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V3_V2 = 10586
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V2_gfx10 = 10587
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V2_nsa_gfx10 = 10588
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V3_V3 = 10589
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V3_gfx10 = 10590
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V3_nsa_gfx10 = 10591
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V3_V4 = 10592
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V4_gfx10 = 10593
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V3_V4_nsa_gfx10 = 10594
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V4_V1 = 10595
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V1_gfx10 = 10596
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V4_V2 = 10597
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V2_gfx10 = 10598
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V2_nsa_gfx10 = 10599
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V4_V3 = 10600
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V3_gfx10 = 10601
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V3_nsa_gfx10 = 10602
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_PCK_V4_V4 = 10603
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V4_gfx10 = 10604
    CEFBS_isGFX10Plus, // IMAGE_STORE_PCK_V4_V4_nsa_gfx10 = 10605
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V1_V1 = 10606
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V1_gfx10 = 10607
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V1_V2 = 10608
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V2_gfx10 = 10609
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V2_nsa_gfx10 = 10610
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V1_V3 = 10611
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V3_gfx10 = 10612
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V3_nsa_gfx10 = 10613
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V1_V4 = 10614
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V4_gfx10 = 10615
    CEFBS_isGFX10Plus, // IMAGE_STORE_V1_V4_nsa_gfx10 = 10616
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V2_V1 = 10617
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V1_gfx10 = 10618
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V2_V2 = 10619
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V2_gfx10 = 10620
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V2_nsa_gfx10 = 10621
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V2_V3 = 10622
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V3_gfx10 = 10623
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V3_nsa_gfx10 = 10624
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V2_V4 = 10625
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V4_gfx10 = 10626
    CEFBS_isGFX10Plus, // IMAGE_STORE_V2_V4_nsa_gfx10 = 10627
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V3_V1 = 10628
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V1_gfx10 = 10629
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V3_V2 = 10630
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V2_gfx10 = 10631
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V2_nsa_gfx10 = 10632
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V3_V3 = 10633
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V3_gfx10 = 10634
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V3_nsa_gfx10 = 10635
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V3_V4 = 10636
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V4_gfx10 = 10637
    CEFBS_isGFX10Plus, // IMAGE_STORE_V3_V4_nsa_gfx10 = 10638
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V4_V1 = 10639
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V1_gfx10 = 10640
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V4_V2 = 10641
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V2_gfx10 = 10642
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V2_nsa_gfx10 = 10643
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V4_V3 = 10644
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V3_gfx10 = 10645
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V3_nsa_gfx10 = 10646
    CEFBS_isGFX6GFX7GFX8GFX9, // IMAGE_STORE_V4_V4 = 10647
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V4_gfx10 = 10648
    CEFBS_isGFX10Plus, // IMAGE_STORE_V4_V4_nsa_gfx10 = 10649
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2_SADDR_gfx10 = 10650
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2_SADDR_vi = 10651
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2_gfx10 = 10652
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX2_vi = 10653
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3_SADDR_gfx10 = 10654
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3_SADDR_vi = 10655
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3_gfx10 = 10656
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX3_vi = 10657
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4_SADDR_gfx10 = 10658
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4_SADDR_vi = 10659
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4_gfx10 = 10660
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORDX4_vi = 10661
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD_SADDR_gfx10 = 10662
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD_SADDR_vi = 10663
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD_gfx10 = 10664
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_DWORD_vi = 10665
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx10 = 10666
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI_SADDR_vi = 10667
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI_gfx10 = 10668
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_HI_vi = 10669
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_SADDR_gfx10 = 10670
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_SADDR_vi = 10671
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_gfx10 = 10672
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_D16_vi = 10673
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_SADDR_gfx10 = 10674
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_SADDR_vi = 10675
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_gfx10 = 10676
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SBYTE_vi = 10677
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx10 = 10678
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI_SADDR_vi = 10679
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI_gfx10 = 10680
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_HI_vi = 10681
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_SADDR_gfx10 = 10682
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_SADDR_vi = 10683
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_gfx10 = 10684
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SHORT_D16_vi = 10685
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT_SADDR_gfx10 = 10686
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT_SADDR_vi = 10687
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT_gfx10 = 10688
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_SSHORT_vi = 10689
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx10 = 10690
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI_SADDR_vi = 10691
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI_gfx10 = 10692
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_HI_vi = 10693
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_SADDR_gfx10 = 10694
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_SADDR_vi = 10695
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_gfx10 = 10696
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_D16_vi = 10697
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_SADDR_gfx10 = 10698
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_SADDR_vi = 10699
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_gfx10 = 10700
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_UBYTE_vi = 10701
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT_SADDR_gfx10 = 10702
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT_SADDR_vi = 10703
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT_gfx10 = 10704
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_LOAD_USHORT_vi = 10705
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx10 = 10706
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI_SADDR_vi = 10707
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI_gfx10 = 10708
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_D16_HI_vi = 10709
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_SADDR_gfx10 = 10710
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_SADDR_vi = 10711
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_gfx10 = 10712
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_BYTE_vi = 10713
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2_SADDR_gfx10 = 10714
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2_SADDR_vi = 10715
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2_gfx10 = 10716
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX2_vi = 10717
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3_SADDR_gfx10 = 10718
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3_SADDR_vi = 10719
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3_gfx10 = 10720
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX3_vi = 10721
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4_SADDR_gfx10 = 10722
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4_SADDR_vi = 10723
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4_gfx10 = 10724
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORDX4_vi = 10725
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORD_SADDR_gfx10 = 10726
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORD_SADDR_vi = 10727
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_DWORD_gfx10 = 10728
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_DWORD_vi = 10729
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx10 = 10730
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI_SADDR_vi = 10731
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI_gfx10 = 10732
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_D16_HI_vi = 10733
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_SADDR_gfx10 = 10734
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_SADDR_vi = 10735
    CEFBS_isGFX10Plus_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_gfx10 = 10736
    CEFBS_isGFX8GFX9_HasFlatScratchInsts, // SCRATCH_STORE_SHORT_vi = 10737
    CEFBS_isGFX10Plus, // S_ABSDIFF_I32_gfx10 = 10738
    CEFBS_isGFX6GFX7, // S_ABSDIFF_I32_gfx6_gfx7 = 10739
    CEFBS_isGFX8GFX9, // S_ABSDIFF_I32_vi = 10740
    CEFBS_isGFX10Plus, // S_ABS_I32_gfx10 = 10741
    CEFBS_isGFX6GFX7, // S_ABS_I32_gfx6_gfx7 = 10742
    CEFBS_isGFX8GFX9, // S_ABS_I32_vi = 10743
    CEFBS_isGFX10Plus, // S_ADDC_U32_gfx10 = 10744
    CEFBS_isGFX6GFX7, // S_ADDC_U32_gfx6_gfx7 = 10745
    CEFBS_isGFX8GFX9, // S_ADDC_U32_vi = 10746
    CEFBS_isGFX10Plus, // S_ADDK_I32_gfx10 = 10747
    CEFBS_isGFX6GFX7, // S_ADDK_I32_gfx6_gfx7 = 10748
    CEFBS_isGFX8GFX9, // S_ADDK_I32_vi = 10749
    CEFBS_isGFX10Plus, // S_ADD_I32_gfx10 = 10750
    CEFBS_isGFX6GFX7, // S_ADD_I32_gfx6_gfx7 = 10751
    CEFBS_isGFX8GFX9, // S_ADD_I32_vi = 10752
    CEFBS_isGFX10Plus, // S_ADD_U32_gfx10 = 10753
    CEFBS_isGFX6GFX7, // S_ADD_U32_gfx6_gfx7 = 10754
    CEFBS_isGFX8GFX9, // S_ADD_U32_vi = 10755
    CEFBS_isGFX10Plus, // S_ANDN1_SAVEEXEC_B32_gfx10 = 10756
    CEFBS_isGFX10Plus_isGFX9Plus, // S_ANDN1_SAVEEXEC_B64_gfx10 = 10757
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_ANDN1_SAVEEXEC_B64_vi = 10758
    CEFBS_isGFX10Plus, // S_ANDN1_WREXEC_B32_gfx10 = 10759
    CEFBS_isGFX10Plus_isGFX9Plus, // S_ANDN1_WREXEC_B64_gfx10 = 10760
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_ANDN1_WREXEC_B64_vi = 10761
    CEFBS_isGFX10Plus, // S_ANDN2_B32_gfx10 = 10762
    CEFBS_isGFX6GFX7, // S_ANDN2_B32_gfx6_gfx7 = 10763
    CEFBS_isGFX8GFX9, // S_ANDN2_B32_vi = 10764
    CEFBS_isGFX10Plus, // S_ANDN2_B64_gfx10 = 10765
    CEFBS_isGFX6GFX7, // S_ANDN2_B64_gfx6_gfx7 = 10766
    CEFBS_isGFX8GFX9, // S_ANDN2_B64_vi = 10767
    CEFBS_isGFX10Plus, // S_ANDN2_SAVEEXEC_B32_gfx10 = 10768
    CEFBS_isGFX10Plus, // S_ANDN2_SAVEEXEC_B64_gfx10 = 10769
    CEFBS_isGFX6GFX7, // S_ANDN2_SAVEEXEC_B64_gfx6_gfx7 = 10770
    CEFBS_isGFX8GFX9, // S_ANDN2_SAVEEXEC_B64_vi = 10771
    CEFBS_isGFX10Plus, // S_ANDN2_WREXEC_B32_gfx10 = 10772
    CEFBS_isGFX10Plus_isGFX9Plus, // S_ANDN2_WREXEC_B64_gfx10 = 10773
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_ANDN2_WREXEC_B64_vi = 10774
    CEFBS_isGFX10Plus, // S_AND_B32_gfx10 = 10775
    CEFBS_isGFX6GFX7, // S_AND_B32_gfx6_gfx7 = 10776
    CEFBS_isGFX8GFX9, // S_AND_B32_vi = 10777
    CEFBS_isGFX10Plus, // S_AND_B64_gfx10 = 10778
    CEFBS_isGFX6GFX7, // S_AND_B64_gfx6_gfx7 = 10779
    CEFBS_isGFX8GFX9, // S_AND_B64_vi = 10780
    CEFBS_isGFX10Plus, // S_AND_SAVEEXEC_B32_gfx10 = 10781
    CEFBS_isGFX10Plus, // S_AND_SAVEEXEC_B64_gfx10 = 10782
    CEFBS_isGFX6GFX7, // S_AND_SAVEEXEC_B64_gfx6_gfx7 = 10783
    CEFBS_isGFX8GFX9, // S_AND_SAVEEXEC_B64_vi = 10784
    CEFBS_isGFX10Plus, // S_ASHR_I32_gfx10 = 10785
    CEFBS_isGFX6GFX7, // S_ASHR_I32_gfx6_gfx7 = 10786
    CEFBS_isGFX8GFX9, // S_ASHR_I32_vi = 10787
    CEFBS_isGFX10Plus, // S_ASHR_I64_gfx10 = 10788
    CEFBS_isGFX6GFX7, // S_ASHR_I64_gfx6_gfx7 = 10789
    CEFBS_isGFX8GFX9, // S_ASHR_I64_vi = 10790
    CEFBS_isGFX10Plus_isGFX8Plus, // S_ATC_PROBE_BUFFER_IMM_gfx10 = 10791
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_ATC_PROBE_BUFFER_IMM_vi = 10792
    CEFBS_isGFX10Plus_isGFX8Plus, // S_ATC_PROBE_BUFFER_SGPR_gfx10 = 10793
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_ATC_PROBE_BUFFER_SGPR_vi = 10794
    CEFBS_isGFX10Plus_isGFX8Plus, // S_ATC_PROBE_IMM_gfx10 = 10795
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_ATC_PROBE_IMM_vi = 10796
    CEFBS_isGFX10Plus_isGFX8Plus, // S_ATC_PROBE_SGPR_gfx10 = 10797
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_ATC_PROBE_SGPR_vi = 10798
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_IMM_RTN_gfx10 = 10799
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_IMM_RTN_vi = 10800
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_IMM_gfx10 = 10801
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_IMM_vi = 10802
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_SGPR_RTN_gfx10 = 10803
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_SGPR_RTN_vi = 10804
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_SGPR_gfx10 = 10805
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_SGPR_vi = 10806
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM_RTN_gfx10 = 10807
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM_RTN_vi = 10808
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM_gfx10 = 10809
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_X2_IMM_vi = 10810
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR_RTN_gfx10 = 10811
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR_RTN_vi = 10812
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR_gfx10 = 10813
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_ADD_X2_SGPR_vi = 10814
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_IMM_RTN_gfx10 = 10815
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_IMM_RTN_vi = 10816
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_IMM_gfx10 = 10817
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_IMM_vi = 10818
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_SGPR_RTN_gfx10 = 10819
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_SGPR_RTN_vi = 10820
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_SGPR_gfx10 = 10821
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_SGPR_vi = 10822
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM_RTN_gfx10 = 10823
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM_RTN_vi = 10824
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM_gfx10 = 10825
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_X2_IMM_vi = 10826
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR_RTN_gfx10 = 10827
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR_RTN_vi = 10828
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR_gfx10 = 10829
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_AND_X2_SGPR_vi = 10830
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM_RTN_gfx10 = 10831
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM_RTN_vi = 10832
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM_gfx10 = 10833
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_IMM_vi = 10834
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR_RTN_gfx10 = 10835
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR_RTN_vi = 10836
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR_gfx10 = 10837
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_SGPR_vi = 10838
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10 = 10839
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM_RTN_vi = 10840
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM_gfx10 = 10841
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_IMM_vi = 10842
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10 = 10843
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi = 10844
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR_gfx10 = 10845
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_CMPSWAP_X2_SGPR_vi = 10846
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_IMM_RTN_gfx10 = 10847
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_IMM_RTN_vi = 10848
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_IMM_gfx10 = 10849
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_IMM_vi = 10850
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_SGPR_RTN_gfx10 = 10851
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_SGPR_RTN_vi = 10852
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_SGPR_gfx10 = 10853
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_SGPR_vi = 10854
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM_RTN_gfx10 = 10855
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM_RTN_vi = 10856
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM_gfx10 = 10857
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_X2_IMM_vi = 10858
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR_RTN_gfx10 = 10859
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR_RTN_vi = 10860
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR_gfx10 = 10861
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_DEC_X2_SGPR_vi = 10862
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_IMM_RTN_gfx10 = 10863
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_IMM_RTN_vi = 10864
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_IMM_gfx10 = 10865
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_IMM_vi = 10866
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_SGPR_RTN_gfx10 = 10867
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_SGPR_RTN_vi = 10868
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_SGPR_gfx10 = 10869
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_SGPR_vi = 10870
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM_RTN_gfx10 = 10871
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM_RTN_vi = 10872
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM_gfx10 = 10873
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_X2_IMM_vi = 10874
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR_RTN_gfx10 = 10875
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR_RTN_vi = 10876
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR_gfx10 = 10877
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_INC_X2_SGPR_vi = 10878
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_IMM_RTN_gfx10 = 10879
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_IMM_RTN_vi = 10880
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_IMM_gfx10 = 10881
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_IMM_vi = 10882
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_SGPR_RTN_gfx10 = 10883
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_SGPR_RTN_vi = 10884
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_SGPR_gfx10 = 10885
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_SGPR_vi = 10886
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM_RTN_gfx10 = 10887
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM_RTN_vi = 10888
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM_gfx10 = 10889
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_X2_IMM_vi = 10890
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR_RTN_gfx10 = 10891
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR_RTN_vi = 10892
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR_gfx10 = 10893
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_OR_X2_SGPR_vi = 10894
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_IMM_RTN_gfx10 = 10895
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_IMM_RTN_vi = 10896
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_IMM_gfx10 = 10897
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_IMM_vi = 10898
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR_RTN_gfx10 = 10899
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR_RTN_vi = 10900
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR_gfx10 = 10901
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_SGPR_vi = 10902
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM_RTN_gfx10 = 10903
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM_RTN_vi = 10904
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM_gfx10 = 10905
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_X2_IMM_vi = 10906
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR_RTN_gfx10 = 10907
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR_RTN_vi = 10908
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR_gfx10 = 10909
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMAX_X2_SGPR_vi = 10910
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_IMM_RTN_gfx10 = 10911
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_IMM_RTN_vi = 10912
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_IMM_gfx10 = 10913
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_IMM_vi = 10914
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR_RTN_gfx10 = 10915
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR_RTN_vi = 10916
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR_gfx10 = 10917
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_SGPR_vi = 10918
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM_RTN_gfx10 = 10919
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM_RTN_vi = 10920
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM_gfx10 = 10921
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_X2_IMM_vi = 10922
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR_RTN_gfx10 = 10923
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR_RTN_vi = 10924
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR_gfx10 = 10925
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SMIN_X2_SGPR_vi = 10926
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_IMM_RTN_gfx10 = 10927
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_IMM_RTN_vi = 10928
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_IMM_gfx10 = 10929
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_IMM_vi = 10930
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_SGPR_RTN_gfx10 = 10931
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_SGPR_RTN_vi = 10932
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_SGPR_gfx10 = 10933
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_SGPR_vi = 10934
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM_RTN_gfx10 = 10935
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM_RTN_vi = 10936
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM_gfx10 = 10937
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_X2_IMM_vi = 10938
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR_RTN_gfx10 = 10939
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR_RTN_vi = 10940
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR_gfx10 = 10941
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SUB_X2_SGPR_vi = 10942
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_IMM_RTN_gfx10 = 10943
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_IMM_RTN_vi = 10944
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_IMM_gfx10 = 10945
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_IMM_vi = 10946
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR_RTN_gfx10 = 10947
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR_RTN_vi = 10948
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR_gfx10 = 10949
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_SGPR_vi = 10950
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM_RTN_gfx10 = 10951
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM_RTN_vi = 10952
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM_gfx10 = 10953
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_X2_IMM_vi = 10954
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR_RTN_gfx10 = 10955
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR_RTN_vi = 10956
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR_gfx10 = 10957
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_SWAP_X2_SGPR_vi = 10958
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_IMM_RTN_gfx10 = 10959
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_IMM_RTN_vi = 10960
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_IMM_gfx10 = 10961
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_IMM_vi = 10962
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR_RTN_gfx10 = 10963
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR_RTN_vi = 10964
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR_gfx10 = 10965
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_SGPR_vi = 10966
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM_RTN_gfx10 = 10967
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM_RTN_vi = 10968
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM_gfx10 = 10969
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_X2_IMM_vi = 10970
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR_RTN_gfx10 = 10971
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR_RTN_vi = 10972
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR_gfx10 = 10973
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMAX_X2_SGPR_vi = 10974
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_IMM_RTN_gfx10 = 10975
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_IMM_RTN_vi = 10976
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_IMM_gfx10 = 10977
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_IMM_vi = 10978
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR_RTN_gfx10 = 10979
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR_RTN_vi = 10980
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR_gfx10 = 10981
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_SGPR_vi = 10982
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM_RTN_gfx10 = 10983
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM_RTN_vi = 10984
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM_gfx10 = 10985
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_X2_IMM_vi = 10986
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR_RTN_gfx10 = 10987
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR_RTN_vi = 10988
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR_gfx10 = 10989
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_UMIN_X2_SGPR_vi = 10990
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_IMM_RTN_gfx10 = 10991
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_IMM_RTN_vi = 10992
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_IMM_gfx10 = 10993
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_IMM_vi = 10994
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_SGPR_RTN_gfx10 = 10995
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_SGPR_RTN_vi = 10996
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_SGPR_gfx10 = 10997
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_SGPR_vi = 10998
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM_RTN_gfx10 = 10999
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM_RTN_vi = 11000
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM_gfx10 = 11001
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_X2_IMM_vi = 11002
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR_RTN_gfx10 = 11003
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR_RTN_vi = 11004
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR_gfx10 = 11005
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_ATOMIC_XOR_X2_SGPR_vi = 11006
    CEFBS_None, // S_BARRIER = 11007
    CEFBS_isGFX10Plus, // S_BCNT0_I32_B32_gfx10 = 11008
    CEFBS_isGFX6GFX7, // S_BCNT0_I32_B32_gfx6_gfx7 = 11009
    CEFBS_isGFX8GFX9, // S_BCNT0_I32_B32_vi = 11010
    CEFBS_isGFX10Plus, // S_BCNT0_I32_B64_gfx10 = 11011
    CEFBS_isGFX6GFX7, // S_BCNT0_I32_B64_gfx6_gfx7 = 11012
    CEFBS_isGFX8GFX9, // S_BCNT0_I32_B64_vi = 11013
    CEFBS_isGFX10Plus, // S_BCNT1_I32_B32_gfx10 = 11014
    CEFBS_isGFX6GFX7, // S_BCNT1_I32_B32_gfx6_gfx7 = 11015
    CEFBS_isGFX8GFX9, // S_BCNT1_I32_B32_vi = 11016
    CEFBS_isGFX10Plus, // S_BCNT1_I32_B64_gfx10 = 11017
    CEFBS_isGFX6GFX7, // S_BCNT1_I32_B64_gfx6_gfx7 = 11018
    CEFBS_isGFX8GFX9, // S_BCNT1_I32_B64_vi = 11019
    CEFBS_isGFX10Plus, // S_BFE_I32_gfx10 = 11020
    CEFBS_isGFX6GFX7, // S_BFE_I32_gfx6_gfx7 = 11021
    CEFBS_isGFX8GFX9, // S_BFE_I32_vi = 11022
    CEFBS_isGFX10Plus, // S_BFE_I64_gfx10 = 11023
    CEFBS_isGFX6GFX7, // S_BFE_I64_gfx6_gfx7 = 11024
    CEFBS_isGFX8GFX9, // S_BFE_I64_vi = 11025
    CEFBS_isGFX10Plus, // S_BFE_U32_gfx10 = 11026
    CEFBS_isGFX6GFX7, // S_BFE_U32_gfx6_gfx7 = 11027
    CEFBS_isGFX8GFX9, // S_BFE_U32_vi = 11028
    CEFBS_isGFX10Plus, // S_BFE_U64_gfx10 = 11029
    CEFBS_isGFX6GFX7, // S_BFE_U64_gfx6_gfx7 = 11030
    CEFBS_isGFX8GFX9, // S_BFE_U64_vi = 11031
    CEFBS_isGFX10Plus, // S_BFM_B32_gfx10 = 11032
    CEFBS_isGFX6GFX7, // S_BFM_B32_gfx6_gfx7 = 11033
    CEFBS_isGFX8GFX9, // S_BFM_B32_vi = 11034
    CEFBS_isGFX10Plus, // S_BFM_B64_gfx10 = 11035
    CEFBS_isGFX6GFX7, // S_BFM_B64_gfx6_gfx7 = 11036
    CEFBS_isGFX8GFX9, // S_BFM_B64_vi = 11037
    CEFBS_None, // S_BITCMP0_B32 = 11038
    CEFBS_None, // S_BITCMP0_B64 = 11039
    CEFBS_None, // S_BITCMP1_B32 = 11040
    CEFBS_None, // S_BITCMP1_B64 = 11041
    CEFBS_isGFX10Plus_isGFX9Plus, // S_BITREPLICATE_B64_B32_gfx10 = 11042
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_BITREPLICATE_B64_B32_vi = 11043
    CEFBS_isGFX10Plus, // S_BITSET0_B32_gfx10 = 11044
    CEFBS_isGFX6GFX7, // S_BITSET0_B32_gfx6_gfx7 = 11045
    CEFBS_isGFX8GFX9, // S_BITSET0_B32_vi = 11046
    CEFBS_isGFX10Plus, // S_BITSET0_B64_gfx10 = 11047
    CEFBS_isGFX6GFX7, // S_BITSET0_B64_gfx6_gfx7 = 11048
    CEFBS_isGFX8GFX9, // S_BITSET0_B64_vi = 11049
    CEFBS_isGFX10Plus, // S_BITSET1_B32_gfx10 = 11050
    CEFBS_isGFX6GFX7, // S_BITSET1_B32_gfx6_gfx7 = 11051
    CEFBS_isGFX8GFX9, // S_BITSET1_B32_vi = 11052
    CEFBS_isGFX10Plus, // S_BITSET1_B64_gfx10 = 11053
    CEFBS_isGFX6GFX7, // S_BITSET1_B64_gfx6_gfx7 = 11054
    CEFBS_isGFX8GFX9, // S_BITSET1_B64_vi = 11055
    CEFBS_None, // S_BRANCH = 11056
    CEFBS_None, // S_BRANCH_pad_s_nop = 11057
    CEFBS_isGFX10Plus, // S_BREV_B32_gfx10 = 11058
    CEFBS_isGFX6GFX7, // S_BREV_B32_gfx6_gfx7 = 11059
    CEFBS_isGFX8GFX9, // S_BREV_B32_vi = 11060
    CEFBS_isGFX10Plus, // S_BREV_B64_gfx10 = 11061
    CEFBS_isGFX6GFX7, // S_BREV_B64_gfx6_gfx7 = 11062
    CEFBS_isGFX8GFX9, // S_BREV_B64_vi = 11063
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM_RTN_gfx10 = 11064
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM_RTN_vi = 11065
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM_gfx10 = 11066
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_IMM_vi = 11067
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR_RTN_gfx10 = 11068
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR_RTN_vi = 11069
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR_gfx10 = 11070
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_SGPR_vi = 11071
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_gfx10 = 11072
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_vi = 11073
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM_gfx10 = 11074
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_IMM_vi = 11075
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_gfx10 = 11076
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_vi = 11077
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR_gfx10 = 11078
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_ADD_X2_SGPR_vi = 11079
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM_RTN_gfx10 = 11080
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM_RTN_vi = 11081
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM_gfx10 = 11082
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_IMM_vi = 11083
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR_RTN_gfx10 = 11084
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR_RTN_vi = 11085
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR_gfx10 = 11086
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_SGPR_vi = 11087
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM_RTN_gfx10 = 11088
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM_RTN_vi = 11089
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM_gfx10 = 11090
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_IMM_vi = 11091
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_gfx10 = 11092
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_vi = 11093
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR_gfx10 = 11094
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_AND_X2_SGPR_vi = 11095
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_gfx10 = 11096
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_vi = 11097
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM_gfx10 = 11098
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_IMM_vi = 11099
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_gfx10 = 11100
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_vi = 11101
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR_gfx10 = 11102
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_SGPR_vi = 11103
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10 = 11104
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_vi = 11105
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_gfx10 = 11106
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_vi = 11107
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10 = 11108
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi = 11109
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_gfx10 = 11110
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_vi = 11111
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM_RTN_gfx10 = 11112
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM_RTN_vi = 11113
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM_gfx10 = 11114
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_IMM_vi = 11115
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR_RTN_gfx10 = 11116
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR_RTN_vi = 11117
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR_gfx10 = 11118
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_SGPR_vi = 11119
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_gfx10 = 11120
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_vi = 11121
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM_gfx10 = 11122
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_IMM_vi = 11123
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_gfx10 = 11124
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_vi = 11125
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR_gfx10 = 11126
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_DEC_X2_SGPR_vi = 11127
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM_RTN_gfx10 = 11128
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM_RTN_vi = 11129
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM_gfx10 = 11130
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_IMM_vi = 11131
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR_RTN_gfx10 = 11132
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR_RTN_vi = 11133
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR_gfx10 = 11134
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_SGPR_vi = 11135
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM_RTN_gfx10 = 11136
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM_RTN_vi = 11137
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM_gfx10 = 11138
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_IMM_vi = 11139
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_gfx10 = 11140
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_vi = 11141
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR_gfx10 = 11142
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_INC_X2_SGPR_vi = 11143
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM_RTN_gfx10 = 11144
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM_RTN_vi = 11145
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM_gfx10 = 11146
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_IMM_vi = 11147
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR_RTN_gfx10 = 11148
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR_RTN_vi = 11149
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR_gfx10 = 11150
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_SGPR_vi = 11151
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM_RTN_gfx10 = 11152
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM_RTN_vi = 11153
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM_gfx10 = 11154
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_IMM_vi = 11155
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_gfx10 = 11156
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_vi = 11157
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR_gfx10 = 11158
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_OR_X2_SGPR_vi = 11159
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM_RTN_gfx10 = 11160
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM_RTN_vi = 11161
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM_gfx10 = 11162
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_IMM_vi = 11163
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR_RTN_gfx10 = 11164
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR_RTN_vi = 11165
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR_gfx10 = 11166
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_SGPR_vi = 11167
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_gfx10 = 11168
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_vi = 11169
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM_gfx10 = 11170
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_IMM_vi = 11171
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_gfx10 = 11172
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_vi = 11173
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR_gfx10 = 11174
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMAX_X2_SGPR_vi = 11175
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM_RTN_gfx10 = 11176
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM_RTN_vi = 11177
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM_gfx10 = 11178
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_IMM_vi = 11179
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR_RTN_gfx10 = 11180
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR_RTN_vi = 11181
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR_gfx10 = 11182
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_SGPR_vi = 11183
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_gfx10 = 11184
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_vi = 11185
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM_gfx10 = 11186
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_IMM_vi = 11187
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_gfx10 = 11188
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_vi = 11189
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR_gfx10 = 11190
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SMIN_X2_SGPR_vi = 11191
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM_RTN_gfx10 = 11192
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM_RTN_vi = 11193
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM_gfx10 = 11194
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_IMM_vi = 11195
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR_RTN_gfx10 = 11196
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR_RTN_vi = 11197
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR_gfx10 = 11198
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_SGPR_vi = 11199
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_gfx10 = 11200
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_vi = 11201
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM_gfx10 = 11202
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_IMM_vi = 11203
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_gfx10 = 11204
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_vi = 11205
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR_gfx10 = 11206
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SUB_X2_SGPR_vi = 11207
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM_RTN_gfx10 = 11208
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM_RTN_vi = 11209
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM_gfx10 = 11210
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_IMM_vi = 11211
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR_RTN_gfx10 = 11212
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR_RTN_vi = 11213
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR_gfx10 = 11214
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_SGPR_vi = 11215
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_gfx10 = 11216
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_vi = 11217
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM_gfx10 = 11218
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_IMM_vi = 11219
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_gfx10 = 11220
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_vi = 11221
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR_gfx10 = 11222
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_SWAP_X2_SGPR_vi = 11223
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM_RTN_gfx10 = 11224
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM_RTN_vi = 11225
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM_gfx10 = 11226
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_IMM_vi = 11227
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR_RTN_gfx10 = 11228
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR_RTN_vi = 11229
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR_gfx10 = 11230
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_SGPR_vi = 11231
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_gfx10 = 11232
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_vi = 11233
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM_gfx10 = 11234
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_IMM_vi = 11235
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_gfx10 = 11236
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_vi = 11237
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR_gfx10 = 11238
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMAX_X2_SGPR_vi = 11239
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM_RTN_gfx10 = 11240
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM_RTN_vi = 11241
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM_gfx10 = 11242
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_IMM_vi = 11243
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR_RTN_gfx10 = 11244
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR_RTN_vi = 11245
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR_gfx10 = 11246
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_SGPR_vi = 11247
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_gfx10 = 11248
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_vi = 11249
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM_gfx10 = 11250
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_IMM_vi = 11251
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_gfx10 = 11252
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_vi = 11253
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR_gfx10 = 11254
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_UMIN_X2_SGPR_vi = 11255
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM_RTN_gfx10 = 11256
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM_RTN_vi = 11257
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM_gfx10 = 11258
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_IMM_vi = 11259
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR_RTN_gfx10 = 11260
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR_RTN_vi = 11261
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR_gfx10 = 11262
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_SGPR_vi = 11263
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_gfx10 = 11264
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_vi = 11265
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM_gfx10 = 11266
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_IMM_vi = 11267
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_gfx10 = 11268
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_vi = 11269
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR_gfx10 = 11270
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_BUFFER_ATOMIC_XOR_X2_SGPR_vi = 11271
    CEFBS_isGFX7Only, // S_BUFFER_LOAD_DWORDX16_IMM_ci = 11272
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX16_IMM_gfx10 = 11273
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX16_IMM_si = 11274
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX16_IMM_vi = 11275
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX16_SGPR_gfx10 = 11276
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX16_SGPR_si = 11277
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX16_SGPR_vi = 11278
    CEFBS_isGFX7Only, // S_BUFFER_LOAD_DWORDX2_IMM_ci = 11279
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX2_IMM_gfx10 = 11280
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX2_IMM_si = 11281
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX2_IMM_vi = 11282
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX2_SGPR_gfx10 = 11283
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX2_SGPR_si = 11284
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX2_SGPR_vi = 11285
    CEFBS_isGFX7Only, // S_BUFFER_LOAD_DWORDX4_IMM_ci = 11286
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX4_IMM_gfx10 = 11287
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX4_IMM_si = 11288
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX4_IMM_vi = 11289
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX4_SGPR_gfx10 = 11290
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX4_SGPR_si = 11291
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX4_SGPR_vi = 11292
    CEFBS_isGFX7Only, // S_BUFFER_LOAD_DWORDX8_IMM_ci = 11293
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX8_IMM_gfx10 = 11294
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX8_IMM_si = 11295
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX8_IMM_vi = 11296
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORDX8_SGPR_gfx10 = 11297
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORDX8_SGPR_si = 11298
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORDX8_SGPR_vi = 11299
    CEFBS_isGFX7Only, // S_BUFFER_LOAD_DWORD_IMM_ci = 11300
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORD_IMM_gfx10 = 11301
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORD_IMM_si = 11302
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORD_IMM_vi = 11303
    CEFBS_isGFX10Plus, // S_BUFFER_LOAD_DWORD_SGPR_gfx10 = 11304
    CEFBS_isGFX6GFX7, // S_BUFFER_LOAD_DWORD_SGPR_si = 11305
    CEFBS_isGFX8GFX9, // S_BUFFER_LOAD_DWORD_SGPR_vi = 11306
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORDX2_IMM_gfx10 = 11307
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORDX2_IMM_vi = 11308
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORDX2_SGPR_gfx10 = 11309
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORDX2_SGPR_vi = 11310
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORDX4_IMM_gfx10 = 11311
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORDX4_IMM_vi = 11312
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORDX4_SGPR_gfx10 = 11313
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORDX4_SGPR_vi = 11314
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORD_IMM_gfx10 = 11315
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORD_IMM_vi = 11316
    CEFBS_isGFX10Plus_HasScalarStores, // S_BUFFER_STORE_DWORD_SGPR_gfx10 = 11317
    CEFBS_isGFX8GFX9_HasScalarStores, // S_BUFFER_STORE_DWORD_SGPR_vi = 11318
    CEFBS_isGFX10Plus_isGFX9Plus, // S_CALL_B64_gfx10 = 11319
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_CALL_B64_vi = 11320
    CEFBS_None, // S_CBRANCH_CDBGSYS = 11321
    CEFBS_None, // S_CBRANCH_CDBGSYS_AND_USER = 11322
    CEFBS_None, // S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop = 11323
    CEFBS_None, // S_CBRANCH_CDBGSYS_OR_USER = 11324
    CEFBS_None, // S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop = 11325
    CEFBS_None, // S_CBRANCH_CDBGSYS_pad_s_nop = 11326
    CEFBS_None, // S_CBRANCH_CDBGUSER = 11327
    CEFBS_None, // S_CBRANCH_CDBGUSER_pad_s_nop = 11328
    CEFBS_None, // S_CBRANCH_EXECNZ = 11329
    CEFBS_None, // S_CBRANCH_EXECNZ_pad_s_nop = 11330
    CEFBS_None, // S_CBRANCH_EXECZ = 11331
    CEFBS_None, // S_CBRANCH_EXECZ_pad_s_nop = 11332
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // S_CBRANCH_G_FORK_gfx6_gfx7 = 11333
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // S_CBRANCH_G_FORK_vi = 11334
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // S_CBRANCH_I_FORK_gfx6_gfx7 = 11335
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // S_CBRANCH_I_FORK_vi = 11336
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // S_CBRANCH_JOIN_gfx6_gfx7 = 11337
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // S_CBRANCH_JOIN_vi = 11338
    CEFBS_None, // S_CBRANCH_SCC0 = 11339
    CEFBS_None, // S_CBRANCH_SCC0_pad_s_nop = 11340
    CEFBS_None, // S_CBRANCH_SCC1 = 11341
    CEFBS_None, // S_CBRANCH_SCC1_pad_s_nop = 11342
    CEFBS_None, // S_CBRANCH_VCCNZ = 11343
    CEFBS_None, // S_CBRANCH_VCCNZ_pad_s_nop = 11344
    CEFBS_None, // S_CBRANCH_VCCZ = 11345
    CEFBS_None, // S_CBRANCH_VCCZ_pad_s_nop = 11346
    CEFBS_isGFX10Plus, // S_CLAUSE = 11347
    CEFBS_isGFX10Plus, // S_CMOVK_I32_gfx10 = 11348
    CEFBS_isGFX6GFX7, // S_CMOVK_I32_gfx6_gfx7 = 11349
    CEFBS_isGFX8GFX9, // S_CMOVK_I32_vi = 11350
    CEFBS_isGFX10Plus, // S_CMOV_B32_gfx10 = 11351
    CEFBS_isGFX6GFX7, // S_CMOV_B32_gfx6_gfx7 = 11352
    CEFBS_isGFX8GFX9, // S_CMOV_B32_vi = 11353
    CEFBS_isGFX10Plus, // S_CMOV_B64_gfx10 = 11354
    CEFBS_isGFX6GFX7, // S_CMOV_B64_gfx6_gfx7 = 11355
    CEFBS_isGFX8GFX9, // S_CMOV_B64_vi = 11356
    CEFBS_isGFX10Plus, // S_CMPK_EQ_I32_gfx10 = 11357
    CEFBS_isGFX6GFX7, // S_CMPK_EQ_I32_gfx6_gfx7 = 11358
    CEFBS_isGFX8GFX9, // S_CMPK_EQ_I32_vi = 11359
    CEFBS_isGFX10Plus, // S_CMPK_EQ_U32_gfx10 = 11360
    CEFBS_isGFX6GFX7, // S_CMPK_EQ_U32_gfx6_gfx7 = 11361
    CEFBS_isGFX8GFX9, // S_CMPK_EQ_U32_vi = 11362
    CEFBS_isGFX10Plus, // S_CMPK_GE_I32_gfx10 = 11363
    CEFBS_isGFX6GFX7, // S_CMPK_GE_I32_gfx6_gfx7 = 11364
    CEFBS_isGFX8GFX9, // S_CMPK_GE_I32_vi = 11365
    CEFBS_isGFX10Plus, // S_CMPK_GE_U32_gfx10 = 11366
    CEFBS_isGFX6GFX7, // S_CMPK_GE_U32_gfx6_gfx7 = 11367
    CEFBS_isGFX8GFX9, // S_CMPK_GE_U32_vi = 11368
    CEFBS_isGFX10Plus, // S_CMPK_GT_I32_gfx10 = 11369
    CEFBS_isGFX6GFX7, // S_CMPK_GT_I32_gfx6_gfx7 = 11370
    CEFBS_isGFX8GFX9, // S_CMPK_GT_I32_vi = 11371
    CEFBS_isGFX10Plus, // S_CMPK_GT_U32_gfx10 = 11372
    CEFBS_isGFX6GFX7, // S_CMPK_GT_U32_gfx6_gfx7 = 11373
    CEFBS_isGFX8GFX9, // S_CMPK_GT_U32_vi = 11374
    CEFBS_isGFX10Plus, // S_CMPK_LE_I32_gfx10 = 11375
    CEFBS_isGFX6GFX7, // S_CMPK_LE_I32_gfx6_gfx7 = 11376
    CEFBS_isGFX8GFX9, // S_CMPK_LE_I32_vi = 11377
    CEFBS_isGFX10Plus, // S_CMPK_LE_U32_gfx10 = 11378
    CEFBS_isGFX6GFX7, // S_CMPK_LE_U32_gfx6_gfx7 = 11379
    CEFBS_isGFX8GFX9, // S_CMPK_LE_U32_vi = 11380
    CEFBS_isGFX10Plus, // S_CMPK_LG_I32_gfx10 = 11381
    CEFBS_isGFX6GFX7, // S_CMPK_LG_I32_gfx6_gfx7 = 11382
    CEFBS_isGFX8GFX9, // S_CMPK_LG_I32_vi = 11383
    CEFBS_isGFX10Plus, // S_CMPK_LG_U32_gfx10 = 11384
    CEFBS_isGFX6GFX7, // S_CMPK_LG_U32_gfx6_gfx7 = 11385
    CEFBS_isGFX8GFX9, // S_CMPK_LG_U32_vi = 11386
    CEFBS_isGFX10Plus, // S_CMPK_LT_I32_gfx10 = 11387
    CEFBS_isGFX6GFX7, // S_CMPK_LT_I32_gfx6_gfx7 = 11388
    CEFBS_isGFX8GFX9, // S_CMPK_LT_I32_vi = 11389
    CEFBS_isGFX10Plus, // S_CMPK_LT_U32_gfx10 = 11390
    CEFBS_isGFX6GFX7, // S_CMPK_LT_U32_gfx6_gfx7 = 11391
    CEFBS_isGFX8GFX9, // S_CMPK_LT_U32_vi = 11392
    CEFBS_None, // S_CMP_EQ_I32 = 11393
    CEFBS_None, // S_CMP_EQ_U32 = 11394
    CEFBS_isGFX8Plus, // S_CMP_EQ_U64 = 11395
    CEFBS_None, // S_CMP_GE_I32 = 11396
    CEFBS_None, // S_CMP_GE_U32 = 11397
    CEFBS_None, // S_CMP_GT_I32 = 11398
    CEFBS_None, // S_CMP_GT_U32 = 11399
    CEFBS_None, // S_CMP_LE_I32 = 11400
    CEFBS_None, // S_CMP_LE_U32 = 11401
    CEFBS_None, // S_CMP_LG_I32 = 11402
    CEFBS_None, // S_CMP_LG_U32 = 11403
    CEFBS_isGFX8Plus, // S_CMP_LG_U64 = 11404
    CEFBS_None, // S_CMP_LT_I32 = 11405
    CEFBS_None, // S_CMP_LT_U32 = 11406
    CEFBS_isGFX10Plus, // S_CODE_END = 11407
    CEFBS_isGFX10Plus, // S_CSELECT_B32_gfx10 = 11408
    CEFBS_isGFX6GFX7, // S_CSELECT_B32_gfx6_gfx7 = 11409
    CEFBS_isGFX8GFX9, // S_CSELECT_B32_vi = 11410
    CEFBS_isGFX10Plus, // S_CSELECT_B64_gfx10 = 11411
    CEFBS_isGFX6GFX7, // S_CSELECT_B64_gfx6_gfx7 = 11412
    CEFBS_isGFX8GFX9, // S_CSELECT_B64_vi = 11413
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_DCACHE_DISCARD_IMM_gfx10 = 11414
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_DCACHE_DISCARD_IMM_vi = 11415
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_DCACHE_DISCARD_SGPR_gfx10 = 11416
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_DCACHE_DISCARD_SGPR_vi = 11417
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_DCACHE_DISCARD_X2_IMM_gfx10 = 11418
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_DCACHE_DISCARD_X2_IMM_vi = 11419
    CEFBS_isGFX10Plus_HasScalarAtomics, // S_DCACHE_DISCARD_X2_SGPR_gfx10 = 11420
    CEFBS_isGFX8GFX9_HasScalarAtomics, // S_DCACHE_DISCARD_X2_SGPR_vi = 11421
    CEFBS_isGFX7Only_isGFX7GFX8GFX9, // S_DCACHE_INV_VOL_ci = 11422
    CEFBS_isGFX8GFX9_isGFX7GFX8GFX9, // S_DCACHE_INV_VOL_vi = 11423
    CEFBS_isGFX10Plus, // S_DCACHE_INV_gfx10 = 11424
    CEFBS_isGFX6GFX7, // S_DCACHE_INV_si = 11425
    CEFBS_isGFX8GFX9, // S_DCACHE_INV_vi = 11426
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_DCACHE_WB_VOL_vi = 11427
    CEFBS_isGFX10Plus_HasScalarStores, // S_DCACHE_WB_gfx10 = 11428
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_DCACHE_WB_vi = 11429
    CEFBS_None, // S_DECPERFLEVEL = 11430
    CEFBS_isGFX10Plus, // S_DENORM_MODE = 11431
    CEFBS_None, // S_ENDPGM = 11432
    CEFBS_isGFX9Plus, // S_ENDPGM_ORDERED_PS_DONE = 11433
    CEFBS_isGFX8Plus, // S_ENDPGM_SAVED = 11434
    CEFBS_isGFX10Plus, // S_FF0_I32_B32_gfx10 = 11435
    CEFBS_isGFX6GFX7, // S_FF0_I32_B32_gfx6_gfx7 = 11436
    CEFBS_isGFX8GFX9, // S_FF0_I32_B32_vi = 11437
    CEFBS_isGFX10Plus, // S_FF0_I32_B64_gfx10 = 11438
    CEFBS_isGFX6GFX7, // S_FF0_I32_B64_gfx6_gfx7 = 11439
    CEFBS_isGFX8GFX9, // S_FF0_I32_B64_vi = 11440
    CEFBS_isGFX10Plus, // S_FF1_I32_B32_gfx10 = 11441
    CEFBS_isGFX6GFX7, // S_FF1_I32_B32_gfx6_gfx7 = 11442
    CEFBS_isGFX8GFX9, // S_FF1_I32_B32_vi = 11443
    CEFBS_isGFX10Plus, // S_FF1_I32_B64_gfx10 = 11444
    CEFBS_isGFX6GFX7, // S_FF1_I32_B64_gfx6_gfx7 = 11445
    CEFBS_isGFX8GFX9, // S_FF1_I32_B64_vi = 11446
    CEFBS_isGFX10Plus, // S_FLBIT_I32_B32_gfx10 = 11447
    CEFBS_isGFX6GFX7, // S_FLBIT_I32_B32_gfx6_gfx7 = 11448
    CEFBS_isGFX8GFX9, // S_FLBIT_I32_B32_vi = 11449
    CEFBS_isGFX10Plus, // S_FLBIT_I32_B64_gfx10 = 11450
    CEFBS_isGFX6GFX7, // S_FLBIT_I32_B64_gfx6_gfx7 = 11451
    CEFBS_isGFX8GFX9, // S_FLBIT_I32_B64_vi = 11452
    CEFBS_isGFX10Plus, // S_FLBIT_I32_I64_gfx10 = 11453
    CEFBS_isGFX6GFX7, // S_FLBIT_I32_I64_gfx6_gfx7 = 11454
    CEFBS_isGFX8GFX9, // S_FLBIT_I32_I64_vi = 11455
    CEFBS_isGFX10Plus, // S_FLBIT_I32_gfx10 = 11456
    CEFBS_isGFX6GFX7, // S_FLBIT_I32_gfx6_gfx7 = 11457
    CEFBS_isGFX8GFX9, // S_FLBIT_I32_vi = 11458
    CEFBS_isGFX10Plus, // S_GETPC_B64_gfx10 = 11459
    CEFBS_isGFX6GFX7, // S_GETPC_B64_gfx6_gfx7 = 11460
    CEFBS_isGFX8GFX9, // S_GETPC_B64_vi = 11461
    CEFBS_isGFX10Plus, // S_GETREG_B32_gfx10 = 11462
    CEFBS_isGFX6GFX7, // S_GETREG_B32_gfx6_gfx7 = 11463
    CEFBS_isGFX8GFX9, // S_GETREG_B32_vi = 11464
    CEFBS_isGFX10Plus, // S_GET_WAVEID_IN_WORKGROUP_gfx10 = 11465
    CEFBS_isGFX10Plus, // S_GL1_INV_gfx10 = 11466
    CEFBS_None, // S_ICACHE_INV = 11467
    CEFBS_None, // S_INCPERFLEVEL = 11468
    CEFBS_isGFX10Plus, // S_INST_PREFETCH = 11469
    CEFBS_isGFX7Only, // S_LOAD_DWORDX16_IMM_ci = 11470
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX16_IMM_gfx10 = 11471
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX16_IMM_si = 11472
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX16_IMM_vi = 11473
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX16_SGPR_gfx10 = 11474
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX16_SGPR_si = 11475
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX16_SGPR_vi = 11476
    CEFBS_isGFX7Only, // S_LOAD_DWORDX2_IMM_ci = 11477
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX2_IMM_gfx10 = 11478
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX2_IMM_si = 11479
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX2_IMM_vi = 11480
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX2_SGPR_gfx10 = 11481
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX2_SGPR_si = 11482
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX2_SGPR_vi = 11483
    CEFBS_isGFX7Only, // S_LOAD_DWORDX4_IMM_ci = 11484
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX4_IMM_gfx10 = 11485
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX4_IMM_si = 11486
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX4_IMM_vi = 11487
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX4_SGPR_gfx10 = 11488
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX4_SGPR_si = 11489
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX4_SGPR_vi = 11490
    CEFBS_isGFX7Only, // S_LOAD_DWORDX8_IMM_ci = 11491
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX8_IMM_gfx10 = 11492
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX8_IMM_si = 11493
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX8_IMM_vi = 11494
    CEFBS_isGFX10Plus, // S_LOAD_DWORDX8_SGPR_gfx10 = 11495
    CEFBS_isGFX6GFX7, // S_LOAD_DWORDX8_SGPR_si = 11496
    CEFBS_isGFX8GFX9, // S_LOAD_DWORDX8_SGPR_vi = 11497
    CEFBS_isGFX7Only, // S_LOAD_DWORD_IMM_ci = 11498
    CEFBS_isGFX10Plus, // S_LOAD_DWORD_IMM_gfx10 = 11499
    CEFBS_isGFX6GFX7, // S_LOAD_DWORD_IMM_si = 11500
    CEFBS_isGFX8GFX9, // S_LOAD_DWORD_IMM_vi = 11501
    CEFBS_isGFX10Plus, // S_LOAD_DWORD_SGPR_gfx10 = 11502
    CEFBS_isGFX6GFX7, // S_LOAD_DWORD_SGPR_si = 11503
    CEFBS_isGFX8GFX9, // S_LOAD_DWORD_SGPR_vi = 11504
    CEFBS_isGFX10Plus_isGFX9Plus, // S_LSHL1_ADD_U32_gfx10 = 11505
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_LSHL1_ADD_U32_vi = 11506
    CEFBS_isGFX10Plus_isGFX9Plus, // S_LSHL2_ADD_U32_gfx10 = 11507
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_LSHL2_ADD_U32_vi = 11508
    CEFBS_isGFX10Plus_isGFX9Plus, // S_LSHL3_ADD_U32_gfx10 = 11509
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_LSHL3_ADD_U32_vi = 11510
    CEFBS_isGFX10Plus_isGFX9Plus, // S_LSHL4_ADD_U32_gfx10 = 11511
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_LSHL4_ADD_U32_vi = 11512
    CEFBS_isGFX10Plus, // S_LSHL_B32_gfx10 = 11513
    CEFBS_isGFX6GFX7, // S_LSHL_B32_gfx6_gfx7 = 11514
    CEFBS_isGFX8GFX9, // S_LSHL_B32_vi = 11515
    CEFBS_isGFX10Plus, // S_LSHL_B64_gfx10 = 11516
    CEFBS_isGFX6GFX7, // S_LSHL_B64_gfx6_gfx7 = 11517
    CEFBS_isGFX8GFX9, // S_LSHL_B64_vi = 11518
    CEFBS_isGFX10Plus, // S_LSHR_B32_gfx10 = 11519
    CEFBS_isGFX6GFX7, // S_LSHR_B32_gfx6_gfx7 = 11520
    CEFBS_isGFX8GFX9, // S_LSHR_B32_vi = 11521
    CEFBS_isGFX10Plus, // S_LSHR_B64_gfx10 = 11522
    CEFBS_isGFX6GFX7, // S_LSHR_B64_gfx6_gfx7 = 11523
    CEFBS_isGFX8GFX9, // S_LSHR_B64_vi = 11524
    CEFBS_isGFX10Plus, // S_MAX_I32_gfx10 = 11525
    CEFBS_isGFX6GFX7, // S_MAX_I32_gfx6_gfx7 = 11526
    CEFBS_isGFX8GFX9, // S_MAX_I32_vi = 11527
    CEFBS_isGFX10Plus, // S_MAX_U32_gfx10 = 11528
    CEFBS_isGFX6GFX7, // S_MAX_U32_gfx6_gfx7 = 11529
    CEFBS_isGFX8GFX9, // S_MAX_U32_vi = 11530
    CEFBS_isGFX10Plus_isGFX8Plus, // S_MEMREALTIME_gfx10 = 11531
    CEFBS_isGFX8GFX9_isGFX8Plus, // S_MEMREALTIME_vi = 11532
    CEFBS_isGFX10Plus, // S_MEMTIME_gfx10 = 11533
    CEFBS_isGFX6GFX7, // S_MEMTIME_si = 11534
    CEFBS_isGFX8GFX9, // S_MEMTIME_vi = 11535
    CEFBS_isGFX10Plus, // S_MIN_I32_gfx10 = 11536
    CEFBS_isGFX6GFX7, // S_MIN_I32_gfx6_gfx7 = 11537
    CEFBS_isGFX8GFX9, // S_MIN_I32_vi = 11538
    CEFBS_isGFX10Plus, // S_MIN_U32_gfx10 = 11539
    CEFBS_isGFX6GFX7, // S_MIN_U32_gfx6_gfx7 = 11540
    CEFBS_isGFX8GFX9, // S_MIN_U32_vi = 11541
    CEFBS_isGFX10Plus, // S_MOVK_I32_gfx10 = 11542
    CEFBS_isGFX6GFX7, // S_MOVK_I32_gfx6_gfx7 = 11543
    CEFBS_isGFX8GFX9, // S_MOVK_I32_vi = 11544
    CEFBS_isGFX10Plus, // S_MOVRELD_B32_gfx10 = 11545
    CEFBS_isGFX6GFX7, // S_MOVRELD_B32_gfx6_gfx7 = 11546
    CEFBS_isGFX8GFX9, // S_MOVRELD_B32_vi = 11547
    CEFBS_isGFX10Plus, // S_MOVRELD_B64_gfx10 = 11548
    CEFBS_isGFX6GFX7, // S_MOVRELD_B64_gfx6_gfx7 = 11549
    CEFBS_isGFX8GFX9, // S_MOVRELD_B64_vi = 11550
    CEFBS_isGFX10Plus, // S_MOVRELSD_2_B32_gfx10 = 11551
    CEFBS_isGFX10Plus, // S_MOVRELS_B32_gfx10 = 11552
    CEFBS_isGFX6GFX7, // S_MOVRELS_B32_gfx6_gfx7 = 11553
    CEFBS_isGFX8GFX9, // S_MOVRELS_B32_vi = 11554
    CEFBS_isGFX10Plus, // S_MOVRELS_B64_gfx10 = 11555
    CEFBS_isGFX6GFX7, // S_MOVRELS_B64_gfx6_gfx7 = 11556
    CEFBS_isGFX8GFX9, // S_MOVRELS_B64_vi = 11557
    CEFBS_isGFX10Plus, // S_MOV_B32_gfx10 = 11558
    CEFBS_isGFX6GFX7, // S_MOV_B32_gfx6_gfx7 = 11559
    CEFBS_isGFX8GFX9, // S_MOV_B32_vi = 11560
    CEFBS_isGFX10Plus, // S_MOV_B64_gfx10 = 11561
    CEFBS_isGFX6GFX7, // S_MOV_B64_gfx6_gfx7 = 11562
    CEFBS_isGFX8GFX9, // S_MOV_B64_vi = 11563
    CEFBS_isGFX10Plus, // S_MOV_FED_B32_gfx10 = 11564
    CEFBS_isGFX6GFX7, // S_MOV_FED_B32_gfx6_gfx7 = 11565
    CEFBS_isGFX8GFX9, // S_MOV_FED_B32_vi = 11566
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX8GFX9, // S_MOV_REGRD_B32_gfx6_gfx7 = 11567
    CEFBS_isGFX8GFX9_isGFX6GFX7GFX8GFX9, // S_MOV_REGRD_B32_vi = 11568
    CEFBS_isGFX10Plus, // S_MULK_I32_gfx10 = 11569
    CEFBS_isGFX6GFX7, // S_MULK_I32_gfx6_gfx7 = 11570
    CEFBS_isGFX8GFX9, // S_MULK_I32_vi = 11571
    CEFBS_isGFX10Plus_isGFX9Plus, // S_MUL_HI_I32_gfx10 = 11572
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_MUL_HI_I32_vi = 11573
    CEFBS_isGFX10Plus_isGFX9Plus, // S_MUL_HI_U32_gfx10 = 11574
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_MUL_HI_U32_vi = 11575
    CEFBS_isGFX10Plus, // S_MUL_I32_gfx10 = 11576
    CEFBS_isGFX6GFX7, // S_MUL_I32_gfx6_gfx7 = 11577
    CEFBS_isGFX8GFX9, // S_MUL_I32_vi = 11578
    CEFBS_isGFX10Plus, // S_NAND_B32_gfx10 = 11579
    CEFBS_isGFX6GFX7, // S_NAND_B32_gfx6_gfx7 = 11580
    CEFBS_isGFX8GFX9, // S_NAND_B32_vi = 11581
    CEFBS_isGFX10Plus, // S_NAND_B64_gfx10 = 11582
    CEFBS_isGFX6GFX7, // S_NAND_B64_gfx6_gfx7 = 11583
    CEFBS_isGFX8GFX9, // S_NAND_B64_vi = 11584
    CEFBS_isGFX10Plus, // S_NAND_SAVEEXEC_B32_gfx10 = 11585
    CEFBS_isGFX10Plus, // S_NAND_SAVEEXEC_B64_gfx10 = 11586
    CEFBS_isGFX6GFX7, // S_NAND_SAVEEXEC_B64_gfx6_gfx7 = 11587
    CEFBS_isGFX8GFX9, // S_NAND_SAVEEXEC_B64_vi = 11588
    CEFBS_None, // S_NOP = 11589
    CEFBS_isGFX10Plus, // S_NOR_B32_gfx10 = 11590
    CEFBS_isGFX6GFX7, // S_NOR_B32_gfx6_gfx7 = 11591
    CEFBS_isGFX8GFX9, // S_NOR_B32_vi = 11592
    CEFBS_isGFX10Plus, // S_NOR_B64_gfx10 = 11593
    CEFBS_isGFX6GFX7, // S_NOR_B64_gfx6_gfx7 = 11594
    CEFBS_isGFX8GFX9, // S_NOR_B64_vi = 11595
    CEFBS_isGFX10Plus, // S_NOR_SAVEEXEC_B32_gfx10 = 11596
    CEFBS_isGFX10Plus, // S_NOR_SAVEEXEC_B64_gfx10 = 11597
    CEFBS_isGFX6GFX7, // S_NOR_SAVEEXEC_B64_gfx6_gfx7 = 11598
    CEFBS_isGFX8GFX9, // S_NOR_SAVEEXEC_B64_vi = 11599
    CEFBS_isGFX10Plus, // S_NOT_B32_gfx10 = 11600
    CEFBS_isGFX6GFX7, // S_NOT_B32_gfx6_gfx7 = 11601
    CEFBS_isGFX8GFX9, // S_NOT_B32_vi = 11602
    CEFBS_isGFX10Plus, // S_NOT_B64_gfx10 = 11603
    CEFBS_isGFX6GFX7, // S_NOT_B64_gfx6_gfx7 = 11604
    CEFBS_isGFX8GFX9, // S_NOT_B64_vi = 11605
    CEFBS_isGFX10Plus, // S_ORN1_SAVEEXEC_B32_gfx10 = 11606
    CEFBS_isGFX10Plus_isGFX9Plus, // S_ORN1_SAVEEXEC_B64_gfx10 = 11607
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_ORN1_SAVEEXEC_B64_vi = 11608
    CEFBS_isGFX10Plus, // S_ORN2_B32_gfx10 = 11609
    CEFBS_isGFX6GFX7, // S_ORN2_B32_gfx6_gfx7 = 11610
    CEFBS_isGFX8GFX9, // S_ORN2_B32_vi = 11611
    CEFBS_isGFX10Plus, // S_ORN2_B64_gfx10 = 11612
    CEFBS_isGFX6GFX7, // S_ORN2_B64_gfx6_gfx7 = 11613
    CEFBS_isGFX8GFX9, // S_ORN2_B64_vi = 11614
    CEFBS_isGFX10Plus, // S_ORN2_SAVEEXEC_B32_gfx10 = 11615
    CEFBS_isGFX10Plus, // S_ORN2_SAVEEXEC_B64_gfx10 = 11616
    CEFBS_isGFX6GFX7, // S_ORN2_SAVEEXEC_B64_gfx6_gfx7 = 11617
    CEFBS_isGFX8GFX9, // S_ORN2_SAVEEXEC_B64_vi = 11618
    CEFBS_isGFX10Plus, // S_OR_B32_gfx10 = 11619
    CEFBS_isGFX6GFX7, // S_OR_B32_gfx6_gfx7 = 11620
    CEFBS_isGFX8GFX9, // S_OR_B32_vi = 11621
    CEFBS_isGFX10Plus, // S_OR_B64_gfx10 = 11622
    CEFBS_isGFX6GFX7, // S_OR_B64_gfx6_gfx7 = 11623
    CEFBS_isGFX8GFX9, // S_OR_B64_vi = 11624
    CEFBS_isGFX10Plus, // S_OR_SAVEEXEC_B32_gfx10 = 11625
    CEFBS_isGFX10Plus, // S_OR_SAVEEXEC_B64_gfx10 = 11626
    CEFBS_isGFX6GFX7, // S_OR_SAVEEXEC_B64_gfx6_gfx7 = 11627
    CEFBS_isGFX8GFX9, // S_OR_SAVEEXEC_B64_vi = 11628
    CEFBS_isGFX10Plus_isGFX9Plus, // S_PACK_HH_B32_B16_gfx10 = 11629
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_PACK_HH_B32_B16_vi = 11630
    CEFBS_isGFX10Plus_isGFX9Plus, // S_PACK_LH_B32_B16_gfx10 = 11631
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_PACK_LH_B32_B16_vi = 11632
    CEFBS_isGFX10Plus_isGFX9Plus, // S_PACK_LL_B32_B16_gfx10 = 11633
    CEFBS_isGFX8GFX9_isGFX9Plus, // S_PACK_LL_B32_B16_vi = 11634
    CEFBS_isGFX10Plus, // S_QUADMASK_B32_gfx10 = 11635
    CEFBS_isGFX6GFX7, // S_QUADMASK_B32_gfx6_gfx7 = 11636
    CEFBS_isGFX8GFX9, // S_QUADMASK_B32_vi = 11637
    CEFBS_isGFX10Plus, // S_QUADMASK_B64_gfx10 = 11638
    CEFBS_isGFX6GFX7, // S_QUADMASK_B64_gfx6_gfx7 = 11639
    CEFBS_isGFX8GFX9, // S_QUADMASK_B64_vi = 11640
    CEFBS_isGFX10Plus, // S_RFE_B64_gfx10 = 11641
    CEFBS_isGFX6GFX7, // S_RFE_B64_gfx6_gfx7 = 11642
    CEFBS_isGFX8GFX9, // S_RFE_B64_vi = 11643
    CEFBS_isGFX8GFX9, // S_RFE_RESTORE_B64_vi = 11644
    CEFBS_isGFX10Plus, // S_ROUND_MODE = 11645
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_IMM_gfx10 = 11646
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_IMM_vi = 11647
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_SGPR_gfx10 = 11648
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX2_SGPR_vi = 11649
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_IMM_gfx10 = 11650
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_IMM_vi = 11651
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_SGPR_gfx10 = 11652
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORDX4_SGPR_vi = 11653
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_IMM_gfx10 = 11654
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_IMM_vi = 11655
    CEFBS_isGFX10Plus_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_SGPR_gfx10 = 11656
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_LOAD_DWORD_SGPR_vi = 11657
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_IMM_gfx10 = 11658
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_IMM_vi = 11659
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_SGPR_gfx10 = 11660
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX2_SGPR_vi = 11661
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_IMM_gfx10 = 11662
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_IMM_vi = 11663
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_SGPR_gfx10 = 11664
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORDX4_SGPR_vi = 11665
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_IMM_gfx10 = 11666
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_IMM_vi = 11667
    CEFBS_isGFX10Plus_HasScalarStores_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_SGPR_gfx10 = 11668
    CEFBS_isGFX8GFX9_HasScalarFlatScratchInsts, // S_SCRATCH_STORE_DWORD_SGPR_vi = 11669
    CEFBS_None, // S_SENDMSG = 11670
    CEFBS_None, // S_SENDMSGHALT = 11671
    CEFBS_None, // S_SETHALT = 11672
    CEFBS_None, // S_SETKILL = 11673
    CEFBS_isGFX10Plus, // S_SETPC_B64_gfx10 = 11674
    CEFBS_isGFX6GFX7, // S_SETPC_B64_gfx6_gfx7 = 11675
    CEFBS_isGFX8GFX9, // S_SETPC_B64_vi = 11676
    CEFBS_None, // S_SETPRIO = 11677
    CEFBS_isGFX10Plus, // S_SETREG_B32_gfx10 = 11678
    CEFBS_isGFX6GFX7, // S_SETREG_B32_gfx6_gfx7 = 11679
    CEFBS_isGFX8GFX9, // S_SETREG_B32_vi = 11680
    CEFBS_isGFX10Plus, // S_SETREG_IMM32_B32_gfx10 = 11681
    CEFBS_isGFX6GFX7, // S_SETREG_IMM32_B32_gfx6_gfx7 = 11682
    CEFBS_isGFX8GFX9, // S_SETREG_IMM32_B32_vi = 11683
    CEFBS_isGFX6GFX7GFX8GFX9, // S_SETVSKIP = 11684
    CEFBS_isGFX8GFX9_HasVGPRIndexMode, // S_SET_GPR_IDX_IDX_vi = 11685
    CEFBS_HasVGPRIndexMode, // S_SET_GPR_IDX_MODE = 11686
    CEFBS_HasVGPRIndexMode, // S_SET_GPR_IDX_OFF = 11687
    CEFBS_HasVGPRIndexMode, // S_SET_GPR_IDX_ON = 11688
    CEFBS_isGFX10Plus, // S_SEXT_I32_I16_gfx10 = 11689
    CEFBS_isGFX6GFX7, // S_SEXT_I32_I16_gfx6_gfx7 = 11690
    CEFBS_isGFX8GFX9, // S_SEXT_I32_I16_vi = 11691
    CEFBS_isGFX10Plus, // S_SEXT_I32_I8_gfx10 = 11692
    CEFBS_isGFX6GFX7, // S_SEXT_I32_I8_gfx6_gfx7 = 11693
    CEFBS_isGFX8GFX9, // S_SEXT_I32_I8_vi = 11694
    CEFBS_None, // S_SLEEP = 11695
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORDX2_IMM_gfx10 = 11696
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORDX2_IMM_vi = 11697
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORDX2_SGPR_gfx10 = 11698
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORDX2_SGPR_vi = 11699
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORDX4_IMM_gfx10 = 11700
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORDX4_IMM_vi = 11701
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORDX4_SGPR_gfx10 = 11702
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORDX4_SGPR_vi = 11703
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORD_IMM_gfx10 = 11704
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORD_IMM_vi = 11705
    CEFBS_isGFX10Plus_HasScalarStores, // S_STORE_DWORD_SGPR_gfx10 = 11706
    CEFBS_isGFX8GFX9_HasScalarStores, // S_STORE_DWORD_SGPR_vi = 11707
    CEFBS_isGFX10Plus, // S_SUBB_U32_gfx10 = 11708
    CEFBS_isGFX6GFX7, // S_SUBB_U32_gfx6_gfx7 = 11709
    CEFBS_isGFX8GFX9, // S_SUBB_U32_vi = 11710
    CEFBS_isGFX10Plus, // S_SUBVECTOR_LOOP_BEGIN_gfx10 = 11711
    CEFBS_isGFX10Plus, // S_SUBVECTOR_LOOP_END_gfx10 = 11712
    CEFBS_isGFX10Plus, // S_SUB_I32_gfx10 = 11713
    CEFBS_isGFX6GFX7, // S_SUB_I32_gfx6_gfx7 = 11714
    CEFBS_isGFX8GFX9, // S_SUB_I32_vi = 11715
    CEFBS_isGFX10Plus, // S_SUB_U32_gfx10 = 11716
    CEFBS_isGFX6GFX7, // S_SUB_U32_gfx6_gfx7 = 11717
    CEFBS_isGFX8GFX9, // S_SUB_U32_vi = 11718
    CEFBS_isGFX10Plus, // S_SWAPPC_B64_gfx10 = 11719
    CEFBS_isGFX6GFX7, // S_SWAPPC_B64_gfx6_gfx7 = 11720
    CEFBS_isGFX8GFX9, // S_SWAPPC_B64_vi = 11721
    CEFBS_None, // S_TRAP = 11722
    CEFBS_None, // S_TTRACEDATA = 11723
    CEFBS_isGFX10Plus, // S_TTRACEDATA_IMM = 11724
    CEFBS_isGFX10Plus, // S_VERSION_gfx10 = 11725
    CEFBS_None, // S_WAITCNT = 11726
    CEFBS_isGFX10Plus, // S_WAITCNT_DEPCTR = 11727
    CEFBS_isGFX10Plus, // S_WAITCNT_EXPCNT_gfx10 = 11728
    CEFBS_isGFX10Plus, // S_WAITCNT_IDLE = 11729
    CEFBS_isGFX10Plus, // S_WAITCNT_LGKMCNT_gfx10 = 11730
    CEFBS_isGFX10Plus, // S_WAITCNT_VMCNT_gfx10 = 11731
    CEFBS_isGFX10Plus, // S_WAITCNT_VSCNT_gfx10 = 11732
    CEFBS_isGFX8Plus, // S_WAKEUP = 11733
    CEFBS_isGFX10Plus, // S_WQM_B32_gfx10 = 11734
    CEFBS_isGFX6GFX7, // S_WQM_B32_gfx6_gfx7 = 11735
    CEFBS_isGFX8GFX9, // S_WQM_B32_vi = 11736
    CEFBS_isGFX10Plus, // S_WQM_B64_gfx10 = 11737
    CEFBS_isGFX6GFX7, // S_WQM_B64_gfx6_gfx7 = 11738
    CEFBS_isGFX8GFX9, // S_WQM_B64_vi = 11739
    CEFBS_isGFX10Plus, // S_XNOR_B32_gfx10 = 11740
    CEFBS_isGFX6GFX7, // S_XNOR_B32_gfx6_gfx7 = 11741
    CEFBS_isGFX8GFX9, // S_XNOR_B32_vi = 11742
    CEFBS_isGFX10Plus, // S_XNOR_B64_gfx10 = 11743
    CEFBS_isGFX6GFX7, // S_XNOR_B64_gfx6_gfx7 = 11744
    CEFBS_isGFX8GFX9, // S_XNOR_B64_vi = 11745
    CEFBS_isGFX10Plus, // S_XNOR_SAVEEXEC_B32_gfx10 = 11746
    CEFBS_isGFX10Plus, // S_XNOR_SAVEEXEC_B64_gfx10 = 11747
    CEFBS_isGFX6GFX7, // S_XNOR_SAVEEXEC_B64_gfx6_gfx7 = 11748
    CEFBS_isGFX8GFX9, // S_XNOR_SAVEEXEC_B64_vi = 11749
    CEFBS_isGFX10Plus, // S_XOR_B32_gfx10 = 11750
    CEFBS_isGFX6GFX7, // S_XOR_B32_gfx6_gfx7 = 11751
    CEFBS_isGFX8GFX9, // S_XOR_B32_vi = 11752
    CEFBS_isGFX10Plus, // S_XOR_B64_gfx10 = 11753
    CEFBS_isGFX6GFX7, // S_XOR_B64_gfx6_gfx7 = 11754
    CEFBS_isGFX8GFX9, // S_XOR_B64_vi = 11755
    CEFBS_isGFX10Plus, // S_XOR_SAVEEXEC_B32_gfx10 = 11756
    CEFBS_isGFX10Plus, // S_XOR_SAVEEXEC_B64_gfx10 = 11757
    CEFBS_isGFX6GFX7, // S_XOR_SAVEEXEC_B64_gfx6_gfx7 = 11758
    CEFBS_isGFX8GFX9, // S_XOR_SAVEEXEC_B64_vi = 11759
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10 = 11760
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi = 11761
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10 = 11762
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi = 11763
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10 = 11764
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi = 11765
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10 = 11766
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi = 11767
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80 = 11768
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80 = 11769
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80 = 11770
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80 = 11771
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10 = 11772
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi = 11773
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10 = 11774
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi = 11775
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10 = 11776
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi = 11777
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10 = 11778
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi = 11779
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80 = 11780
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80 = 11781
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80 = 11782
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80 = 11783
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10 = 11784
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi = 11785
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10 = 11786
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi = 11787
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10 = 11788
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi = 11789
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10 = 11790
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi = 11791
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80 = 11792
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80 = 11793
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80 = 11794
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80 = 11795
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10 = 11796
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi = 11797
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10 = 11798
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_IDXEN_vi = 11799
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10 = 11800
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFEN_vi = 11801
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10 = 11802
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_OFFSET_vi = 11803
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80 = 11804
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80 = 11805
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80 = 11806
    CEFBS_HasUnpackedD16VMem, // TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80 = 11807
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7 = 11808
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10 = 11809
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7 = 11810
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi = 11811
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10 = 11812
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7 = 11813
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZW_IDXEN_vi = 11814
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10 = 11815
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7 = 11816
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZW_OFFEN_vi = 11817
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10 = 11818
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7 = 11819
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZW_OFFSET_vi = 11820
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7 = 11821
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10 = 11822
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7 = 11823
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi = 11824
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10 = 11825
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7 = 11826
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZ_IDXEN_vi = 11827
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10 = 11828
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7 = 11829
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZ_OFFEN_vi = 11830
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10 = 11831
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7 = 11832
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XYZ_OFFSET_vi = 11833
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7 = 11834
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10 = 11835
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7 = 11836
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XY_BOTHEN_vi = 11837
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx10 = 11838
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7 = 11839
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XY_IDXEN_vi = 11840
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx10 = 11841
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7 = 11842
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XY_OFFEN_vi = 11843
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx10 = 11844
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7 = 11845
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_XY_OFFSET_vi = 11846
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7 = 11847
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx10 = 11848
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7 = 11849
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_X_BOTHEN_vi = 11850
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_X_IDXEN_gfx10 = 11851
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7 = 11852
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_X_IDXEN_vi = 11853
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_X_OFFEN_gfx10 = 11854
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7 = 11855
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_X_OFFEN_vi = 11856
    CEFBS_isGFX10Plus, // TBUFFER_LOAD_FORMAT_X_OFFSET_gfx10 = 11857
    CEFBS_isGFX6GFX7, // TBUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7 = 11858
    CEFBS_isGFX8GFX9, // TBUFFER_LOAD_FORMAT_X_OFFSET_vi = 11859
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10 = 11860
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi = 11861
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10 = 11862
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi = 11863
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10 = 11864
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi = 11865
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10 = 11866
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi = 11867
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80 = 11868
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80 = 11869
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80 = 11870
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80 = 11871
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10 = 11872
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi = 11873
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10 = 11874
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi = 11875
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10 = 11876
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi = 11877
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10 = 11878
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi = 11879
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80 = 11880
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80 = 11881
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80 = 11882
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80 = 11883
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10 = 11884
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi = 11885
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10 = 11886
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_IDXEN_vi = 11887
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10 = 11888
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFEN_vi = 11889
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10 = 11890
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_OFFSET_vi = 11891
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80 = 11892
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80 = 11893
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80 = 11894
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80 = 11895
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10 = 11896
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_BOTHEN_vi = 11897
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10 = 11898
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_IDXEN_vi = 11899
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10 = 11900
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFEN_vi = 11901
    CEFBS_isGFX10Plus_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10 = 11902
    CEFBS_isGFX8GFX9_HasPackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_OFFSET_vi = 11903
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80 = 11904
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80 = 11905
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80 = 11906
    CEFBS_HasUnpackedD16VMem, // TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80 = 11907
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7 = 11908
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10 = 11909
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7 = 11910
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZW_BOTHEN_vi = 11911
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10 = 11912
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7 = 11913
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZW_IDXEN_vi = 11914
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10 = 11915
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7 = 11916
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZW_OFFEN_vi = 11917
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10 = 11918
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7 = 11919
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZW_OFFSET_vi = 11920
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7 = 11921
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10 = 11922
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7 = 11923
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZ_BOTHEN_vi = 11924
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10 = 11925
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7 = 11926
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZ_IDXEN_vi = 11927
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10 = 11928
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7 = 11929
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZ_OFFEN_vi = 11930
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10 = 11931
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7 = 11932
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XYZ_OFFSET_vi = 11933
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7 = 11934
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx10 = 11935
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7 = 11936
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XY_BOTHEN_vi = 11937
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XY_IDXEN_gfx10 = 11938
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7 = 11939
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XY_IDXEN_vi = 11940
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XY_OFFEN_gfx10 = 11941
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7 = 11942
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XY_OFFEN_vi = 11943
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_XY_OFFSET_gfx10 = 11944
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7 = 11945
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_XY_OFFSET_vi = 11946
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7 = 11947
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_X_BOTHEN_gfx10 = 11948
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7 = 11949
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_X_BOTHEN_vi = 11950
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_X_IDXEN_gfx10 = 11951
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7 = 11952
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_X_IDXEN_vi = 11953
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_X_OFFEN_gfx10 = 11954
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7 = 11955
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_X_OFFEN_vi = 11956
    CEFBS_isGFX10Plus, // TBUFFER_STORE_FORMAT_X_OFFSET_gfx10 = 11957
    CEFBS_isGFX6GFX7, // TBUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7 = 11958
    CEFBS_isGFX8GFX9, // TBUFFER_STORE_FORMAT_X_OFFSET_vi = 11959
    CEFBS_HasMAIInsts, // V_ACCVGPR_READ_B32_vi = 11960
    CEFBS_HasMAIInsts, // V_ACCVGPR_WRITE_B32_vi = 11961
    CEFBS_isGFX10Plus_isGFX9Plus, // V_ADD3_U32_gfx10 = 11962
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_ADD3_U32_vi = 11963
    CEFBS_isGFX9Only_HasDPP, // V_ADDC_CO_U32_dpp_gfx9 = 11964
    CEFBS_isGFX9Only, // V_ADDC_CO_U32_e32_gfx9 = 11965
    CEFBS_isGFX9Only, // V_ADDC_CO_U32_e64_gfx9 = 11966
    CEFBS_isGFX9Only_HasSDWA9, // V_ADDC_CO_U32_sdwa_gfx9 = 11967
    CEFBS_isGFX8Only_HasDPP, // V_ADDC_U32_dpp_vi = 11968
    CEFBS_isGFX6GFX7, // V_ADDC_U32_e32_gfx6_gfx7 = 11969
    CEFBS_isGFX8Only, // V_ADDC_U32_e32_vi = 11970
    CEFBS_isGFX6GFX7, // V_ADDC_U32_e64_gfx6_gfx7 = 11971
    CEFBS_isGFX8Only, // V_ADDC_U32_e64_vi = 11972
    CEFBS_isGFX8Only_HasSDWA, // V_ADDC_U32_sdwa_vi = 11973
    CEFBS_isGFX10Plus_HasDPP8, // V_ADD_CO_CI_U32_dpp8_gfx10 = 11974
    CEFBS_isWave32_isGFX10Plus_HasDPP8, // V_ADD_CO_CI_U32_dpp8_w32_gfx10 = 11975
    CEFBS_isWave64_isGFX10Plus_HasDPP8, // V_ADD_CO_CI_U32_dpp8_w64_gfx10 = 11976
    CEFBS_isGFX10Plus_HasDPP16, // V_ADD_CO_CI_U32_dpp_gfx10 = 11977
    CEFBS_isWave32_isGFX10Plus_HasDPP16, // V_ADD_CO_CI_U32_dpp_w32_gfx10 = 11978
    CEFBS_isWave64_isGFX10Plus_HasDPP16, // V_ADD_CO_CI_U32_dpp_w64_gfx10 = 11979
    CEFBS_isGFX10Plus, // V_ADD_CO_CI_U32_e32_gfx10 = 11980
    CEFBS_isGFX10Plus, // V_ADD_CO_CI_U32_e64_gfx10 = 11981
    CEFBS_isGFX10Plus_HasSDWA10, // V_ADD_CO_CI_U32_sdwa_gfx10 = 11982
    CEFBS_isWave32_isGFX10Plus_HasSDWA10, // V_ADD_CO_CI_U32_sdwa_w32_gfx10 = 11983
    CEFBS_isWave64_isGFX10Plus_HasSDWA10, // V_ADD_CO_CI_U32_sdwa_w64_gfx10 = 11984
    CEFBS_isGFX9Only_HasDPP, // V_ADD_CO_U32_dpp_gfx9 = 11985
    CEFBS_isGFX9Only, // V_ADD_CO_U32_e32_gfx9 = 11986
    CEFBS_isGFX10Plus, // V_ADD_CO_U32_e64_gfx10 = 11987
    CEFBS_isGFX9Only, // V_ADD_CO_U32_e64_gfx9 = 11988
    CEFBS_isGFX9Only_HasSDWA9, // V_ADD_CO_U32_sdwa_gfx9 = 11989
    CEFBS_isGFX10Plus_HasDPP8, // V_ADD_F16_dpp8_gfx10 = 11990
    CEFBS_isGFX10Plus_HasDPP16, // V_ADD_F16_dpp_gfx10 = 11991
    CEFBS_HasDPP_Has16BitInsts, // V_ADD_F16_dpp_vi = 11992
    CEFBS_isGFX10Plus_Has16BitInsts, // V_ADD_F16_e32_gfx10 = 11993
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ADD_F16_e32_vi = 11994
    CEFBS_isGFX10Plus_Has16BitInsts, // V_ADD_F16_e64_gfx10 = 11995
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ADD_F16_e64_vi = 11996
    CEFBS_isGFX10Plus_HasSDWA10, // V_ADD_F16_sdwa_gfx10 = 11997
    CEFBS_HasSDWA9, // V_ADD_F16_sdwa_gfx9 = 11998
    CEFBS_HasSDWA_Has16BitInsts, // V_ADD_F16_sdwa_vi = 11999
    CEFBS_isGFX10Plus_HasDPP8, // V_ADD_F32_dpp8_gfx10 = 12000
    CEFBS_isGFX10Plus_HasDPP16, // V_ADD_F32_dpp_gfx10 = 12001
    CEFBS_HasDPP, // V_ADD_F32_dpp_vi = 12002
    CEFBS_isGFX10Plus, // V_ADD_F32_e32_gfx10 = 12003
    CEFBS_isGFX6GFX7, // V_ADD_F32_e32_gfx6_gfx7 = 12004
    CEFBS_isGFX8GFX9, // V_ADD_F32_e32_vi = 12005
    CEFBS_isGFX10Plus, // V_ADD_F32_e64_gfx10 = 12006
    CEFBS_isGFX6GFX7, // V_ADD_F32_e64_gfx6_gfx7 = 12007
    CEFBS_isGFX8GFX9, // V_ADD_F32_e64_vi = 12008
    CEFBS_isGFX10Plus_HasSDWA10, // V_ADD_F32_sdwa_gfx10 = 12009
    CEFBS_HasSDWA9, // V_ADD_F32_sdwa_gfx9 = 12010
    CEFBS_HasSDWA, // V_ADD_F32_sdwa_vi = 12011
    CEFBS_isGFX10Plus, // V_ADD_F64_gfx10 = 12012
    CEFBS_isGFX6GFX7, // V_ADD_F64_gfx6_gfx7 = 12013
    CEFBS_isGFX8GFX9, // V_ADD_F64_vi = 12014
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_ADD_I16_vi = 12015
    CEFBS_isGFX6GFX7, // V_ADD_I32_e32_gfx6_gfx7 = 12016
    CEFBS_isGFX6GFX7, // V_ADD_I32_e64_gfx6_gfx7 = 12017
    CEFBS_isGFX9Only_isGFX9Plus, // V_ADD_I32_gfx9_gfx9 = 12018
    CEFBS_isGFX10Plus_isGFX9Plus, // V_ADD_LSHL_U32_gfx10 = 12019
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_ADD_LSHL_U32_vi = 12020
    CEFBS_isGFX10Plus_isGFX9Plus, // V_ADD_NC_I16_gfx10 = 12021
    CEFBS_isGFX10Plus_isGFX9Plus, // V_ADD_NC_I32_gfx10 = 12022
    CEFBS_isGFX10Plus_Has16BitInsts, // V_ADD_NC_U16_gfx10 = 12023
    CEFBS_isGFX10Plus_HasDPP8, // V_ADD_NC_U32_dpp8_gfx10 = 12024
    CEFBS_isGFX10Plus_HasDPP16, // V_ADD_NC_U32_dpp_gfx10 = 12025
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_ADD_NC_U32_e32_gfx10 = 12026
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_ADD_NC_U32_e64_gfx10 = 12027
    CEFBS_isGFX10Plus_HasSDWA10, // V_ADD_NC_U32_sdwa_gfx10 = 12028
    CEFBS_HasDPP_Has16BitInsts, // V_ADD_U16_dpp_vi = 12029
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ADD_U16_e32_vi = 12030
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ADD_U16_e64_vi = 12031
    CEFBS_HasSDWA9, // V_ADD_U16_sdwa_gfx9 = 12032
    CEFBS_HasSDWA_Has16BitInsts, // V_ADD_U16_sdwa_vi = 12033
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_ADD_U32_dpp_gfx9 = 12034
    CEFBS_isGFX8Only_HasDPP, // V_ADD_U32_dpp_vi = 12035
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_ADD_U32_e32_gfx9 = 12036
    CEFBS_isGFX8Only, // V_ADD_U32_e32_vi = 12037
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_ADD_U32_e64_gfx9 = 12038
    CEFBS_isGFX8Only, // V_ADD_U32_e64_vi = 12039
    CEFBS_isGFX9Only_HasSDWA9, // V_ADD_U32_sdwa_gfx9 = 12040
    CEFBS_isGFX8Only_HasSDWA, // V_ADD_U32_sdwa_vi = 12041
    CEFBS_isGFX10Plus, // V_ALIGNBIT_B32_gfx10 = 12042
    CEFBS_isGFX6GFX7, // V_ALIGNBIT_B32_gfx6_gfx7 = 12043
    CEFBS_isGFX8GFX9, // V_ALIGNBIT_B32_vi = 12044
    CEFBS_isGFX10Plus, // V_ALIGNBYTE_B32_gfx10 = 12045
    CEFBS_isGFX6GFX7, // V_ALIGNBYTE_B32_gfx6_gfx7 = 12046
    CEFBS_isGFX8GFX9, // V_ALIGNBYTE_B32_vi = 12047
    CEFBS_isGFX10Plus_HasDPP8, // V_AND_B32_dpp8_gfx10 = 12048
    CEFBS_isGFX10Plus_HasDPP16, // V_AND_B32_dpp_gfx10 = 12049
    CEFBS_HasDPP, // V_AND_B32_dpp_vi = 12050
    CEFBS_isGFX10Plus, // V_AND_B32_e32_gfx10 = 12051
    CEFBS_isGFX6GFX7, // V_AND_B32_e32_gfx6_gfx7 = 12052
    CEFBS_isGFX8GFX9, // V_AND_B32_e32_vi = 12053
    CEFBS_isGFX10Plus, // V_AND_B32_e64_gfx10 = 12054
    CEFBS_isGFX6GFX7, // V_AND_B32_e64_gfx6_gfx7 = 12055
    CEFBS_isGFX8GFX9, // V_AND_B32_e64_vi = 12056
    CEFBS_isGFX10Plus_HasSDWA10, // V_AND_B32_sdwa_gfx10 = 12057
    CEFBS_HasSDWA9, // V_AND_B32_sdwa_gfx9 = 12058
    CEFBS_HasSDWA, // V_AND_B32_sdwa_vi = 12059
    CEFBS_isGFX10Plus_isGFX9Plus, // V_AND_OR_B32_gfx10 = 12060
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_AND_OR_B32_vi = 12061
    CEFBS_HasDPP_Has16BitInsts, // V_ASHRREV_I16_dpp_vi = 12062
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ASHRREV_I16_e32_vi = 12063
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_ASHRREV_I16_e64_vi = 12064
    CEFBS_isGFX10Plus_Has16BitInsts, // V_ASHRREV_I16_gfx10 = 12065
    CEFBS_HasSDWA9, // V_ASHRREV_I16_sdwa_gfx9 = 12066
    CEFBS_HasSDWA_Has16BitInsts, // V_ASHRREV_I16_sdwa_vi = 12067
    CEFBS_isGFX10Plus_HasDPP8, // V_ASHRREV_I32_dpp8_gfx10 = 12068
    CEFBS_isGFX10Plus_HasDPP16, // V_ASHRREV_I32_dpp_gfx10 = 12069
    CEFBS_HasDPP, // V_ASHRREV_I32_dpp_vi = 12070
    CEFBS_isGFX10Plus, // V_ASHRREV_I32_e32_gfx10 = 12071
    CEFBS_isGFX6GFX7, // V_ASHRREV_I32_e32_gfx6_gfx7 = 12072
    CEFBS_isGFX8GFX9, // V_ASHRREV_I32_e32_vi = 12073
    CEFBS_isGFX10Plus, // V_ASHRREV_I32_e64_gfx10 = 12074
    CEFBS_isGFX6GFX7, // V_ASHRREV_I32_e64_gfx6_gfx7 = 12075
    CEFBS_isGFX8GFX9, // V_ASHRREV_I32_e64_vi = 12076
    CEFBS_isGFX10Plus_HasSDWA10, // V_ASHRREV_I32_sdwa_gfx10 = 12077
    CEFBS_HasSDWA9, // V_ASHRREV_I32_sdwa_gfx9 = 12078
    CEFBS_HasSDWA, // V_ASHRREV_I32_sdwa_vi = 12079
    CEFBS_isGFX10Plus_isGFX8Plus, // V_ASHRREV_I64_gfx10 = 12080
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_ASHRREV_I64_vi = 12081
    CEFBS_isGFX6GFX7, // V_ASHR_I32_e32_gfx6_gfx7 = 12082
    CEFBS_isGFX6GFX7, // V_ASHR_I32_e64_gfx6_gfx7 = 12083
    CEFBS_isGFX6GFX7, // V_ASHR_I64_gfx6_gfx7 = 12084
    CEFBS_isGFX6GFX7, // V_BCNT_U32_B32_e32_gfx6_gfx7 = 12085
    CEFBS_isGFX10Plus, // V_BCNT_U32_B32_e64_gfx10 = 12086
    CEFBS_isGFX6GFX7, // V_BCNT_U32_B32_e64_gfx6_gfx7 = 12087
    CEFBS_isGFX8GFX9, // V_BCNT_U32_B32_e64_vi = 12088
    CEFBS_isGFX10Plus, // V_BFE_I32_gfx10 = 12089
    CEFBS_isGFX6GFX7, // V_BFE_I32_gfx6_gfx7 = 12090
    CEFBS_isGFX8GFX9, // V_BFE_I32_vi = 12091
    CEFBS_isGFX10Plus, // V_BFE_U32_gfx10 = 12092
    CEFBS_isGFX6GFX7, // V_BFE_U32_gfx6_gfx7 = 12093
    CEFBS_isGFX8GFX9, // V_BFE_U32_vi = 12094
    CEFBS_isGFX10Plus, // V_BFI_B32_gfx10 = 12095
    CEFBS_isGFX6GFX7, // V_BFI_B32_gfx6_gfx7 = 12096
    CEFBS_isGFX8GFX9, // V_BFI_B32_vi = 12097
    CEFBS_isGFX6GFX7, // V_BFM_B32_e32_gfx6_gfx7 = 12098
    CEFBS_isGFX10Plus, // V_BFM_B32_e64_gfx10 = 12099
    CEFBS_isGFX6GFX7, // V_BFM_B32_e64_gfx6_gfx7 = 12100
    CEFBS_isGFX8GFX9, // V_BFM_B32_e64_vi = 12101
    CEFBS_isGFX10Plus_HasDPP8, // V_BFREV_B32_dpp8_gfx10 = 12102
    CEFBS_isGFX10Plus_HasDPP16, // V_BFREV_B32_dpp_gfx10 = 12103
    CEFBS_HasDPP, // V_BFREV_B32_dpp_vi = 12104
    CEFBS_isGFX10Plus, // V_BFREV_B32_e32_gfx10 = 12105
    CEFBS_isGFX6GFX7, // V_BFREV_B32_e32_gfx6_gfx7 = 12106
    CEFBS_isGFX8GFX9, // V_BFREV_B32_e32_vi = 12107
    CEFBS_isGFX10Plus, // V_BFREV_B32_e64_gfx10 = 12108
    CEFBS_isGFX6GFX7, // V_BFREV_B32_e64_gfx6_gfx7 = 12109
    CEFBS_isGFX8GFX9, // V_BFREV_B32_e64_vi = 12110
    CEFBS_isGFX10Plus_HasSDWA10, // V_BFREV_B32_sdwa_gfx10 = 12111
    CEFBS_HasSDWA9, // V_BFREV_B32_sdwa_gfx9 = 12112
    CEFBS_HasSDWA, // V_BFREV_B32_sdwa_vi = 12113
    CEFBS_isGFX10Plus_HasDPP8, // V_CEIL_F16_dpp8_gfx10 = 12114
    CEFBS_isGFX10Plus_HasDPP16, // V_CEIL_F16_dpp_gfx10 = 12115
    CEFBS_HasDPP_Has16BitInsts, // V_CEIL_F16_dpp_vi = 12116
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CEIL_F16_e32_gfx10 = 12117
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CEIL_F16_e32_vi = 12118
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CEIL_F16_e64_gfx10 = 12119
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CEIL_F16_e64_vi = 12120
    CEFBS_isGFX10Plus_HasSDWA10, // V_CEIL_F16_sdwa_gfx10 = 12121
    CEFBS_HasSDWA9, // V_CEIL_F16_sdwa_gfx9 = 12122
    CEFBS_HasSDWA_Has16BitInsts, // V_CEIL_F16_sdwa_vi = 12123
    CEFBS_isGFX10Plus_HasDPP8, // V_CEIL_F32_dpp8_gfx10 = 12124
    CEFBS_isGFX10Plus_HasDPP16, // V_CEIL_F32_dpp_gfx10 = 12125
    CEFBS_HasDPP, // V_CEIL_F32_dpp_vi = 12126
    CEFBS_isGFX10Plus, // V_CEIL_F32_e32_gfx10 = 12127
    CEFBS_isGFX6GFX7, // V_CEIL_F32_e32_gfx6_gfx7 = 12128
    CEFBS_isGFX8GFX9, // V_CEIL_F32_e32_vi = 12129
    CEFBS_isGFX10Plus, // V_CEIL_F32_e64_gfx10 = 12130
    CEFBS_isGFX6GFX7, // V_CEIL_F32_e64_gfx6_gfx7 = 12131
    CEFBS_isGFX8GFX9, // V_CEIL_F32_e64_vi = 12132
    CEFBS_isGFX10Plus_HasSDWA10, // V_CEIL_F32_sdwa_gfx10 = 12133
    CEFBS_HasSDWA9, // V_CEIL_F32_sdwa_gfx9 = 12134
    CEFBS_HasSDWA, // V_CEIL_F32_sdwa_vi = 12135
    CEFBS_isGFX10Plus_isGFX7Plus, // V_CEIL_F64_e32_gfx10 = 12136
    CEFBS_isGFX7Only_isGFX7Plus, // V_CEIL_F64_e32_gfx7 = 12137
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_CEIL_F64_e32_vi = 12138
    CEFBS_isGFX10Plus_isGFX7Plus, // V_CEIL_F64_e64_gfx10 = 12139
    CEFBS_isGFX7Only_isGFX7Plus, // V_CEIL_F64_e64_gfx7 = 12140
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_CEIL_F64_e64_vi = 12141
    CEFBS_isGFX10Plus, // V_CLREXCP_e32_gfx10 = 12142
    CEFBS_isGFX6GFX7, // V_CLREXCP_e32_gfx6_gfx7 = 12143
    CEFBS_isGFX8GFX9, // V_CLREXCP_e32_vi = 12144
    CEFBS_isGFX10Plus, // V_CLREXCP_e64_gfx10 = 12145
    CEFBS_isGFX6GFX7, // V_CLREXCP_e64_gfx6_gfx7 = 12146
    CEFBS_isGFX8GFX9, // V_CLREXCP_e64_vi = 12147
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_e32_gfx6_gfx7 = 12148
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F32_e64_gfx6_gfx7 = 12149
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_e32_gfx6_gfx7 = 12150
    CEFBS_isGFX6GFX7, // V_CMPSX_EQ_F64_e64_gfx6_gfx7 = 12151
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_e32_gfx6_gfx7 = 12152
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F32_e64_gfx6_gfx7 = 12153
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_e32_gfx6_gfx7 = 12154
    CEFBS_isGFX6GFX7, // V_CMPSX_F_F64_e64_gfx6_gfx7 = 12155
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_e32_gfx6_gfx7 = 12156
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F32_e64_gfx6_gfx7 = 12157
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_e32_gfx6_gfx7 = 12158
    CEFBS_isGFX6GFX7, // V_CMPSX_GE_F64_e64_gfx6_gfx7 = 12159
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_e32_gfx6_gfx7 = 12160
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F32_e64_gfx6_gfx7 = 12161
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_e32_gfx6_gfx7 = 12162
    CEFBS_isGFX6GFX7, // V_CMPSX_GT_F64_e64_gfx6_gfx7 = 12163
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_e32_gfx6_gfx7 = 12164
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F32_e64_gfx6_gfx7 = 12165
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_e32_gfx6_gfx7 = 12166
    CEFBS_isGFX6GFX7, // V_CMPSX_LE_F64_e64_gfx6_gfx7 = 12167
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_e32_gfx6_gfx7 = 12168
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F32_e64_gfx6_gfx7 = 12169
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_e32_gfx6_gfx7 = 12170
    CEFBS_isGFX6GFX7, // V_CMPSX_LG_F64_e64_gfx6_gfx7 = 12171
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_e32_gfx6_gfx7 = 12172
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F32_e64_gfx6_gfx7 = 12173
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_e32_gfx6_gfx7 = 12174
    CEFBS_isGFX6GFX7, // V_CMPSX_LT_F64_e64_gfx6_gfx7 = 12175
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_e32_gfx6_gfx7 = 12176
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F32_e64_gfx6_gfx7 = 12177
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_e32_gfx6_gfx7 = 12178
    CEFBS_isGFX6GFX7, // V_CMPSX_NEQ_F64_e64_gfx6_gfx7 = 12179
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_e32_gfx6_gfx7 = 12180
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F32_e64_gfx6_gfx7 = 12181
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_e32_gfx6_gfx7 = 12182
    CEFBS_isGFX6GFX7, // V_CMPSX_NGE_F64_e64_gfx6_gfx7 = 12183
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_e32_gfx6_gfx7 = 12184
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F32_e64_gfx6_gfx7 = 12185
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_e32_gfx6_gfx7 = 12186
    CEFBS_isGFX6GFX7, // V_CMPSX_NGT_F64_e64_gfx6_gfx7 = 12187
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_e32_gfx6_gfx7 = 12188
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F32_e64_gfx6_gfx7 = 12189
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_e32_gfx6_gfx7 = 12190
    CEFBS_isGFX6GFX7, // V_CMPSX_NLE_F64_e64_gfx6_gfx7 = 12191
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_e32_gfx6_gfx7 = 12192
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F32_e64_gfx6_gfx7 = 12193
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_e32_gfx6_gfx7 = 12194
    CEFBS_isGFX6GFX7, // V_CMPSX_NLG_F64_e64_gfx6_gfx7 = 12195
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_e32_gfx6_gfx7 = 12196
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F32_e64_gfx6_gfx7 = 12197
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_e32_gfx6_gfx7 = 12198
    CEFBS_isGFX6GFX7, // V_CMPSX_NLT_F64_e64_gfx6_gfx7 = 12199
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_e32_gfx6_gfx7 = 12200
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F32_e64_gfx6_gfx7 = 12201
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_e32_gfx6_gfx7 = 12202
    CEFBS_isGFX6GFX7, // V_CMPSX_O_F64_e64_gfx6_gfx7 = 12203
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_e32_gfx6_gfx7 = 12204
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F32_e64_gfx6_gfx7 = 12205
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_e32_gfx6_gfx7 = 12206
    CEFBS_isGFX6GFX7, // V_CMPSX_TRU_F64_e64_gfx6_gfx7 = 12207
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_e32_gfx6_gfx7 = 12208
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F32_e64_gfx6_gfx7 = 12209
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_e32_gfx6_gfx7 = 12210
    CEFBS_isGFX6GFX7, // V_CMPSX_U_F64_e64_gfx6_gfx7 = 12211
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F32_e32_gfx6_gfx7 = 12212
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F32_e64_gfx6_gfx7 = 12213
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F64_e32_gfx6_gfx7 = 12214
    CEFBS_isGFX6GFX7, // V_CMPS_EQ_F64_e64_gfx6_gfx7 = 12215
    CEFBS_isGFX6GFX7, // V_CMPS_F_F32_e32_gfx6_gfx7 = 12216
    CEFBS_isGFX6GFX7, // V_CMPS_F_F32_e64_gfx6_gfx7 = 12217
    CEFBS_isGFX6GFX7, // V_CMPS_F_F64_e32_gfx6_gfx7 = 12218
    CEFBS_isGFX6GFX7, // V_CMPS_F_F64_e64_gfx6_gfx7 = 12219
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F32_e32_gfx6_gfx7 = 12220
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F32_e64_gfx6_gfx7 = 12221
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F64_e32_gfx6_gfx7 = 12222
    CEFBS_isGFX6GFX7, // V_CMPS_GE_F64_e64_gfx6_gfx7 = 12223
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F32_e32_gfx6_gfx7 = 12224
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F32_e64_gfx6_gfx7 = 12225
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F64_e32_gfx6_gfx7 = 12226
    CEFBS_isGFX6GFX7, // V_CMPS_GT_F64_e64_gfx6_gfx7 = 12227
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F32_e32_gfx6_gfx7 = 12228
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F32_e64_gfx6_gfx7 = 12229
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F64_e32_gfx6_gfx7 = 12230
    CEFBS_isGFX6GFX7, // V_CMPS_LE_F64_e64_gfx6_gfx7 = 12231
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F32_e32_gfx6_gfx7 = 12232
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F32_e64_gfx6_gfx7 = 12233
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F64_e32_gfx6_gfx7 = 12234
    CEFBS_isGFX6GFX7, // V_CMPS_LG_F64_e64_gfx6_gfx7 = 12235
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F32_e32_gfx6_gfx7 = 12236
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F32_e64_gfx6_gfx7 = 12237
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F64_e32_gfx6_gfx7 = 12238
    CEFBS_isGFX6GFX7, // V_CMPS_LT_F64_e64_gfx6_gfx7 = 12239
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F32_e32_gfx6_gfx7 = 12240
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F32_e64_gfx6_gfx7 = 12241
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F64_e32_gfx6_gfx7 = 12242
    CEFBS_isGFX6GFX7, // V_CMPS_NEQ_F64_e64_gfx6_gfx7 = 12243
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F32_e32_gfx6_gfx7 = 12244
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F32_e64_gfx6_gfx7 = 12245
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F64_e32_gfx6_gfx7 = 12246
    CEFBS_isGFX6GFX7, // V_CMPS_NGE_F64_e64_gfx6_gfx7 = 12247
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F32_e32_gfx6_gfx7 = 12248
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F32_e64_gfx6_gfx7 = 12249
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F64_e32_gfx6_gfx7 = 12250
    CEFBS_isGFX6GFX7, // V_CMPS_NGT_F64_e64_gfx6_gfx7 = 12251
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F32_e32_gfx6_gfx7 = 12252
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F32_e64_gfx6_gfx7 = 12253
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F64_e32_gfx6_gfx7 = 12254
    CEFBS_isGFX6GFX7, // V_CMPS_NLE_F64_e64_gfx6_gfx7 = 12255
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F32_e32_gfx6_gfx7 = 12256
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F32_e64_gfx6_gfx7 = 12257
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F64_e32_gfx6_gfx7 = 12258
    CEFBS_isGFX6GFX7, // V_CMPS_NLG_F64_e64_gfx6_gfx7 = 12259
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F32_e32_gfx6_gfx7 = 12260
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F32_e64_gfx6_gfx7 = 12261
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F64_e32_gfx6_gfx7 = 12262
    CEFBS_isGFX6GFX7, // V_CMPS_NLT_F64_e64_gfx6_gfx7 = 12263
    CEFBS_isGFX6GFX7, // V_CMPS_O_F32_e32_gfx6_gfx7 = 12264
    CEFBS_isGFX6GFX7, // V_CMPS_O_F32_e64_gfx6_gfx7 = 12265
    CEFBS_isGFX6GFX7, // V_CMPS_O_F64_e32_gfx6_gfx7 = 12266
    CEFBS_isGFX6GFX7, // V_CMPS_O_F64_e64_gfx6_gfx7 = 12267
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F32_e32_gfx6_gfx7 = 12268
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F32_e64_gfx6_gfx7 = 12269
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F64_e32_gfx6_gfx7 = 12270
    CEFBS_isGFX6GFX7, // V_CMPS_TRU_F64_e64_gfx6_gfx7 = 12271
    CEFBS_isGFX6GFX7, // V_CMPS_U_F32_e32_gfx6_gfx7 = 12272
    CEFBS_isGFX6GFX7, // V_CMPS_U_F32_e64_gfx6_gfx7 = 12273
    CEFBS_isGFX6GFX7, // V_CMPS_U_F64_e32_gfx6_gfx7 = 12274
    CEFBS_isGFX6GFX7, // V_CMPS_U_F64_e64_gfx6_gfx7 = 12275
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_CLASS_F16_e32_gfx10 = 12276
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_CLASS_F16_e32_vi = 12277
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_CLASS_F16_e64_gfx10 = 12278
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_CLASS_F16_e64_vi = 12279
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_CLASS_F16_sdwa_gfx10 = 12280
    CEFBS_HasSDWA9, // V_CMPX_CLASS_F16_sdwa_gfx9 = 12281
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_CLASS_F16_sdwa_vi = 12282
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_CLASS_F32_e32_gfx10 = 12283
    CEFBS_isGFX6GFX7, // V_CMPX_CLASS_F32_e32_gfx6_gfx7 = 12284
    CEFBS_isGFX8GFX9, // V_CMPX_CLASS_F32_e32_vi = 12285
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_CLASS_F32_e64_gfx10 = 12286
    CEFBS_isGFX6GFX7, // V_CMPX_CLASS_F32_e64_gfx6_gfx7 = 12287
    CEFBS_isGFX8GFX9, // V_CMPX_CLASS_F32_e64_vi = 12288
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_CLASS_F32_sdwa_gfx10 = 12289
    CEFBS_HasSDWA9, // V_CMPX_CLASS_F32_sdwa_gfx9 = 12290
    CEFBS_HasSDWA, // V_CMPX_CLASS_F32_sdwa_vi = 12291
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_CLASS_F64_e32_gfx10 = 12292
    CEFBS_isGFX6GFX7, // V_CMPX_CLASS_F64_e32_gfx6_gfx7 = 12293
    CEFBS_isGFX8GFX9, // V_CMPX_CLASS_F64_e32_vi = 12294
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_CLASS_F64_e64_gfx10 = 12295
    CEFBS_isGFX6GFX7, // V_CMPX_CLASS_F64_e64_gfx6_gfx7 = 12296
    CEFBS_isGFX8GFX9, // V_CMPX_CLASS_F64_e64_vi = 12297
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_F16_e32_gfx10 = 12298
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_F16_e32_vi = 12299
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_F16_e64_gfx10 = 12300
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_F16_e64_vi = 12301
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_F16_sdwa_gfx10 = 12302
    CEFBS_HasSDWA9, // V_CMPX_EQ_F16_sdwa_gfx9 = 12303
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_F16_sdwa_vi = 12304
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_F32_e32_gfx10 = 12305
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_F32_e32_gfx6_gfx7 = 12306
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_F32_e32_vi = 12307
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_F32_e64_gfx10 = 12308
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_F32_e64_gfx6_gfx7 = 12309
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_F32_e64_vi = 12310
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_F32_sdwa_gfx10 = 12311
    CEFBS_HasSDWA9, // V_CMPX_EQ_F32_sdwa_gfx9 = 12312
    CEFBS_HasSDWA, // V_CMPX_EQ_F32_sdwa_vi = 12313
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_F64_e32_gfx10 = 12314
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_F64_e32_gfx6_gfx7 = 12315
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_F64_e32_vi = 12316
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_F64_e64_gfx10 = 12317
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_F64_e64_gfx6_gfx7 = 12318
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_F64_e64_vi = 12319
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_I16_e32_gfx10 = 12320
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_I16_e32_vi = 12321
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_I16_e64_gfx10 = 12322
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_I16_e64_vi = 12323
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_I16_sdwa_gfx10 = 12324
    CEFBS_HasSDWA9, // V_CMPX_EQ_I16_sdwa_gfx9 = 12325
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_I16_sdwa_vi = 12326
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_I32_e32_gfx10 = 12327
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_I32_e32_gfx6_gfx7 = 12328
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_I32_e32_vi = 12329
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_I32_e64_gfx10 = 12330
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_I32_e64_gfx6_gfx7 = 12331
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_I32_e64_vi = 12332
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_I32_sdwa_gfx10 = 12333
    CEFBS_HasSDWA9, // V_CMPX_EQ_I32_sdwa_gfx9 = 12334
    CEFBS_HasSDWA, // V_CMPX_EQ_I32_sdwa_vi = 12335
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_I64_e32_gfx10 = 12336
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_I64_e32_gfx6_gfx7 = 12337
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_I64_e32_vi = 12338
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_I64_e64_gfx10 = 12339
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_I64_e64_gfx6_gfx7 = 12340
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_I64_e64_vi = 12341
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_U16_e32_gfx10 = 12342
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_U16_e32_vi = 12343
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_EQ_U16_e64_gfx10 = 12344
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_EQ_U16_e64_vi = 12345
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_U16_sdwa_gfx10 = 12346
    CEFBS_HasSDWA9, // V_CMPX_EQ_U16_sdwa_gfx9 = 12347
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_EQ_U16_sdwa_vi = 12348
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_U32_e32_gfx10 = 12349
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_U32_e32_gfx6_gfx7 = 12350
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_U32_e32_vi = 12351
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_U32_e64_gfx10 = 12352
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_U32_e64_gfx6_gfx7 = 12353
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_U32_e64_vi = 12354
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_EQ_U32_sdwa_gfx10 = 12355
    CEFBS_HasSDWA9, // V_CMPX_EQ_U32_sdwa_gfx9 = 12356
    CEFBS_HasSDWA, // V_CMPX_EQ_U32_sdwa_vi = 12357
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_U64_e32_gfx10 = 12358
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_U64_e32_gfx6_gfx7 = 12359
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_U64_e32_vi = 12360
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_EQ_U64_e64_gfx10 = 12361
    CEFBS_isGFX6GFX7, // V_CMPX_EQ_U64_e64_gfx6_gfx7 = 12362
    CEFBS_isGFX8GFX9, // V_CMPX_EQ_U64_e64_vi = 12363
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_F_F16_e32_gfx10 = 12364
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_F16_e32_vi = 12365
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_F_F16_e64_gfx10 = 12366
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_F16_e64_vi = 12367
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_F_F16_sdwa_gfx10 = 12368
    CEFBS_HasSDWA9, // V_CMPX_F_F16_sdwa_gfx9 = 12369
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_F16_sdwa_vi = 12370
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_F32_e32_gfx10 = 12371
    CEFBS_isGFX6GFX7, // V_CMPX_F_F32_e32_gfx6_gfx7 = 12372
    CEFBS_isGFX8GFX9, // V_CMPX_F_F32_e32_vi = 12373
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_F32_e64_gfx10 = 12374
    CEFBS_isGFX6GFX7, // V_CMPX_F_F32_e64_gfx6_gfx7 = 12375
    CEFBS_isGFX8GFX9, // V_CMPX_F_F32_e64_vi = 12376
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_F_F32_sdwa_gfx10 = 12377
    CEFBS_HasSDWA9, // V_CMPX_F_F32_sdwa_gfx9 = 12378
    CEFBS_HasSDWA, // V_CMPX_F_F32_sdwa_vi = 12379
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_F64_e32_gfx10 = 12380
    CEFBS_isGFX6GFX7, // V_CMPX_F_F64_e32_gfx6_gfx7 = 12381
    CEFBS_isGFX8GFX9, // V_CMPX_F_F64_e32_vi = 12382
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_F64_e64_gfx10 = 12383
    CEFBS_isGFX6GFX7, // V_CMPX_F_F64_e64_gfx6_gfx7 = 12384
    CEFBS_isGFX8GFX9, // V_CMPX_F_F64_e64_vi = 12385
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_I16_e32_vi = 12386
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_I16_e64_vi = 12387
    CEFBS_HasSDWA9, // V_CMPX_F_I16_sdwa_gfx9 = 12388
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_I16_sdwa_vi = 12389
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_I32_e32_gfx10 = 12390
    CEFBS_isGFX6GFX7, // V_CMPX_F_I32_e32_gfx6_gfx7 = 12391
    CEFBS_isGFX8GFX9, // V_CMPX_F_I32_e32_vi = 12392
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_I32_e64_gfx10 = 12393
    CEFBS_isGFX6GFX7, // V_CMPX_F_I32_e64_gfx6_gfx7 = 12394
    CEFBS_isGFX8GFX9, // V_CMPX_F_I32_e64_vi = 12395
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_F_I32_sdwa_gfx10 = 12396
    CEFBS_HasSDWA9, // V_CMPX_F_I32_sdwa_gfx9 = 12397
    CEFBS_HasSDWA, // V_CMPX_F_I32_sdwa_vi = 12398
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_I64_e32_gfx10 = 12399
    CEFBS_isGFX6GFX7, // V_CMPX_F_I64_e32_gfx6_gfx7 = 12400
    CEFBS_isGFX8GFX9, // V_CMPX_F_I64_e32_vi = 12401
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_I64_e64_gfx10 = 12402
    CEFBS_isGFX6GFX7, // V_CMPX_F_I64_e64_gfx6_gfx7 = 12403
    CEFBS_isGFX8GFX9, // V_CMPX_F_I64_e64_vi = 12404
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_U16_e32_vi = 12405
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_F_U16_e64_vi = 12406
    CEFBS_HasSDWA9, // V_CMPX_F_U16_sdwa_gfx9 = 12407
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_F_U16_sdwa_vi = 12408
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_U32_e32_gfx10 = 12409
    CEFBS_isGFX6GFX7, // V_CMPX_F_U32_e32_gfx6_gfx7 = 12410
    CEFBS_isGFX8GFX9, // V_CMPX_F_U32_e32_vi = 12411
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_U32_e64_gfx10 = 12412
    CEFBS_isGFX6GFX7, // V_CMPX_F_U32_e64_gfx6_gfx7 = 12413
    CEFBS_isGFX8GFX9, // V_CMPX_F_U32_e64_vi = 12414
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_F_U32_sdwa_gfx10 = 12415
    CEFBS_HasSDWA9, // V_CMPX_F_U32_sdwa_gfx9 = 12416
    CEFBS_HasSDWA, // V_CMPX_F_U32_sdwa_vi = 12417
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_U64_e32_gfx10 = 12418
    CEFBS_isGFX6GFX7, // V_CMPX_F_U64_e32_gfx6_gfx7 = 12419
    CEFBS_isGFX8GFX9, // V_CMPX_F_U64_e32_vi = 12420
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_F_U64_e64_gfx10 = 12421
    CEFBS_isGFX6GFX7, // V_CMPX_F_U64_e64_gfx6_gfx7 = 12422
    CEFBS_isGFX8GFX9, // V_CMPX_F_U64_e64_vi = 12423
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_F16_e32_gfx10 = 12424
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_F16_e32_vi = 12425
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_F16_e64_gfx10 = 12426
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_F16_e64_vi = 12427
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_F16_sdwa_gfx10 = 12428
    CEFBS_HasSDWA9, // V_CMPX_GE_F16_sdwa_gfx9 = 12429
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_F16_sdwa_vi = 12430
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_F32_e32_gfx10 = 12431
    CEFBS_isGFX6GFX7, // V_CMPX_GE_F32_e32_gfx6_gfx7 = 12432
    CEFBS_isGFX8GFX9, // V_CMPX_GE_F32_e32_vi = 12433
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_F32_e64_gfx10 = 12434
    CEFBS_isGFX6GFX7, // V_CMPX_GE_F32_e64_gfx6_gfx7 = 12435
    CEFBS_isGFX8GFX9, // V_CMPX_GE_F32_e64_vi = 12436
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_F32_sdwa_gfx10 = 12437
    CEFBS_HasSDWA9, // V_CMPX_GE_F32_sdwa_gfx9 = 12438
    CEFBS_HasSDWA, // V_CMPX_GE_F32_sdwa_vi = 12439
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_F64_e32_gfx10 = 12440
    CEFBS_isGFX6GFX7, // V_CMPX_GE_F64_e32_gfx6_gfx7 = 12441
    CEFBS_isGFX8GFX9, // V_CMPX_GE_F64_e32_vi = 12442
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_F64_e64_gfx10 = 12443
    CEFBS_isGFX6GFX7, // V_CMPX_GE_F64_e64_gfx6_gfx7 = 12444
    CEFBS_isGFX8GFX9, // V_CMPX_GE_F64_e64_vi = 12445
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_I16_e32_gfx10 = 12446
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_I16_e32_vi = 12447
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_I16_e64_gfx10 = 12448
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_I16_e64_vi = 12449
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_I16_sdwa_gfx10 = 12450
    CEFBS_HasSDWA9, // V_CMPX_GE_I16_sdwa_gfx9 = 12451
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_I16_sdwa_vi = 12452
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_I32_e32_gfx10 = 12453
    CEFBS_isGFX6GFX7, // V_CMPX_GE_I32_e32_gfx6_gfx7 = 12454
    CEFBS_isGFX8GFX9, // V_CMPX_GE_I32_e32_vi = 12455
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_I32_e64_gfx10 = 12456
    CEFBS_isGFX6GFX7, // V_CMPX_GE_I32_e64_gfx6_gfx7 = 12457
    CEFBS_isGFX8GFX9, // V_CMPX_GE_I32_e64_vi = 12458
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_I32_sdwa_gfx10 = 12459
    CEFBS_HasSDWA9, // V_CMPX_GE_I32_sdwa_gfx9 = 12460
    CEFBS_HasSDWA, // V_CMPX_GE_I32_sdwa_vi = 12461
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_I64_e32_gfx10 = 12462
    CEFBS_isGFX6GFX7, // V_CMPX_GE_I64_e32_gfx6_gfx7 = 12463
    CEFBS_isGFX8GFX9, // V_CMPX_GE_I64_e32_vi = 12464
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_I64_e64_gfx10 = 12465
    CEFBS_isGFX6GFX7, // V_CMPX_GE_I64_e64_gfx6_gfx7 = 12466
    CEFBS_isGFX8GFX9, // V_CMPX_GE_I64_e64_vi = 12467
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_U16_e32_gfx10 = 12468
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_U16_e32_vi = 12469
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GE_U16_e64_gfx10 = 12470
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GE_U16_e64_vi = 12471
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_U16_sdwa_gfx10 = 12472
    CEFBS_HasSDWA9, // V_CMPX_GE_U16_sdwa_gfx9 = 12473
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GE_U16_sdwa_vi = 12474
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_U32_e32_gfx10 = 12475
    CEFBS_isGFX6GFX7, // V_CMPX_GE_U32_e32_gfx6_gfx7 = 12476
    CEFBS_isGFX8GFX9, // V_CMPX_GE_U32_e32_vi = 12477
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_U32_e64_gfx10 = 12478
    CEFBS_isGFX6GFX7, // V_CMPX_GE_U32_e64_gfx6_gfx7 = 12479
    CEFBS_isGFX8GFX9, // V_CMPX_GE_U32_e64_vi = 12480
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GE_U32_sdwa_gfx10 = 12481
    CEFBS_HasSDWA9, // V_CMPX_GE_U32_sdwa_gfx9 = 12482
    CEFBS_HasSDWA, // V_CMPX_GE_U32_sdwa_vi = 12483
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_U64_e32_gfx10 = 12484
    CEFBS_isGFX6GFX7, // V_CMPX_GE_U64_e32_gfx6_gfx7 = 12485
    CEFBS_isGFX8GFX9, // V_CMPX_GE_U64_e32_vi = 12486
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GE_U64_e64_gfx10 = 12487
    CEFBS_isGFX6GFX7, // V_CMPX_GE_U64_e64_gfx6_gfx7 = 12488
    CEFBS_isGFX8GFX9, // V_CMPX_GE_U64_e64_vi = 12489
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_F16_e32_gfx10 = 12490
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_F16_e32_vi = 12491
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_F16_e64_gfx10 = 12492
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_F16_e64_vi = 12493
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_F16_sdwa_gfx10 = 12494
    CEFBS_HasSDWA9, // V_CMPX_GT_F16_sdwa_gfx9 = 12495
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_F16_sdwa_vi = 12496
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_F32_e32_gfx10 = 12497
    CEFBS_isGFX6GFX7, // V_CMPX_GT_F32_e32_gfx6_gfx7 = 12498
    CEFBS_isGFX8GFX9, // V_CMPX_GT_F32_e32_vi = 12499
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_F32_e64_gfx10 = 12500
    CEFBS_isGFX6GFX7, // V_CMPX_GT_F32_e64_gfx6_gfx7 = 12501
    CEFBS_isGFX8GFX9, // V_CMPX_GT_F32_e64_vi = 12502
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_F32_sdwa_gfx10 = 12503
    CEFBS_HasSDWA9, // V_CMPX_GT_F32_sdwa_gfx9 = 12504
    CEFBS_HasSDWA, // V_CMPX_GT_F32_sdwa_vi = 12505
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_F64_e32_gfx10 = 12506
    CEFBS_isGFX6GFX7, // V_CMPX_GT_F64_e32_gfx6_gfx7 = 12507
    CEFBS_isGFX8GFX9, // V_CMPX_GT_F64_e32_vi = 12508
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_F64_e64_gfx10 = 12509
    CEFBS_isGFX6GFX7, // V_CMPX_GT_F64_e64_gfx6_gfx7 = 12510
    CEFBS_isGFX8GFX9, // V_CMPX_GT_F64_e64_vi = 12511
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_I16_e32_gfx10 = 12512
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_I16_e32_vi = 12513
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_I16_e64_gfx10 = 12514
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_I16_e64_vi = 12515
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_I16_sdwa_gfx10 = 12516
    CEFBS_HasSDWA9, // V_CMPX_GT_I16_sdwa_gfx9 = 12517
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_I16_sdwa_vi = 12518
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_I32_e32_gfx10 = 12519
    CEFBS_isGFX6GFX7, // V_CMPX_GT_I32_e32_gfx6_gfx7 = 12520
    CEFBS_isGFX8GFX9, // V_CMPX_GT_I32_e32_vi = 12521
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_I32_e64_gfx10 = 12522
    CEFBS_isGFX6GFX7, // V_CMPX_GT_I32_e64_gfx6_gfx7 = 12523
    CEFBS_isGFX8GFX9, // V_CMPX_GT_I32_e64_vi = 12524
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_I32_sdwa_gfx10 = 12525
    CEFBS_HasSDWA9, // V_CMPX_GT_I32_sdwa_gfx9 = 12526
    CEFBS_HasSDWA, // V_CMPX_GT_I32_sdwa_vi = 12527
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_I64_e32_gfx10 = 12528
    CEFBS_isGFX6GFX7, // V_CMPX_GT_I64_e32_gfx6_gfx7 = 12529
    CEFBS_isGFX8GFX9, // V_CMPX_GT_I64_e32_vi = 12530
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_I64_e64_gfx10 = 12531
    CEFBS_isGFX6GFX7, // V_CMPX_GT_I64_e64_gfx6_gfx7 = 12532
    CEFBS_isGFX8GFX9, // V_CMPX_GT_I64_e64_vi = 12533
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_U16_e32_gfx10 = 12534
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_U16_e32_vi = 12535
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_GT_U16_e64_gfx10 = 12536
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_GT_U16_e64_vi = 12537
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_U16_sdwa_gfx10 = 12538
    CEFBS_HasSDWA9, // V_CMPX_GT_U16_sdwa_gfx9 = 12539
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_GT_U16_sdwa_vi = 12540
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_U32_e32_gfx10 = 12541
    CEFBS_isGFX6GFX7, // V_CMPX_GT_U32_e32_gfx6_gfx7 = 12542
    CEFBS_isGFX8GFX9, // V_CMPX_GT_U32_e32_vi = 12543
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_U32_e64_gfx10 = 12544
    CEFBS_isGFX6GFX7, // V_CMPX_GT_U32_e64_gfx6_gfx7 = 12545
    CEFBS_isGFX8GFX9, // V_CMPX_GT_U32_e64_vi = 12546
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_GT_U32_sdwa_gfx10 = 12547
    CEFBS_HasSDWA9, // V_CMPX_GT_U32_sdwa_gfx9 = 12548
    CEFBS_HasSDWA, // V_CMPX_GT_U32_sdwa_vi = 12549
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_U64_e32_gfx10 = 12550
    CEFBS_isGFX6GFX7, // V_CMPX_GT_U64_e32_gfx6_gfx7 = 12551
    CEFBS_isGFX8GFX9, // V_CMPX_GT_U64_e32_vi = 12552
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_GT_U64_e64_gfx10 = 12553
    CEFBS_isGFX6GFX7, // V_CMPX_GT_U64_e64_gfx6_gfx7 = 12554
    CEFBS_isGFX8GFX9, // V_CMPX_GT_U64_e64_vi = 12555
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_F16_e32_gfx10 = 12556
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_F16_e32_vi = 12557
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_F16_e64_gfx10 = 12558
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_F16_e64_vi = 12559
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_F16_sdwa_gfx10 = 12560
    CEFBS_HasSDWA9, // V_CMPX_LE_F16_sdwa_gfx9 = 12561
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_F16_sdwa_vi = 12562
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_F32_e32_gfx10 = 12563
    CEFBS_isGFX6GFX7, // V_CMPX_LE_F32_e32_gfx6_gfx7 = 12564
    CEFBS_isGFX8GFX9, // V_CMPX_LE_F32_e32_vi = 12565
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_F32_e64_gfx10 = 12566
    CEFBS_isGFX6GFX7, // V_CMPX_LE_F32_e64_gfx6_gfx7 = 12567
    CEFBS_isGFX8GFX9, // V_CMPX_LE_F32_e64_vi = 12568
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_F32_sdwa_gfx10 = 12569
    CEFBS_HasSDWA9, // V_CMPX_LE_F32_sdwa_gfx9 = 12570
    CEFBS_HasSDWA, // V_CMPX_LE_F32_sdwa_vi = 12571
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_F64_e32_gfx10 = 12572
    CEFBS_isGFX6GFX7, // V_CMPX_LE_F64_e32_gfx6_gfx7 = 12573
    CEFBS_isGFX8GFX9, // V_CMPX_LE_F64_e32_vi = 12574
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_F64_e64_gfx10 = 12575
    CEFBS_isGFX6GFX7, // V_CMPX_LE_F64_e64_gfx6_gfx7 = 12576
    CEFBS_isGFX8GFX9, // V_CMPX_LE_F64_e64_vi = 12577
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_I16_e32_gfx10 = 12578
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_I16_e32_vi = 12579
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_I16_e64_gfx10 = 12580
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_I16_e64_vi = 12581
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_I16_sdwa_gfx10 = 12582
    CEFBS_HasSDWA9, // V_CMPX_LE_I16_sdwa_gfx9 = 12583
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_I16_sdwa_vi = 12584
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_I32_e32_gfx10 = 12585
    CEFBS_isGFX6GFX7, // V_CMPX_LE_I32_e32_gfx6_gfx7 = 12586
    CEFBS_isGFX8GFX9, // V_CMPX_LE_I32_e32_vi = 12587
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_I32_e64_gfx10 = 12588
    CEFBS_isGFX6GFX7, // V_CMPX_LE_I32_e64_gfx6_gfx7 = 12589
    CEFBS_isGFX8GFX9, // V_CMPX_LE_I32_e64_vi = 12590
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_I32_sdwa_gfx10 = 12591
    CEFBS_HasSDWA9, // V_CMPX_LE_I32_sdwa_gfx9 = 12592
    CEFBS_HasSDWA, // V_CMPX_LE_I32_sdwa_vi = 12593
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_I64_e32_gfx10 = 12594
    CEFBS_isGFX6GFX7, // V_CMPX_LE_I64_e32_gfx6_gfx7 = 12595
    CEFBS_isGFX8GFX9, // V_CMPX_LE_I64_e32_vi = 12596
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_I64_e64_gfx10 = 12597
    CEFBS_isGFX6GFX7, // V_CMPX_LE_I64_e64_gfx6_gfx7 = 12598
    CEFBS_isGFX8GFX9, // V_CMPX_LE_I64_e64_vi = 12599
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_U16_e32_gfx10 = 12600
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_U16_e32_vi = 12601
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LE_U16_e64_gfx10 = 12602
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LE_U16_e64_vi = 12603
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_U16_sdwa_gfx10 = 12604
    CEFBS_HasSDWA9, // V_CMPX_LE_U16_sdwa_gfx9 = 12605
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LE_U16_sdwa_vi = 12606
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_U32_e32_gfx10 = 12607
    CEFBS_isGFX6GFX7, // V_CMPX_LE_U32_e32_gfx6_gfx7 = 12608
    CEFBS_isGFX8GFX9, // V_CMPX_LE_U32_e32_vi = 12609
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_U32_e64_gfx10 = 12610
    CEFBS_isGFX6GFX7, // V_CMPX_LE_U32_e64_gfx6_gfx7 = 12611
    CEFBS_isGFX8GFX9, // V_CMPX_LE_U32_e64_vi = 12612
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LE_U32_sdwa_gfx10 = 12613
    CEFBS_HasSDWA9, // V_CMPX_LE_U32_sdwa_gfx9 = 12614
    CEFBS_HasSDWA, // V_CMPX_LE_U32_sdwa_vi = 12615
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_U64_e32_gfx10 = 12616
    CEFBS_isGFX6GFX7, // V_CMPX_LE_U64_e32_gfx6_gfx7 = 12617
    CEFBS_isGFX8GFX9, // V_CMPX_LE_U64_e32_vi = 12618
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LE_U64_e64_gfx10 = 12619
    CEFBS_isGFX6GFX7, // V_CMPX_LE_U64_e64_gfx6_gfx7 = 12620
    CEFBS_isGFX8GFX9, // V_CMPX_LE_U64_e64_vi = 12621
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LG_F16_e32_gfx10 = 12622
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LG_F16_e32_vi = 12623
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LG_F16_e64_gfx10 = 12624
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LG_F16_e64_vi = 12625
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LG_F16_sdwa_gfx10 = 12626
    CEFBS_HasSDWA9, // V_CMPX_LG_F16_sdwa_gfx9 = 12627
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LG_F16_sdwa_vi = 12628
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LG_F32_e32_gfx10 = 12629
    CEFBS_isGFX6GFX7, // V_CMPX_LG_F32_e32_gfx6_gfx7 = 12630
    CEFBS_isGFX8GFX9, // V_CMPX_LG_F32_e32_vi = 12631
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LG_F32_e64_gfx10 = 12632
    CEFBS_isGFX6GFX7, // V_CMPX_LG_F32_e64_gfx6_gfx7 = 12633
    CEFBS_isGFX8GFX9, // V_CMPX_LG_F32_e64_vi = 12634
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LG_F32_sdwa_gfx10 = 12635
    CEFBS_HasSDWA9, // V_CMPX_LG_F32_sdwa_gfx9 = 12636
    CEFBS_HasSDWA, // V_CMPX_LG_F32_sdwa_vi = 12637
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LG_F64_e32_gfx10 = 12638
    CEFBS_isGFX6GFX7, // V_CMPX_LG_F64_e32_gfx6_gfx7 = 12639
    CEFBS_isGFX8GFX9, // V_CMPX_LG_F64_e32_vi = 12640
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LG_F64_e64_gfx10 = 12641
    CEFBS_isGFX6GFX7, // V_CMPX_LG_F64_e64_gfx6_gfx7 = 12642
    CEFBS_isGFX8GFX9, // V_CMPX_LG_F64_e64_vi = 12643
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_F16_e32_gfx10 = 12644
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_F16_e32_vi = 12645
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_F16_e64_gfx10 = 12646
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_F16_e64_vi = 12647
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_F16_sdwa_gfx10 = 12648
    CEFBS_HasSDWA9, // V_CMPX_LT_F16_sdwa_gfx9 = 12649
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_F16_sdwa_vi = 12650
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_F32_e32_gfx10 = 12651
    CEFBS_isGFX6GFX7, // V_CMPX_LT_F32_e32_gfx6_gfx7 = 12652
    CEFBS_isGFX8GFX9, // V_CMPX_LT_F32_e32_vi = 12653
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_F32_e64_gfx10 = 12654
    CEFBS_isGFX6GFX7, // V_CMPX_LT_F32_e64_gfx6_gfx7 = 12655
    CEFBS_isGFX8GFX9, // V_CMPX_LT_F32_e64_vi = 12656
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_F32_sdwa_gfx10 = 12657
    CEFBS_HasSDWA9, // V_CMPX_LT_F32_sdwa_gfx9 = 12658
    CEFBS_HasSDWA, // V_CMPX_LT_F32_sdwa_vi = 12659
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_F64_e32_gfx10 = 12660
    CEFBS_isGFX6GFX7, // V_CMPX_LT_F64_e32_gfx6_gfx7 = 12661
    CEFBS_isGFX8GFX9, // V_CMPX_LT_F64_e32_vi = 12662
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_F64_e64_gfx10 = 12663
    CEFBS_isGFX6GFX7, // V_CMPX_LT_F64_e64_gfx6_gfx7 = 12664
    CEFBS_isGFX8GFX9, // V_CMPX_LT_F64_e64_vi = 12665
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_I16_e32_gfx10 = 12666
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_I16_e32_vi = 12667
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_I16_e64_gfx10 = 12668
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_I16_e64_vi = 12669
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_I16_sdwa_gfx10 = 12670
    CEFBS_HasSDWA9, // V_CMPX_LT_I16_sdwa_gfx9 = 12671
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_I16_sdwa_vi = 12672
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_I32_e32_gfx10 = 12673
    CEFBS_isGFX6GFX7, // V_CMPX_LT_I32_e32_gfx6_gfx7 = 12674
    CEFBS_isGFX8GFX9, // V_CMPX_LT_I32_e32_vi = 12675
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_I32_e64_gfx10 = 12676
    CEFBS_isGFX6GFX7, // V_CMPX_LT_I32_e64_gfx6_gfx7 = 12677
    CEFBS_isGFX8GFX9, // V_CMPX_LT_I32_e64_vi = 12678
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_I32_sdwa_gfx10 = 12679
    CEFBS_HasSDWA9, // V_CMPX_LT_I32_sdwa_gfx9 = 12680
    CEFBS_HasSDWA, // V_CMPX_LT_I32_sdwa_vi = 12681
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_I64_e32_gfx10 = 12682
    CEFBS_isGFX6GFX7, // V_CMPX_LT_I64_e32_gfx6_gfx7 = 12683
    CEFBS_isGFX8GFX9, // V_CMPX_LT_I64_e32_vi = 12684
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_I64_e64_gfx10 = 12685
    CEFBS_isGFX6GFX7, // V_CMPX_LT_I64_e64_gfx6_gfx7 = 12686
    CEFBS_isGFX8GFX9, // V_CMPX_LT_I64_e64_vi = 12687
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_U16_e32_gfx10 = 12688
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_U16_e32_vi = 12689
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_LT_U16_e64_gfx10 = 12690
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_LT_U16_e64_vi = 12691
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_U16_sdwa_gfx10 = 12692
    CEFBS_HasSDWA9, // V_CMPX_LT_U16_sdwa_gfx9 = 12693
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_LT_U16_sdwa_vi = 12694
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_U32_e32_gfx10 = 12695
    CEFBS_isGFX6GFX7, // V_CMPX_LT_U32_e32_gfx6_gfx7 = 12696
    CEFBS_isGFX8GFX9, // V_CMPX_LT_U32_e32_vi = 12697
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_U32_e64_gfx10 = 12698
    CEFBS_isGFX6GFX7, // V_CMPX_LT_U32_e64_gfx6_gfx7 = 12699
    CEFBS_isGFX8GFX9, // V_CMPX_LT_U32_e64_vi = 12700
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_LT_U32_sdwa_gfx10 = 12701
    CEFBS_HasSDWA9, // V_CMPX_LT_U32_sdwa_gfx9 = 12702
    CEFBS_HasSDWA, // V_CMPX_LT_U32_sdwa_vi = 12703
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_U64_e32_gfx10 = 12704
    CEFBS_isGFX6GFX7, // V_CMPX_LT_U64_e32_gfx6_gfx7 = 12705
    CEFBS_isGFX8GFX9, // V_CMPX_LT_U64_e32_vi = 12706
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_LT_U64_e64_gfx10 = 12707
    CEFBS_isGFX6GFX7, // V_CMPX_LT_U64_e64_gfx6_gfx7 = 12708
    CEFBS_isGFX8GFX9, // V_CMPX_LT_U64_e64_vi = 12709
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NEQ_F16_e32_gfx10 = 12710
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NEQ_F16_e32_vi = 12711
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NEQ_F16_e64_gfx10 = 12712
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NEQ_F16_e64_vi = 12713
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NEQ_F16_sdwa_gfx10 = 12714
    CEFBS_HasSDWA9, // V_CMPX_NEQ_F16_sdwa_gfx9 = 12715
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NEQ_F16_sdwa_vi = 12716
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NEQ_F32_e32_gfx10 = 12717
    CEFBS_isGFX6GFX7, // V_CMPX_NEQ_F32_e32_gfx6_gfx7 = 12718
    CEFBS_isGFX8GFX9, // V_CMPX_NEQ_F32_e32_vi = 12719
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NEQ_F32_e64_gfx10 = 12720
    CEFBS_isGFX6GFX7, // V_CMPX_NEQ_F32_e64_gfx6_gfx7 = 12721
    CEFBS_isGFX8GFX9, // V_CMPX_NEQ_F32_e64_vi = 12722
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NEQ_F32_sdwa_gfx10 = 12723
    CEFBS_HasSDWA9, // V_CMPX_NEQ_F32_sdwa_gfx9 = 12724
    CEFBS_HasSDWA, // V_CMPX_NEQ_F32_sdwa_vi = 12725
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NEQ_F64_e32_gfx10 = 12726
    CEFBS_isGFX6GFX7, // V_CMPX_NEQ_F64_e32_gfx6_gfx7 = 12727
    CEFBS_isGFX8GFX9, // V_CMPX_NEQ_F64_e32_vi = 12728
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NEQ_F64_e64_gfx10 = 12729
    CEFBS_isGFX6GFX7, // V_CMPX_NEQ_F64_e64_gfx6_gfx7 = 12730
    CEFBS_isGFX8GFX9, // V_CMPX_NEQ_F64_e64_vi = 12731
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NE_I16_e32_gfx10 = 12732
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NE_I16_e32_vi = 12733
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NE_I16_e64_gfx10 = 12734
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NE_I16_e64_vi = 12735
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NE_I16_sdwa_gfx10 = 12736
    CEFBS_HasSDWA9, // V_CMPX_NE_I16_sdwa_gfx9 = 12737
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_I16_sdwa_vi = 12738
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_I32_e32_gfx10 = 12739
    CEFBS_isGFX6GFX7, // V_CMPX_NE_I32_e32_gfx6_gfx7 = 12740
    CEFBS_isGFX8GFX9, // V_CMPX_NE_I32_e32_vi = 12741
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_I32_e64_gfx10 = 12742
    CEFBS_isGFX6GFX7, // V_CMPX_NE_I32_e64_gfx6_gfx7 = 12743
    CEFBS_isGFX8GFX9, // V_CMPX_NE_I32_e64_vi = 12744
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NE_I32_sdwa_gfx10 = 12745
    CEFBS_HasSDWA9, // V_CMPX_NE_I32_sdwa_gfx9 = 12746
    CEFBS_HasSDWA, // V_CMPX_NE_I32_sdwa_vi = 12747
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_I64_e32_gfx10 = 12748
    CEFBS_isGFX6GFX7, // V_CMPX_NE_I64_e32_gfx6_gfx7 = 12749
    CEFBS_isGFX8GFX9, // V_CMPX_NE_I64_e32_vi = 12750
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_I64_e64_gfx10 = 12751
    CEFBS_isGFX6GFX7, // V_CMPX_NE_I64_e64_gfx6_gfx7 = 12752
    CEFBS_isGFX8GFX9, // V_CMPX_NE_I64_e64_vi = 12753
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NE_U16_e32_gfx10 = 12754
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NE_U16_e32_vi = 12755
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NE_U16_e64_gfx10 = 12756
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NE_U16_e64_vi = 12757
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NE_U16_sdwa_gfx10 = 12758
    CEFBS_HasSDWA9, // V_CMPX_NE_U16_sdwa_gfx9 = 12759
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NE_U16_sdwa_vi = 12760
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_U32_e32_gfx10 = 12761
    CEFBS_isGFX6GFX7, // V_CMPX_NE_U32_e32_gfx6_gfx7 = 12762
    CEFBS_isGFX8GFX9, // V_CMPX_NE_U32_e32_vi = 12763
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_U32_e64_gfx10 = 12764
    CEFBS_isGFX6GFX7, // V_CMPX_NE_U32_e64_gfx6_gfx7 = 12765
    CEFBS_isGFX8GFX9, // V_CMPX_NE_U32_e64_vi = 12766
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NE_U32_sdwa_gfx10 = 12767
    CEFBS_HasSDWA9, // V_CMPX_NE_U32_sdwa_gfx9 = 12768
    CEFBS_HasSDWA, // V_CMPX_NE_U32_sdwa_vi = 12769
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_U64_e32_gfx10 = 12770
    CEFBS_isGFX6GFX7, // V_CMPX_NE_U64_e32_gfx6_gfx7 = 12771
    CEFBS_isGFX8GFX9, // V_CMPX_NE_U64_e32_vi = 12772
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NE_U64_e64_gfx10 = 12773
    CEFBS_isGFX6GFX7, // V_CMPX_NE_U64_e64_gfx6_gfx7 = 12774
    CEFBS_isGFX8GFX9, // V_CMPX_NE_U64_e64_vi = 12775
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NGE_F16_e32_gfx10 = 12776
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NGE_F16_e32_vi = 12777
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NGE_F16_e64_gfx10 = 12778
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NGE_F16_e64_vi = 12779
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NGE_F16_sdwa_gfx10 = 12780
    CEFBS_HasSDWA9, // V_CMPX_NGE_F16_sdwa_gfx9 = 12781
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGE_F16_sdwa_vi = 12782
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGE_F32_e32_gfx10 = 12783
    CEFBS_isGFX6GFX7, // V_CMPX_NGE_F32_e32_gfx6_gfx7 = 12784
    CEFBS_isGFX8GFX9, // V_CMPX_NGE_F32_e32_vi = 12785
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGE_F32_e64_gfx10 = 12786
    CEFBS_isGFX6GFX7, // V_CMPX_NGE_F32_e64_gfx6_gfx7 = 12787
    CEFBS_isGFX8GFX9, // V_CMPX_NGE_F32_e64_vi = 12788
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NGE_F32_sdwa_gfx10 = 12789
    CEFBS_HasSDWA9, // V_CMPX_NGE_F32_sdwa_gfx9 = 12790
    CEFBS_HasSDWA, // V_CMPX_NGE_F32_sdwa_vi = 12791
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGE_F64_e32_gfx10 = 12792
    CEFBS_isGFX6GFX7, // V_CMPX_NGE_F64_e32_gfx6_gfx7 = 12793
    CEFBS_isGFX8GFX9, // V_CMPX_NGE_F64_e32_vi = 12794
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGE_F64_e64_gfx10 = 12795
    CEFBS_isGFX6GFX7, // V_CMPX_NGE_F64_e64_gfx6_gfx7 = 12796
    CEFBS_isGFX8GFX9, // V_CMPX_NGE_F64_e64_vi = 12797
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NGT_F16_e32_gfx10 = 12798
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NGT_F16_e32_vi = 12799
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NGT_F16_e64_gfx10 = 12800
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NGT_F16_e64_vi = 12801
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NGT_F16_sdwa_gfx10 = 12802
    CEFBS_HasSDWA9, // V_CMPX_NGT_F16_sdwa_gfx9 = 12803
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NGT_F16_sdwa_vi = 12804
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGT_F32_e32_gfx10 = 12805
    CEFBS_isGFX6GFX7, // V_CMPX_NGT_F32_e32_gfx6_gfx7 = 12806
    CEFBS_isGFX8GFX9, // V_CMPX_NGT_F32_e32_vi = 12807
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGT_F32_e64_gfx10 = 12808
    CEFBS_isGFX6GFX7, // V_CMPX_NGT_F32_e64_gfx6_gfx7 = 12809
    CEFBS_isGFX8GFX9, // V_CMPX_NGT_F32_e64_vi = 12810
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NGT_F32_sdwa_gfx10 = 12811
    CEFBS_HasSDWA9, // V_CMPX_NGT_F32_sdwa_gfx9 = 12812
    CEFBS_HasSDWA, // V_CMPX_NGT_F32_sdwa_vi = 12813
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGT_F64_e32_gfx10 = 12814
    CEFBS_isGFX6GFX7, // V_CMPX_NGT_F64_e32_gfx6_gfx7 = 12815
    CEFBS_isGFX8GFX9, // V_CMPX_NGT_F64_e32_vi = 12816
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NGT_F64_e64_gfx10 = 12817
    CEFBS_isGFX6GFX7, // V_CMPX_NGT_F64_e64_gfx6_gfx7 = 12818
    CEFBS_isGFX8GFX9, // V_CMPX_NGT_F64_e64_vi = 12819
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLE_F16_e32_gfx10 = 12820
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLE_F16_e32_vi = 12821
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLE_F16_e64_gfx10 = 12822
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLE_F16_e64_vi = 12823
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLE_F16_sdwa_gfx10 = 12824
    CEFBS_HasSDWA9, // V_CMPX_NLE_F16_sdwa_gfx9 = 12825
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLE_F16_sdwa_vi = 12826
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLE_F32_e32_gfx10 = 12827
    CEFBS_isGFX6GFX7, // V_CMPX_NLE_F32_e32_gfx6_gfx7 = 12828
    CEFBS_isGFX8GFX9, // V_CMPX_NLE_F32_e32_vi = 12829
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLE_F32_e64_gfx10 = 12830
    CEFBS_isGFX6GFX7, // V_CMPX_NLE_F32_e64_gfx6_gfx7 = 12831
    CEFBS_isGFX8GFX9, // V_CMPX_NLE_F32_e64_vi = 12832
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLE_F32_sdwa_gfx10 = 12833
    CEFBS_HasSDWA9, // V_CMPX_NLE_F32_sdwa_gfx9 = 12834
    CEFBS_HasSDWA, // V_CMPX_NLE_F32_sdwa_vi = 12835
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLE_F64_e32_gfx10 = 12836
    CEFBS_isGFX6GFX7, // V_CMPX_NLE_F64_e32_gfx6_gfx7 = 12837
    CEFBS_isGFX8GFX9, // V_CMPX_NLE_F64_e32_vi = 12838
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLE_F64_e64_gfx10 = 12839
    CEFBS_isGFX6GFX7, // V_CMPX_NLE_F64_e64_gfx6_gfx7 = 12840
    CEFBS_isGFX8GFX9, // V_CMPX_NLE_F64_e64_vi = 12841
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLG_F16_e32_gfx10 = 12842
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLG_F16_e32_vi = 12843
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLG_F16_e64_gfx10 = 12844
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLG_F16_e64_vi = 12845
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLG_F16_sdwa_gfx10 = 12846
    CEFBS_HasSDWA9, // V_CMPX_NLG_F16_sdwa_gfx9 = 12847
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLG_F16_sdwa_vi = 12848
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLG_F32_e32_gfx10 = 12849
    CEFBS_isGFX6GFX7, // V_CMPX_NLG_F32_e32_gfx6_gfx7 = 12850
    CEFBS_isGFX8GFX9, // V_CMPX_NLG_F32_e32_vi = 12851
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLG_F32_e64_gfx10 = 12852
    CEFBS_isGFX6GFX7, // V_CMPX_NLG_F32_e64_gfx6_gfx7 = 12853
    CEFBS_isGFX8GFX9, // V_CMPX_NLG_F32_e64_vi = 12854
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLG_F32_sdwa_gfx10 = 12855
    CEFBS_HasSDWA9, // V_CMPX_NLG_F32_sdwa_gfx9 = 12856
    CEFBS_HasSDWA, // V_CMPX_NLG_F32_sdwa_vi = 12857
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLG_F64_e32_gfx10 = 12858
    CEFBS_isGFX6GFX7, // V_CMPX_NLG_F64_e32_gfx6_gfx7 = 12859
    CEFBS_isGFX8GFX9, // V_CMPX_NLG_F64_e32_vi = 12860
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLG_F64_e64_gfx10 = 12861
    CEFBS_isGFX6GFX7, // V_CMPX_NLG_F64_e64_gfx6_gfx7 = 12862
    CEFBS_isGFX8GFX9, // V_CMPX_NLG_F64_e64_vi = 12863
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLT_F16_e32_gfx10 = 12864
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLT_F16_e32_vi = 12865
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_NLT_F16_e64_gfx10 = 12866
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_NLT_F16_e64_vi = 12867
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLT_F16_sdwa_gfx10 = 12868
    CEFBS_HasSDWA9, // V_CMPX_NLT_F16_sdwa_gfx9 = 12869
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_NLT_F16_sdwa_vi = 12870
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLT_F32_e32_gfx10 = 12871
    CEFBS_isGFX6GFX7, // V_CMPX_NLT_F32_e32_gfx6_gfx7 = 12872
    CEFBS_isGFX8GFX9, // V_CMPX_NLT_F32_e32_vi = 12873
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLT_F32_e64_gfx10 = 12874
    CEFBS_isGFX6GFX7, // V_CMPX_NLT_F32_e64_gfx6_gfx7 = 12875
    CEFBS_isGFX8GFX9, // V_CMPX_NLT_F32_e64_vi = 12876
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_NLT_F32_sdwa_gfx10 = 12877
    CEFBS_HasSDWA9, // V_CMPX_NLT_F32_sdwa_gfx9 = 12878
    CEFBS_HasSDWA, // V_CMPX_NLT_F32_sdwa_vi = 12879
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLT_F64_e32_gfx10 = 12880
    CEFBS_isGFX6GFX7, // V_CMPX_NLT_F64_e32_gfx6_gfx7 = 12881
    CEFBS_isGFX8GFX9, // V_CMPX_NLT_F64_e32_vi = 12882
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_NLT_F64_e64_gfx10 = 12883
    CEFBS_isGFX6GFX7, // V_CMPX_NLT_F64_e64_gfx6_gfx7 = 12884
    CEFBS_isGFX8GFX9, // V_CMPX_NLT_F64_e64_vi = 12885
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_O_F16_e32_gfx10 = 12886
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_O_F16_e32_vi = 12887
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_O_F16_e64_gfx10 = 12888
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_O_F16_e64_vi = 12889
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_O_F16_sdwa_gfx10 = 12890
    CEFBS_HasSDWA9, // V_CMPX_O_F16_sdwa_gfx9 = 12891
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_O_F16_sdwa_vi = 12892
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_O_F32_e32_gfx10 = 12893
    CEFBS_isGFX6GFX7, // V_CMPX_O_F32_e32_gfx6_gfx7 = 12894
    CEFBS_isGFX8GFX9, // V_CMPX_O_F32_e32_vi = 12895
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_O_F32_e64_gfx10 = 12896
    CEFBS_isGFX6GFX7, // V_CMPX_O_F32_e64_gfx6_gfx7 = 12897
    CEFBS_isGFX8GFX9, // V_CMPX_O_F32_e64_vi = 12898
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_O_F32_sdwa_gfx10 = 12899
    CEFBS_HasSDWA9, // V_CMPX_O_F32_sdwa_gfx9 = 12900
    CEFBS_HasSDWA, // V_CMPX_O_F32_sdwa_vi = 12901
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_O_F64_e32_gfx10 = 12902
    CEFBS_isGFX6GFX7, // V_CMPX_O_F64_e32_gfx6_gfx7 = 12903
    CEFBS_isGFX8GFX9, // V_CMPX_O_F64_e32_vi = 12904
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_O_F64_e64_gfx10 = 12905
    CEFBS_isGFX6GFX7, // V_CMPX_O_F64_e64_gfx6_gfx7 = 12906
    CEFBS_isGFX8GFX9, // V_CMPX_O_F64_e64_vi = 12907
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_TRU_F16_e32_gfx10 = 12908
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_TRU_F16_e32_vi = 12909
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_TRU_F16_e64_gfx10 = 12910
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_TRU_F16_e64_vi = 12911
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_TRU_F16_sdwa_gfx10 = 12912
    CEFBS_HasSDWA9, // V_CMPX_TRU_F16_sdwa_gfx9 = 12913
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_TRU_F16_sdwa_vi = 12914
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_TRU_F32_e32_gfx10 = 12915
    CEFBS_isGFX6GFX7, // V_CMPX_TRU_F32_e32_gfx6_gfx7 = 12916
    CEFBS_isGFX8GFX9, // V_CMPX_TRU_F32_e32_vi = 12917
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_TRU_F32_e64_gfx10 = 12918
    CEFBS_isGFX6GFX7, // V_CMPX_TRU_F32_e64_gfx6_gfx7 = 12919
    CEFBS_isGFX8GFX9, // V_CMPX_TRU_F32_e64_vi = 12920
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_TRU_F32_sdwa_gfx10 = 12921
    CEFBS_HasSDWA9, // V_CMPX_TRU_F32_sdwa_gfx9 = 12922
    CEFBS_HasSDWA, // V_CMPX_TRU_F32_sdwa_vi = 12923
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_TRU_F64_e32_gfx10 = 12924
    CEFBS_isGFX6GFX7, // V_CMPX_TRU_F64_e32_gfx6_gfx7 = 12925
    CEFBS_isGFX8GFX9, // V_CMPX_TRU_F64_e32_vi = 12926
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_TRU_F64_e64_gfx10 = 12927
    CEFBS_isGFX6GFX7, // V_CMPX_TRU_F64_e64_gfx6_gfx7 = 12928
    CEFBS_isGFX8GFX9, // V_CMPX_TRU_F64_e64_vi = 12929
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_T_I16_e32_vi = 12930
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_T_I16_e64_vi = 12931
    CEFBS_HasSDWA9, // V_CMPX_T_I16_sdwa_gfx9 = 12932
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_I16_sdwa_vi = 12933
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_I32_e32_gfx10 = 12934
    CEFBS_isGFX6GFX7, // V_CMPX_T_I32_e32_gfx6_gfx7 = 12935
    CEFBS_isGFX8GFX9, // V_CMPX_T_I32_e32_vi = 12936
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_I32_e64_gfx10 = 12937
    CEFBS_isGFX6GFX7, // V_CMPX_T_I32_e64_gfx6_gfx7 = 12938
    CEFBS_isGFX8GFX9, // V_CMPX_T_I32_e64_vi = 12939
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_T_I32_sdwa_gfx10 = 12940
    CEFBS_HasSDWA9, // V_CMPX_T_I32_sdwa_gfx9 = 12941
    CEFBS_HasSDWA, // V_CMPX_T_I32_sdwa_vi = 12942
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_I64_e32_gfx10 = 12943
    CEFBS_isGFX6GFX7, // V_CMPX_T_I64_e32_gfx6_gfx7 = 12944
    CEFBS_isGFX8GFX9, // V_CMPX_T_I64_e32_vi = 12945
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_I64_e64_gfx10 = 12946
    CEFBS_isGFX6GFX7, // V_CMPX_T_I64_e64_gfx6_gfx7 = 12947
    CEFBS_isGFX8GFX9, // V_CMPX_T_I64_e64_vi = 12948
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_T_U16_e32_vi = 12949
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_T_U16_e64_vi = 12950
    CEFBS_HasSDWA9, // V_CMPX_T_U16_sdwa_gfx9 = 12951
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_T_U16_sdwa_vi = 12952
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_U32_e32_gfx10 = 12953
    CEFBS_isGFX6GFX7, // V_CMPX_T_U32_e32_gfx6_gfx7 = 12954
    CEFBS_isGFX8GFX9, // V_CMPX_T_U32_e32_vi = 12955
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_U32_e64_gfx10 = 12956
    CEFBS_isGFX6GFX7, // V_CMPX_T_U32_e64_gfx6_gfx7 = 12957
    CEFBS_isGFX8GFX9, // V_CMPX_T_U32_e64_vi = 12958
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_T_U32_sdwa_gfx10 = 12959
    CEFBS_HasSDWA9, // V_CMPX_T_U32_sdwa_gfx9 = 12960
    CEFBS_HasSDWA, // V_CMPX_T_U32_sdwa_vi = 12961
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_U64_e32_gfx10 = 12962
    CEFBS_isGFX6GFX7, // V_CMPX_T_U64_e32_gfx6_gfx7 = 12963
    CEFBS_isGFX8GFX9, // V_CMPX_T_U64_e32_vi = 12964
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_T_U64_e64_gfx10 = 12965
    CEFBS_isGFX6GFX7, // V_CMPX_T_U64_e64_gfx6_gfx7 = 12966
    CEFBS_isGFX8GFX9, // V_CMPX_T_U64_e64_vi = 12967
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_U_F16_e32_gfx10 = 12968
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_U_F16_e32_vi = 12969
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMPX_U_F16_e64_gfx10 = 12970
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMPX_U_F16_e64_vi = 12971
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_U_F16_sdwa_gfx10 = 12972
    CEFBS_HasSDWA9, // V_CMPX_U_F16_sdwa_gfx9 = 12973
    CEFBS_HasSDWA_Has16BitInsts, // V_CMPX_U_F16_sdwa_vi = 12974
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_U_F32_e32_gfx10 = 12975
    CEFBS_isGFX6GFX7, // V_CMPX_U_F32_e32_gfx6_gfx7 = 12976
    CEFBS_isGFX8GFX9, // V_CMPX_U_F32_e32_vi = 12977
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_U_F32_e64_gfx10 = 12978
    CEFBS_isGFX6GFX7, // V_CMPX_U_F32_e64_gfx6_gfx7 = 12979
    CEFBS_isGFX8GFX9, // V_CMPX_U_F32_e64_vi = 12980
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMPX_U_F32_sdwa_gfx10 = 12981
    CEFBS_HasSDWA9, // V_CMPX_U_F32_sdwa_gfx9 = 12982
    CEFBS_HasSDWA, // V_CMPX_U_F32_sdwa_vi = 12983
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_U_F64_e32_gfx10 = 12984
    CEFBS_isGFX6GFX7, // V_CMPX_U_F64_e32_gfx6_gfx7 = 12985
    CEFBS_isGFX8GFX9, // V_CMPX_U_F64_e32_vi = 12986
    CEFBS_isGFX10Plus_HasNoSdstCMPX, // V_CMPX_U_F64_e64_gfx10 = 12987
    CEFBS_isGFX6GFX7, // V_CMPX_U_F64_e64_gfx6_gfx7 = 12988
    CEFBS_isGFX8GFX9, // V_CMPX_U_F64_e64_vi = 12989
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_CLASS_F16_e32_gfx10 = 12990
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_CLASS_F16_e32_vi = 12991
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_CLASS_F16_e64_gfx10 = 12992
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_CLASS_F16_e64_vi = 12993
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_CLASS_F16_sdwa_gfx10 = 12994
    CEFBS_HasSDWA9, // V_CMP_CLASS_F16_sdwa_gfx9 = 12995
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_CLASS_F16_sdwa_vi = 12996
    CEFBS_isGFX10Plus, // V_CMP_CLASS_F32_e32_gfx10 = 12997
    CEFBS_isGFX6GFX7, // V_CMP_CLASS_F32_e32_gfx6_gfx7 = 12998
    CEFBS_isGFX8GFX9, // V_CMP_CLASS_F32_e32_vi = 12999
    CEFBS_isGFX10Plus, // V_CMP_CLASS_F32_e64_gfx10 = 13000
    CEFBS_isGFX6GFX7, // V_CMP_CLASS_F32_e64_gfx6_gfx7 = 13001
    CEFBS_isGFX8GFX9, // V_CMP_CLASS_F32_e64_vi = 13002
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_CLASS_F32_sdwa_gfx10 = 13003
    CEFBS_HasSDWA9, // V_CMP_CLASS_F32_sdwa_gfx9 = 13004
    CEFBS_HasSDWA, // V_CMP_CLASS_F32_sdwa_vi = 13005
    CEFBS_isGFX10Plus, // V_CMP_CLASS_F64_e32_gfx10 = 13006
    CEFBS_isGFX6GFX7, // V_CMP_CLASS_F64_e32_gfx6_gfx7 = 13007
    CEFBS_isGFX8GFX9, // V_CMP_CLASS_F64_e32_vi = 13008
    CEFBS_isGFX10Plus, // V_CMP_CLASS_F64_e64_gfx10 = 13009
    CEFBS_isGFX6GFX7, // V_CMP_CLASS_F64_e64_gfx6_gfx7 = 13010
    CEFBS_isGFX8GFX9, // V_CMP_CLASS_F64_e64_vi = 13011
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_F16_e32_gfx10 = 13012
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_F16_e32_vi = 13013
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_F16_e64_gfx10 = 13014
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_F16_e64_vi = 13015
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_F16_sdwa_gfx10 = 13016
    CEFBS_HasSDWA9, // V_CMP_EQ_F16_sdwa_gfx9 = 13017
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_F16_sdwa_vi = 13018
    CEFBS_isGFX10Plus, // V_CMP_EQ_F32_e32_gfx10 = 13019
    CEFBS_isGFX6GFX7, // V_CMP_EQ_F32_e32_gfx6_gfx7 = 13020
    CEFBS_isGFX8GFX9, // V_CMP_EQ_F32_e32_vi = 13021
    CEFBS_isGFX10Plus, // V_CMP_EQ_F32_e64_gfx10 = 13022
    CEFBS_isGFX6GFX7, // V_CMP_EQ_F32_e64_gfx6_gfx7 = 13023
    CEFBS_isGFX8GFX9, // V_CMP_EQ_F32_e64_vi = 13024
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_F32_sdwa_gfx10 = 13025
    CEFBS_HasSDWA9, // V_CMP_EQ_F32_sdwa_gfx9 = 13026
    CEFBS_HasSDWA, // V_CMP_EQ_F32_sdwa_vi = 13027
    CEFBS_isGFX10Plus, // V_CMP_EQ_F64_e32_gfx10 = 13028
    CEFBS_isGFX6GFX7, // V_CMP_EQ_F64_e32_gfx6_gfx7 = 13029
    CEFBS_isGFX8GFX9, // V_CMP_EQ_F64_e32_vi = 13030
    CEFBS_isGFX10Plus, // V_CMP_EQ_F64_e64_gfx10 = 13031
    CEFBS_isGFX6GFX7, // V_CMP_EQ_F64_e64_gfx6_gfx7 = 13032
    CEFBS_isGFX8GFX9, // V_CMP_EQ_F64_e64_vi = 13033
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_I16_e32_gfx10 = 13034
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_I16_e32_vi = 13035
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_I16_e64_gfx10 = 13036
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_I16_e64_vi = 13037
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_I16_sdwa_gfx10 = 13038
    CEFBS_HasSDWA9, // V_CMP_EQ_I16_sdwa_gfx9 = 13039
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_I16_sdwa_vi = 13040
    CEFBS_isGFX10Plus, // V_CMP_EQ_I32_e32_gfx10 = 13041
    CEFBS_isGFX6GFX7, // V_CMP_EQ_I32_e32_gfx6_gfx7 = 13042
    CEFBS_isGFX8GFX9, // V_CMP_EQ_I32_e32_vi = 13043
    CEFBS_isGFX10Plus, // V_CMP_EQ_I32_e64_gfx10 = 13044
    CEFBS_isGFX6GFX7, // V_CMP_EQ_I32_e64_gfx6_gfx7 = 13045
    CEFBS_isGFX8GFX9, // V_CMP_EQ_I32_e64_vi = 13046
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_I32_sdwa_gfx10 = 13047
    CEFBS_HasSDWA9, // V_CMP_EQ_I32_sdwa_gfx9 = 13048
    CEFBS_HasSDWA, // V_CMP_EQ_I32_sdwa_vi = 13049
    CEFBS_isGFX10Plus, // V_CMP_EQ_I64_e32_gfx10 = 13050
    CEFBS_isGFX6GFX7, // V_CMP_EQ_I64_e32_gfx6_gfx7 = 13051
    CEFBS_isGFX8GFX9, // V_CMP_EQ_I64_e32_vi = 13052
    CEFBS_isGFX10Plus, // V_CMP_EQ_I64_e64_gfx10 = 13053
    CEFBS_isGFX6GFX7, // V_CMP_EQ_I64_e64_gfx6_gfx7 = 13054
    CEFBS_isGFX8GFX9, // V_CMP_EQ_I64_e64_vi = 13055
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_U16_e32_gfx10 = 13056
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_U16_e32_vi = 13057
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_EQ_U16_e64_gfx10 = 13058
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_EQ_U16_e64_vi = 13059
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_U16_sdwa_gfx10 = 13060
    CEFBS_HasSDWA9, // V_CMP_EQ_U16_sdwa_gfx9 = 13061
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_EQ_U16_sdwa_vi = 13062
    CEFBS_isGFX10Plus, // V_CMP_EQ_U32_e32_gfx10 = 13063
    CEFBS_isGFX6GFX7, // V_CMP_EQ_U32_e32_gfx6_gfx7 = 13064
    CEFBS_isGFX8GFX9, // V_CMP_EQ_U32_e32_vi = 13065
    CEFBS_isGFX10Plus, // V_CMP_EQ_U32_e64_gfx10 = 13066
    CEFBS_isGFX6GFX7, // V_CMP_EQ_U32_e64_gfx6_gfx7 = 13067
    CEFBS_isGFX8GFX9, // V_CMP_EQ_U32_e64_vi = 13068
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_EQ_U32_sdwa_gfx10 = 13069
    CEFBS_HasSDWA9, // V_CMP_EQ_U32_sdwa_gfx9 = 13070
    CEFBS_HasSDWA, // V_CMP_EQ_U32_sdwa_vi = 13071
    CEFBS_isGFX10Plus, // V_CMP_EQ_U64_e32_gfx10 = 13072
    CEFBS_isGFX6GFX7, // V_CMP_EQ_U64_e32_gfx6_gfx7 = 13073
    CEFBS_isGFX8GFX9, // V_CMP_EQ_U64_e32_vi = 13074
    CEFBS_isGFX10Plus, // V_CMP_EQ_U64_e64_gfx10 = 13075
    CEFBS_isGFX6GFX7, // V_CMP_EQ_U64_e64_gfx6_gfx7 = 13076
    CEFBS_isGFX8GFX9, // V_CMP_EQ_U64_e64_vi = 13077
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_F_F16_e32_gfx10 = 13078
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_F16_e32_vi = 13079
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_F_F16_e64_gfx10 = 13080
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_F16_e64_vi = 13081
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_F_F16_sdwa_gfx10 = 13082
    CEFBS_HasSDWA9, // V_CMP_F_F16_sdwa_gfx9 = 13083
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_F16_sdwa_vi = 13084
    CEFBS_isGFX10Plus, // V_CMP_F_F32_e32_gfx10 = 13085
    CEFBS_isGFX6GFX7, // V_CMP_F_F32_e32_gfx6_gfx7 = 13086
    CEFBS_isGFX8GFX9, // V_CMP_F_F32_e32_vi = 13087
    CEFBS_isGFX10Plus, // V_CMP_F_F32_e64_gfx10 = 13088
    CEFBS_isGFX6GFX7, // V_CMP_F_F32_e64_gfx6_gfx7 = 13089
    CEFBS_isGFX8GFX9, // V_CMP_F_F32_e64_vi = 13090
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_F_F32_sdwa_gfx10 = 13091
    CEFBS_HasSDWA9, // V_CMP_F_F32_sdwa_gfx9 = 13092
    CEFBS_HasSDWA, // V_CMP_F_F32_sdwa_vi = 13093
    CEFBS_isGFX10Plus, // V_CMP_F_F64_e32_gfx10 = 13094
    CEFBS_isGFX6GFX7, // V_CMP_F_F64_e32_gfx6_gfx7 = 13095
    CEFBS_isGFX8GFX9, // V_CMP_F_F64_e32_vi = 13096
    CEFBS_isGFX10Plus, // V_CMP_F_F64_e64_gfx10 = 13097
    CEFBS_isGFX6GFX7, // V_CMP_F_F64_e64_gfx6_gfx7 = 13098
    CEFBS_isGFX8GFX9, // V_CMP_F_F64_e64_vi = 13099
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_I16_e32_vi = 13100
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_I16_e64_vi = 13101
    CEFBS_HasSDWA9, // V_CMP_F_I16_sdwa_gfx9 = 13102
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_I16_sdwa_vi = 13103
    CEFBS_isGFX10Plus, // V_CMP_F_I32_e32_gfx10 = 13104
    CEFBS_isGFX6GFX7, // V_CMP_F_I32_e32_gfx6_gfx7 = 13105
    CEFBS_isGFX8GFX9, // V_CMP_F_I32_e32_vi = 13106
    CEFBS_isGFX10Plus, // V_CMP_F_I32_e64_gfx10 = 13107
    CEFBS_isGFX6GFX7, // V_CMP_F_I32_e64_gfx6_gfx7 = 13108
    CEFBS_isGFX8GFX9, // V_CMP_F_I32_e64_vi = 13109
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_F_I32_sdwa_gfx10 = 13110
    CEFBS_HasSDWA9, // V_CMP_F_I32_sdwa_gfx9 = 13111
    CEFBS_HasSDWA, // V_CMP_F_I32_sdwa_vi = 13112
    CEFBS_isGFX10Plus, // V_CMP_F_I64_e32_gfx10 = 13113
    CEFBS_isGFX6GFX7, // V_CMP_F_I64_e32_gfx6_gfx7 = 13114
    CEFBS_isGFX8GFX9, // V_CMP_F_I64_e32_vi = 13115
    CEFBS_isGFX10Plus, // V_CMP_F_I64_e64_gfx10 = 13116
    CEFBS_isGFX6GFX7, // V_CMP_F_I64_e64_gfx6_gfx7 = 13117
    CEFBS_isGFX8GFX9, // V_CMP_F_I64_e64_vi = 13118
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_U16_e32_vi = 13119
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_F_U16_e64_vi = 13120
    CEFBS_HasSDWA9, // V_CMP_F_U16_sdwa_gfx9 = 13121
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_F_U16_sdwa_vi = 13122
    CEFBS_isGFX10Plus, // V_CMP_F_U32_e32_gfx10 = 13123
    CEFBS_isGFX6GFX7, // V_CMP_F_U32_e32_gfx6_gfx7 = 13124
    CEFBS_isGFX8GFX9, // V_CMP_F_U32_e32_vi = 13125
    CEFBS_isGFX10Plus, // V_CMP_F_U32_e64_gfx10 = 13126
    CEFBS_isGFX6GFX7, // V_CMP_F_U32_e64_gfx6_gfx7 = 13127
    CEFBS_isGFX8GFX9, // V_CMP_F_U32_e64_vi = 13128
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_F_U32_sdwa_gfx10 = 13129
    CEFBS_HasSDWA9, // V_CMP_F_U32_sdwa_gfx9 = 13130
    CEFBS_HasSDWA, // V_CMP_F_U32_sdwa_vi = 13131
    CEFBS_isGFX10Plus, // V_CMP_F_U64_e32_gfx10 = 13132
    CEFBS_isGFX6GFX7, // V_CMP_F_U64_e32_gfx6_gfx7 = 13133
    CEFBS_isGFX8GFX9, // V_CMP_F_U64_e32_vi = 13134
    CEFBS_isGFX10Plus, // V_CMP_F_U64_e64_gfx10 = 13135
    CEFBS_isGFX6GFX7, // V_CMP_F_U64_e64_gfx6_gfx7 = 13136
    CEFBS_isGFX8GFX9, // V_CMP_F_U64_e64_vi = 13137
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_F16_e32_gfx10 = 13138
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_F16_e32_vi = 13139
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_F16_e64_gfx10 = 13140
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_F16_e64_vi = 13141
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_F16_sdwa_gfx10 = 13142
    CEFBS_HasSDWA9, // V_CMP_GE_F16_sdwa_gfx9 = 13143
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_F16_sdwa_vi = 13144
    CEFBS_isGFX10Plus, // V_CMP_GE_F32_e32_gfx10 = 13145
    CEFBS_isGFX6GFX7, // V_CMP_GE_F32_e32_gfx6_gfx7 = 13146
    CEFBS_isGFX8GFX9, // V_CMP_GE_F32_e32_vi = 13147
    CEFBS_isGFX10Plus, // V_CMP_GE_F32_e64_gfx10 = 13148
    CEFBS_isGFX6GFX7, // V_CMP_GE_F32_e64_gfx6_gfx7 = 13149
    CEFBS_isGFX8GFX9, // V_CMP_GE_F32_e64_vi = 13150
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_F32_sdwa_gfx10 = 13151
    CEFBS_HasSDWA9, // V_CMP_GE_F32_sdwa_gfx9 = 13152
    CEFBS_HasSDWA, // V_CMP_GE_F32_sdwa_vi = 13153
    CEFBS_isGFX10Plus, // V_CMP_GE_F64_e32_gfx10 = 13154
    CEFBS_isGFX6GFX7, // V_CMP_GE_F64_e32_gfx6_gfx7 = 13155
    CEFBS_isGFX8GFX9, // V_CMP_GE_F64_e32_vi = 13156
    CEFBS_isGFX10Plus, // V_CMP_GE_F64_e64_gfx10 = 13157
    CEFBS_isGFX6GFX7, // V_CMP_GE_F64_e64_gfx6_gfx7 = 13158
    CEFBS_isGFX8GFX9, // V_CMP_GE_F64_e64_vi = 13159
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_I16_e32_gfx10 = 13160
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_I16_e32_vi = 13161
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_I16_e64_gfx10 = 13162
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_I16_e64_vi = 13163
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_I16_sdwa_gfx10 = 13164
    CEFBS_HasSDWA9, // V_CMP_GE_I16_sdwa_gfx9 = 13165
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_I16_sdwa_vi = 13166
    CEFBS_isGFX10Plus, // V_CMP_GE_I32_e32_gfx10 = 13167
    CEFBS_isGFX6GFX7, // V_CMP_GE_I32_e32_gfx6_gfx7 = 13168
    CEFBS_isGFX8GFX9, // V_CMP_GE_I32_e32_vi = 13169
    CEFBS_isGFX10Plus, // V_CMP_GE_I32_e64_gfx10 = 13170
    CEFBS_isGFX6GFX7, // V_CMP_GE_I32_e64_gfx6_gfx7 = 13171
    CEFBS_isGFX8GFX9, // V_CMP_GE_I32_e64_vi = 13172
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_I32_sdwa_gfx10 = 13173
    CEFBS_HasSDWA9, // V_CMP_GE_I32_sdwa_gfx9 = 13174
    CEFBS_HasSDWA, // V_CMP_GE_I32_sdwa_vi = 13175
    CEFBS_isGFX10Plus, // V_CMP_GE_I64_e32_gfx10 = 13176
    CEFBS_isGFX6GFX7, // V_CMP_GE_I64_e32_gfx6_gfx7 = 13177
    CEFBS_isGFX8GFX9, // V_CMP_GE_I64_e32_vi = 13178
    CEFBS_isGFX10Plus, // V_CMP_GE_I64_e64_gfx10 = 13179
    CEFBS_isGFX6GFX7, // V_CMP_GE_I64_e64_gfx6_gfx7 = 13180
    CEFBS_isGFX8GFX9, // V_CMP_GE_I64_e64_vi = 13181
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_U16_e32_gfx10 = 13182
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_U16_e32_vi = 13183
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GE_U16_e64_gfx10 = 13184
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GE_U16_e64_vi = 13185
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_U16_sdwa_gfx10 = 13186
    CEFBS_HasSDWA9, // V_CMP_GE_U16_sdwa_gfx9 = 13187
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GE_U16_sdwa_vi = 13188
    CEFBS_isGFX10Plus, // V_CMP_GE_U32_e32_gfx10 = 13189
    CEFBS_isGFX6GFX7, // V_CMP_GE_U32_e32_gfx6_gfx7 = 13190
    CEFBS_isGFX8GFX9, // V_CMP_GE_U32_e32_vi = 13191
    CEFBS_isGFX10Plus, // V_CMP_GE_U32_e64_gfx10 = 13192
    CEFBS_isGFX6GFX7, // V_CMP_GE_U32_e64_gfx6_gfx7 = 13193
    CEFBS_isGFX8GFX9, // V_CMP_GE_U32_e64_vi = 13194
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GE_U32_sdwa_gfx10 = 13195
    CEFBS_HasSDWA9, // V_CMP_GE_U32_sdwa_gfx9 = 13196
    CEFBS_HasSDWA, // V_CMP_GE_U32_sdwa_vi = 13197
    CEFBS_isGFX10Plus, // V_CMP_GE_U64_e32_gfx10 = 13198
    CEFBS_isGFX6GFX7, // V_CMP_GE_U64_e32_gfx6_gfx7 = 13199
    CEFBS_isGFX8GFX9, // V_CMP_GE_U64_e32_vi = 13200
    CEFBS_isGFX10Plus, // V_CMP_GE_U64_e64_gfx10 = 13201
    CEFBS_isGFX6GFX7, // V_CMP_GE_U64_e64_gfx6_gfx7 = 13202
    CEFBS_isGFX8GFX9, // V_CMP_GE_U64_e64_vi = 13203
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_F16_e32_gfx10 = 13204
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_F16_e32_vi = 13205
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_F16_e64_gfx10 = 13206
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_F16_e64_vi = 13207
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_F16_sdwa_gfx10 = 13208
    CEFBS_HasSDWA9, // V_CMP_GT_F16_sdwa_gfx9 = 13209
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_F16_sdwa_vi = 13210
    CEFBS_isGFX10Plus, // V_CMP_GT_F32_e32_gfx10 = 13211
    CEFBS_isGFX6GFX7, // V_CMP_GT_F32_e32_gfx6_gfx7 = 13212
    CEFBS_isGFX8GFX9, // V_CMP_GT_F32_e32_vi = 13213
    CEFBS_isGFX10Plus, // V_CMP_GT_F32_e64_gfx10 = 13214
    CEFBS_isGFX6GFX7, // V_CMP_GT_F32_e64_gfx6_gfx7 = 13215
    CEFBS_isGFX8GFX9, // V_CMP_GT_F32_e64_vi = 13216
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_F32_sdwa_gfx10 = 13217
    CEFBS_HasSDWA9, // V_CMP_GT_F32_sdwa_gfx9 = 13218
    CEFBS_HasSDWA, // V_CMP_GT_F32_sdwa_vi = 13219
    CEFBS_isGFX10Plus, // V_CMP_GT_F64_e32_gfx10 = 13220
    CEFBS_isGFX6GFX7, // V_CMP_GT_F64_e32_gfx6_gfx7 = 13221
    CEFBS_isGFX8GFX9, // V_CMP_GT_F64_e32_vi = 13222
    CEFBS_isGFX10Plus, // V_CMP_GT_F64_e64_gfx10 = 13223
    CEFBS_isGFX6GFX7, // V_CMP_GT_F64_e64_gfx6_gfx7 = 13224
    CEFBS_isGFX8GFX9, // V_CMP_GT_F64_e64_vi = 13225
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_I16_e32_gfx10 = 13226
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_I16_e32_vi = 13227
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_I16_e64_gfx10 = 13228
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_I16_e64_vi = 13229
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_I16_sdwa_gfx10 = 13230
    CEFBS_HasSDWA9, // V_CMP_GT_I16_sdwa_gfx9 = 13231
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_I16_sdwa_vi = 13232
    CEFBS_isGFX10Plus, // V_CMP_GT_I32_e32_gfx10 = 13233
    CEFBS_isGFX6GFX7, // V_CMP_GT_I32_e32_gfx6_gfx7 = 13234
    CEFBS_isGFX8GFX9, // V_CMP_GT_I32_e32_vi = 13235
    CEFBS_isGFX10Plus, // V_CMP_GT_I32_e64_gfx10 = 13236
    CEFBS_isGFX6GFX7, // V_CMP_GT_I32_e64_gfx6_gfx7 = 13237
    CEFBS_isGFX8GFX9, // V_CMP_GT_I32_e64_vi = 13238
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_I32_sdwa_gfx10 = 13239
    CEFBS_HasSDWA9, // V_CMP_GT_I32_sdwa_gfx9 = 13240
    CEFBS_HasSDWA, // V_CMP_GT_I32_sdwa_vi = 13241
    CEFBS_isGFX10Plus, // V_CMP_GT_I64_e32_gfx10 = 13242
    CEFBS_isGFX6GFX7, // V_CMP_GT_I64_e32_gfx6_gfx7 = 13243
    CEFBS_isGFX8GFX9, // V_CMP_GT_I64_e32_vi = 13244
    CEFBS_isGFX10Plus, // V_CMP_GT_I64_e64_gfx10 = 13245
    CEFBS_isGFX6GFX7, // V_CMP_GT_I64_e64_gfx6_gfx7 = 13246
    CEFBS_isGFX8GFX9, // V_CMP_GT_I64_e64_vi = 13247
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_U16_e32_gfx10 = 13248
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_U16_e32_vi = 13249
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_GT_U16_e64_gfx10 = 13250
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_GT_U16_e64_vi = 13251
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_U16_sdwa_gfx10 = 13252
    CEFBS_HasSDWA9, // V_CMP_GT_U16_sdwa_gfx9 = 13253
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_GT_U16_sdwa_vi = 13254
    CEFBS_isGFX10Plus, // V_CMP_GT_U32_e32_gfx10 = 13255
    CEFBS_isGFX6GFX7, // V_CMP_GT_U32_e32_gfx6_gfx7 = 13256
    CEFBS_isGFX8GFX9, // V_CMP_GT_U32_e32_vi = 13257
    CEFBS_isGFX10Plus, // V_CMP_GT_U32_e64_gfx10 = 13258
    CEFBS_isGFX6GFX7, // V_CMP_GT_U32_e64_gfx6_gfx7 = 13259
    CEFBS_isGFX8GFX9, // V_CMP_GT_U32_e64_vi = 13260
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_GT_U32_sdwa_gfx10 = 13261
    CEFBS_HasSDWA9, // V_CMP_GT_U32_sdwa_gfx9 = 13262
    CEFBS_HasSDWA, // V_CMP_GT_U32_sdwa_vi = 13263
    CEFBS_isGFX10Plus, // V_CMP_GT_U64_e32_gfx10 = 13264
    CEFBS_isGFX6GFX7, // V_CMP_GT_U64_e32_gfx6_gfx7 = 13265
    CEFBS_isGFX8GFX9, // V_CMP_GT_U64_e32_vi = 13266
    CEFBS_isGFX10Plus, // V_CMP_GT_U64_e64_gfx10 = 13267
    CEFBS_isGFX6GFX7, // V_CMP_GT_U64_e64_gfx6_gfx7 = 13268
    CEFBS_isGFX8GFX9, // V_CMP_GT_U64_e64_vi = 13269
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_F16_e32_gfx10 = 13270
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_F16_e32_vi = 13271
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_F16_e64_gfx10 = 13272
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_F16_e64_vi = 13273
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_F16_sdwa_gfx10 = 13274
    CEFBS_HasSDWA9, // V_CMP_LE_F16_sdwa_gfx9 = 13275
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_F16_sdwa_vi = 13276
    CEFBS_isGFX10Plus, // V_CMP_LE_F32_e32_gfx10 = 13277
    CEFBS_isGFX6GFX7, // V_CMP_LE_F32_e32_gfx6_gfx7 = 13278
    CEFBS_isGFX8GFX9, // V_CMP_LE_F32_e32_vi = 13279
    CEFBS_isGFX10Plus, // V_CMP_LE_F32_e64_gfx10 = 13280
    CEFBS_isGFX6GFX7, // V_CMP_LE_F32_e64_gfx6_gfx7 = 13281
    CEFBS_isGFX8GFX9, // V_CMP_LE_F32_e64_vi = 13282
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_F32_sdwa_gfx10 = 13283
    CEFBS_HasSDWA9, // V_CMP_LE_F32_sdwa_gfx9 = 13284
    CEFBS_HasSDWA, // V_CMP_LE_F32_sdwa_vi = 13285
    CEFBS_isGFX10Plus, // V_CMP_LE_F64_e32_gfx10 = 13286
    CEFBS_isGFX6GFX7, // V_CMP_LE_F64_e32_gfx6_gfx7 = 13287
    CEFBS_isGFX8GFX9, // V_CMP_LE_F64_e32_vi = 13288
    CEFBS_isGFX10Plus, // V_CMP_LE_F64_e64_gfx10 = 13289
    CEFBS_isGFX6GFX7, // V_CMP_LE_F64_e64_gfx6_gfx7 = 13290
    CEFBS_isGFX8GFX9, // V_CMP_LE_F64_e64_vi = 13291
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_I16_e32_gfx10 = 13292
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_I16_e32_vi = 13293
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_I16_e64_gfx10 = 13294
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_I16_e64_vi = 13295
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_I16_sdwa_gfx10 = 13296
    CEFBS_HasSDWA9, // V_CMP_LE_I16_sdwa_gfx9 = 13297
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_I16_sdwa_vi = 13298
    CEFBS_isGFX10Plus, // V_CMP_LE_I32_e32_gfx10 = 13299
    CEFBS_isGFX6GFX7, // V_CMP_LE_I32_e32_gfx6_gfx7 = 13300
    CEFBS_isGFX8GFX9, // V_CMP_LE_I32_e32_vi = 13301
    CEFBS_isGFX10Plus, // V_CMP_LE_I32_e64_gfx10 = 13302
    CEFBS_isGFX6GFX7, // V_CMP_LE_I32_e64_gfx6_gfx7 = 13303
    CEFBS_isGFX8GFX9, // V_CMP_LE_I32_e64_vi = 13304
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_I32_sdwa_gfx10 = 13305
    CEFBS_HasSDWA9, // V_CMP_LE_I32_sdwa_gfx9 = 13306
    CEFBS_HasSDWA, // V_CMP_LE_I32_sdwa_vi = 13307
    CEFBS_isGFX10Plus, // V_CMP_LE_I64_e32_gfx10 = 13308
    CEFBS_isGFX6GFX7, // V_CMP_LE_I64_e32_gfx6_gfx7 = 13309
    CEFBS_isGFX8GFX9, // V_CMP_LE_I64_e32_vi = 13310
    CEFBS_isGFX10Plus, // V_CMP_LE_I64_e64_gfx10 = 13311
    CEFBS_isGFX6GFX7, // V_CMP_LE_I64_e64_gfx6_gfx7 = 13312
    CEFBS_isGFX8GFX9, // V_CMP_LE_I64_e64_vi = 13313
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_U16_e32_gfx10 = 13314
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_U16_e32_vi = 13315
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LE_U16_e64_gfx10 = 13316
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LE_U16_e64_vi = 13317
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_U16_sdwa_gfx10 = 13318
    CEFBS_HasSDWA9, // V_CMP_LE_U16_sdwa_gfx9 = 13319
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LE_U16_sdwa_vi = 13320
    CEFBS_isGFX10Plus, // V_CMP_LE_U32_e32_gfx10 = 13321
    CEFBS_isGFX6GFX7, // V_CMP_LE_U32_e32_gfx6_gfx7 = 13322
    CEFBS_isGFX8GFX9, // V_CMP_LE_U32_e32_vi = 13323
    CEFBS_isGFX10Plus, // V_CMP_LE_U32_e64_gfx10 = 13324
    CEFBS_isGFX6GFX7, // V_CMP_LE_U32_e64_gfx6_gfx7 = 13325
    CEFBS_isGFX8GFX9, // V_CMP_LE_U32_e64_vi = 13326
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LE_U32_sdwa_gfx10 = 13327
    CEFBS_HasSDWA9, // V_CMP_LE_U32_sdwa_gfx9 = 13328
    CEFBS_HasSDWA, // V_CMP_LE_U32_sdwa_vi = 13329
    CEFBS_isGFX10Plus, // V_CMP_LE_U64_e32_gfx10 = 13330
    CEFBS_isGFX6GFX7, // V_CMP_LE_U64_e32_gfx6_gfx7 = 13331
    CEFBS_isGFX8GFX9, // V_CMP_LE_U64_e32_vi = 13332
    CEFBS_isGFX10Plus, // V_CMP_LE_U64_e64_gfx10 = 13333
    CEFBS_isGFX6GFX7, // V_CMP_LE_U64_e64_gfx6_gfx7 = 13334
    CEFBS_isGFX8GFX9, // V_CMP_LE_U64_e64_vi = 13335
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LG_F16_e32_gfx10 = 13336
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LG_F16_e32_vi = 13337
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LG_F16_e64_gfx10 = 13338
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LG_F16_e64_vi = 13339
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LG_F16_sdwa_gfx10 = 13340
    CEFBS_HasSDWA9, // V_CMP_LG_F16_sdwa_gfx9 = 13341
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LG_F16_sdwa_vi = 13342
    CEFBS_isGFX10Plus, // V_CMP_LG_F32_e32_gfx10 = 13343
    CEFBS_isGFX6GFX7, // V_CMP_LG_F32_e32_gfx6_gfx7 = 13344
    CEFBS_isGFX8GFX9, // V_CMP_LG_F32_e32_vi = 13345
    CEFBS_isGFX10Plus, // V_CMP_LG_F32_e64_gfx10 = 13346
    CEFBS_isGFX6GFX7, // V_CMP_LG_F32_e64_gfx6_gfx7 = 13347
    CEFBS_isGFX8GFX9, // V_CMP_LG_F32_e64_vi = 13348
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LG_F32_sdwa_gfx10 = 13349
    CEFBS_HasSDWA9, // V_CMP_LG_F32_sdwa_gfx9 = 13350
    CEFBS_HasSDWA, // V_CMP_LG_F32_sdwa_vi = 13351
    CEFBS_isGFX10Plus, // V_CMP_LG_F64_e32_gfx10 = 13352
    CEFBS_isGFX6GFX7, // V_CMP_LG_F64_e32_gfx6_gfx7 = 13353
    CEFBS_isGFX8GFX9, // V_CMP_LG_F64_e32_vi = 13354
    CEFBS_isGFX10Plus, // V_CMP_LG_F64_e64_gfx10 = 13355
    CEFBS_isGFX6GFX7, // V_CMP_LG_F64_e64_gfx6_gfx7 = 13356
    CEFBS_isGFX8GFX9, // V_CMP_LG_F64_e64_vi = 13357
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_F16_e32_gfx10 = 13358
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_F16_e32_vi = 13359
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_F16_e64_gfx10 = 13360
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_F16_e64_vi = 13361
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_F16_sdwa_gfx10 = 13362
    CEFBS_HasSDWA9, // V_CMP_LT_F16_sdwa_gfx9 = 13363
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_F16_sdwa_vi = 13364
    CEFBS_isGFX10Plus, // V_CMP_LT_F32_e32_gfx10 = 13365
    CEFBS_isGFX6GFX7, // V_CMP_LT_F32_e32_gfx6_gfx7 = 13366
    CEFBS_isGFX8GFX9, // V_CMP_LT_F32_e32_vi = 13367
    CEFBS_isGFX10Plus, // V_CMP_LT_F32_e64_gfx10 = 13368
    CEFBS_isGFX6GFX7, // V_CMP_LT_F32_e64_gfx6_gfx7 = 13369
    CEFBS_isGFX8GFX9, // V_CMP_LT_F32_e64_vi = 13370
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_F32_sdwa_gfx10 = 13371
    CEFBS_HasSDWA9, // V_CMP_LT_F32_sdwa_gfx9 = 13372
    CEFBS_HasSDWA, // V_CMP_LT_F32_sdwa_vi = 13373
    CEFBS_isGFX10Plus, // V_CMP_LT_F64_e32_gfx10 = 13374
    CEFBS_isGFX6GFX7, // V_CMP_LT_F64_e32_gfx6_gfx7 = 13375
    CEFBS_isGFX8GFX9, // V_CMP_LT_F64_e32_vi = 13376
    CEFBS_isGFX10Plus, // V_CMP_LT_F64_e64_gfx10 = 13377
    CEFBS_isGFX6GFX7, // V_CMP_LT_F64_e64_gfx6_gfx7 = 13378
    CEFBS_isGFX8GFX9, // V_CMP_LT_F64_e64_vi = 13379
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_I16_e32_gfx10 = 13380
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_I16_e32_vi = 13381
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_I16_e64_gfx10 = 13382
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_I16_e64_vi = 13383
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_I16_sdwa_gfx10 = 13384
    CEFBS_HasSDWA9, // V_CMP_LT_I16_sdwa_gfx9 = 13385
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_I16_sdwa_vi = 13386
    CEFBS_isGFX10Plus, // V_CMP_LT_I32_e32_gfx10 = 13387
    CEFBS_isGFX6GFX7, // V_CMP_LT_I32_e32_gfx6_gfx7 = 13388
    CEFBS_isGFX8GFX9, // V_CMP_LT_I32_e32_vi = 13389
    CEFBS_isGFX10Plus, // V_CMP_LT_I32_e64_gfx10 = 13390
    CEFBS_isGFX6GFX7, // V_CMP_LT_I32_e64_gfx6_gfx7 = 13391
    CEFBS_isGFX8GFX9, // V_CMP_LT_I32_e64_vi = 13392
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_I32_sdwa_gfx10 = 13393
    CEFBS_HasSDWA9, // V_CMP_LT_I32_sdwa_gfx9 = 13394
    CEFBS_HasSDWA, // V_CMP_LT_I32_sdwa_vi = 13395
    CEFBS_isGFX10Plus, // V_CMP_LT_I64_e32_gfx10 = 13396
    CEFBS_isGFX6GFX7, // V_CMP_LT_I64_e32_gfx6_gfx7 = 13397
    CEFBS_isGFX8GFX9, // V_CMP_LT_I64_e32_vi = 13398
    CEFBS_isGFX10Plus, // V_CMP_LT_I64_e64_gfx10 = 13399
    CEFBS_isGFX6GFX7, // V_CMP_LT_I64_e64_gfx6_gfx7 = 13400
    CEFBS_isGFX8GFX9, // V_CMP_LT_I64_e64_vi = 13401
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_U16_e32_gfx10 = 13402
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_U16_e32_vi = 13403
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_LT_U16_e64_gfx10 = 13404
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_LT_U16_e64_vi = 13405
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_U16_sdwa_gfx10 = 13406
    CEFBS_HasSDWA9, // V_CMP_LT_U16_sdwa_gfx9 = 13407
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_LT_U16_sdwa_vi = 13408
    CEFBS_isGFX10Plus, // V_CMP_LT_U32_e32_gfx10 = 13409
    CEFBS_isGFX6GFX7, // V_CMP_LT_U32_e32_gfx6_gfx7 = 13410
    CEFBS_isGFX8GFX9, // V_CMP_LT_U32_e32_vi = 13411
    CEFBS_isGFX10Plus, // V_CMP_LT_U32_e64_gfx10 = 13412
    CEFBS_isGFX6GFX7, // V_CMP_LT_U32_e64_gfx6_gfx7 = 13413
    CEFBS_isGFX8GFX9, // V_CMP_LT_U32_e64_vi = 13414
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_LT_U32_sdwa_gfx10 = 13415
    CEFBS_HasSDWA9, // V_CMP_LT_U32_sdwa_gfx9 = 13416
    CEFBS_HasSDWA, // V_CMP_LT_U32_sdwa_vi = 13417
    CEFBS_isGFX10Plus, // V_CMP_LT_U64_e32_gfx10 = 13418
    CEFBS_isGFX6GFX7, // V_CMP_LT_U64_e32_gfx6_gfx7 = 13419
    CEFBS_isGFX8GFX9, // V_CMP_LT_U64_e32_vi = 13420
    CEFBS_isGFX10Plus, // V_CMP_LT_U64_e64_gfx10 = 13421
    CEFBS_isGFX6GFX7, // V_CMP_LT_U64_e64_gfx6_gfx7 = 13422
    CEFBS_isGFX8GFX9, // V_CMP_LT_U64_e64_vi = 13423
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NEQ_F16_e32_gfx10 = 13424
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NEQ_F16_e32_vi = 13425
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NEQ_F16_e64_gfx10 = 13426
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NEQ_F16_e64_vi = 13427
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NEQ_F16_sdwa_gfx10 = 13428
    CEFBS_HasSDWA9, // V_CMP_NEQ_F16_sdwa_gfx9 = 13429
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NEQ_F16_sdwa_vi = 13430
    CEFBS_isGFX10Plus, // V_CMP_NEQ_F32_e32_gfx10 = 13431
    CEFBS_isGFX6GFX7, // V_CMP_NEQ_F32_e32_gfx6_gfx7 = 13432
    CEFBS_isGFX8GFX9, // V_CMP_NEQ_F32_e32_vi = 13433
    CEFBS_isGFX10Plus, // V_CMP_NEQ_F32_e64_gfx10 = 13434
    CEFBS_isGFX6GFX7, // V_CMP_NEQ_F32_e64_gfx6_gfx7 = 13435
    CEFBS_isGFX8GFX9, // V_CMP_NEQ_F32_e64_vi = 13436
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NEQ_F32_sdwa_gfx10 = 13437
    CEFBS_HasSDWA9, // V_CMP_NEQ_F32_sdwa_gfx9 = 13438
    CEFBS_HasSDWA, // V_CMP_NEQ_F32_sdwa_vi = 13439
    CEFBS_isGFX10Plus, // V_CMP_NEQ_F64_e32_gfx10 = 13440
    CEFBS_isGFX6GFX7, // V_CMP_NEQ_F64_e32_gfx6_gfx7 = 13441
    CEFBS_isGFX8GFX9, // V_CMP_NEQ_F64_e32_vi = 13442
    CEFBS_isGFX10Plus, // V_CMP_NEQ_F64_e64_gfx10 = 13443
    CEFBS_isGFX6GFX7, // V_CMP_NEQ_F64_e64_gfx6_gfx7 = 13444
    CEFBS_isGFX8GFX9, // V_CMP_NEQ_F64_e64_vi = 13445
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NE_I16_e32_gfx10 = 13446
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NE_I16_e32_vi = 13447
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NE_I16_e64_gfx10 = 13448
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NE_I16_e64_vi = 13449
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NE_I16_sdwa_gfx10 = 13450
    CEFBS_HasSDWA9, // V_CMP_NE_I16_sdwa_gfx9 = 13451
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NE_I16_sdwa_vi = 13452
    CEFBS_isGFX10Plus, // V_CMP_NE_I32_e32_gfx10 = 13453
    CEFBS_isGFX6GFX7, // V_CMP_NE_I32_e32_gfx6_gfx7 = 13454
    CEFBS_isGFX8GFX9, // V_CMP_NE_I32_e32_vi = 13455
    CEFBS_isGFX10Plus, // V_CMP_NE_I32_e64_gfx10 = 13456
    CEFBS_isGFX6GFX7, // V_CMP_NE_I32_e64_gfx6_gfx7 = 13457
    CEFBS_isGFX8GFX9, // V_CMP_NE_I32_e64_vi = 13458
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NE_I32_sdwa_gfx10 = 13459
    CEFBS_HasSDWA9, // V_CMP_NE_I32_sdwa_gfx9 = 13460
    CEFBS_HasSDWA, // V_CMP_NE_I32_sdwa_vi = 13461
    CEFBS_isGFX10Plus, // V_CMP_NE_I64_e32_gfx10 = 13462
    CEFBS_isGFX6GFX7, // V_CMP_NE_I64_e32_gfx6_gfx7 = 13463
    CEFBS_isGFX8GFX9, // V_CMP_NE_I64_e32_vi = 13464
    CEFBS_isGFX10Plus, // V_CMP_NE_I64_e64_gfx10 = 13465
    CEFBS_isGFX6GFX7, // V_CMP_NE_I64_e64_gfx6_gfx7 = 13466
    CEFBS_isGFX8GFX9, // V_CMP_NE_I64_e64_vi = 13467
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NE_U16_e32_gfx10 = 13468
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NE_U16_e32_vi = 13469
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NE_U16_e64_gfx10 = 13470
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NE_U16_e64_vi = 13471
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NE_U16_sdwa_gfx10 = 13472
    CEFBS_HasSDWA9, // V_CMP_NE_U16_sdwa_gfx9 = 13473
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NE_U16_sdwa_vi = 13474
    CEFBS_isGFX10Plus, // V_CMP_NE_U32_e32_gfx10 = 13475
    CEFBS_isGFX6GFX7, // V_CMP_NE_U32_e32_gfx6_gfx7 = 13476
    CEFBS_isGFX8GFX9, // V_CMP_NE_U32_e32_vi = 13477
    CEFBS_isGFX10Plus, // V_CMP_NE_U32_e64_gfx10 = 13478
    CEFBS_isGFX6GFX7, // V_CMP_NE_U32_e64_gfx6_gfx7 = 13479
    CEFBS_isGFX8GFX9, // V_CMP_NE_U32_e64_vi = 13480
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NE_U32_sdwa_gfx10 = 13481
    CEFBS_HasSDWA9, // V_CMP_NE_U32_sdwa_gfx9 = 13482
    CEFBS_HasSDWA, // V_CMP_NE_U32_sdwa_vi = 13483
    CEFBS_isGFX10Plus, // V_CMP_NE_U64_e32_gfx10 = 13484
    CEFBS_isGFX6GFX7, // V_CMP_NE_U64_e32_gfx6_gfx7 = 13485
    CEFBS_isGFX8GFX9, // V_CMP_NE_U64_e32_vi = 13486
    CEFBS_isGFX10Plus, // V_CMP_NE_U64_e64_gfx10 = 13487
    CEFBS_isGFX6GFX7, // V_CMP_NE_U64_e64_gfx6_gfx7 = 13488
    CEFBS_isGFX8GFX9, // V_CMP_NE_U64_e64_vi = 13489
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NGE_F16_e32_gfx10 = 13490
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NGE_F16_e32_vi = 13491
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NGE_F16_e64_gfx10 = 13492
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NGE_F16_e64_vi = 13493
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NGE_F16_sdwa_gfx10 = 13494
    CEFBS_HasSDWA9, // V_CMP_NGE_F16_sdwa_gfx9 = 13495
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NGE_F16_sdwa_vi = 13496
    CEFBS_isGFX10Plus, // V_CMP_NGE_F32_e32_gfx10 = 13497
    CEFBS_isGFX6GFX7, // V_CMP_NGE_F32_e32_gfx6_gfx7 = 13498
    CEFBS_isGFX8GFX9, // V_CMP_NGE_F32_e32_vi = 13499
    CEFBS_isGFX10Plus, // V_CMP_NGE_F32_e64_gfx10 = 13500
    CEFBS_isGFX6GFX7, // V_CMP_NGE_F32_e64_gfx6_gfx7 = 13501
    CEFBS_isGFX8GFX9, // V_CMP_NGE_F32_e64_vi = 13502
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NGE_F32_sdwa_gfx10 = 13503
    CEFBS_HasSDWA9, // V_CMP_NGE_F32_sdwa_gfx9 = 13504
    CEFBS_HasSDWA, // V_CMP_NGE_F32_sdwa_vi = 13505
    CEFBS_isGFX10Plus, // V_CMP_NGE_F64_e32_gfx10 = 13506
    CEFBS_isGFX6GFX7, // V_CMP_NGE_F64_e32_gfx6_gfx7 = 13507
    CEFBS_isGFX8GFX9, // V_CMP_NGE_F64_e32_vi = 13508
    CEFBS_isGFX10Plus, // V_CMP_NGE_F64_e64_gfx10 = 13509
    CEFBS_isGFX6GFX7, // V_CMP_NGE_F64_e64_gfx6_gfx7 = 13510
    CEFBS_isGFX8GFX9, // V_CMP_NGE_F64_e64_vi = 13511
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NGT_F16_e32_gfx10 = 13512
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NGT_F16_e32_vi = 13513
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NGT_F16_e64_gfx10 = 13514
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NGT_F16_e64_vi = 13515
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NGT_F16_sdwa_gfx10 = 13516
    CEFBS_HasSDWA9, // V_CMP_NGT_F16_sdwa_gfx9 = 13517
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NGT_F16_sdwa_vi = 13518
    CEFBS_isGFX10Plus, // V_CMP_NGT_F32_e32_gfx10 = 13519
    CEFBS_isGFX6GFX7, // V_CMP_NGT_F32_e32_gfx6_gfx7 = 13520
    CEFBS_isGFX8GFX9, // V_CMP_NGT_F32_e32_vi = 13521
    CEFBS_isGFX10Plus, // V_CMP_NGT_F32_e64_gfx10 = 13522
    CEFBS_isGFX6GFX7, // V_CMP_NGT_F32_e64_gfx6_gfx7 = 13523
    CEFBS_isGFX8GFX9, // V_CMP_NGT_F32_e64_vi = 13524
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NGT_F32_sdwa_gfx10 = 13525
    CEFBS_HasSDWA9, // V_CMP_NGT_F32_sdwa_gfx9 = 13526
    CEFBS_HasSDWA, // V_CMP_NGT_F32_sdwa_vi = 13527
    CEFBS_isGFX10Plus, // V_CMP_NGT_F64_e32_gfx10 = 13528
    CEFBS_isGFX6GFX7, // V_CMP_NGT_F64_e32_gfx6_gfx7 = 13529
    CEFBS_isGFX8GFX9, // V_CMP_NGT_F64_e32_vi = 13530
    CEFBS_isGFX10Plus, // V_CMP_NGT_F64_e64_gfx10 = 13531
    CEFBS_isGFX6GFX7, // V_CMP_NGT_F64_e64_gfx6_gfx7 = 13532
    CEFBS_isGFX8GFX9, // V_CMP_NGT_F64_e64_vi = 13533
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLE_F16_e32_gfx10 = 13534
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLE_F16_e32_vi = 13535
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLE_F16_e64_gfx10 = 13536
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLE_F16_e64_vi = 13537
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLE_F16_sdwa_gfx10 = 13538
    CEFBS_HasSDWA9, // V_CMP_NLE_F16_sdwa_gfx9 = 13539
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLE_F16_sdwa_vi = 13540
    CEFBS_isGFX10Plus, // V_CMP_NLE_F32_e32_gfx10 = 13541
    CEFBS_isGFX6GFX7, // V_CMP_NLE_F32_e32_gfx6_gfx7 = 13542
    CEFBS_isGFX8GFX9, // V_CMP_NLE_F32_e32_vi = 13543
    CEFBS_isGFX10Plus, // V_CMP_NLE_F32_e64_gfx10 = 13544
    CEFBS_isGFX6GFX7, // V_CMP_NLE_F32_e64_gfx6_gfx7 = 13545
    CEFBS_isGFX8GFX9, // V_CMP_NLE_F32_e64_vi = 13546
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLE_F32_sdwa_gfx10 = 13547
    CEFBS_HasSDWA9, // V_CMP_NLE_F32_sdwa_gfx9 = 13548
    CEFBS_HasSDWA, // V_CMP_NLE_F32_sdwa_vi = 13549
    CEFBS_isGFX10Plus, // V_CMP_NLE_F64_e32_gfx10 = 13550
    CEFBS_isGFX6GFX7, // V_CMP_NLE_F64_e32_gfx6_gfx7 = 13551
    CEFBS_isGFX8GFX9, // V_CMP_NLE_F64_e32_vi = 13552
    CEFBS_isGFX10Plus, // V_CMP_NLE_F64_e64_gfx10 = 13553
    CEFBS_isGFX6GFX7, // V_CMP_NLE_F64_e64_gfx6_gfx7 = 13554
    CEFBS_isGFX8GFX9, // V_CMP_NLE_F64_e64_vi = 13555
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLG_F16_e32_gfx10 = 13556
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLG_F16_e32_vi = 13557
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLG_F16_e64_gfx10 = 13558
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLG_F16_e64_vi = 13559
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLG_F16_sdwa_gfx10 = 13560
    CEFBS_HasSDWA9, // V_CMP_NLG_F16_sdwa_gfx9 = 13561
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLG_F16_sdwa_vi = 13562
    CEFBS_isGFX10Plus, // V_CMP_NLG_F32_e32_gfx10 = 13563
    CEFBS_isGFX6GFX7, // V_CMP_NLG_F32_e32_gfx6_gfx7 = 13564
    CEFBS_isGFX8GFX9, // V_CMP_NLG_F32_e32_vi = 13565
    CEFBS_isGFX10Plus, // V_CMP_NLG_F32_e64_gfx10 = 13566
    CEFBS_isGFX6GFX7, // V_CMP_NLG_F32_e64_gfx6_gfx7 = 13567
    CEFBS_isGFX8GFX9, // V_CMP_NLG_F32_e64_vi = 13568
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLG_F32_sdwa_gfx10 = 13569
    CEFBS_HasSDWA9, // V_CMP_NLG_F32_sdwa_gfx9 = 13570
    CEFBS_HasSDWA, // V_CMP_NLG_F32_sdwa_vi = 13571
    CEFBS_isGFX10Plus, // V_CMP_NLG_F64_e32_gfx10 = 13572
    CEFBS_isGFX6GFX7, // V_CMP_NLG_F64_e32_gfx6_gfx7 = 13573
    CEFBS_isGFX8GFX9, // V_CMP_NLG_F64_e32_vi = 13574
    CEFBS_isGFX10Plus, // V_CMP_NLG_F64_e64_gfx10 = 13575
    CEFBS_isGFX6GFX7, // V_CMP_NLG_F64_e64_gfx6_gfx7 = 13576
    CEFBS_isGFX8GFX9, // V_CMP_NLG_F64_e64_vi = 13577
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLT_F16_e32_gfx10 = 13578
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLT_F16_e32_vi = 13579
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_NLT_F16_e64_gfx10 = 13580
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_NLT_F16_e64_vi = 13581
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLT_F16_sdwa_gfx10 = 13582
    CEFBS_HasSDWA9, // V_CMP_NLT_F16_sdwa_gfx9 = 13583
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_NLT_F16_sdwa_vi = 13584
    CEFBS_isGFX10Plus, // V_CMP_NLT_F32_e32_gfx10 = 13585
    CEFBS_isGFX6GFX7, // V_CMP_NLT_F32_e32_gfx6_gfx7 = 13586
    CEFBS_isGFX8GFX9, // V_CMP_NLT_F32_e32_vi = 13587
    CEFBS_isGFX10Plus, // V_CMP_NLT_F32_e64_gfx10 = 13588
    CEFBS_isGFX6GFX7, // V_CMP_NLT_F32_e64_gfx6_gfx7 = 13589
    CEFBS_isGFX8GFX9, // V_CMP_NLT_F32_e64_vi = 13590
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_NLT_F32_sdwa_gfx10 = 13591
    CEFBS_HasSDWA9, // V_CMP_NLT_F32_sdwa_gfx9 = 13592
    CEFBS_HasSDWA, // V_CMP_NLT_F32_sdwa_vi = 13593
    CEFBS_isGFX10Plus, // V_CMP_NLT_F64_e32_gfx10 = 13594
    CEFBS_isGFX6GFX7, // V_CMP_NLT_F64_e32_gfx6_gfx7 = 13595
    CEFBS_isGFX8GFX9, // V_CMP_NLT_F64_e32_vi = 13596
    CEFBS_isGFX10Plus, // V_CMP_NLT_F64_e64_gfx10 = 13597
    CEFBS_isGFX6GFX7, // V_CMP_NLT_F64_e64_gfx6_gfx7 = 13598
    CEFBS_isGFX8GFX9, // V_CMP_NLT_F64_e64_vi = 13599
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_O_F16_e32_gfx10 = 13600
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_O_F16_e32_vi = 13601
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_O_F16_e64_gfx10 = 13602
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_O_F16_e64_vi = 13603
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_O_F16_sdwa_gfx10 = 13604
    CEFBS_HasSDWA9, // V_CMP_O_F16_sdwa_gfx9 = 13605
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_O_F16_sdwa_vi = 13606
    CEFBS_isGFX10Plus, // V_CMP_O_F32_e32_gfx10 = 13607
    CEFBS_isGFX6GFX7, // V_CMP_O_F32_e32_gfx6_gfx7 = 13608
    CEFBS_isGFX8GFX9, // V_CMP_O_F32_e32_vi = 13609
    CEFBS_isGFX10Plus, // V_CMP_O_F32_e64_gfx10 = 13610
    CEFBS_isGFX6GFX7, // V_CMP_O_F32_e64_gfx6_gfx7 = 13611
    CEFBS_isGFX8GFX9, // V_CMP_O_F32_e64_vi = 13612
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_O_F32_sdwa_gfx10 = 13613
    CEFBS_HasSDWA9, // V_CMP_O_F32_sdwa_gfx9 = 13614
    CEFBS_HasSDWA, // V_CMP_O_F32_sdwa_vi = 13615
    CEFBS_isGFX10Plus, // V_CMP_O_F64_e32_gfx10 = 13616
    CEFBS_isGFX6GFX7, // V_CMP_O_F64_e32_gfx6_gfx7 = 13617
    CEFBS_isGFX8GFX9, // V_CMP_O_F64_e32_vi = 13618
    CEFBS_isGFX10Plus, // V_CMP_O_F64_e64_gfx10 = 13619
    CEFBS_isGFX6GFX7, // V_CMP_O_F64_e64_gfx6_gfx7 = 13620
    CEFBS_isGFX8GFX9, // V_CMP_O_F64_e64_vi = 13621
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_TRU_F16_e32_gfx10 = 13622
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_TRU_F16_e32_vi = 13623
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_TRU_F16_e64_gfx10 = 13624
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_TRU_F16_e64_vi = 13625
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_TRU_F16_sdwa_gfx10 = 13626
    CEFBS_HasSDWA9, // V_CMP_TRU_F16_sdwa_gfx9 = 13627
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_TRU_F16_sdwa_vi = 13628
    CEFBS_isGFX10Plus, // V_CMP_TRU_F32_e32_gfx10 = 13629
    CEFBS_isGFX6GFX7, // V_CMP_TRU_F32_e32_gfx6_gfx7 = 13630
    CEFBS_isGFX8GFX9, // V_CMP_TRU_F32_e32_vi = 13631
    CEFBS_isGFX10Plus, // V_CMP_TRU_F32_e64_gfx10 = 13632
    CEFBS_isGFX6GFX7, // V_CMP_TRU_F32_e64_gfx6_gfx7 = 13633
    CEFBS_isGFX8GFX9, // V_CMP_TRU_F32_e64_vi = 13634
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_TRU_F32_sdwa_gfx10 = 13635
    CEFBS_HasSDWA9, // V_CMP_TRU_F32_sdwa_gfx9 = 13636
    CEFBS_HasSDWA, // V_CMP_TRU_F32_sdwa_vi = 13637
    CEFBS_isGFX10Plus, // V_CMP_TRU_F64_e32_gfx10 = 13638
    CEFBS_isGFX6GFX7, // V_CMP_TRU_F64_e32_gfx6_gfx7 = 13639
    CEFBS_isGFX8GFX9, // V_CMP_TRU_F64_e32_vi = 13640
    CEFBS_isGFX10Plus, // V_CMP_TRU_F64_e64_gfx10 = 13641
    CEFBS_isGFX6GFX7, // V_CMP_TRU_F64_e64_gfx6_gfx7 = 13642
    CEFBS_isGFX8GFX9, // V_CMP_TRU_F64_e64_vi = 13643
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_T_I16_e32_vi = 13644
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_T_I16_e64_vi = 13645
    CEFBS_HasSDWA9, // V_CMP_T_I16_sdwa_gfx9 = 13646
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_T_I16_sdwa_vi = 13647
    CEFBS_isGFX10Plus, // V_CMP_T_I32_e32_gfx10 = 13648
    CEFBS_isGFX6GFX7, // V_CMP_T_I32_e32_gfx6_gfx7 = 13649
    CEFBS_isGFX8GFX9, // V_CMP_T_I32_e32_vi = 13650
    CEFBS_isGFX10Plus, // V_CMP_T_I32_e64_gfx10 = 13651
    CEFBS_isGFX6GFX7, // V_CMP_T_I32_e64_gfx6_gfx7 = 13652
    CEFBS_isGFX8GFX9, // V_CMP_T_I32_e64_vi = 13653
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_T_I32_sdwa_gfx10 = 13654
    CEFBS_HasSDWA9, // V_CMP_T_I32_sdwa_gfx9 = 13655
    CEFBS_HasSDWA, // V_CMP_T_I32_sdwa_vi = 13656
    CEFBS_isGFX10Plus, // V_CMP_T_I64_e32_gfx10 = 13657
    CEFBS_isGFX6GFX7, // V_CMP_T_I64_e32_gfx6_gfx7 = 13658
    CEFBS_isGFX8GFX9, // V_CMP_T_I64_e32_vi = 13659
    CEFBS_isGFX10Plus, // V_CMP_T_I64_e64_gfx10 = 13660
    CEFBS_isGFX6GFX7, // V_CMP_T_I64_e64_gfx6_gfx7 = 13661
    CEFBS_isGFX8GFX9, // V_CMP_T_I64_e64_vi = 13662
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_T_U16_e32_vi = 13663
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_T_U16_e64_vi = 13664
    CEFBS_HasSDWA9, // V_CMP_T_U16_sdwa_gfx9 = 13665
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_T_U16_sdwa_vi = 13666
    CEFBS_isGFX10Plus, // V_CMP_T_U32_e32_gfx10 = 13667
    CEFBS_isGFX6GFX7, // V_CMP_T_U32_e32_gfx6_gfx7 = 13668
    CEFBS_isGFX8GFX9, // V_CMP_T_U32_e32_vi = 13669
    CEFBS_isGFX10Plus, // V_CMP_T_U32_e64_gfx10 = 13670
    CEFBS_isGFX6GFX7, // V_CMP_T_U32_e64_gfx6_gfx7 = 13671
    CEFBS_isGFX8GFX9, // V_CMP_T_U32_e64_vi = 13672
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_T_U32_sdwa_gfx10 = 13673
    CEFBS_HasSDWA9, // V_CMP_T_U32_sdwa_gfx9 = 13674
    CEFBS_HasSDWA, // V_CMP_T_U32_sdwa_vi = 13675
    CEFBS_isGFX10Plus, // V_CMP_T_U64_e32_gfx10 = 13676
    CEFBS_isGFX6GFX7, // V_CMP_T_U64_e32_gfx6_gfx7 = 13677
    CEFBS_isGFX8GFX9, // V_CMP_T_U64_e32_vi = 13678
    CEFBS_isGFX10Plus, // V_CMP_T_U64_e64_gfx10 = 13679
    CEFBS_isGFX6GFX7, // V_CMP_T_U64_e64_gfx6_gfx7 = 13680
    CEFBS_isGFX8GFX9, // V_CMP_T_U64_e64_vi = 13681
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_U_F16_e32_gfx10 = 13682
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_U_F16_e32_vi = 13683
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CMP_U_F16_e64_gfx10 = 13684
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CMP_U_F16_e64_vi = 13685
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_U_F16_sdwa_gfx10 = 13686
    CEFBS_HasSDWA9, // V_CMP_U_F16_sdwa_gfx9 = 13687
    CEFBS_HasSDWA_Has16BitInsts, // V_CMP_U_F16_sdwa_vi = 13688
    CEFBS_isGFX10Plus, // V_CMP_U_F32_e32_gfx10 = 13689
    CEFBS_isGFX6GFX7, // V_CMP_U_F32_e32_gfx6_gfx7 = 13690
    CEFBS_isGFX8GFX9, // V_CMP_U_F32_e32_vi = 13691
    CEFBS_isGFX10Plus, // V_CMP_U_F32_e64_gfx10 = 13692
    CEFBS_isGFX6GFX7, // V_CMP_U_F32_e64_gfx6_gfx7 = 13693
    CEFBS_isGFX8GFX9, // V_CMP_U_F32_e64_vi = 13694
    CEFBS_isGFX10Plus_HasSDWA10, // V_CMP_U_F32_sdwa_gfx10 = 13695
    CEFBS_HasSDWA9, // V_CMP_U_F32_sdwa_gfx9 = 13696
    CEFBS_HasSDWA, // V_CMP_U_F32_sdwa_vi = 13697
    CEFBS_isGFX10Plus, // V_CMP_U_F64_e32_gfx10 = 13698
    CEFBS_isGFX6GFX7, // V_CMP_U_F64_e32_gfx6_gfx7 = 13699
    CEFBS_isGFX8GFX9, // V_CMP_U_F64_e32_vi = 13700
    CEFBS_isGFX10Plus, // V_CMP_U_F64_e64_gfx10 = 13701
    CEFBS_isGFX6GFX7, // V_CMP_U_F64_e64_gfx6_gfx7 = 13702
    CEFBS_isGFX8GFX9, // V_CMP_U_F64_e64_vi = 13703
    CEFBS_isGFX10Plus_HasDPP8, // V_CNDMASK_B32_dpp8_gfx10 = 13704
    CEFBS_isWave32_isGFX10Plus_HasDPP8, // V_CNDMASK_B32_dpp8_w32_gfx10 = 13705
    CEFBS_isWave64_isGFX10Plus_HasDPP8, // V_CNDMASK_B32_dpp8_w64_gfx10 = 13706
    CEFBS_isGFX10Plus_HasDPP16, // V_CNDMASK_B32_dpp_gfx10 = 13707
    CEFBS_HasDPP, // V_CNDMASK_B32_dpp_vi = 13708
    CEFBS_isWave32_isGFX10Plus_HasDPP16, // V_CNDMASK_B32_dpp_w32_gfx10 = 13709
    CEFBS_isWave64_isGFX10Plus_HasDPP16, // V_CNDMASK_B32_dpp_w64_gfx10 = 13710
    CEFBS_isGFX10Plus, // V_CNDMASK_B32_e32_gfx10 = 13711
    CEFBS_isGFX6GFX7, // V_CNDMASK_B32_e32_gfx6_gfx7 = 13712
    CEFBS_isGFX8GFX9, // V_CNDMASK_B32_e32_vi = 13713
    CEFBS_isGFX10Plus, // V_CNDMASK_B32_e64_gfx10 = 13714
    CEFBS_isGFX6GFX7, // V_CNDMASK_B32_e64_gfx6_gfx7 = 13715
    CEFBS_isGFX8GFX9, // V_CNDMASK_B32_e64_vi = 13716
    CEFBS_isGFX10Plus_HasSDWA10, // V_CNDMASK_B32_sdwa_gfx10 = 13717
    CEFBS_HasSDWA9, // V_CNDMASK_B32_sdwa_gfx9 = 13718
    CEFBS_HasSDWA, // V_CNDMASK_B32_sdwa_vi = 13719
    CEFBS_isWave32_isGFX10Plus_HasSDWA10, // V_CNDMASK_B32_sdwa_w32_gfx10 = 13720
    CEFBS_isWave64_isGFX10Plus_HasSDWA10, // V_CNDMASK_B32_sdwa_w64_gfx10 = 13721
    CEFBS_isGFX10Plus_HasDPP8, // V_COS_F16_dpp8_gfx10 = 13722
    CEFBS_isGFX10Plus_HasDPP16, // V_COS_F16_dpp_gfx10 = 13723
    CEFBS_HasDPP_Has16BitInsts, // V_COS_F16_dpp_vi = 13724
    CEFBS_isGFX10Plus_Has16BitInsts, // V_COS_F16_e32_gfx10 = 13725
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_COS_F16_e32_vi = 13726
    CEFBS_isGFX10Plus_Has16BitInsts, // V_COS_F16_e64_gfx10 = 13727
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_COS_F16_e64_vi = 13728
    CEFBS_isGFX10Plus_HasSDWA10, // V_COS_F16_sdwa_gfx10 = 13729
    CEFBS_HasSDWA9, // V_COS_F16_sdwa_gfx9 = 13730
    CEFBS_HasSDWA_Has16BitInsts, // V_COS_F16_sdwa_vi = 13731
    CEFBS_isGFX10Plus_HasDPP8, // V_COS_F32_dpp8_gfx10 = 13732
    CEFBS_isGFX10Plus_HasDPP16, // V_COS_F32_dpp_gfx10 = 13733
    CEFBS_HasDPP, // V_COS_F32_dpp_vi = 13734
    CEFBS_isGFX10Plus, // V_COS_F32_e32_gfx10 = 13735
    CEFBS_isGFX6GFX7, // V_COS_F32_e32_gfx6_gfx7 = 13736
    CEFBS_isGFX8GFX9, // V_COS_F32_e32_vi = 13737
    CEFBS_isGFX10Plus, // V_COS_F32_e64_gfx10 = 13738
    CEFBS_isGFX6GFX7, // V_COS_F32_e64_gfx6_gfx7 = 13739
    CEFBS_isGFX8GFX9, // V_COS_F32_e64_vi = 13740
    CEFBS_isGFX10Plus_HasSDWA10, // V_COS_F32_sdwa_gfx10 = 13741
    CEFBS_HasSDWA9, // V_COS_F32_sdwa_gfx9 = 13742
    CEFBS_HasSDWA, // V_COS_F32_sdwa_vi = 13743
    CEFBS_isGFX10Plus, // V_CUBEID_F32_gfx10 = 13744
    CEFBS_isGFX6GFX7, // V_CUBEID_F32_gfx6_gfx7 = 13745
    CEFBS_isGFX8GFX9, // V_CUBEID_F32_vi = 13746
    CEFBS_isGFX10Plus, // V_CUBEMA_F32_gfx10 = 13747
    CEFBS_isGFX6GFX7, // V_CUBEMA_F32_gfx6_gfx7 = 13748
    CEFBS_isGFX8GFX9, // V_CUBEMA_F32_vi = 13749
    CEFBS_isGFX10Plus, // V_CUBESC_F32_gfx10 = 13750
    CEFBS_isGFX6GFX7, // V_CUBESC_F32_gfx6_gfx7 = 13751
    CEFBS_isGFX8GFX9, // V_CUBESC_F32_vi = 13752
    CEFBS_isGFX10Plus, // V_CUBETC_F32_gfx10 = 13753
    CEFBS_isGFX6GFX7, // V_CUBETC_F32_gfx6_gfx7 = 13754
    CEFBS_isGFX8GFX9, // V_CUBETC_F32_vi = 13755
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F16_F32_dpp8_gfx10 = 13756
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F16_F32_dpp_gfx10 = 13757
    CEFBS_HasDPP, // V_CVT_F16_F32_dpp_vi = 13758
    CEFBS_isGFX10Plus, // V_CVT_F16_F32_e32_gfx10 = 13759
    CEFBS_isGFX6GFX7, // V_CVT_F16_F32_e32_gfx6_gfx7 = 13760
    CEFBS_isGFX8GFX9, // V_CVT_F16_F32_e32_vi = 13761
    CEFBS_isGFX10Plus, // V_CVT_F16_F32_e64_gfx10 = 13762
    CEFBS_isGFX6GFX7, // V_CVT_F16_F32_e64_gfx6_gfx7 = 13763
    CEFBS_isGFX8GFX9, // V_CVT_F16_F32_e64_vi = 13764
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F16_F32_sdwa_gfx10 = 13765
    CEFBS_HasSDWA9, // V_CVT_F16_F32_sdwa_gfx9 = 13766
    CEFBS_HasSDWA, // V_CVT_F16_F32_sdwa_vi = 13767
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F16_I16_dpp8_gfx10 = 13768
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F16_I16_dpp_gfx10 = 13769
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_F16_I16_dpp_vi = 13770
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_F16_I16_e32_gfx10 = 13771
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_F16_I16_e32_vi = 13772
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_F16_I16_e64_gfx10 = 13773
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_F16_I16_e64_vi = 13774
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F16_I16_sdwa_gfx10 = 13775
    CEFBS_HasSDWA9, // V_CVT_F16_I16_sdwa_gfx9 = 13776
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_F16_I16_sdwa_vi = 13777
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F16_U16_dpp8_gfx10 = 13778
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F16_U16_dpp_gfx10 = 13779
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_F16_U16_dpp_vi = 13780
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_F16_U16_e32_gfx10 = 13781
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_F16_U16_e32_vi = 13782
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_F16_U16_e64_gfx10 = 13783
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_F16_U16_e64_vi = 13784
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F16_U16_sdwa_gfx10 = 13785
    CEFBS_HasSDWA9, // V_CVT_F16_U16_sdwa_gfx9 = 13786
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_F16_U16_sdwa_vi = 13787
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_F16_dpp8_gfx10 = 13788
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_F16_dpp_gfx10 = 13789
    CEFBS_HasDPP, // V_CVT_F32_F16_dpp_vi = 13790
    CEFBS_isGFX10Plus, // V_CVT_F32_F16_e32_gfx10 = 13791
    CEFBS_isGFX6GFX7, // V_CVT_F32_F16_e32_gfx6_gfx7 = 13792
    CEFBS_isGFX8GFX9, // V_CVT_F32_F16_e32_vi = 13793
    CEFBS_isGFX10Plus, // V_CVT_F32_F16_e64_gfx10 = 13794
    CEFBS_isGFX6GFX7, // V_CVT_F32_F16_e64_gfx6_gfx7 = 13795
    CEFBS_isGFX8GFX9, // V_CVT_F32_F16_e64_vi = 13796
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_F16_sdwa_gfx10 = 13797
    CEFBS_HasSDWA9, // V_CVT_F32_F16_sdwa_gfx9 = 13798
    CEFBS_HasSDWA, // V_CVT_F32_F16_sdwa_vi = 13799
    CEFBS_isGFX10Plus, // V_CVT_F32_F64_e32_gfx10 = 13800
    CEFBS_isGFX6GFX7, // V_CVT_F32_F64_e32_gfx6_gfx7 = 13801
    CEFBS_isGFX8GFX9, // V_CVT_F32_F64_e32_vi = 13802
    CEFBS_isGFX10Plus, // V_CVT_F32_F64_e64_gfx10 = 13803
    CEFBS_isGFX6GFX7, // V_CVT_F32_F64_e64_gfx6_gfx7 = 13804
    CEFBS_isGFX8GFX9, // V_CVT_F32_F64_e64_vi = 13805
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_I32_dpp8_gfx10 = 13806
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_I32_dpp_gfx10 = 13807
    CEFBS_HasDPP, // V_CVT_F32_I32_dpp_vi = 13808
    CEFBS_isGFX10Plus, // V_CVT_F32_I32_e32_gfx10 = 13809
    CEFBS_isGFX6GFX7, // V_CVT_F32_I32_e32_gfx6_gfx7 = 13810
    CEFBS_isGFX8GFX9, // V_CVT_F32_I32_e32_vi = 13811
    CEFBS_isGFX10Plus, // V_CVT_F32_I32_e64_gfx10 = 13812
    CEFBS_isGFX6GFX7, // V_CVT_F32_I32_e64_gfx6_gfx7 = 13813
    CEFBS_isGFX8GFX9, // V_CVT_F32_I32_e64_vi = 13814
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_I32_sdwa_gfx10 = 13815
    CEFBS_HasSDWA9, // V_CVT_F32_I32_sdwa_gfx9 = 13816
    CEFBS_HasSDWA, // V_CVT_F32_I32_sdwa_vi = 13817
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_U32_dpp8_gfx10 = 13818
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_U32_dpp_gfx10 = 13819
    CEFBS_HasDPP, // V_CVT_F32_U32_dpp_vi = 13820
    CEFBS_isGFX10Plus, // V_CVT_F32_U32_e32_gfx10 = 13821
    CEFBS_isGFX6GFX7, // V_CVT_F32_U32_e32_gfx6_gfx7 = 13822
    CEFBS_isGFX8GFX9, // V_CVT_F32_U32_e32_vi = 13823
    CEFBS_isGFX10Plus, // V_CVT_F32_U32_e64_gfx10 = 13824
    CEFBS_isGFX6GFX7, // V_CVT_F32_U32_e64_gfx6_gfx7 = 13825
    CEFBS_isGFX8GFX9, // V_CVT_F32_U32_e64_vi = 13826
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_U32_sdwa_gfx10 = 13827
    CEFBS_HasSDWA9, // V_CVT_F32_U32_sdwa_gfx9 = 13828
    CEFBS_HasSDWA, // V_CVT_F32_U32_sdwa_vi = 13829
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_UBYTE0_dpp8_gfx10 = 13830
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_UBYTE0_dpp_gfx10 = 13831
    CEFBS_HasDPP, // V_CVT_F32_UBYTE0_dpp_vi = 13832
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE0_e32_gfx10 = 13833
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE0_e32_gfx6_gfx7 = 13834
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE0_e32_vi = 13835
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE0_e64_gfx10 = 13836
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE0_e64_gfx6_gfx7 = 13837
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE0_e64_vi = 13838
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_UBYTE0_sdwa_gfx10 = 13839
    CEFBS_HasSDWA9, // V_CVT_F32_UBYTE0_sdwa_gfx9 = 13840
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE0_sdwa_vi = 13841
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_UBYTE1_dpp8_gfx10 = 13842
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_UBYTE1_dpp_gfx10 = 13843
    CEFBS_HasDPP, // V_CVT_F32_UBYTE1_dpp_vi = 13844
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE1_e32_gfx10 = 13845
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE1_e32_gfx6_gfx7 = 13846
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE1_e32_vi = 13847
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE1_e64_gfx10 = 13848
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE1_e64_gfx6_gfx7 = 13849
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE1_e64_vi = 13850
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_UBYTE1_sdwa_gfx10 = 13851
    CEFBS_HasSDWA9, // V_CVT_F32_UBYTE1_sdwa_gfx9 = 13852
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE1_sdwa_vi = 13853
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_UBYTE2_dpp8_gfx10 = 13854
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_UBYTE2_dpp_gfx10 = 13855
    CEFBS_HasDPP, // V_CVT_F32_UBYTE2_dpp_vi = 13856
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE2_e32_gfx10 = 13857
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE2_e32_gfx6_gfx7 = 13858
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE2_e32_vi = 13859
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE2_e64_gfx10 = 13860
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE2_e64_gfx6_gfx7 = 13861
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE2_e64_vi = 13862
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_UBYTE2_sdwa_gfx10 = 13863
    CEFBS_HasSDWA9, // V_CVT_F32_UBYTE2_sdwa_gfx9 = 13864
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE2_sdwa_vi = 13865
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_F32_UBYTE3_dpp8_gfx10 = 13866
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_F32_UBYTE3_dpp_gfx10 = 13867
    CEFBS_HasDPP, // V_CVT_F32_UBYTE3_dpp_vi = 13868
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE3_e32_gfx10 = 13869
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE3_e32_gfx6_gfx7 = 13870
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE3_e32_vi = 13871
    CEFBS_isGFX10Plus, // V_CVT_F32_UBYTE3_e64_gfx10 = 13872
    CEFBS_isGFX6GFX7, // V_CVT_F32_UBYTE3_e64_gfx6_gfx7 = 13873
    CEFBS_isGFX8GFX9, // V_CVT_F32_UBYTE3_e64_vi = 13874
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_F32_UBYTE3_sdwa_gfx10 = 13875
    CEFBS_HasSDWA9, // V_CVT_F32_UBYTE3_sdwa_gfx9 = 13876
    CEFBS_HasSDWA, // V_CVT_F32_UBYTE3_sdwa_vi = 13877
    CEFBS_isGFX10Plus, // V_CVT_F64_F32_e32_gfx10 = 13878
    CEFBS_isGFX6GFX7, // V_CVT_F64_F32_e32_gfx6_gfx7 = 13879
    CEFBS_isGFX8GFX9, // V_CVT_F64_F32_e32_vi = 13880
    CEFBS_isGFX10Plus, // V_CVT_F64_F32_e64_gfx10 = 13881
    CEFBS_isGFX6GFX7, // V_CVT_F64_F32_e64_gfx6_gfx7 = 13882
    CEFBS_isGFX8GFX9, // V_CVT_F64_F32_e64_vi = 13883
    CEFBS_isGFX10Plus, // V_CVT_F64_I32_e32_gfx10 = 13884
    CEFBS_isGFX6GFX7, // V_CVT_F64_I32_e32_gfx6_gfx7 = 13885
    CEFBS_isGFX8GFX9, // V_CVT_F64_I32_e32_vi = 13886
    CEFBS_isGFX10Plus, // V_CVT_F64_I32_e64_gfx10 = 13887
    CEFBS_isGFX6GFX7, // V_CVT_F64_I32_e64_gfx6_gfx7 = 13888
    CEFBS_isGFX8GFX9, // V_CVT_F64_I32_e64_vi = 13889
    CEFBS_isGFX10Plus, // V_CVT_F64_U32_e32_gfx10 = 13890
    CEFBS_isGFX6GFX7, // V_CVT_F64_U32_e32_gfx6_gfx7 = 13891
    CEFBS_isGFX8GFX9, // V_CVT_F64_U32_e32_vi = 13892
    CEFBS_isGFX10Plus, // V_CVT_F64_U32_e64_gfx10 = 13893
    CEFBS_isGFX6GFX7, // V_CVT_F64_U32_e64_gfx6_gfx7 = 13894
    CEFBS_isGFX8GFX9, // V_CVT_F64_U32_e64_vi = 13895
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_FLR_I32_F32_dpp8_gfx10 = 13896
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_FLR_I32_F32_dpp_gfx10 = 13897
    CEFBS_HasDPP, // V_CVT_FLR_I32_F32_dpp_vi = 13898
    CEFBS_isGFX10Plus, // V_CVT_FLR_I32_F32_e32_gfx10 = 13899
    CEFBS_isGFX6GFX7, // V_CVT_FLR_I32_F32_e32_gfx6_gfx7 = 13900
    CEFBS_isGFX8GFX9, // V_CVT_FLR_I32_F32_e32_vi = 13901
    CEFBS_isGFX10Plus, // V_CVT_FLR_I32_F32_e64_gfx10 = 13902
    CEFBS_isGFX6GFX7, // V_CVT_FLR_I32_F32_e64_gfx6_gfx7 = 13903
    CEFBS_isGFX8GFX9, // V_CVT_FLR_I32_F32_e64_vi = 13904
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_FLR_I32_F32_sdwa_gfx10 = 13905
    CEFBS_HasSDWA9, // V_CVT_FLR_I32_F32_sdwa_gfx9 = 13906
    CEFBS_HasSDWA, // V_CVT_FLR_I32_F32_sdwa_vi = 13907
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_I16_F16_dpp8_gfx10 = 13908
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_I16_F16_dpp_gfx10 = 13909
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_I16_F16_dpp_vi = 13910
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_I16_F16_e32_gfx10 = 13911
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_I16_F16_e32_vi = 13912
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_I16_F16_e64_gfx10 = 13913
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_I16_F16_e64_vi = 13914
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_I16_F16_sdwa_gfx10 = 13915
    CEFBS_HasSDWA9, // V_CVT_I16_F16_sdwa_gfx9 = 13916
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_I16_F16_sdwa_vi = 13917
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_I32_F32_dpp8_gfx10 = 13918
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_I32_F32_dpp_gfx10 = 13919
    CEFBS_HasDPP, // V_CVT_I32_F32_dpp_vi = 13920
    CEFBS_isGFX10Plus, // V_CVT_I32_F32_e32_gfx10 = 13921
    CEFBS_isGFX6GFX7, // V_CVT_I32_F32_e32_gfx6_gfx7 = 13922
    CEFBS_isGFX8GFX9, // V_CVT_I32_F32_e32_vi = 13923
    CEFBS_isGFX10Plus, // V_CVT_I32_F32_e64_gfx10 = 13924
    CEFBS_isGFX6GFX7, // V_CVT_I32_F32_e64_gfx6_gfx7 = 13925
    CEFBS_isGFX8GFX9, // V_CVT_I32_F32_e64_vi = 13926
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_I32_F32_sdwa_gfx10 = 13927
    CEFBS_HasSDWA9, // V_CVT_I32_F32_sdwa_gfx9 = 13928
    CEFBS_HasSDWA, // V_CVT_I32_F32_sdwa_vi = 13929
    CEFBS_isGFX10Plus, // V_CVT_I32_F64_e32_gfx10 = 13930
    CEFBS_isGFX6GFX7, // V_CVT_I32_F64_e32_gfx6_gfx7 = 13931
    CEFBS_isGFX8GFX9, // V_CVT_I32_F64_e32_vi = 13932
    CEFBS_isGFX10Plus, // V_CVT_I32_F64_e64_gfx10 = 13933
    CEFBS_isGFX6GFX7, // V_CVT_I32_F64_e64_gfx6_gfx7 = 13934
    CEFBS_isGFX8GFX9, // V_CVT_I32_F64_e64_vi = 13935
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_NORM_I16_F16_dpp8_gfx10 = 13936
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_NORM_I16_F16_dpp_gfx10 = 13937
    CEFBS_HasDPP_isGFX9Plus, // V_CVT_NORM_I16_F16_dpp_vi = 13938
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_NORM_I16_F16_e32_gfx10 = 13939
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_NORM_I16_F16_e32_vi = 13940
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_NORM_I16_F16_e64_gfx10 = 13941
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_NORM_I16_F16_e64_vi = 13942
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_NORM_I16_F16_sdwa_gfx10 = 13943
    CEFBS_HasSDWA9, // V_CVT_NORM_I16_F16_sdwa_gfx9 = 13944
    CEFBS_HasSDWA_isGFX9Plus, // V_CVT_NORM_I16_F16_sdwa_vi = 13945
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_NORM_U16_F16_dpp8_gfx10 = 13946
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_NORM_U16_F16_dpp_gfx10 = 13947
    CEFBS_HasDPP_isGFX9Plus, // V_CVT_NORM_U16_F16_dpp_vi = 13948
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_NORM_U16_F16_e32_gfx10 = 13949
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_NORM_U16_F16_e32_vi = 13950
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_NORM_U16_F16_e64_gfx10 = 13951
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_NORM_U16_F16_e64_vi = 13952
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_NORM_U16_F16_sdwa_gfx10 = 13953
    CEFBS_HasSDWA9, // V_CVT_NORM_U16_F16_sdwa_gfx9 = 13954
    CEFBS_HasSDWA_isGFX9Plus, // V_CVT_NORM_U16_F16_sdwa_vi = 13955
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_OFF_F32_I4_dpp8_gfx10 = 13956
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_OFF_F32_I4_dpp_gfx10 = 13957
    CEFBS_HasDPP, // V_CVT_OFF_F32_I4_dpp_vi = 13958
    CEFBS_isGFX10Plus, // V_CVT_OFF_F32_I4_e32_gfx10 = 13959
    CEFBS_isGFX6GFX7, // V_CVT_OFF_F32_I4_e32_gfx6_gfx7 = 13960
    CEFBS_isGFX8GFX9, // V_CVT_OFF_F32_I4_e32_vi = 13961
    CEFBS_isGFX10Plus, // V_CVT_OFF_F32_I4_e64_gfx10 = 13962
    CEFBS_isGFX6GFX7, // V_CVT_OFF_F32_I4_e64_gfx6_gfx7 = 13963
    CEFBS_isGFX8GFX9, // V_CVT_OFF_F32_I4_e64_vi = 13964
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_OFF_F32_I4_sdwa_gfx10 = 13965
    CEFBS_HasSDWA9, // V_CVT_OFF_F32_I4_sdwa_gfx9 = 13966
    CEFBS_HasSDWA, // V_CVT_OFF_F32_I4_sdwa_vi = 13967
    CEFBS_isGFX6GFX7, // V_CVT_PKACCUM_U8_F32_e32_gfx6_gfx7 = 13968
    CEFBS_isGFX6GFX7, // V_CVT_PKACCUM_U8_F32_e64_gfx6_gfx7 = 13969
    CEFBS_isGFX8GFX9, // V_CVT_PKACCUM_U8_F32_e64_vi = 13970
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_PKNORM_I16_F16_gfx10 = 13971
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_PKNORM_I16_F16_vi = 13972
    CEFBS_isGFX6GFX7, // V_CVT_PKNORM_I16_F32_e32_gfx6_gfx7 = 13973
    CEFBS_isGFX10Plus, // V_CVT_PKNORM_I16_F32_e64_gfx10 = 13974
    CEFBS_isGFX6GFX7, // V_CVT_PKNORM_I16_F32_e64_gfx6_gfx7 = 13975
    CEFBS_isGFX8GFX9, // V_CVT_PKNORM_I16_F32_e64_vi = 13976
    CEFBS_isGFX10Plus_isGFX9Plus, // V_CVT_PKNORM_U16_F16_gfx10 = 13977
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_CVT_PKNORM_U16_F16_vi = 13978
    CEFBS_isGFX6GFX7, // V_CVT_PKNORM_U16_F32_e32_gfx6_gfx7 = 13979
    CEFBS_isGFX10Plus, // V_CVT_PKNORM_U16_F32_e64_gfx10 = 13980
    CEFBS_isGFX6GFX7, // V_CVT_PKNORM_U16_F32_e64_gfx6_gfx7 = 13981
    CEFBS_isGFX8GFX9, // V_CVT_PKNORM_U16_F32_e64_vi = 13982
    CEFBS_isGFX10Plus, // V_CVT_PKRTZ_F16_F32_e32_gfx10 = 13983
    CEFBS_isGFX6GFX7, // V_CVT_PKRTZ_F16_F32_e32_gfx6_gfx7 = 13984
    CEFBS_isGFX10Plus, // V_CVT_PKRTZ_F16_F32_e64_gfx10 = 13985
    CEFBS_isGFX6GFX7, // V_CVT_PKRTZ_F16_F32_e64_gfx6_gfx7 = 13986
    CEFBS_isGFX8GFX9, // V_CVT_PKRTZ_F16_F32_e64_vi = 13987
    CEFBS_isGFX6GFX7, // V_CVT_PK_I16_I32_e32_gfx6_gfx7 = 13988
    CEFBS_isGFX10Plus, // V_CVT_PK_I16_I32_e64_gfx10 = 13989
    CEFBS_isGFX6GFX7, // V_CVT_PK_I16_I32_e64_gfx6_gfx7 = 13990
    CEFBS_isGFX8GFX9, // V_CVT_PK_I16_I32_e64_vi = 13991
    CEFBS_isGFX6GFX7, // V_CVT_PK_U16_U32_e32_gfx6_gfx7 = 13992
    CEFBS_isGFX10Plus, // V_CVT_PK_U16_U32_e64_gfx10 = 13993
    CEFBS_isGFX6GFX7, // V_CVT_PK_U16_U32_e64_gfx6_gfx7 = 13994
    CEFBS_isGFX8GFX9, // V_CVT_PK_U16_U32_e64_vi = 13995
    CEFBS_isGFX10Plus, // V_CVT_PK_U8_F32_gfx10 = 13996
    CEFBS_isGFX6GFX7, // V_CVT_PK_U8_F32_gfx6_gfx7 = 13997
    CEFBS_isGFX8GFX9, // V_CVT_PK_U8_F32_vi = 13998
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_RPI_I32_F32_dpp8_gfx10 = 13999
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_RPI_I32_F32_dpp_gfx10 = 14000
    CEFBS_HasDPP, // V_CVT_RPI_I32_F32_dpp_vi = 14001
    CEFBS_isGFX10Plus, // V_CVT_RPI_I32_F32_e32_gfx10 = 14002
    CEFBS_isGFX6GFX7, // V_CVT_RPI_I32_F32_e32_gfx6_gfx7 = 14003
    CEFBS_isGFX8GFX9, // V_CVT_RPI_I32_F32_e32_vi = 14004
    CEFBS_isGFX10Plus, // V_CVT_RPI_I32_F32_e64_gfx10 = 14005
    CEFBS_isGFX6GFX7, // V_CVT_RPI_I32_F32_e64_gfx6_gfx7 = 14006
    CEFBS_isGFX8GFX9, // V_CVT_RPI_I32_F32_e64_vi = 14007
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_RPI_I32_F32_sdwa_gfx10 = 14008
    CEFBS_HasSDWA9, // V_CVT_RPI_I32_F32_sdwa_gfx9 = 14009
    CEFBS_HasSDWA, // V_CVT_RPI_I32_F32_sdwa_vi = 14010
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_U16_F16_dpp8_gfx10 = 14011
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_U16_F16_dpp_gfx10 = 14012
    CEFBS_HasDPP_Has16BitInsts, // V_CVT_U16_F16_dpp_vi = 14013
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_U16_F16_e32_gfx10 = 14014
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_U16_F16_e32_vi = 14015
    CEFBS_isGFX10Plus_Has16BitInsts, // V_CVT_U16_F16_e64_gfx10 = 14016
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_CVT_U16_F16_e64_vi = 14017
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_U16_F16_sdwa_gfx10 = 14018
    CEFBS_HasSDWA9, // V_CVT_U16_F16_sdwa_gfx9 = 14019
    CEFBS_HasSDWA_Has16BitInsts, // V_CVT_U16_F16_sdwa_vi = 14020
    CEFBS_isGFX10Plus_HasDPP8, // V_CVT_U32_F32_dpp8_gfx10 = 14021
    CEFBS_isGFX10Plus_HasDPP16, // V_CVT_U32_F32_dpp_gfx10 = 14022
    CEFBS_HasDPP, // V_CVT_U32_F32_dpp_vi = 14023
    CEFBS_isGFX10Plus, // V_CVT_U32_F32_e32_gfx10 = 14024
    CEFBS_isGFX6GFX7, // V_CVT_U32_F32_e32_gfx6_gfx7 = 14025
    CEFBS_isGFX8GFX9, // V_CVT_U32_F32_e32_vi = 14026
    CEFBS_isGFX10Plus, // V_CVT_U32_F32_e64_gfx10 = 14027
    CEFBS_isGFX6GFX7, // V_CVT_U32_F32_e64_gfx6_gfx7 = 14028
    CEFBS_isGFX8GFX9, // V_CVT_U32_F32_e64_vi = 14029
    CEFBS_isGFX10Plus_HasSDWA10, // V_CVT_U32_F32_sdwa_gfx10 = 14030
    CEFBS_HasSDWA9, // V_CVT_U32_F32_sdwa_gfx9 = 14031
    CEFBS_HasSDWA, // V_CVT_U32_F32_sdwa_vi = 14032
    CEFBS_isGFX10Plus, // V_CVT_U32_F64_e32_gfx10 = 14033
    CEFBS_isGFX6GFX7, // V_CVT_U32_F64_e32_gfx6_gfx7 = 14034
    CEFBS_isGFX8GFX9, // V_CVT_U32_F64_e32_vi = 14035
    CEFBS_isGFX10Plus, // V_CVT_U32_F64_e64_gfx10 = 14036
    CEFBS_isGFX6GFX7, // V_CVT_U32_F64_e64_gfx6_gfx7 = 14037
    CEFBS_isGFX8GFX9, // V_CVT_U32_F64_e64_vi = 14038
    CEFBS_isGFX10Plus, // V_DIV_FIXUP_F16_gfx10 = 14039
    CEFBS_isGFX9Only, // V_DIV_FIXUP_F16_gfx9_gfx9 = 14040
    CEFBS_isGFX8Only, // V_DIV_FIXUP_F16_vi = 14041
    CEFBS_isGFX10Plus, // V_DIV_FIXUP_F32_gfx10 = 14042
    CEFBS_isGFX6GFX7, // V_DIV_FIXUP_F32_gfx6_gfx7 = 14043
    CEFBS_isGFX8GFX9, // V_DIV_FIXUP_F32_vi = 14044
    CEFBS_isGFX10Plus, // V_DIV_FIXUP_F64_gfx10 = 14045
    CEFBS_isGFX6GFX7, // V_DIV_FIXUP_F64_gfx6_gfx7 = 14046
    CEFBS_isGFX8GFX9, // V_DIV_FIXUP_F64_vi = 14047
    CEFBS_isGFX9Only, // V_DIV_FIXUP_LEGACY_F16_gfx9 = 14048
    CEFBS_isGFX10Plus, // V_DIV_FMAS_F32_gfx10 = 14049
    CEFBS_isGFX6GFX7, // V_DIV_FMAS_F32_gfx6_gfx7 = 14050
    CEFBS_isGFX8GFX9, // V_DIV_FMAS_F32_vi = 14051
    CEFBS_isGFX10Plus, // V_DIV_FMAS_F64_gfx10 = 14052
    CEFBS_isGFX6GFX7, // V_DIV_FMAS_F64_gfx6_gfx7 = 14053
    CEFBS_isGFX8GFX9, // V_DIV_FMAS_F64_vi = 14054
    CEFBS_isGFX10Plus, // V_DIV_SCALE_F32_gfx10 = 14055
    CEFBS_isGFX6GFX7, // V_DIV_SCALE_F32_gfx6_gfx7 = 14056
    CEFBS_isGFX8GFX9, // V_DIV_SCALE_F32_vi = 14057
    CEFBS_isGFX10Plus, // V_DIV_SCALE_F64_gfx10 = 14058
    CEFBS_isGFX6GFX7, // V_DIV_SCALE_F64_gfx6_gfx7 = 14059
    CEFBS_isGFX8GFX9, // V_DIV_SCALE_F64_vi = 14060
    CEFBS_isGFX10Plus_HasDot5Insts, // V_DOT2C_F32_F16_dpp8_gfx10 = 14061
    CEFBS_isGFX10Plus_HasDot5Insts, // V_DOT2C_F32_F16_dpp_gfx10 = 14062
    CEFBS_HasDPP_HasDot5Insts, // V_DOT2C_F32_F16_dpp_vi = 14063
    CEFBS_isGFX10Plus_HasDot5Insts, // V_DOT2C_F32_F16_e32_gfx10 = 14064
    CEFBS_isGFX8GFX9_HasDot5Insts, // V_DOT2C_F32_F16_e32_vi = 14065
    CEFBS_HasDPP_HasDot4Insts, // V_DOT2C_I32_I16_dpp_vi = 14066
    CEFBS_isGFX8GFX9_HasDot4Insts, // V_DOT2C_I32_I16_e32_vi = 14067
    CEFBS_isGFX10Plus_HasDot2Insts, // V_DOT2_F32_F16_gfx10 = 14068
    CEFBS_HasVOP3PInsts_HasDot2Insts, // V_DOT2_F32_F16_vi = 14069
    CEFBS_isGFX10Plus_HasDot2Insts, // V_DOT2_I32_I16_gfx10 = 14070
    CEFBS_HasVOP3PInsts_HasDot2Insts, // V_DOT2_I32_I16_vi = 14071
    CEFBS_isGFX10Plus_HasDot2Insts, // V_DOT2_U32_U16_gfx10 = 14072
    CEFBS_HasVOP3PInsts_HasDot2Insts, // V_DOT2_U32_U16_vi = 14073
    CEFBS_isGFX10Plus_HasDot6Insts, // V_DOT4C_I32_I8_dpp8_gfx10 = 14074
    CEFBS_isGFX10Plus_HasDot6Insts, // V_DOT4C_I32_I8_dpp_gfx10 = 14075
    CEFBS_HasDPP_HasDot6Insts, // V_DOT4C_I32_I8_dpp_vi = 14076
    CEFBS_isGFX10Plus_HasDot6Insts, // V_DOT4C_I32_I8_e32_gfx10 = 14077
    CEFBS_isGFX8GFX9_HasDot6Insts, // V_DOT4C_I32_I8_e32_vi = 14078
    CEFBS_isGFX10Plus_HasDot1Insts, // V_DOT4_I32_I8_gfx10 = 14079
    CEFBS_HasVOP3PInsts_HasDot1Insts, // V_DOT4_I32_I8_vi = 14080
    CEFBS_isGFX10Plus_HasDot2Insts, // V_DOT4_U32_U8_gfx10 = 14081
    CEFBS_HasVOP3PInsts_HasDot2Insts, // V_DOT4_U32_U8_vi = 14082
    CEFBS_HasDPP_HasDot3Insts, // V_DOT8C_I32_I4_dpp_vi = 14083
    CEFBS_isGFX8GFX9_HasDot3Insts, // V_DOT8C_I32_I4_e32_vi = 14084
    CEFBS_isGFX10Plus_HasDot1Insts, // V_DOT8_I32_I4_gfx10 = 14085
    CEFBS_HasVOP3PInsts_HasDot1Insts, // V_DOT8_I32_I4_vi = 14086
    CEFBS_isGFX10Plus_HasDot2Insts, // V_DOT8_U32_U4_gfx10 = 14087
    CEFBS_HasVOP3PInsts_HasDot2Insts, // V_DOT8_U32_U4_vi = 14088
    CEFBS_isGFX10Plus_HasDPP8, // V_EXP_F16_dpp8_gfx10 = 14089
    CEFBS_isGFX10Plus_HasDPP16, // V_EXP_F16_dpp_gfx10 = 14090
    CEFBS_HasDPP_Has16BitInsts, // V_EXP_F16_dpp_vi = 14091
    CEFBS_isGFX10Plus_Has16BitInsts, // V_EXP_F16_e32_gfx10 = 14092
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_EXP_F16_e32_vi = 14093
    CEFBS_isGFX10Plus_Has16BitInsts, // V_EXP_F16_e64_gfx10 = 14094
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_EXP_F16_e64_vi = 14095
    CEFBS_isGFX10Plus_HasSDWA10, // V_EXP_F16_sdwa_gfx10 = 14096
    CEFBS_HasSDWA9, // V_EXP_F16_sdwa_gfx9 = 14097
    CEFBS_HasSDWA_Has16BitInsts, // V_EXP_F16_sdwa_vi = 14098
    CEFBS_isGFX10Plus_HasDPP8, // V_EXP_F32_dpp8_gfx10 = 14099
    CEFBS_isGFX10Plus_HasDPP16, // V_EXP_F32_dpp_gfx10 = 14100
    CEFBS_HasDPP, // V_EXP_F32_dpp_vi = 14101
    CEFBS_isGFX10Plus, // V_EXP_F32_e32_gfx10 = 14102
    CEFBS_isGFX6GFX7, // V_EXP_F32_e32_gfx6_gfx7 = 14103
    CEFBS_isGFX8GFX9, // V_EXP_F32_e32_vi = 14104
    CEFBS_isGFX10Plus, // V_EXP_F32_e64_gfx10 = 14105
    CEFBS_isGFX6GFX7, // V_EXP_F32_e64_gfx6_gfx7 = 14106
    CEFBS_isGFX8GFX9, // V_EXP_F32_e64_vi = 14107
    CEFBS_isGFX10Plus_HasSDWA10, // V_EXP_F32_sdwa_gfx10 = 14108
    CEFBS_HasSDWA9, // V_EXP_F32_sdwa_gfx9 = 14109
    CEFBS_HasSDWA, // V_EXP_F32_sdwa_vi = 14110
    CEFBS_HasDPP_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_dpp_vi = 14111
    CEFBS_isGFX7Only_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e32_gfx7 = 14112
    CEFBS_isGFX8GFX9_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e32_vi = 14113
    CEFBS_isGFX7Only_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e64_gfx7 = 14114
    CEFBS_isGFX8GFX9_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_e64_vi = 14115
    CEFBS_HasSDWA9, // V_EXP_LEGACY_F32_sdwa_gfx9 = 14116
    CEFBS_HasSDWA_isGFX7GFX8GFX9, // V_EXP_LEGACY_F32_sdwa_vi = 14117
    CEFBS_isGFX10Plus_HasDPP8, // V_FFBH_I32_dpp8_gfx10 = 14118
    CEFBS_isGFX10Plus_HasDPP16, // V_FFBH_I32_dpp_gfx10 = 14119
    CEFBS_HasDPP, // V_FFBH_I32_dpp_vi = 14120
    CEFBS_isGFX10Plus, // V_FFBH_I32_e32_gfx10 = 14121
    CEFBS_isGFX6GFX7, // V_FFBH_I32_e32_gfx6_gfx7 = 14122
    CEFBS_isGFX8GFX9, // V_FFBH_I32_e32_vi = 14123
    CEFBS_isGFX10Plus, // V_FFBH_I32_e64_gfx10 = 14124
    CEFBS_isGFX6GFX7, // V_FFBH_I32_e64_gfx6_gfx7 = 14125
    CEFBS_isGFX8GFX9, // V_FFBH_I32_e64_vi = 14126
    CEFBS_isGFX10Plus_HasSDWA10, // V_FFBH_I32_sdwa_gfx10 = 14127
    CEFBS_HasSDWA9, // V_FFBH_I32_sdwa_gfx9 = 14128
    CEFBS_HasSDWA, // V_FFBH_I32_sdwa_vi = 14129
    CEFBS_isGFX10Plus_HasDPP8, // V_FFBH_U32_dpp8_gfx10 = 14130
    CEFBS_isGFX10Plus_HasDPP16, // V_FFBH_U32_dpp_gfx10 = 14131
    CEFBS_HasDPP, // V_FFBH_U32_dpp_vi = 14132
    CEFBS_isGFX10Plus, // V_FFBH_U32_e32_gfx10 = 14133
    CEFBS_isGFX6GFX7, // V_FFBH_U32_e32_gfx6_gfx7 = 14134
    CEFBS_isGFX8GFX9, // V_FFBH_U32_e32_vi = 14135
    CEFBS_isGFX10Plus, // V_FFBH_U32_e64_gfx10 = 14136
    CEFBS_isGFX6GFX7, // V_FFBH_U32_e64_gfx6_gfx7 = 14137
    CEFBS_isGFX8GFX9, // V_FFBH_U32_e64_vi = 14138
    CEFBS_isGFX10Plus_HasSDWA10, // V_FFBH_U32_sdwa_gfx10 = 14139
    CEFBS_HasSDWA9, // V_FFBH_U32_sdwa_gfx9 = 14140
    CEFBS_HasSDWA, // V_FFBH_U32_sdwa_vi = 14141
    CEFBS_isGFX10Plus_HasDPP8, // V_FFBL_B32_dpp8_gfx10 = 14142
    CEFBS_isGFX10Plus_HasDPP16, // V_FFBL_B32_dpp_gfx10 = 14143
    CEFBS_HasDPP, // V_FFBL_B32_dpp_vi = 14144
    CEFBS_isGFX10Plus, // V_FFBL_B32_e32_gfx10 = 14145
    CEFBS_isGFX6GFX7, // V_FFBL_B32_e32_gfx6_gfx7 = 14146
    CEFBS_isGFX8GFX9, // V_FFBL_B32_e32_vi = 14147
    CEFBS_isGFX10Plus, // V_FFBL_B32_e64_gfx10 = 14148
    CEFBS_isGFX6GFX7, // V_FFBL_B32_e64_gfx6_gfx7 = 14149
    CEFBS_isGFX8GFX9, // V_FFBL_B32_e64_vi = 14150
    CEFBS_isGFX10Plus_HasSDWA10, // V_FFBL_B32_sdwa_gfx10 = 14151
    CEFBS_HasSDWA9, // V_FFBL_B32_sdwa_gfx9 = 14152
    CEFBS_HasSDWA, // V_FFBL_B32_sdwa_vi = 14153
    CEFBS_isGFX10Plus_HasDPP8, // V_FLOOR_F16_dpp8_gfx10 = 14154
    CEFBS_isGFX10Plus_HasDPP16, // V_FLOOR_F16_dpp_gfx10 = 14155
    CEFBS_HasDPP_Has16BitInsts, // V_FLOOR_F16_dpp_vi = 14156
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FLOOR_F16_e32_gfx10 = 14157
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FLOOR_F16_e32_vi = 14158
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FLOOR_F16_e64_gfx10 = 14159
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FLOOR_F16_e64_vi = 14160
    CEFBS_isGFX10Plus_HasSDWA10, // V_FLOOR_F16_sdwa_gfx10 = 14161
    CEFBS_HasSDWA9, // V_FLOOR_F16_sdwa_gfx9 = 14162
    CEFBS_HasSDWA_Has16BitInsts, // V_FLOOR_F16_sdwa_vi = 14163
    CEFBS_isGFX10Plus_HasDPP8, // V_FLOOR_F32_dpp8_gfx10 = 14164
    CEFBS_isGFX10Plus_HasDPP16, // V_FLOOR_F32_dpp_gfx10 = 14165
    CEFBS_HasDPP, // V_FLOOR_F32_dpp_vi = 14166
    CEFBS_isGFX10Plus, // V_FLOOR_F32_e32_gfx10 = 14167
    CEFBS_isGFX6GFX7, // V_FLOOR_F32_e32_gfx6_gfx7 = 14168
    CEFBS_isGFX8GFX9, // V_FLOOR_F32_e32_vi = 14169
    CEFBS_isGFX10Plus, // V_FLOOR_F32_e64_gfx10 = 14170
    CEFBS_isGFX6GFX7, // V_FLOOR_F32_e64_gfx6_gfx7 = 14171
    CEFBS_isGFX8GFX9, // V_FLOOR_F32_e64_vi = 14172
    CEFBS_isGFX10Plus_HasSDWA10, // V_FLOOR_F32_sdwa_gfx10 = 14173
    CEFBS_HasSDWA9, // V_FLOOR_F32_sdwa_gfx9 = 14174
    CEFBS_HasSDWA, // V_FLOOR_F32_sdwa_vi = 14175
    CEFBS_isGFX10Plus_isGFX7Plus, // V_FLOOR_F64_e32_gfx10 = 14176
    CEFBS_isGFX7Only_isGFX7Plus, // V_FLOOR_F64_e32_gfx7 = 14177
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_FLOOR_F64_e32_vi = 14178
    CEFBS_isGFX10Plus_isGFX7Plus, // V_FLOOR_F64_e64_gfx10 = 14179
    CEFBS_isGFX7Only_isGFX7Plus, // V_FLOOR_F64_e64_gfx7 = 14180
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_FLOOR_F64_e64_vi = 14181
    CEFBS_isGFX10Plus, // V_FMAAK_F16_gfx10 = 14182
    CEFBS_isGFX10Plus, // V_FMAAK_F32_gfx10 = 14183
    CEFBS_isGFX10Plus_HasDPP8, // V_FMAC_F16_dpp8_gfx10 = 14184
    CEFBS_isGFX10Plus_HasDPP16, // V_FMAC_F16_dpp_gfx10 = 14185
    CEFBS_isGFX10Plus, // V_FMAC_F16_e32_gfx10 = 14186
    CEFBS_isGFX10Plus, // V_FMAC_F16_e64_gfx10 = 14187
    CEFBS_isGFX10Plus_HasDPP8, // V_FMAC_F32_dpp8_gfx10 = 14188
    CEFBS_isGFX10Plus_HasDPP16, // V_FMAC_F32_dpp_gfx10 = 14189
    CEFBS_HasDPP_HasDLInsts, // V_FMAC_F32_dpp_vi = 14190
    CEFBS_isGFX10Plus_HasDLInsts, // V_FMAC_F32_e32_gfx10 = 14191
    CEFBS_isGFX8GFX9_HasDLInsts, // V_FMAC_F32_e32_vi = 14192
    CEFBS_isGFX10Plus_HasDLInsts, // V_FMAC_F32_e64_gfx10 = 14193
    CEFBS_isGFX8GFX9_HasDLInsts, // V_FMAC_F32_e64_vi = 14194
    CEFBS_HasSDWA_HasDLInsts, // V_FMAC_F32_sdwa_vi = 14195
    CEFBS_isGFX10Plus, // V_FMAMK_F16_gfx10 = 14196
    CEFBS_isGFX10Plus, // V_FMAMK_F32_gfx10 = 14197
    CEFBS_isGFX10Plus, // V_FMA_F16_gfx10 = 14198
    CEFBS_isGFX9Only, // V_FMA_F16_gfx9_gfx9 = 14199
    CEFBS_isGFX8Only, // V_FMA_F16_vi = 14200
    CEFBS_isGFX10Plus, // V_FMA_F32_gfx10 = 14201
    CEFBS_isGFX6GFX7, // V_FMA_F32_gfx6_gfx7 = 14202
    CEFBS_isGFX8GFX9, // V_FMA_F32_vi = 14203
    CEFBS_isGFX10Plus, // V_FMA_F64_gfx10 = 14204
    CEFBS_isGFX6GFX7, // V_FMA_F64_gfx6_gfx7 = 14205
    CEFBS_isGFX8GFX9, // V_FMA_F64_vi = 14206
    CEFBS_isGFX9Only, // V_FMA_LEGACY_F16_gfx9 = 14207
    CEFBS_isGFX10Plus_HasFmaMixInsts, // V_FMA_MIXHI_F16_gfx10 = 14208
    CEFBS_HasVOP3PInsts_HasFmaMixInsts, // V_FMA_MIXHI_F16_vi = 14209
    CEFBS_isGFX10Plus_HasFmaMixInsts, // V_FMA_MIXLO_F16_gfx10 = 14210
    CEFBS_HasVOP3PInsts_HasFmaMixInsts, // V_FMA_MIXLO_F16_vi = 14211
    CEFBS_isGFX10Plus_HasFmaMixInsts, // V_FMA_MIX_F32_gfx10 = 14212
    CEFBS_HasVOP3PInsts_HasFmaMixInsts, // V_FMA_MIX_F32_vi = 14213
    CEFBS_isGFX10Plus_HasDPP8, // V_FRACT_F16_dpp8_gfx10 = 14214
    CEFBS_isGFX10Plus_HasDPP16, // V_FRACT_F16_dpp_gfx10 = 14215
    CEFBS_HasDPP_Has16BitInsts, // V_FRACT_F16_dpp_vi = 14216
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FRACT_F16_e32_gfx10 = 14217
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FRACT_F16_e32_vi = 14218
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FRACT_F16_e64_gfx10 = 14219
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FRACT_F16_e64_vi = 14220
    CEFBS_isGFX10Plus_HasSDWA10, // V_FRACT_F16_sdwa_gfx10 = 14221
    CEFBS_HasSDWA9, // V_FRACT_F16_sdwa_gfx9 = 14222
    CEFBS_HasSDWA_Has16BitInsts, // V_FRACT_F16_sdwa_vi = 14223
    CEFBS_isGFX10Plus_HasDPP8, // V_FRACT_F32_dpp8_gfx10 = 14224
    CEFBS_isGFX10Plus_HasDPP16, // V_FRACT_F32_dpp_gfx10 = 14225
    CEFBS_HasDPP, // V_FRACT_F32_dpp_vi = 14226
    CEFBS_isGFX10Plus, // V_FRACT_F32_e32_gfx10 = 14227
    CEFBS_isGFX6GFX7, // V_FRACT_F32_e32_gfx6_gfx7 = 14228
    CEFBS_isGFX8GFX9, // V_FRACT_F32_e32_vi = 14229
    CEFBS_isGFX10Plus, // V_FRACT_F32_e64_gfx10 = 14230
    CEFBS_isGFX6GFX7, // V_FRACT_F32_e64_gfx6_gfx7 = 14231
    CEFBS_isGFX8GFX9, // V_FRACT_F32_e64_vi = 14232
    CEFBS_isGFX10Plus_HasSDWA10, // V_FRACT_F32_sdwa_gfx10 = 14233
    CEFBS_HasSDWA9, // V_FRACT_F32_sdwa_gfx9 = 14234
    CEFBS_HasSDWA, // V_FRACT_F32_sdwa_vi = 14235
    CEFBS_isGFX10Plus, // V_FRACT_F64_e32_gfx10 = 14236
    CEFBS_isGFX6GFX7, // V_FRACT_F64_e32_gfx6_gfx7 = 14237
    CEFBS_isGFX8GFX9, // V_FRACT_F64_e32_vi = 14238
    CEFBS_isGFX10Plus, // V_FRACT_F64_e64_gfx10 = 14239
    CEFBS_isGFX6GFX7, // V_FRACT_F64_e64_gfx6_gfx7 = 14240
    CEFBS_isGFX8GFX9, // V_FRACT_F64_e64_vi = 14241
    CEFBS_isGFX10Plus_HasDPP8, // V_FREXP_EXP_I16_F16_dpp8_gfx10 = 14242
    CEFBS_isGFX10Plus_HasDPP16, // V_FREXP_EXP_I16_F16_dpp_gfx10 = 14243
    CEFBS_HasDPP_Has16BitInsts, // V_FREXP_EXP_I16_F16_dpp_vi = 14244
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FREXP_EXP_I16_F16_e32_gfx10 = 14245
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FREXP_EXP_I16_F16_e32_vi = 14246
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FREXP_EXP_I16_F16_e64_gfx10 = 14247
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FREXP_EXP_I16_F16_e64_vi = 14248
    CEFBS_isGFX10Plus_HasSDWA10, // V_FREXP_EXP_I16_F16_sdwa_gfx10 = 14249
    CEFBS_HasSDWA9, // V_FREXP_EXP_I16_F16_sdwa_gfx9 = 14250
    CEFBS_HasSDWA_Has16BitInsts, // V_FREXP_EXP_I16_F16_sdwa_vi = 14251
    CEFBS_isGFX10Plus_HasDPP8, // V_FREXP_EXP_I32_F32_dpp8_gfx10 = 14252
    CEFBS_isGFX10Plus_HasDPP16, // V_FREXP_EXP_I32_F32_dpp_gfx10 = 14253
    CEFBS_HasDPP, // V_FREXP_EXP_I32_F32_dpp_vi = 14254
    CEFBS_isGFX10Plus, // V_FREXP_EXP_I32_F32_e32_gfx10 = 14255
    CEFBS_isGFX6GFX7, // V_FREXP_EXP_I32_F32_e32_gfx6_gfx7 = 14256
    CEFBS_isGFX8GFX9, // V_FREXP_EXP_I32_F32_e32_vi = 14257
    CEFBS_isGFX10Plus, // V_FREXP_EXP_I32_F32_e64_gfx10 = 14258
    CEFBS_isGFX6GFX7, // V_FREXP_EXP_I32_F32_e64_gfx6_gfx7 = 14259
    CEFBS_isGFX8GFX9, // V_FREXP_EXP_I32_F32_e64_vi = 14260
    CEFBS_isGFX10Plus_HasSDWA10, // V_FREXP_EXP_I32_F32_sdwa_gfx10 = 14261
    CEFBS_HasSDWA9, // V_FREXP_EXP_I32_F32_sdwa_gfx9 = 14262
    CEFBS_HasSDWA, // V_FREXP_EXP_I32_F32_sdwa_vi = 14263
    CEFBS_isGFX10Plus, // V_FREXP_EXP_I32_F64_e32_gfx10 = 14264
    CEFBS_isGFX6GFX7, // V_FREXP_EXP_I32_F64_e32_gfx6_gfx7 = 14265
    CEFBS_isGFX8GFX9, // V_FREXP_EXP_I32_F64_e32_vi = 14266
    CEFBS_isGFX10Plus, // V_FREXP_EXP_I32_F64_e64_gfx10 = 14267
    CEFBS_isGFX6GFX7, // V_FREXP_EXP_I32_F64_e64_gfx6_gfx7 = 14268
    CEFBS_isGFX8GFX9, // V_FREXP_EXP_I32_F64_e64_vi = 14269
    CEFBS_isGFX10Plus_HasDPP8, // V_FREXP_MANT_F16_dpp8_gfx10 = 14270
    CEFBS_isGFX10Plus_HasDPP16, // V_FREXP_MANT_F16_dpp_gfx10 = 14271
    CEFBS_HasDPP_Has16BitInsts, // V_FREXP_MANT_F16_dpp_vi = 14272
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FREXP_MANT_F16_e32_gfx10 = 14273
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FREXP_MANT_F16_e32_vi = 14274
    CEFBS_isGFX10Plus_Has16BitInsts, // V_FREXP_MANT_F16_e64_gfx10 = 14275
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_FREXP_MANT_F16_e64_vi = 14276
    CEFBS_isGFX10Plus_HasSDWA10, // V_FREXP_MANT_F16_sdwa_gfx10 = 14277
    CEFBS_HasSDWA9, // V_FREXP_MANT_F16_sdwa_gfx9 = 14278
    CEFBS_HasSDWA_Has16BitInsts, // V_FREXP_MANT_F16_sdwa_vi = 14279
    CEFBS_isGFX10Plus_HasDPP8, // V_FREXP_MANT_F32_dpp8_gfx10 = 14280
    CEFBS_isGFX10Plus_HasDPP16, // V_FREXP_MANT_F32_dpp_gfx10 = 14281
    CEFBS_HasDPP, // V_FREXP_MANT_F32_dpp_vi = 14282
    CEFBS_isGFX10Plus, // V_FREXP_MANT_F32_e32_gfx10 = 14283
    CEFBS_isGFX6GFX7, // V_FREXP_MANT_F32_e32_gfx6_gfx7 = 14284
    CEFBS_isGFX8GFX9, // V_FREXP_MANT_F32_e32_vi = 14285
    CEFBS_isGFX10Plus, // V_FREXP_MANT_F32_e64_gfx10 = 14286
    CEFBS_isGFX6GFX7, // V_FREXP_MANT_F32_e64_gfx6_gfx7 = 14287
    CEFBS_isGFX8GFX9, // V_FREXP_MANT_F32_e64_vi = 14288
    CEFBS_isGFX10Plus_HasSDWA10, // V_FREXP_MANT_F32_sdwa_gfx10 = 14289
    CEFBS_HasSDWA9, // V_FREXP_MANT_F32_sdwa_gfx9 = 14290
    CEFBS_HasSDWA, // V_FREXP_MANT_F32_sdwa_vi = 14291
    CEFBS_isGFX10Plus, // V_FREXP_MANT_F64_e32_gfx10 = 14292
    CEFBS_isGFX6GFX7, // V_FREXP_MANT_F64_e32_gfx6_gfx7 = 14293
    CEFBS_isGFX8GFX9, // V_FREXP_MANT_F64_e32_vi = 14294
    CEFBS_isGFX10Plus, // V_FREXP_MANT_F64_e64_gfx10 = 14295
    CEFBS_isGFX6GFX7, // V_FREXP_MANT_F64_e64_gfx6_gfx7 = 14296
    CEFBS_isGFX8GFX9, // V_FREXP_MANT_F64_e64_vi = 14297
    CEFBS_isGFX10Plus_isGFX8Plus, // V_INTERP_MOV_F32_e64_gfx10 = 14298
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_INTERP_MOV_F32_e64_vi = 14299
    CEFBS_isGFX10Plus, // V_INTERP_MOV_F32_gfx10 = 14300
    CEFBS_isGFX6GFX7, // V_INTERP_MOV_F32_si = 14301
    CEFBS_isGFX8GFX9, // V_INTERP_MOV_F32_vi = 14302
    CEFBS_isGFX10Plus_Has16BitInsts, // V_INTERP_P1LL_F16_gfx10 = 14303
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_INTERP_P1LL_F16_vi = 14304
    CEFBS_isGFX10Plus_Has16BitInsts, // V_INTERP_P1LV_F16_gfx10 = 14305
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_INTERP_P1LV_F16_vi = 14306
    CEFBS_isGFX10Plus, // V_INTERP_P1_F32_16bank_gfx10 = 14307
    CEFBS_isGFX6GFX7, // V_INTERP_P1_F32_16bank_si = 14308
    CEFBS_isGFX8GFX9, // V_INTERP_P1_F32_16bank_vi = 14309
    CEFBS_isGFX10Plus_isGFX8Plus, // V_INTERP_P1_F32_e64_gfx10 = 14310
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_INTERP_P1_F32_e64_vi = 14311
    CEFBS_isGFX10Plus, // V_INTERP_P1_F32_gfx10 = 14312
    CEFBS_isGFX6GFX7, // V_INTERP_P1_F32_si = 14313
    CEFBS_isGFX8GFX9, // V_INTERP_P1_F32_vi = 14314
    CEFBS_isGFX10Plus_Has16BitInsts, // V_INTERP_P2_F16_gfx10 = 14315
    CEFBS_isGFX9Only_isGFX9Plus, // V_INTERP_P2_F16_gfx9_gfx9 = 14316
    CEFBS_isGFX8Only_Has16BitInsts, // V_INTERP_P2_F16_vi = 14317
    CEFBS_isGFX10Plus_isGFX8Plus, // V_INTERP_P2_F32_e64_gfx10 = 14318
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_INTERP_P2_F32_e64_vi = 14319
    CEFBS_isGFX10Plus, // V_INTERP_P2_F32_gfx10 = 14320
    CEFBS_isGFX6GFX7, // V_INTERP_P2_F32_si = 14321
    CEFBS_isGFX8GFX9, // V_INTERP_P2_F32_vi = 14322
    CEFBS_isGFX9Only_Has16BitInsts, // V_INTERP_P2_LEGACY_F16_gfx9 = 14323
    CEFBS_isGFX10Plus_HasDPP8, // V_LDEXP_F16_dpp8_gfx10 = 14324
    CEFBS_isGFX10Plus_HasDPP16, // V_LDEXP_F16_dpp_gfx10 = 14325
    CEFBS_HasDPP_Has16BitInsts, // V_LDEXP_F16_dpp_vi = 14326
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LDEXP_F16_e32_gfx10 = 14327
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LDEXP_F16_e32_vi = 14328
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LDEXP_F16_e64_gfx10 = 14329
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LDEXP_F16_e64_vi = 14330
    CEFBS_isGFX10Plus_HasSDWA10, // V_LDEXP_F16_sdwa_gfx10 = 14331
    CEFBS_HasSDWA9, // V_LDEXP_F16_sdwa_gfx9 = 14332
    CEFBS_HasSDWA_Has16BitInsts, // V_LDEXP_F16_sdwa_vi = 14333
    CEFBS_isGFX6GFX7, // V_LDEXP_F32_e32_gfx6_gfx7 = 14334
    CEFBS_isGFX10Plus, // V_LDEXP_F32_e64_gfx10 = 14335
    CEFBS_isGFX6GFX7, // V_LDEXP_F32_e64_gfx6_gfx7 = 14336
    CEFBS_isGFX8GFX9, // V_LDEXP_F32_e64_vi = 14337
    CEFBS_isGFX10Plus, // V_LDEXP_F64_gfx10 = 14338
    CEFBS_isGFX6GFX7, // V_LDEXP_F64_gfx6_gfx7 = 14339
    CEFBS_isGFX8GFX9, // V_LDEXP_F64_vi = 14340
    CEFBS_isGFX10Plus, // V_LERP_U8_gfx10 = 14341
    CEFBS_isGFX6GFX7, // V_LERP_U8_gfx6_gfx7 = 14342
    CEFBS_isGFX8GFX9, // V_LERP_U8_vi = 14343
    CEFBS_isGFX6GFX7, // V_LOG_CLAMP_F32_e32_gfx6_gfx7 = 14344
    CEFBS_isGFX6GFX7, // V_LOG_CLAMP_F32_e64_gfx6_gfx7 = 14345
    CEFBS_isGFX10Plus_HasDPP8, // V_LOG_F16_dpp8_gfx10 = 14346
    CEFBS_isGFX10Plus_HasDPP16, // V_LOG_F16_dpp_gfx10 = 14347
    CEFBS_HasDPP_Has16BitInsts, // V_LOG_F16_dpp_vi = 14348
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LOG_F16_e32_gfx10 = 14349
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LOG_F16_e32_vi = 14350
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LOG_F16_e64_gfx10 = 14351
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LOG_F16_e64_vi = 14352
    CEFBS_isGFX10Plus_HasSDWA10, // V_LOG_F16_sdwa_gfx10 = 14353
    CEFBS_HasSDWA9, // V_LOG_F16_sdwa_gfx9 = 14354
    CEFBS_HasSDWA_Has16BitInsts, // V_LOG_F16_sdwa_vi = 14355
    CEFBS_isGFX10Plus_HasDPP8, // V_LOG_F32_dpp8_gfx10 = 14356
    CEFBS_isGFX10Plus_HasDPP16, // V_LOG_F32_dpp_gfx10 = 14357
    CEFBS_HasDPP, // V_LOG_F32_dpp_vi = 14358
    CEFBS_isGFX10Plus, // V_LOG_F32_e32_gfx10 = 14359
    CEFBS_isGFX6GFX7, // V_LOG_F32_e32_gfx6_gfx7 = 14360
    CEFBS_isGFX8GFX9, // V_LOG_F32_e32_vi = 14361
    CEFBS_isGFX10Plus, // V_LOG_F32_e64_gfx10 = 14362
    CEFBS_isGFX6GFX7, // V_LOG_F32_e64_gfx6_gfx7 = 14363
    CEFBS_isGFX8GFX9, // V_LOG_F32_e64_vi = 14364
    CEFBS_isGFX10Plus_HasSDWA10, // V_LOG_F32_sdwa_gfx10 = 14365
    CEFBS_HasSDWA9, // V_LOG_F32_sdwa_gfx9 = 14366
    CEFBS_HasSDWA, // V_LOG_F32_sdwa_vi = 14367
    CEFBS_HasDPP_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_dpp_vi = 14368
    CEFBS_isGFX7Only_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e32_gfx7 = 14369
    CEFBS_isGFX8GFX9_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e32_vi = 14370
    CEFBS_isGFX7Only_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e64_gfx7 = 14371
    CEFBS_isGFX8GFX9_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_e64_vi = 14372
    CEFBS_HasSDWA9, // V_LOG_LEGACY_F32_sdwa_gfx9 = 14373
    CEFBS_HasSDWA_isGFX7GFX8GFX9, // V_LOG_LEGACY_F32_sdwa_vi = 14374
    CEFBS_HasDPP_Has16BitInsts, // V_LSHLREV_B16_dpp_vi = 14375
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LSHLREV_B16_e32_vi = 14376
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LSHLREV_B16_e64_vi = 14377
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LSHLREV_B16_gfx10 = 14378
    CEFBS_HasSDWA9, // V_LSHLREV_B16_sdwa_gfx9 = 14379
    CEFBS_HasSDWA_Has16BitInsts, // V_LSHLREV_B16_sdwa_vi = 14380
    CEFBS_isGFX10Plus_HasDPP8, // V_LSHLREV_B32_dpp8_gfx10 = 14381
    CEFBS_isGFX10Plus_HasDPP16, // V_LSHLREV_B32_dpp_gfx10 = 14382
    CEFBS_HasDPP, // V_LSHLREV_B32_dpp_vi = 14383
    CEFBS_isGFX10Plus, // V_LSHLREV_B32_e32_gfx10 = 14384
    CEFBS_isGFX6GFX7, // V_LSHLREV_B32_e32_gfx6_gfx7 = 14385
    CEFBS_isGFX8GFX9, // V_LSHLREV_B32_e32_vi = 14386
    CEFBS_isGFX10Plus, // V_LSHLREV_B32_e64_gfx10 = 14387
    CEFBS_isGFX6GFX7, // V_LSHLREV_B32_e64_gfx6_gfx7 = 14388
    CEFBS_isGFX8GFX9, // V_LSHLREV_B32_e64_vi = 14389
    CEFBS_isGFX10Plus_HasSDWA10, // V_LSHLREV_B32_sdwa_gfx10 = 14390
    CEFBS_HasSDWA9, // V_LSHLREV_B32_sdwa_gfx9 = 14391
    CEFBS_HasSDWA, // V_LSHLREV_B32_sdwa_vi = 14392
    CEFBS_isGFX10Plus_isGFX8Plus, // V_LSHLREV_B64_gfx10 = 14393
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_LSHLREV_B64_vi = 14394
    CEFBS_isGFX10Plus_isGFX9Plus, // V_LSHL_ADD_U32_gfx10 = 14395
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_LSHL_ADD_U32_vi = 14396
    CEFBS_isGFX6GFX7, // V_LSHL_B32_e32_gfx6_gfx7 = 14397
    CEFBS_isGFX6GFX7, // V_LSHL_B32_e64_gfx6_gfx7 = 14398
    CEFBS_isGFX6GFX7, // V_LSHL_B64_gfx6_gfx7 = 14399
    CEFBS_isGFX10Plus_isGFX9Plus, // V_LSHL_OR_B32_gfx10 = 14400
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_LSHL_OR_B32_vi = 14401
    CEFBS_HasDPP_Has16BitInsts, // V_LSHRREV_B16_dpp_vi = 14402
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LSHRREV_B16_e32_vi = 14403
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_LSHRREV_B16_e64_vi = 14404
    CEFBS_isGFX10Plus_Has16BitInsts, // V_LSHRREV_B16_gfx10 = 14405
    CEFBS_HasSDWA9, // V_LSHRREV_B16_sdwa_gfx9 = 14406
    CEFBS_HasSDWA_Has16BitInsts, // V_LSHRREV_B16_sdwa_vi = 14407
    CEFBS_isGFX10Plus_HasDPP8, // V_LSHRREV_B32_dpp8_gfx10 = 14408
    CEFBS_isGFX10Plus_HasDPP16, // V_LSHRREV_B32_dpp_gfx10 = 14409
    CEFBS_HasDPP, // V_LSHRREV_B32_dpp_vi = 14410
    CEFBS_isGFX10Plus, // V_LSHRREV_B32_e32_gfx10 = 14411
    CEFBS_isGFX6GFX7, // V_LSHRREV_B32_e32_gfx6_gfx7 = 14412
    CEFBS_isGFX8GFX9, // V_LSHRREV_B32_e32_vi = 14413
    CEFBS_isGFX10Plus, // V_LSHRREV_B32_e64_gfx10 = 14414
    CEFBS_isGFX6GFX7, // V_LSHRREV_B32_e64_gfx6_gfx7 = 14415
    CEFBS_isGFX8GFX9, // V_LSHRREV_B32_e64_vi = 14416
    CEFBS_isGFX10Plus_HasSDWA10, // V_LSHRREV_B32_sdwa_gfx10 = 14417
    CEFBS_HasSDWA9, // V_LSHRREV_B32_sdwa_gfx9 = 14418
    CEFBS_HasSDWA, // V_LSHRREV_B32_sdwa_vi = 14419
    CEFBS_isGFX10Plus_isGFX8Plus, // V_LSHRREV_B64_gfx10 = 14420
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_LSHRREV_B64_vi = 14421
    CEFBS_isGFX6GFX7, // V_LSHR_B32_e32_gfx6_gfx7 = 14422
    CEFBS_isGFX6GFX7, // V_LSHR_B32_e64_gfx6_gfx7 = 14423
    CEFBS_isGFX6GFX7, // V_LSHR_B64_gfx6_gfx7 = 14424
    CEFBS_HasDPP_Has16BitInsts, // V_MAC_F16_dpp_vi = 14425
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAC_F16_e32_vi = 14426
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAC_F16_e64_vi = 14427
    CEFBS_HasSDWA_Has16BitInsts, // V_MAC_F16_sdwa_vi = 14428
    CEFBS_isGFX10Plus_HasDPP8, // V_MAC_F32_dpp8_gfx10 = 14429
    CEFBS_isGFX10Plus_HasDPP16, // V_MAC_F32_dpp_gfx10 = 14430
    CEFBS_HasDPP, // V_MAC_F32_dpp_vi = 14431
    CEFBS_isGFX10Plus, // V_MAC_F32_e32_gfx10 = 14432
    CEFBS_isGFX6GFX7, // V_MAC_F32_e32_gfx6_gfx7 = 14433
    CEFBS_isGFX8GFX9, // V_MAC_F32_e32_vi = 14434
    CEFBS_isGFX10Plus, // V_MAC_F32_e64_gfx10 = 14435
    CEFBS_isGFX6GFX7, // V_MAC_F32_e64_gfx6_gfx7 = 14436
    CEFBS_isGFX8GFX9, // V_MAC_F32_e64_vi = 14437
    CEFBS_HasSDWA, // V_MAC_F32_sdwa_vi = 14438
    CEFBS_isGFX10Plus_HasDPP8, // V_MAC_LEGACY_F32_dpp8_gfx10 = 14439
    CEFBS_isGFX10Plus_HasDPP16, // V_MAC_LEGACY_F32_dpp_gfx10 = 14440
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e32_gfx10 = 14441
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e32_gfx6_gfx7 = 14442
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e64_gfx10 = 14443
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // V_MAC_LEGACY_F32_e64_gfx6_gfx7 = 14444
    CEFBS_isGFX10Plus_HasSDWA10, // V_MAC_LEGACY_F32_sdwa_gfx10 = 14445
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MADAK_F16_vi = 14446
    CEFBS_isGFX10Plus, // V_MADAK_F32_gfx10 = 14447
    CEFBS_isGFX6GFX7, // V_MADAK_F32_gfx6_gfx7 = 14448
    CEFBS_isGFX8GFX9, // V_MADAK_F32_vi = 14449
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MADMK_F16_vi = 14450
    CEFBS_isGFX10Plus, // V_MADMK_F32_gfx10 = 14451
    CEFBS_isGFX6GFX7, // V_MADMK_F32_gfx6_gfx7 = 14452
    CEFBS_isGFX8GFX9, // V_MADMK_F32_vi = 14453
    CEFBS_isGFX9Only, // V_MAD_F16_gfx9_gfx9 = 14454
    CEFBS_isGFX8Only_Has16BitInsts, // V_MAD_F16_vi = 14455
    CEFBS_isGFX10Plus, // V_MAD_F32_gfx10 = 14456
    CEFBS_isGFX6GFX7, // V_MAD_F32_gfx6_gfx7 = 14457
    CEFBS_isGFX8GFX9, // V_MAD_F32_vi = 14458
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAD_I16_gfx10 = 14459
    CEFBS_isGFX9Only_isGFX9Plus, // V_MAD_I16_gfx9_gfx9 = 14460
    CEFBS_isGFX8Only_Has16BitInsts, // V_MAD_I16_vi = 14461
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAD_I32_I16_gfx10 = 14462
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MAD_I32_I16_vi = 14463
    CEFBS_isGFX10Plus, // V_MAD_I32_I24_gfx10 = 14464
    CEFBS_isGFX6GFX7, // V_MAD_I32_I24_gfx6_gfx7 = 14465
    CEFBS_isGFX8GFX9, // V_MAD_I32_I24_vi = 14466
    CEFBS_isGFX10Plus_isGFX7Plus, // V_MAD_I64_I32_gfx10 = 14467
    CEFBS_isGFX7Only_isGFX7Plus, // V_MAD_I64_I32_gfx7 = 14468
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_MAD_I64_I32_vi = 14469
    CEFBS_isGFX9Only_Has16BitInsts, // V_MAD_LEGACY_F16_gfx9 = 14470
    CEFBS_isGFX10Plus, // V_MAD_LEGACY_F32_gfx10 = 14471
    CEFBS_isGFX6GFX7, // V_MAD_LEGACY_F32_gfx6_gfx7 = 14472
    CEFBS_isGFX8GFX9, // V_MAD_LEGACY_F32_vi = 14473
    CEFBS_isGFX9Only_Has16BitInsts, // V_MAD_LEGACY_I16_gfx9 = 14474
    CEFBS_isGFX9Only_Has16BitInsts, // V_MAD_LEGACY_U16_gfx9 = 14475
    CEFBS_HasVOP3PInsts_HasMadMixInsts, // V_MAD_MIXHI_F16_vi = 14476
    CEFBS_HasVOP3PInsts_HasMadMixInsts, // V_MAD_MIXLO_F16_vi = 14477
    CEFBS_HasVOP3PInsts_HasMadMixInsts, // V_MAD_MIX_F32_vi = 14478
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAD_U16_gfx10 = 14479
    CEFBS_isGFX9Only_isGFX9Plus, // V_MAD_U16_gfx9_gfx9 = 14480
    CEFBS_isGFX8Only_Has16BitInsts, // V_MAD_U16_vi = 14481
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAD_U32_U16_gfx10 = 14482
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MAD_U32_U16_vi = 14483
    CEFBS_isGFX10Plus, // V_MAD_U32_U24_gfx10 = 14484
    CEFBS_isGFX6GFX7, // V_MAD_U32_U24_gfx6_gfx7 = 14485
    CEFBS_isGFX8GFX9, // V_MAD_U32_U24_vi = 14486
    CEFBS_isGFX10Plus_isGFX7Plus, // V_MAD_U64_U32_gfx10 = 14487
    CEFBS_isGFX7Only_isGFX7Plus, // V_MAD_U64_U32_gfx7 = 14488
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_MAD_U64_U32_vi = 14489
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAX3_F16_gfx10 = 14490
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MAX3_F16_vi = 14491
    CEFBS_isGFX10Plus, // V_MAX3_F32_gfx10 = 14492
    CEFBS_isGFX6GFX7, // V_MAX3_F32_gfx6_gfx7 = 14493
    CEFBS_isGFX8GFX9, // V_MAX3_F32_vi = 14494
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAX3_I16_gfx10 = 14495
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MAX3_I16_vi = 14496
    CEFBS_isGFX10Plus, // V_MAX3_I32_gfx10 = 14497
    CEFBS_isGFX6GFX7, // V_MAX3_I32_gfx6_gfx7 = 14498
    CEFBS_isGFX8GFX9, // V_MAX3_I32_vi = 14499
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MAX3_U16_gfx10 = 14500
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MAX3_U16_vi = 14501
    CEFBS_isGFX10Plus, // V_MAX3_U32_gfx10 = 14502
    CEFBS_isGFX6GFX7, // V_MAX3_U32_gfx6_gfx7 = 14503
    CEFBS_isGFX8GFX9, // V_MAX3_U32_vi = 14504
    CEFBS_isGFX10Plus_HasDPP8, // V_MAX_F16_dpp8_gfx10 = 14505
    CEFBS_isGFX10Plus_HasDPP16, // V_MAX_F16_dpp_gfx10 = 14506
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_F16_dpp_vi = 14507
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MAX_F16_e32_gfx10 = 14508
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_F16_e32_vi = 14509
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MAX_F16_e64_gfx10 = 14510
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_F16_e64_vi = 14511
    CEFBS_isGFX10Plus_HasSDWA10, // V_MAX_F16_sdwa_gfx10 = 14512
    CEFBS_HasSDWA9, // V_MAX_F16_sdwa_gfx9 = 14513
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_F16_sdwa_vi = 14514
    CEFBS_isGFX10Plus_HasDPP8, // V_MAX_F32_dpp8_gfx10 = 14515
    CEFBS_isGFX10Plus_HasDPP16, // V_MAX_F32_dpp_gfx10 = 14516
    CEFBS_HasDPP, // V_MAX_F32_dpp_vi = 14517
    CEFBS_isGFX10Plus, // V_MAX_F32_e32_gfx10 = 14518
    CEFBS_isGFX6GFX7, // V_MAX_F32_e32_gfx6_gfx7 = 14519
    CEFBS_isGFX8GFX9, // V_MAX_F32_e32_vi = 14520
    CEFBS_isGFX10Plus, // V_MAX_F32_e64_gfx10 = 14521
    CEFBS_isGFX6GFX7, // V_MAX_F32_e64_gfx6_gfx7 = 14522
    CEFBS_isGFX8GFX9, // V_MAX_F32_e64_vi = 14523
    CEFBS_isGFX10Plus_HasSDWA10, // V_MAX_F32_sdwa_gfx10 = 14524
    CEFBS_HasSDWA9, // V_MAX_F32_sdwa_gfx9 = 14525
    CEFBS_HasSDWA, // V_MAX_F32_sdwa_vi = 14526
    CEFBS_isGFX10Plus, // V_MAX_F64_gfx10 = 14527
    CEFBS_isGFX6GFX7, // V_MAX_F64_gfx6_gfx7 = 14528
    CEFBS_isGFX8GFX9, // V_MAX_F64_vi = 14529
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_I16_dpp_vi = 14530
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_I16_e32_vi = 14531
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_I16_e64_vi = 14532
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MAX_I16_gfx10 = 14533
    CEFBS_HasSDWA9, // V_MAX_I16_sdwa_gfx9 = 14534
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_I16_sdwa_vi = 14535
    CEFBS_isGFX10Plus_HasDPP8, // V_MAX_I32_dpp8_gfx10 = 14536
    CEFBS_isGFX10Plus_HasDPP16, // V_MAX_I32_dpp_gfx10 = 14537
    CEFBS_HasDPP, // V_MAX_I32_dpp_vi = 14538
    CEFBS_isGFX10Plus, // V_MAX_I32_e32_gfx10 = 14539
    CEFBS_isGFX6GFX7, // V_MAX_I32_e32_gfx6_gfx7 = 14540
    CEFBS_isGFX8GFX9, // V_MAX_I32_e32_vi = 14541
    CEFBS_isGFX10Plus, // V_MAX_I32_e64_gfx10 = 14542
    CEFBS_isGFX6GFX7, // V_MAX_I32_e64_gfx6_gfx7 = 14543
    CEFBS_isGFX8GFX9, // V_MAX_I32_e64_vi = 14544
    CEFBS_isGFX10Plus_HasSDWA10, // V_MAX_I32_sdwa_gfx10 = 14545
    CEFBS_HasSDWA9, // V_MAX_I32_sdwa_gfx9 = 14546
    CEFBS_HasSDWA, // V_MAX_I32_sdwa_vi = 14547
    CEFBS_isGFX6GFX7, // V_MAX_LEGACY_F32_e32_gfx6_gfx7 = 14548
    CEFBS_isGFX6GFX7, // V_MAX_LEGACY_F32_e64_gfx6_gfx7 = 14549
    CEFBS_HasDPP_Has16BitInsts, // V_MAX_U16_dpp_vi = 14550
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_U16_e32_vi = 14551
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MAX_U16_e64_vi = 14552
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MAX_U16_gfx10 = 14553
    CEFBS_HasSDWA9, // V_MAX_U16_sdwa_gfx9 = 14554
    CEFBS_HasSDWA_Has16BitInsts, // V_MAX_U16_sdwa_vi = 14555
    CEFBS_isGFX10Plus_HasDPP8, // V_MAX_U32_dpp8_gfx10 = 14556
    CEFBS_isGFX10Plus_HasDPP16, // V_MAX_U32_dpp_gfx10 = 14557
    CEFBS_HasDPP, // V_MAX_U32_dpp_vi = 14558
    CEFBS_isGFX10Plus, // V_MAX_U32_e32_gfx10 = 14559
    CEFBS_isGFX6GFX7, // V_MAX_U32_e32_gfx6_gfx7 = 14560
    CEFBS_isGFX8GFX9, // V_MAX_U32_e32_vi = 14561
    CEFBS_isGFX10Plus, // V_MAX_U32_e64_gfx10 = 14562
    CEFBS_isGFX6GFX7, // V_MAX_U32_e64_gfx6_gfx7 = 14563
    CEFBS_isGFX8GFX9, // V_MAX_U32_e64_vi = 14564
    CEFBS_isGFX10Plus_HasSDWA10, // V_MAX_U32_sdwa_gfx10 = 14565
    CEFBS_HasSDWA9, // V_MAX_U32_sdwa_gfx9 = 14566
    CEFBS_HasSDWA, // V_MAX_U32_sdwa_vi = 14567
    CEFBS_isGFX6GFX7, // V_MBCNT_HI_U32_B32_e32_gfx6_gfx7 = 14568
    CEFBS_isGFX10Plus, // V_MBCNT_HI_U32_B32_e64_gfx10 = 14569
    CEFBS_isGFX6GFX7, // V_MBCNT_HI_U32_B32_e64_gfx6_gfx7 = 14570
    CEFBS_isGFX8GFX9, // V_MBCNT_HI_U32_B32_e64_vi = 14571
    CEFBS_isGFX6GFX7, // V_MBCNT_LO_U32_B32_e32_gfx6_gfx7 = 14572
    CEFBS_isGFX10Plus, // V_MBCNT_LO_U32_B32_e64_gfx10 = 14573
    CEFBS_isGFX6GFX7, // V_MBCNT_LO_U32_B32_e64_gfx6_gfx7 = 14574
    CEFBS_isGFX8GFX9, // V_MBCNT_LO_U32_B32_e64_vi = 14575
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MED3_F16_gfx10 = 14576
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MED3_F16_vi = 14577
    CEFBS_isGFX10Plus, // V_MED3_F32_gfx10 = 14578
    CEFBS_isGFX6GFX7, // V_MED3_F32_gfx6_gfx7 = 14579
    CEFBS_isGFX8GFX9, // V_MED3_F32_vi = 14580
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MED3_I16_gfx10 = 14581
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MED3_I16_vi = 14582
    CEFBS_isGFX10Plus, // V_MED3_I32_gfx10 = 14583
    CEFBS_isGFX6GFX7, // V_MED3_I32_gfx6_gfx7 = 14584
    CEFBS_isGFX8GFX9, // V_MED3_I32_vi = 14585
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MED3_U16_gfx10 = 14586
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MED3_U16_vi = 14587
    CEFBS_isGFX10Plus, // V_MED3_U32_gfx10 = 14588
    CEFBS_isGFX6GFX7, // V_MED3_U32_gfx6_gfx7 = 14589
    CEFBS_isGFX8GFX9, // V_MED3_U32_vi = 14590
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X16F16_vi = 14591
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X1F32_vi = 14592
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X2BF16_vi = 14593
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X4F16_vi = 14594
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X4F32_vi = 14595
    CEFBS_HasMAIInsts, // V_MFMA_F32_16X16X8BF16_vi = 14596
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X1F32_vi = 14597
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X2BF16_vi = 14598
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X2F32_vi = 14599
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X4BF16_vi = 14600
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X4F16_vi = 14601
    CEFBS_HasMAIInsts, // V_MFMA_F32_32X32X8F16_vi = 14602
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X1F32_vi = 14603
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X2BF16_vi = 14604
    CEFBS_HasMAIInsts, // V_MFMA_F32_4X4X4F16_vi = 14605
    CEFBS_HasMAIInsts, // V_MFMA_I32_16X16X16I8_vi = 14606
    CEFBS_HasMAIInsts, // V_MFMA_I32_16X16X4I8_vi = 14607
    CEFBS_HasMAIInsts, // V_MFMA_I32_32X32X4I8_vi = 14608
    CEFBS_HasMAIInsts, // V_MFMA_I32_32X32X8I8_vi = 14609
    CEFBS_HasMAIInsts, // V_MFMA_I32_4X4X4I8_vi = 14610
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MIN3_F16_gfx10 = 14611
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MIN3_F16_vi = 14612
    CEFBS_isGFX10Plus, // V_MIN3_F32_gfx10 = 14613
    CEFBS_isGFX6GFX7, // V_MIN3_F32_gfx6_gfx7 = 14614
    CEFBS_isGFX8GFX9, // V_MIN3_F32_vi = 14615
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MIN3_I16_gfx10 = 14616
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MIN3_I16_vi = 14617
    CEFBS_isGFX10Plus, // V_MIN3_I32_gfx10 = 14618
    CEFBS_isGFX6GFX7, // V_MIN3_I32_gfx6_gfx7 = 14619
    CEFBS_isGFX8GFX9, // V_MIN3_I32_vi = 14620
    CEFBS_isGFX10Plus_isGFX9Plus, // V_MIN3_U16_gfx10 = 14621
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_MIN3_U16_vi = 14622
    CEFBS_isGFX10Plus, // V_MIN3_U32_gfx10 = 14623
    CEFBS_isGFX6GFX7, // V_MIN3_U32_gfx6_gfx7 = 14624
    CEFBS_isGFX8GFX9, // V_MIN3_U32_vi = 14625
    CEFBS_isGFX10Plus_HasDPP8, // V_MIN_F16_dpp8_gfx10 = 14626
    CEFBS_isGFX10Plus_HasDPP16, // V_MIN_F16_dpp_gfx10 = 14627
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_F16_dpp_vi = 14628
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MIN_F16_e32_gfx10 = 14629
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_F16_e32_vi = 14630
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MIN_F16_e64_gfx10 = 14631
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_F16_e64_vi = 14632
    CEFBS_isGFX10Plus_HasSDWA10, // V_MIN_F16_sdwa_gfx10 = 14633
    CEFBS_HasSDWA9, // V_MIN_F16_sdwa_gfx9 = 14634
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_F16_sdwa_vi = 14635
    CEFBS_isGFX10Plus_HasDPP8, // V_MIN_F32_dpp8_gfx10 = 14636
    CEFBS_isGFX10Plus_HasDPP16, // V_MIN_F32_dpp_gfx10 = 14637
    CEFBS_HasDPP, // V_MIN_F32_dpp_vi = 14638
    CEFBS_isGFX10Plus, // V_MIN_F32_e32_gfx10 = 14639
    CEFBS_isGFX6GFX7, // V_MIN_F32_e32_gfx6_gfx7 = 14640
    CEFBS_isGFX8GFX9, // V_MIN_F32_e32_vi = 14641
    CEFBS_isGFX10Plus, // V_MIN_F32_e64_gfx10 = 14642
    CEFBS_isGFX6GFX7, // V_MIN_F32_e64_gfx6_gfx7 = 14643
    CEFBS_isGFX8GFX9, // V_MIN_F32_e64_vi = 14644
    CEFBS_isGFX10Plus_HasSDWA10, // V_MIN_F32_sdwa_gfx10 = 14645
    CEFBS_HasSDWA9, // V_MIN_F32_sdwa_gfx9 = 14646
    CEFBS_HasSDWA, // V_MIN_F32_sdwa_vi = 14647
    CEFBS_isGFX10Plus, // V_MIN_F64_gfx10 = 14648
    CEFBS_isGFX6GFX7, // V_MIN_F64_gfx6_gfx7 = 14649
    CEFBS_isGFX8GFX9, // V_MIN_F64_vi = 14650
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_I16_dpp_vi = 14651
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_I16_e32_vi = 14652
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_I16_e64_vi = 14653
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MIN_I16_gfx10 = 14654
    CEFBS_HasSDWA9, // V_MIN_I16_sdwa_gfx9 = 14655
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_I16_sdwa_vi = 14656
    CEFBS_isGFX10Plus_HasDPP8, // V_MIN_I32_dpp8_gfx10 = 14657
    CEFBS_isGFX10Plus_HasDPP16, // V_MIN_I32_dpp_gfx10 = 14658
    CEFBS_HasDPP, // V_MIN_I32_dpp_vi = 14659
    CEFBS_isGFX10Plus, // V_MIN_I32_e32_gfx10 = 14660
    CEFBS_isGFX6GFX7, // V_MIN_I32_e32_gfx6_gfx7 = 14661
    CEFBS_isGFX8GFX9, // V_MIN_I32_e32_vi = 14662
    CEFBS_isGFX10Plus, // V_MIN_I32_e64_gfx10 = 14663
    CEFBS_isGFX6GFX7, // V_MIN_I32_e64_gfx6_gfx7 = 14664
    CEFBS_isGFX8GFX9, // V_MIN_I32_e64_vi = 14665
    CEFBS_isGFX10Plus_HasSDWA10, // V_MIN_I32_sdwa_gfx10 = 14666
    CEFBS_HasSDWA9, // V_MIN_I32_sdwa_gfx9 = 14667
    CEFBS_HasSDWA, // V_MIN_I32_sdwa_vi = 14668
    CEFBS_isGFX6GFX7, // V_MIN_LEGACY_F32_e32_gfx6_gfx7 = 14669
    CEFBS_isGFX6GFX7, // V_MIN_LEGACY_F32_e64_gfx6_gfx7 = 14670
    CEFBS_HasDPP_Has16BitInsts, // V_MIN_U16_dpp_vi = 14671
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_U16_e32_vi = 14672
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MIN_U16_e64_vi = 14673
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MIN_U16_gfx10 = 14674
    CEFBS_HasSDWA9, // V_MIN_U16_sdwa_gfx9 = 14675
    CEFBS_HasSDWA_Has16BitInsts, // V_MIN_U16_sdwa_vi = 14676
    CEFBS_isGFX10Plus_HasDPP8, // V_MIN_U32_dpp8_gfx10 = 14677
    CEFBS_isGFX10Plus_HasDPP16, // V_MIN_U32_dpp_gfx10 = 14678
    CEFBS_HasDPP, // V_MIN_U32_dpp_vi = 14679
    CEFBS_isGFX10Plus, // V_MIN_U32_e32_gfx10 = 14680
    CEFBS_isGFX6GFX7, // V_MIN_U32_e32_gfx6_gfx7 = 14681
    CEFBS_isGFX8GFX9, // V_MIN_U32_e32_vi = 14682
    CEFBS_isGFX10Plus, // V_MIN_U32_e64_gfx10 = 14683
    CEFBS_isGFX6GFX7, // V_MIN_U32_e64_gfx6_gfx7 = 14684
    CEFBS_isGFX8GFX9, // V_MIN_U32_e64_vi = 14685
    CEFBS_isGFX10Plus_HasSDWA10, // V_MIN_U32_sdwa_gfx10 = 14686
    CEFBS_HasSDWA9, // V_MIN_U32_sdwa_gfx9 = 14687
    CEFBS_HasSDWA, // V_MIN_U32_sdwa_vi = 14688
    CEFBS_isGFX10Plus_HasDPP8, // V_MOVRELD_B32_dpp8_gfx10 = 14689
    CEFBS_isGFX10Plus_HasDPP16, // V_MOVRELD_B32_dpp_gfx10 = 14690
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELD_B32_e32_gfx10 = 14691
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELD_B32_e32_gfx6_gfx7 = 14692
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELD_B32_e32_vi = 14693
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELD_B32_e64_gfx10 = 14694
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELD_B32_e64_gfx6_gfx7 = 14695
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELD_B32_e64_vi = 14696
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOVRELD_B32_sdwa_gfx10 = 14697
    CEFBS_isGFX10Plus_HasDPP8, // V_MOVRELSD_2_B32_dpp8_gfx10 = 14698
    CEFBS_isGFX10Plus_HasDPP16, // V_MOVRELSD_2_B32_dpp_gfx10 = 14699
    CEFBS_isGFX10Plus, // V_MOVRELSD_2_B32_e32_gfx10 = 14700
    CEFBS_isGFX10Plus, // V_MOVRELSD_2_B32_e64_gfx10 = 14701
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOVRELSD_2_B32_sdwa_gfx10 = 14702
    CEFBS_isGFX10Plus_HasDPP8, // V_MOVRELSD_B32_dpp8_gfx10 = 14703
    CEFBS_isGFX10Plus_HasDPP16, // V_MOVRELSD_B32_dpp_gfx10 = 14704
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELSD_B32_e32_gfx10 = 14705
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELSD_B32_e32_gfx6_gfx7 = 14706
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELSD_B32_e32_vi = 14707
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELSD_B32_e64_gfx10 = 14708
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELSD_B32_e64_gfx6_gfx7 = 14709
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELSD_B32_e64_vi = 14710
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOVRELSD_B32_sdwa_gfx10 = 14711
    CEFBS_isGFX10Plus_HasDPP8, // V_MOVRELS_B32_dpp8_gfx10 = 14712
    CEFBS_isGFX10Plus_HasDPP16, // V_MOVRELS_B32_dpp_gfx10 = 14713
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELS_B32_e32_gfx10 = 14714
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELS_B32_e32_gfx6_gfx7 = 14715
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELS_B32_e32_vi = 14716
    CEFBS_isGFX10Plus_HasMovrel, // V_MOVRELS_B32_e64_gfx10 = 14717
    CEFBS_isGFX6GFX7_HasMovrel, // V_MOVRELS_B32_e64_gfx6_gfx7 = 14718
    CEFBS_isGFX8GFX9_HasMovrel, // V_MOVRELS_B32_e64_vi = 14719
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOVRELS_B32_sdwa_gfx10 = 14720
    CEFBS_isGFX10Plus_HasDPP8, // V_MOV_B32_dpp8_gfx10 = 14721
    CEFBS_isGFX10Plus_HasDPP16, // V_MOV_B32_dpp_gfx10 = 14722
    CEFBS_HasDPP, // V_MOV_B32_dpp_vi = 14723
    CEFBS_isGFX10Plus, // V_MOV_B32_e32_gfx10 = 14724
    CEFBS_isGFX6GFX7, // V_MOV_B32_e32_gfx6_gfx7 = 14725
    CEFBS_isGFX8GFX9, // V_MOV_B32_e32_vi = 14726
    CEFBS_isGFX10Plus, // V_MOV_B32_e64_gfx10 = 14727
    CEFBS_isGFX6GFX7, // V_MOV_B32_e64_gfx6_gfx7 = 14728
    CEFBS_isGFX8GFX9, // V_MOV_B32_e64_vi = 14729
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOV_B32_sdwa_gfx10 = 14730
    CEFBS_HasSDWA9, // V_MOV_B32_sdwa_gfx9 = 14731
    CEFBS_HasSDWA, // V_MOV_B32_sdwa_vi = 14732
    CEFBS_isGFX10Plus_HasDPP8, // V_MOV_FED_B32_dpp8_gfx10 = 14733
    CEFBS_isGFX10Plus_HasDPP16, // V_MOV_FED_B32_dpp_gfx10 = 14734
    CEFBS_HasDPP, // V_MOV_FED_B32_dpp_vi = 14735
    CEFBS_isGFX10Plus, // V_MOV_FED_B32_e32_gfx10 = 14736
    CEFBS_isGFX6GFX7, // V_MOV_FED_B32_e32_gfx6_gfx7 = 14737
    CEFBS_isGFX8GFX9, // V_MOV_FED_B32_e32_vi = 14738
    CEFBS_isGFX10Plus, // V_MOV_FED_B32_e64_gfx10 = 14739
    CEFBS_isGFX6GFX7, // V_MOV_FED_B32_e64_gfx6_gfx7 = 14740
    CEFBS_isGFX8GFX9, // V_MOV_FED_B32_e64_vi = 14741
    CEFBS_isGFX10Plus_HasSDWA10, // V_MOV_FED_B32_sdwa_gfx10 = 14742
    CEFBS_HasSDWA9, // V_MOV_FED_B32_sdwa_gfx9 = 14743
    CEFBS_HasSDWA, // V_MOV_FED_B32_sdwa_vi = 14744
    CEFBS_isGFX10Plus, // V_MQSAD_PK_U16_U8_gfx10 = 14745
    CEFBS_isGFX6GFX7, // V_MQSAD_PK_U16_U8_gfx6_gfx7 = 14746
    CEFBS_isGFX8GFX9, // V_MQSAD_PK_U16_U8_vi = 14747
    CEFBS_isGFX10Plus_isGFX7Plus, // V_MQSAD_U32_U8_gfx10 = 14748
    CEFBS_isGFX7Only_isGFX7Plus, // V_MQSAD_U32_U8_gfx7 = 14749
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_MQSAD_U32_U8_vi = 14750
    CEFBS_isGFX10Plus, // V_MSAD_U8_gfx10 = 14751
    CEFBS_isGFX6GFX7, // V_MSAD_U8_gfx6_gfx7 = 14752
    CEFBS_isGFX8GFX9, // V_MSAD_U8_vi = 14753
    CEFBS_isGFX10Plus_isGFX6GFX7GFX10, // V_MULLIT_F32_gfx10 = 14754
    CEFBS_isGFX6GFX7_isGFX6GFX7GFX10, // V_MULLIT_F32_gfx6_gfx7 = 14755
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_F16_dpp8_gfx10 = 14756
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_F16_dpp_gfx10 = 14757
    CEFBS_HasDPP_Has16BitInsts, // V_MUL_F16_dpp_vi = 14758
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MUL_F16_e32_gfx10 = 14759
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MUL_F16_e32_vi = 14760
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MUL_F16_e64_gfx10 = 14761
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MUL_F16_e64_vi = 14762
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_F16_sdwa_gfx10 = 14763
    CEFBS_HasSDWA9, // V_MUL_F16_sdwa_gfx9 = 14764
    CEFBS_HasSDWA_Has16BitInsts, // V_MUL_F16_sdwa_vi = 14765
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_F32_dpp8_gfx10 = 14766
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_F32_dpp_gfx10 = 14767
    CEFBS_HasDPP, // V_MUL_F32_dpp_vi = 14768
    CEFBS_isGFX10Plus, // V_MUL_F32_e32_gfx10 = 14769
    CEFBS_isGFX6GFX7, // V_MUL_F32_e32_gfx6_gfx7 = 14770
    CEFBS_isGFX8GFX9, // V_MUL_F32_e32_vi = 14771
    CEFBS_isGFX10Plus, // V_MUL_F32_e64_gfx10 = 14772
    CEFBS_isGFX6GFX7, // V_MUL_F32_e64_gfx6_gfx7 = 14773
    CEFBS_isGFX8GFX9, // V_MUL_F32_e64_vi = 14774
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_F32_sdwa_gfx10 = 14775
    CEFBS_HasSDWA9, // V_MUL_F32_sdwa_gfx9 = 14776
    CEFBS_HasSDWA, // V_MUL_F32_sdwa_vi = 14777
    CEFBS_isGFX10Plus, // V_MUL_F64_gfx10 = 14778
    CEFBS_isGFX6GFX7, // V_MUL_F64_gfx6_gfx7 = 14779
    CEFBS_isGFX8GFX9, // V_MUL_F64_vi = 14780
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_HI_I32_I24_dpp8_gfx10 = 14781
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_HI_I32_I24_dpp_gfx10 = 14782
    CEFBS_HasDPP, // V_MUL_HI_I32_I24_dpp_vi = 14783
    CEFBS_isGFX10Plus, // V_MUL_HI_I32_I24_e32_gfx10 = 14784
    CEFBS_isGFX6GFX7, // V_MUL_HI_I32_I24_e32_gfx6_gfx7 = 14785
    CEFBS_isGFX8GFX9, // V_MUL_HI_I32_I24_e32_vi = 14786
    CEFBS_isGFX10Plus, // V_MUL_HI_I32_I24_e64_gfx10 = 14787
    CEFBS_isGFX6GFX7, // V_MUL_HI_I32_I24_e64_gfx6_gfx7 = 14788
    CEFBS_isGFX8GFX9, // V_MUL_HI_I32_I24_e64_vi = 14789
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_HI_I32_I24_sdwa_gfx10 = 14790
    CEFBS_HasSDWA9, // V_MUL_HI_I32_I24_sdwa_gfx9 = 14791
    CEFBS_HasSDWA, // V_MUL_HI_I32_I24_sdwa_vi = 14792
    CEFBS_isGFX10Plus, // V_MUL_HI_I32_gfx10 = 14793
    CEFBS_isGFX6GFX7, // V_MUL_HI_I32_gfx6_gfx7 = 14794
    CEFBS_isGFX8GFX9, // V_MUL_HI_I32_vi = 14795
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_HI_U32_U24_dpp8_gfx10 = 14796
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_HI_U32_U24_dpp_gfx10 = 14797
    CEFBS_HasDPP, // V_MUL_HI_U32_U24_dpp_vi = 14798
    CEFBS_isGFX10Plus, // V_MUL_HI_U32_U24_e32_gfx10 = 14799
    CEFBS_isGFX6GFX7, // V_MUL_HI_U32_U24_e32_gfx6_gfx7 = 14800
    CEFBS_isGFX8GFX9, // V_MUL_HI_U32_U24_e32_vi = 14801
    CEFBS_isGFX10Plus, // V_MUL_HI_U32_U24_e64_gfx10 = 14802
    CEFBS_isGFX6GFX7, // V_MUL_HI_U32_U24_e64_gfx6_gfx7 = 14803
    CEFBS_isGFX8GFX9, // V_MUL_HI_U32_U24_e64_vi = 14804
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_HI_U32_U24_sdwa_gfx10 = 14805
    CEFBS_HasSDWA9, // V_MUL_HI_U32_U24_sdwa_gfx9 = 14806
    CEFBS_HasSDWA, // V_MUL_HI_U32_U24_sdwa_vi = 14807
    CEFBS_isGFX10Plus, // V_MUL_HI_U32_gfx10 = 14808
    CEFBS_isGFX6GFX7, // V_MUL_HI_U32_gfx6_gfx7 = 14809
    CEFBS_isGFX8GFX9, // V_MUL_HI_U32_vi = 14810
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_I32_I24_dpp8_gfx10 = 14811
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_I32_I24_dpp_gfx10 = 14812
    CEFBS_HasDPP, // V_MUL_I32_I24_dpp_vi = 14813
    CEFBS_isGFX10Plus, // V_MUL_I32_I24_e32_gfx10 = 14814
    CEFBS_isGFX6GFX7, // V_MUL_I32_I24_e32_gfx6_gfx7 = 14815
    CEFBS_isGFX8GFX9, // V_MUL_I32_I24_e32_vi = 14816
    CEFBS_isGFX10Plus, // V_MUL_I32_I24_e64_gfx10 = 14817
    CEFBS_isGFX6GFX7, // V_MUL_I32_I24_e64_gfx6_gfx7 = 14818
    CEFBS_isGFX8GFX9, // V_MUL_I32_I24_e64_vi = 14819
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_I32_I24_sdwa_gfx10 = 14820
    CEFBS_HasSDWA9, // V_MUL_I32_I24_sdwa_gfx9 = 14821
    CEFBS_HasSDWA, // V_MUL_I32_I24_sdwa_vi = 14822
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_LEGACY_F32_dpp8_gfx10 = 14823
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_LEGACY_F32_dpp_gfx10 = 14824
    CEFBS_HasDPP, // V_MUL_LEGACY_F32_dpp_vi = 14825
    CEFBS_isGFX10Plus, // V_MUL_LEGACY_F32_e32_gfx10 = 14826
    CEFBS_isGFX6GFX7, // V_MUL_LEGACY_F32_e32_gfx6_gfx7 = 14827
    CEFBS_isGFX8GFX9, // V_MUL_LEGACY_F32_e32_vi = 14828
    CEFBS_isGFX10Plus, // V_MUL_LEGACY_F32_e64_gfx10 = 14829
    CEFBS_isGFX6GFX7, // V_MUL_LEGACY_F32_e64_gfx6_gfx7 = 14830
    CEFBS_isGFX8GFX9, // V_MUL_LEGACY_F32_e64_vi = 14831
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_LEGACY_F32_sdwa_gfx10 = 14832
    CEFBS_HasSDWA9, // V_MUL_LEGACY_F32_sdwa_gfx9 = 14833
    CEFBS_HasSDWA, // V_MUL_LEGACY_F32_sdwa_vi = 14834
    CEFBS_isGFX10Plus, // V_MUL_LO_I32_gfx10 = 14835
    CEFBS_isGFX6GFX7, // V_MUL_LO_I32_gfx6_gfx7 = 14836
    CEFBS_isGFX8GFX9, // V_MUL_LO_I32_vi = 14837
    CEFBS_HasDPP_Has16BitInsts, // V_MUL_LO_U16_dpp_vi = 14838
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MUL_LO_U16_e32_vi = 14839
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_MUL_LO_U16_e64_vi = 14840
    CEFBS_isGFX10Plus_Has16BitInsts, // V_MUL_LO_U16_gfx10 = 14841
    CEFBS_HasSDWA9, // V_MUL_LO_U16_sdwa_gfx9 = 14842
    CEFBS_HasSDWA_Has16BitInsts, // V_MUL_LO_U16_sdwa_vi = 14843
    CEFBS_isGFX10Plus, // V_MUL_LO_U32_gfx10 = 14844
    CEFBS_isGFX6GFX7, // V_MUL_LO_U32_gfx6_gfx7 = 14845
    CEFBS_isGFX8GFX9, // V_MUL_LO_U32_vi = 14846
    CEFBS_isGFX10Plus_HasDPP8, // V_MUL_U32_U24_dpp8_gfx10 = 14847
    CEFBS_isGFX10Plus_HasDPP16, // V_MUL_U32_U24_dpp_gfx10 = 14848
    CEFBS_HasDPP, // V_MUL_U32_U24_dpp_vi = 14849
    CEFBS_isGFX10Plus, // V_MUL_U32_U24_e32_gfx10 = 14850
    CEFBS_isGFX6GFX7, // V_MUL_U32_U24_e32_gfx6_gfx7 = 14851
    CEFBS_isGFX8GFX9, // V_MUL_U32_U24_e32_vi = 14852
    CEFBS_isGFX10Plus, // V_MUL_U32_U24_e64_gfx10 = 14853
    CEFBS_isGFX6GFX7, // V_MUL_U32_U24_e64_gfx6_gfx7 = 14854
    CEFBS_isGFX8GFX9, // V_MUL_U32_U24_e64_vi = 14855
    CEFBS_isGFX10Plus_HasSDWA10, // V_MUL_U32_U24_sdwa_gfx10 = 14856
    CEFBS_HasSDWA9, // V_MUL_U32_U24_sdwa_gfx9 = 14857
    CEFBS_HasSDWA, // V_MUL_U32_U24_sdwa_vi = 14858
    CEFBS_isGFX10Plus, // V_NOP_e32_gfx10 = 14859
    CEFBS_isGFX6GFX7, // V_NOP_e32_gfx6_gfx7 = 14860
    CEFBS_isGFX8GFX9, // V_NOP_e32_vi = 14861
    CEFBS_isGFX10Plus, // V_NOP_e64_gfx10 = 14862
    CEFBS_isGFX6GFX7, // V_NOP_e64_gfx6_gfx7 = 14863
    CEFBS_isGFX8GFX9, // V_NOP_e64_vi = 14864
    CEFBS_isGFX10Plus_HasSDWA10, // V_NOP_sdwa_gfx10 = 14865
    CEFBS_HasSDWA9, // V_NOP_sdwa_gfx9 = 14866
    CEFBS_HasSDWA, // V_NOP_sdwa_vi = 14867
    CEFBS_isGFX10Plus_HasDPP8, // V_NOT_B32_dpp8_gfx10 = 14868
    CEFBS_isGFX10Plus_HasDPP16, // V_NOT_B32_dpp_gfx10 = 14869
    CEFBS_HasDPP, // V_NOT_B32_dpp_vi = 14870
    CEFBS_isGFX10Plus, // V_NOT_B32_e32_gfx10 = 14871
    CEFBS_isGFX6GFX7, // V_NOT_B32_e32_gfx6_gfx7 = 14872
    CEFBS_isGFX8GFX9, // V_NOT_B32_e32_vi = 14873
    CEFBS_isGFX10Plus, // V_NOT_B32_e64_gfx10 = 14874
    CEFBS_isGFX6GFX7, // V_NOT_B32_e64_gfx6_gfx7 = 14875
    CEFBS_isGFX8GFX9, // V_NOT_B32_e64_vi = 14876
    CEFBS_isGFX10Plus_HasSDWA10, // V_NOT_B32_sdwa_gfx10 = 14877
    CEFBS_HasSDWA9, // V_NOT_B32_sdwa_gfx9 = 14878
    CEFBS_HasSDWA, // V_NOT_B32_sdwa_vi = 14879
    CEFBS_isGFX10Plus_isGFX9Plus, // V_OR3_B32_gfx10 = 14880
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_OR3_B32_vi = 14881
    CEFBS_isGFX10Plus_HasDPP8, // V_OR_B32_dpp8_gfx10 = 14882
    CEFBS_isGFX10Plus_HasDPP16, // V_OR_B32_dpp_gfx10 = 14883
    CEFBS_HasDPP, // V_OR_B32_dpp_vi = 14884
    CEFBS_isGFX10Plus, // V_OR_B32_e32_gfx10 = 14885
    CEFBS_isGFX6GFX7, // V_OR_B32_e32_gfx6_gfx7 = 14886
    CEFBS_isGFX8GFX9, // V_OR_B32_e32_vi = 14887
    CEFBS_isGFX10Plus, // V_OR_B32_e64_gfx10 = 14888
    CEFBS_isGFX6GFX7, // V_OR_B32_e64_gfx6_gfx7 = 14889
    CEFBS_isGFX8GFX9, // V_OR_B32_e64_vi = 14890
    CEFBS_isGFX10Plus_HasSDWA10, // V_OR_B32_sdwa_gfx10 = 14891
    CEFBS_HasSDWA9, // V_OR_B32_sdwa_gfx9 = 14892
    CEFBS_HasSDWA, // V_OR_B32_sdwa_vi = 14893
    CEFBS_isGFX10Plus_isGFX9Plus, // V_PACK_B32_F16_gfx10 = 14894
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_PACK_B32_F16_vi = 14895
    CEFBS_isGFX10Plus, // V_PERMLANE16_B32_gfx10 = 14896
    CEFBS_isGFX10Plus, // V_PERMLANEX16_B32_gfx10 = 14897
    CEFBS_isGFX10Plus_isGFX8Plus, // V_PERM_B32_gfx10 = 14898
    CEFBS_isGFX8GFX9_isGFX8Plus, // V_PERM_B32_vi = 14899
    CEFBS_isGFX10Plus, // V_PIPEFLUSH_e32_gfx10 = 14900
    CEFBS_isGFX10Plus, // V_PIPEFLUSH_e64_gfx10 = 14901
    CEFBS_isGFX10Plus_HasSDWA10, // V_PIPEFLUSH_sdwa_gfx10 = 14902
    CEFBS_isGFX10Plus, // V_PK_ADD_F16_gfx10 = 14903
    CEFBS_HasVOP3PInsts, // V_PK_ADD_F16_vi = 14904
    CEFBS_isGFX10Plus, // V_PK_ADD_I16_gfx10 = 14905
    CEFBS_HasVOP3PInsts, // V_PK_ADD_I16_vi = 14906
    CEFBS_isGFX10Plus, // V_PK_ADD_U16_gfx10 = 14907
    CEFBS_HasVOP3PInsts, // V_PK_ADD_U16_vi = 14908
    CEFBS_isGFX10Plus, // V_PK_ASHRREV_I16_gfx10 = 14909
    CEFBS_HasVOP3PInsts, // V_PK_ASHRREV_I16_vi = 14910
    CEFBS_isGFX10Plus_HasPkFmacF16Inst, // V_PK_FMAC_F16_e32_gfx10 = 14911
    CEFBS_isGFX8GFX9_HasPkFmacF16Inst, // V_PK_FMAC_F16_e32_vi = 14912
    CEFBS_isGFX10Plus, // V_PK_FMA_F16_gfx10 = 14913
    CEFBS_HasVOP3PInsts, // V_PK_FMA_F16_vi = 14914
    CEFBS_isGFX10Plus, // V_PK_LSHLREV_B16_gfx10 = 14915
    CEFBS_HasVOP3PInsts, // V_PK_LSHLREV_B16_vi = 14916
    CEFBS_isGFX10Plus, // V_PK_LSHRREV_B16_gfx10 = 14917
    CEFBS_HasVOP3PInsts, // V_PK_LSHRREV_B16_vi = 14918
    CEFBS_isGFX10Plus, // V_PK_MAD_I16_gfx10 = 14919
    CEFBS_HasVOP3PInsts, // V_PK_MAD_I16_vi = 14920
    CEFBS_isGFX10Plus, // V_PK_MAD_U16_gfx10 = 14921
    CEFBS_HasVOP3PInsts, // V_PK_MAD_U16_vi = 14922
    CEFBS_isGFX10Plus, // V_PK_MAX_F16_gfx10 = 14923
    CEFBS_HasVOP3PInsts, // V_PK_MAX_F16_vi = 14924
    CEFBS_isGFX10Plus, // V_PK_MAX_I16_gfx10 = 14925
    CEFBS_HasVOP3PInsts, // V_PK_MAX_I16_vi = 14926
    CEFBS_isGFX10Plus, // V_PK_MAX_U16_gfx10 = 14927
    CEFBS_HasVOP3PInsts, // V_PK_MAX_U16_vi = 14928
    CEFBS_isGFX10Plus, // V_PK_MIN_F16_gfx10 = 14929
    CEFBS_HasVOP3PInsts, // V_PK_MIN_F16_vi = 14930
    CEFBS_isGFX10Plus, // V_PK_MIN_I16_gfx10 = 14931
    CEFBS_HasVOP3PInsts, // V_PK_MIN_I16_vi = 14932
    CEFBS_isGFX10Plus, // V_PK_MIN_U16_gfx10 = 14933
    CEFBS_HasVOP3PInsts, // V_PK_MIN_U16_vi = 14934
    CEFBS_isGFX10Plus, // V_PK_MUL_F16_gfx10 = 14935
    CEFBS_HasVOP3PInsts, // V_PK_MUL_F16_vi = 14936
    CEFBS_isGFX10Plus, // V_PK_MUL_LO_U16_gfx10 = 14937
    CEFBS_HasVOP3PInsts, // V_PK_MUL_LO_U16_vi = 14938
    CEFBS_isGFX10Plus, // V_PK_SUB_I16_gfx10 = 14939
    CEFBS_HasVOP3PInsts, // V_PK_SUB_I16_vi = 14940
    CEFBS_isGFX10Plus, // V_PK_SUB_U16_gfx10 = 14941
    CEFBS_HasVOP3PInsts, // V_PK_SUB_U16_vi = 14942
    CEFBS_isGFX10Plus_isGFX7Plus, // V_QSAD_PK_U16_U8_gfx10 = 14943
    CEFBS_isGFX7Only_isGFX7Plus, // V_QSAD_PK_U16_U8_gfx7 = 14944
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_QSAD_PK_U16_U8_vi = 14945
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F32_e32_gfx6_gfx7 = 14946
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F32_e64_gfx6_gfx7 = 14947
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F64_e32_gfx6_gfx7 = 14948
    CEFBS_isGFX6GFX7, // V_RCP_CLAMP_F64_e64_gfx6_gfx7 = 14949
    CEFBS_isGFX10Plus_HasDPP8, // V_RCP_F16_dpp8_gfx10 = 14950
    CEFBS_isGFX10Plus_HasDPP16, // V_RCP_F16_dpp_gfx10 = 14951
    CEFBS_HasDPP_Has16BitInsts, // V_RCP_F16_dpp_vi = 14952
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RCP_F16_e32_gfx10 = 14953
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RCP_F16_e32_vi = 14954
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RCP_F16_e64_gfx10 = 14955
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RCP_F16_e64_vi = 14956
    CEFBS_isGFX10Plus_HasSDWA10, // V_RCP_F16_sdwa_gfx10 = 14957
    CEFBS_HasSDWA9, // V_RCP_F16_sdwa_gfx9 = 14958
    CEFBS_HasSDWA_Has16BitInsts, // V_RCP_F16_sdwa_vi = 14959
    CEFBS_isGFX10Plus_HasDPP8, // V_RCP_F32_dpp8_gfx10 = 14960
    CEFBS_isGFX10Plus_HasDPP16, // V_RCP_F32_dpp_gfx10 = 14961
    CEFBS_HasDPP, // V_RCP_F32_dpp_vi = 14962
    CEFBS_isGFX10Plus, // V_RCP_F32_e32_gfx10 = 14963
    CEFBS_isGFX6GFX7, // V_RCP_F32_e32_gfx6_gfx7 = 14964
    CEFBS_isGFX8GFX9, // V_RCP_F32_e32_vi = 14965
    CEFBS_isGFX10Plus, // V_RCP_F32_e64_gfx10 = 14966
    CEFBS_isGFX6GFX7, // V_RCP_F32_e64_gfx6_gfx7 = 14967
    CEFBS_isGFX8GFX9, // V_RCP_F32_e64_vi = 14968
    CEFBS_isGFX10Plus_HasSDWA10, // V_RCP_F32_sdwa_gfx10 = 14969
    CEFBS_HasSDWA9, // V_RCP_F32_sdwa_gfx9 = 14970
    CEFBS_HasSDWA, // V_RCP_F32_sdwa_vi = 14971
    CEFBS_isGFX10Plus, // V_RCP_F64_e32_gfx10 = 14972
    CEFBS_isGFX6GFX7, // V_RCP_F64_e32_gfx6_gfx7 = 14973
    CEFBS_isGFX8GFX9, // V_RCP_F64_e32_vi = 14974
    CEFBS_isGFX10Plus, // V_RCP_F64_e64_gfx10 = 14975
    CEFBS_isGFX6GFX7, // V_RCP_F64_e64_gfx6_gfx7 = 14976
    CEFBS_isGFX8GFX9, // V_RCP_F64_e64_vi = 14977
    CEFBS_isGFX10Plus_HasDPP8, // V_RCP_IFLAG_F32_dpp8_gfx10 = 14978
    CEFBS_isGFX10Plus_HasDPP16, // V_RCP_IFLAG_F32_dpp_gfx10 = 14979
    CEFBS_HasDPP, // V_RCP_IFLAG_F32_dpp_vi = 14980
    CEFBS_isGFX10Plus, // V_RCP_IFLAG_F32_e32_gfx10 = 14981
    CEFBS_isGFX6GFX7, // V_RCP_IFLAG_F32_e32_gfx6_gfx7 = 14982
    CEFBS_isGFX8GFX9, // V_RCP_IFLAG_F32_e32_vi = 14983
    CEFBS_isGFX10Plus, // V_RCP_IFLAG_F32_e64_gfx10 = 14984
    CEFBS_isGFX6GFX7, // V_RCP_IFLAG_F32_e64_gfx6_gfx7 = 14985
    CEFBS_isGFX8GFX9, // V_RCP_IFLAG_F32_e64_vi = 14986
    CEFBS_isGFX10Plus_HasSDWA10, // V_RCP_IFLAG_F32_sdwa_gfx10 = 14987
    CEFBS_HasSDWA9, // V_RCP_IFLAG_F32_sdwa_gfx9 = 14988
    CEFBS_HasSDWA, // V_RCP_IFLAG_F32_sdwa_vi = 14989
    CEFBS_isGFX6GFX7, // V_RCP_LEGACY_F32_e32_gfx6_gfx7 = 14990
    CEFBS_isGFX6GFX7, // V_RCP_LEGACY_F32_e64_gfx6_gfx7 = 14991
    CEFBS_None, // V_READFIRSTLANE_B32 = 14992
    CEFBS_isGFX10Plus, // V_READLANE_B32_gfx10 = 14993
    CEFBS_isGFX6GFX7, // V_READLANE_B32_gfx6_gfx7 = 14994
    CEFBS_isGFX8GFX9, // V_READLANE_B32_vi = 14995
    CEFBS_isGFX10Plus_HasDPP8, // V_RNDNE_F16_dpp8_gfx10 = 14996
    CEFBS_isGFX10Plus_HasDPP16, // V_RNDNE_F16_dpp_gfx10 = 14997
    CEFBS_HasDPP_Has16BitInsts, // V_RNDNE_F16_dpp_vi = 14998
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RNDNE_F16_e32_gfx10 = 14999
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RNDNE_F16_e32_vi = 15000
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RNDNE_F16_e64_gfx10 = 15001
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RNDNE_F16_e64_vi = 15002
    CEFBS_isGFX10Plus_HasSDWA10, // V_RNDNE_F16_sdwa_gfx10 = 15003
    CEFBS_HasSDWA9, // V_RNDNE_F16_sdwa_gfx9 = 15004
    CEFBS_HasSDWA_Has16BitInsts, // V_RNDNE_F16_sdwa_vi = 15005
    CEFBS_isGFX10Plus_HasDPP8, // V_RNDNE_F32_dpp8_gfx10 = 15006
    CEFBS_isGFX10Plus_HasDPP16, // V_RNDNE_F32_dpp_gfx10 = 15007
    CEFBS_HasDPP, // V_RNDNE_F32_dpp_vi = 15008
    CEFBS_isGFX10Plus, // V_RNDNE_F32_e32_gfx10 = 15009
    CEFBS_isGFX6GFX7, // V_RNDNE_F32_e32_gfx6_gfx7 = 15010
    CEFBS_isGFX8GFX9, // V_RNDNE_F32_e32_vi = 15011
    CEFBS_isGFX10Plus, // V_RNDNE_F32_e64_gfx10 = 15012
    CEFBS_isGFX6GFX7, // V_RNDNE_F32_e64_gfx6_gfx7 = 15013
    CEFBS_isGFX8GFX9, // V_RNDNE_F32_e64_vi = 15014
    CEFBS_isGFX10Plus_HasSDWA10, // V_RNDNE_F32_sdwa_gfx10 = 15015
    CEFBS_HasSDWA9, // V_RNDNE_F32_sdwa_gfx9 = 15016
    CEFBS_HasSDWA, // V_RNDNE_F32_sdwa_vi = 15017
    CEFBS_isGFX10Plus_isGFX7Plus, // V_RNDNE_F64_e32_gfx10 = 15018
    CEFBS_isGFX7Only_isGFX7Plus, // V_RNDNE_F64_e32_gfx7 = 15019
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_RNDNE_F64_e32_vi = 15020
    CEFBS_isGFX10Plus_isGFX7Plus, // V_RNDNE_F64_e64_gfx10 = 15021
    CEFBS_isGFX7Only_isGFX7Plus, // V_RNDNE_F64_e64_gfx7 = 15022
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_RNDNE_F64_e64_vi = 15023
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F32_e32_gfx6_gfx7 = 15024
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F32_e64_gfx6_gfx7 = 15025
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F64_e32_gfx6_gfx7 = 15026
    CEFBS_isGFX6GFX7, // V_RSQ_CLAMP_F64_e64_gfx6_gfx7 = 15027
    CEFBS_isGFX10Plus_HasDPP8, // V_RSQ_F16_dpp8_gfx10 = 15028
    CEFBS_isGFX10Plus_HasDPP16, // V_RSQ_F16_dpp_gfx10 = 15029
    CEFBS_HasDPP_Has16BitInsts, // V_RSQ_F16_dpp_vi = 15030
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RSQ_F16_e32_gfx10 = 15031
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RSQ_F16_e32_vi = 15032
    CEFBS_isGFX10Plus_Has16BitInsts, // V_RSQ_F16_e64_gfx10 = 15033
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_RSQ_F16_e64_vi = 15034
    CEFBS_isGFX10Plus_HasSDWA10, // V_RSQ_F16_sdwa_gfx10 = 15035
    CEFBS_HasSDWA9, // V_RSQ_F16_sdwa_gfx9 = 15036
    CEFBS_HasSDWA_Has16BitInsts, // V_RSQ_F16_sdwa_vi = 15037
    CEFBS_isGFX10Plus_HasDPP8, // V_RSQ_F32_dpp8_gfx10 = 15038
    CEFBS_isGFX10Plus_HasDPP16, // V_RSQ_F32_dpp_gfx10 = 15039
    CEFBS_HasDPP, // V_RSQ_F32_dpp_vi = 15040
    CEFBS_isGFX10Plus, // V_RSQ_F32_e32_gfx10 = 15041
    CEFBS_isGFX6GFX7, // V_RSQ_F32_e32_gfx6_gfx7 = 15042
    CEFBS_isGFX8GFX9, // V_RSQ_F32_e32_vi = 15043
    CEFBS_isGFX10Plus, // V_RSQ_F32_e64_gfx10 = 15044
    CEFBS_isGFX6GFX7, // V_RSQ_F32_e64_gfx6_gfx7 = 15045
    CEFBS_isGFX8GFX9, // V_RSQ_F32_e64_vi = 15046
    CEFBS_isGFX10Plus_HasSDWA10, // V_RSQ_F32_sdwa_gfx10 = 15047
    CEFBS_HasSDWA9, // V_RSQ_F32_sdwa_gfx9 = 15048
    CEFBS_HasSDWA, // V_RSQ_F32_sdwa_vi = 15049
    CEFBS_isGFX10Plus, // V_RSQ_F64_e32_gfx10 = 15050
    CEFBS_isGFX6GFX7, // V_RSQ_F64_e32_gfx6_gfx7 = 15051
    CEFBS_isGFX8GFX9, // V_RSQ_F64_e32_vi = 15052
    CEFBS_isGFX10Plus, // V_RSQ_F64_e64_gfx10 = 15053
    CEFBS_isGFX6GFX7, // V_RSQ_F64_e64_gfx6_gfx7 = 15054
    CEFBS_isGFX8GFX9, // V_RSQ_F64_e64_vi = 15055
    CEFBS_isGFX6GFX7, // V_RSQ_LEGACY_F32_e32_gfx6_gfx7 = 15056
    CEFBS_isGFX6GFX7, // V_RSQ_LEGACY_F32_e64_gfx6_gfx7 = 15057
    CEFBS_isGFX10Plus, // V_SAD_HI_U8_gfx10 = 15058
    CEFBS_isGFX6GFX7, // V_SAD_HI_U8_gfx6_gfx7 = 15059
    CEFBS_isGFX8GFX9, // V_SAD_HI_U8_vi = 15060
    CEFBS_isGFX10Plus, // V_SAD_U16_gfx10 = 15061
    CEFBS_isGFX6GFX7, // V_SAD_U16_gfx6_gfx7 = 15062
    CEFBS_isGFX8GFX9, // V_SAD_U16_vi = 15063
    CEFBS_isGFX10Plus, // V_SAD_U32_gfx10 = 15064
    CEFBS_isGFX6GFX7, // V_SAD_U32_gfx6_gfx7 = 15065
    CEFBS_isGFX8GFX9, // V_SAD_U32_vi = 15066
    CEFBS_isGFX10Plus, // V_SAD_U8_gfx10 = 15067
    CEFBS_isGFX6GFX7, // V_SAD_U8_gfx6_gfx7 = 15068
    CEFBS_isGFX8GFX9, // V_SAD_U8_vi = 15069
    CEFBS_isGFX10Plus_HasDPP8, // V_SAT_PK_U8_I16_dpp8_gfx10 = 15070
    CEFBS_isGFX10Plus_HasDPP16, // V_SAT_PK_U8_I16_dpp_gfx10 = 15071
    CEFBS_HasDPP_isGFX9Plus, // V_SAT_PK_U8_I16_dpp_vi = 15072
    CEFBS_isGFX10Plus_isGFX9Plus, // V_SAT_PK_U8_I16_e32_gfx10 = 15073
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_SAT_PK_U8_I16_e32_vi = 15074
    CEFBS_isGFX10Plus_isGFX9Plus, // V_SAT_PK_U8_I16_e64_gfx10 = 15075
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_SAT_PK_U8_I16_e64_vi = 15076
    CEFBS_isGFX10Plus_HasSDWA10, // V_SAT_PK_U8_I16_sdwa_gfx10 = 15077
    CEFBS_HasSDWA9, // V_SAT_PK_U8_I16_sdwa_gfx9 = 15078
    CEFBS_HasSDWA_isGFX9Plus, // V_SAT_PK_U8_I16_sdwa_vi = 15079
    CEFBS_HasDPP_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_dpp_gfx9 = 15080
    CEFBS_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_e32_vi = 15081
    CEFBS_isGFX9Only, // V_SCREEN_PARTITION_4SE_B32_e64_vi = 15082
    CEFBS_HasSDWA9, // V_SCREEN_PARTITION_4SE_B32_sdwa_gfx9 = 15083
    CEFBS_isGFX10Plus_HasDPP8, // V_SIN_F16_dpp8_gfx10 = 15084
    CEFBS_isGFX10Plus_HasDPP16, // V_SIN_F16_dpp_gfx10 = 15085
    CEFBS_HasDPP_Has16BitInsts, // V_SIN_F16_dpp_vi = 15086
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SIN_F16_e32_gfx10 = 15087
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SIN_F16_e32_vi = 15088
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SIN_F16_e64_gfx10 = 15089
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SIN_F16_e64_vi = 15090
    CEFBS_isGFX10Plus_HasSDWA10, // V_SIN_F16_sdwa_gfx10 = 15091
    CEFBS_HasSDWA9, // V_SIN_F16_sdwa_gfx9 = 15092
    CEFBS_HasSDWA_Has16BitInsts, // V_SIN_F16_sdwa_vi = 15093
    CEFBS_isGFX10Plus_HasDPP8, // V_SIN_F32_dpp8_gfx10 = 15094
    CEFBS_isGFX10Plus_HasDPP16, // V_SIN_F32_dpp_gfx10 = 15095
    CEFBS_HasDPP, // V_SIN_F32_dpp_vi = 15096
    CEFBS_isGFX10Plus, // V_SIN_F32_e32_gfx10 = 15097
    CEFBS_isGFX6GFX7, // V_SIN_F32_e32_gfx6_gfx7 = 15098
    CEFBS_isGFX8GFX9, // V_SIN_F32_e32_vi = 15099
    CEFBS_isGFX10Plus, // V_SIN_F32_e64_gfx10 = 15100
    CEFBS_isGFX6GFX7, // V_SIN_F32_e64_gfx6_gfx7 = 15101
    CEFBS_isGFX8GFX9, // V_SIN_F32_e64_vi = 15102
    CEFBS_isGFX10Plus_HasSDWA10, // V_SIN_F32_sdwa_gfx10 = 15103
    CEFBS_HasSDWA9, // V_SIN_F32_sdwa_gfx9 = 15104
    CEFBS_HasSDWA, // V_SIN_F32_sdwa_vi = 15105
    CEFBS_isGFX10Plus_HasDPP8, // V_SQRT_F16_dpp8_gfx10 = 15106
    CEFBS_isGFX10Plus_HasDPP16, // V_SQRT_F16_dpp_gfx10 = 15107
    CEFBS_HasDPP_Has16BitInsts, // V_SQRT_F16_dpp_vi = 15108
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SQRT_F16_e32_gfx10 = 15109
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SQRT_F16_e32_vi = 15110
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SQRT_F16_e64_gfx10 = 15111
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SQRT_F16_e64_vi = 15112
    CEFBS_isGFX10Plus_HasSDWA10, // V_SQRT_F16_sdwa_gfx10 = 15113
    CEFBS_HasSDWA9, // V_SQRT_F16_sdwa_gfx9 = 15114
    CEFBS_HasSDWA_Has16BitInsts, // V_SQRT_F16_sdwa_vi = 15115
    CEFBS_isGFX10Plus_HasDPP8, // V_SQRT_F32_dpp8_gfx10 = 15116
    CEFBS_isGFX10Plus_HasDPP16, // V_SQRT_F32_dpp_gfx10 = 15117
    CEFBS_HasDPP, // V_SQRT_F32_dpp_vi = 15118
    CEFBS_isGFX10Plus, // V_SQRT_F32_e32_gfx10 = 15119
    CEFBS_isGFX6GFX7, // V_SQRT_F32_e32_gfx6_gfx7 = 15120
    CEFBS_isGFX8GFX9, // V_SQRT_F32_e32_vi = 15121
    CEFBS_isGFX10Plus, // V_SQRT_F32_e64_gfx10 = 15122
    CEFBS_isGFX6GFX7, // V_SQRT_F32_e64_gfx6_gfx7 = 15123
    CEFBS_isGFX8GFX9, // V_SQRT_F32_e64_vi = 15124
    CEFBS_isGFX10Plus_HasSDWA10, // V_SQRT_F32_sdwa_gfx10 = 15125
    CEFBS_HasSDWA9, // V_SQRT_F32_sdwa_gfx9 = 15126
    CEFBS_HasSDWA, // V_SQRT_F32_sdwa_vi = 15127
    CEFBS_isGFX10Plus, // V_SQRT_F64_e32_gfx10 = 15128
    CEFBS_isGFX6GFX7, // V_SQRT_F64_e32_gfx6_gfx7 = 15129
    CEFBS_isGFX8GFX9, // V_SQRT_F64_e32_vi = 15130
    CEFBS_isGFX10Plus, // V_SQRT_F64_e64_gfx10 = 15131
    CEFBS_isGFX6GFX7, // V_SQRT_F64_e64_gfx6_gfx7 = 15132
    CEFBS_isGFX8GFX9, // V_SQRT_F64_e64_vi = 15133
    CEFBS_isGFX9Only_HasDPP, // V_SUBBREV_CO_U32_dpp_gfx9 = 15134
    CEFBS_isGFX9Only, // V_SUBBREV_CO_U32_e32_gfx9 = 15135
    CEFBS_isGFX9Only, // V_SUBBREV_CO_U32_e64_gfx9 = 15136
    CEFBS_isGFX9Only_HasSDWA9, // V_SUBBREV_CO_U32_sdwa_gfx9 = 15137
    CEFBS_isGFX8Only_HasDPP, // V_SUBBREV_U32_dpp_vi = 15138
    CEFBS_isGFX6GFX7, // V_SUBBREV_U32_e32_gfx6_gfx7 = 15139
    CEFBS_isGFX8Only, // V_SUBBREV_U32_e32_vi = 15140
    CEFBS_isGFX6GFX7, // V_SUBBREV_U32_e64_gfx6_gfx7 = 15141
    CEFBS_isGFX8Only, // V_SUBBREV_U32_e64_vi = 15142
    CEFBS_isGFX8Only_HasSDWA, // V_SUBBREV_U32_sdwa_vi = 15143
    CEFBS_isGFX9Only_HasDPP, // V_SUBB_CO_U32_dpp_gfx9 = 15144
    CEFBS_isGFX9Only, // V_SUBB_CO_U32_e32_gfx9 = 15145
    CEFBS_isGFX9Only, // V_SUBB_CO_U32_e64_gfx9 = 15146
    CEFBS_isGFX9Only_HasSDWA9, // V_SUBB_CO_U32_sdwa_gfx9 = 15147
    CEFBS_isGFX8Only_HasDPP, // V_SUBB_U32_dpp_vi = 15148
    CEFBS_isGFX6GFX7, // V_SUBB_U32_e32_gfx6_gfx7 = 15149
    CEFBS_isGFX8Only, // V_SUBB_U32_e32_vi = 15150
    CEFBS_isGFX6GFX7, // V_SUBB_U32_e64_gfx6_gfx7 = 15151
    CEFBS_isGFX8Only, // V_SUBB_U32_e64_vi = 15152
    CEFBS_isGFX8Only_HasSDWA, // V_SUBB_U32_sdwa_vi = 15153
    CEFBS_isGFX10Plus_HasDPP8, // V_SUBREV_CO_CI_U32_dpp8_gfx10 = 15154
    CEFBS_isWave32_isGFX10Plus_HasDPP8, // V_SUBREV_CO_CI_U32_dpp8_w32_gfx10 = 15155
    CEFBS_isWave64_isGFX10Plus_HasDPP8, // V_SUBREV_CO_CI_U32_dpp8_w64_gfx10 = 15156
    CEFBS_isGFX10Plus_HasDPP16, // V_SUBREV_CO_CI_U32_dpp_gfx10 = 15157
    CEFBS_isWave32_isGFX10Plus_HasDPP16, // V_SUBREV_CO_CI_U32_dpp_w32_gfx10 = 15158
    CEFBS_isWave64_isGFX10Plus_HasDPP16, // V_SUBREV_CO_CI_U32_dpp_w64_gfx10 = 15159
    CEFBS_isGFX10Plus, // V_SUBREV_CO_CI_U32_e32_gfx10 = 15160
    CEFBS_isGFX10Plus, // V_SUBREV_CO_CI_U32_e64_gfx10 = 15161
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUBREV_CO_CI_U32_sdwa_gfx10 = 15162
    CEFBS_isWave32_isGFX10Plus_HasSDWA10, // V_SUBREV_CO_CI_U32_sdwa_w32_gfx10 = 15163
    CEFBS_isWave64_isGFX10Plus_HasSDWA10, // V_SUBREV_CO_CI_U32_sdwa_w64_gfx10 = 15164
    CEFBS_isGFX9Only_HasDPP, // V_SUBREV_CO_U32_dpp_gfx9 = 15165
    CEFBS_isGFX9Only, // V_SUBREV_CO_U32_e32_gfx9 = 15166
    CEFBS_isGFX10Plus, // V_SUBREV_CO_U32_e64_gfx10 = 15167
    CEFBS_isGFX9Only, // V_SUBREV_CO_U32_e64_gfx9 = 15168
    CEFBS_isGFX9Only_HasSDWA9, // V_SUBREV_CO_U32_sdwa_gfx9 = 15169
    CEFBS_isGFX10Plus_HasDPP8, // V_SUBREV_F16_dpp8_gfx10 = 15170
    CEFBS_isGFX10Plus_HasDPP16, // V_SUBREV_F16_dpp_gfx10 = 15171
    CEFBS_HasDPP_Has16BitInsts, // V_SUBREV_F16_dpp_vi = 15172
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SUBREV_F16_e32_gfx10 = 15173
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUBREV_F16_e32_vi = 15174
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SUBREV_F16_e64_gfx10 = 15175
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUBREV_F16_e64_vi = 15176
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUBREV_F16_sdwa_gfx10 = 15177
    CEFBS_HasSDWA9, // V_SUBREV_F16_sdwa_gfx9 = 15178
    CEFBS_HasSDWA_Has16BitInsts, // V_SUBREV_F16_sdwa_vi = 15179
    CEFBS_isGFX10Plus_HasDPP8, // V_SUBREV_F32_dpp8_gfx10 = 15180
    CEFBS_isGFX10Plus_HasDPP16, // V_SUBREV_F32_dpp_gfx10 = 15181
    CEFBS_HasDPP, // V_SUBREV_F32_dpp_vi = 15182
    CEFBS_isGFX10Plus, // V_SUBREV_F32_e32_gfx10 = 15183
    CEFBS_isGFX6GFX7, // V_SUBREV_F32_e32_gfx6_gfx7 = 15184
    CEFBS_isGFX8GFX9, // V_SUBREV_F32_e32_vi = 15185
    CEFBS_isGFX10Plus, // V_SUBREV_F32_e64_gfx10 = 15186
    CEFBS_isGFX6GFX7, // V_SUBREV_F32_e64_gfx6_gfx7 = 15187
    CEFBS_isGFX8GFX9, // V_SUBREV_F32_e64_vi = 15188
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUBREV_F32_sdwa_gfx10 = 15189
    CEFBS_HasSDWA9, // V_SUBREV_F32_sdwa_gfx9 = 15190
    CEFBS_HasSDWA, // V_SUBREV_F32_sdwa_vi = 15191
    CEFBS_isGFX6GFX7, // V_SUBREV_I32_e32_gfx6_gfx7 = 15192
    CEFBS_isGFX6GFX7, // V_SUBREV_I32_e64_gfx6_gfx7 = 15193
    CEFBS_isGFX10Plus_HasDPP8, // V_SUBREV_NC_U32_dpp8_gfx10 = 15194
    CEFBS_isGFX10Plus_HasDPP16, // V_SUBREV_NC_U32_dpp_gfx10 = 15195
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_SUBREV_NC_U32_e32_gfx10 = 15196
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_SUBREV_NC_U32_e64_gfx10 = 15197
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUBREV_NC_U32_sdwa_gfx10 = 15198
    CEFBS_HasDPP_Has16BitInsts, // V_SUBREV_U16_dpp_vi = 15199
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUBREV_U16_e32_vi = 15200
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUBREV_U16_e64_vi = 15201
    CEFBS_HasSDWA9, // V_SUBREV_U16_sdwa_gfx9 = 15202
    CEFBS_HasSDWA_Has16BitInsts, // V_SUBREV_U16_sdwa_vi = 15203
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUBREV_U32_dpp_gfx9 = 15204
    CEFBS_isGFX8Only_HasDPP, // V_SUBREV_U32_dpp_vi = 15205
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUBREV_U32_e32_gfx9 = 15206
    CEFBS_isGFX8Only, // V_SUBREV_U32_e32_vi = 15207
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUBREV_U32_e64_gfx9 = 15208
    CEFBS_isGFX8Only, // V_SUBREV_U32_e64_vi = 15209
    CEFBS_isGFX9Only_HasSDWA9, // V_SUBREV_U32_sdwa_gfx9 = 15210
    CEFBS_isGFX8Only_HasSDWA, // V_SUBREV_U32_sdwa_vi = 15211
    CEFBS_isGFX10Plus_HasDPP8, // V_SUB_CO_CI_U32_dpp8_gfx10 = 15212
    CEFBS_isWave32_isGFX10Plus_HasDPP8, // V_SUB_CO_CI_U32_dpp8_w32_gfx10 = 15213
    CEFBS_isWave64_isGFX10Plus_HasDPP8, // V_SUB_CO_CI_U32_dpp8_w64_gfx10 = 15214
    CEFBS_isGFX10Plus_HasDPP16, // V_SUB_CO_CI_U32_dpp_gfx10 = 15215
    CEFBS_isWave32_isGFX10Plus_HasDPP16, // V_SUB_CO_CI_U32_dpp_w32_gfx10 = 15216
    CEFBS_isWave64_isGFX10Plus_HasDPP16, // V_SUB_CO_CI_U32_dpp_w64_gfx10 = 15217
    CEFBS_isGFX10Plus, // V_SUB_CO_CI_U32_e32_gfx10 = 15218
    CEFBS_isGFX10Plus, // V_SUB_CO_CI_U32_e64_gfx10 = 15219
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUB_CO_CI_U32_sdwa_gfx10 = 15220
    CEFBS_isWave32_isGFX10Plus_HasSDWA10, // V_SUB_CO_CI_U32_sdwa_w32_gfx10 = 15221
    CEFBS_isWave64_isGFX10Plus_HasSDWA10, // V_SUB_CO_CI_U32_sdwa_w64_gfx10 = 15222
    CEFBS_isGFX9Only_HasDPP, // V_SUB_CO_U32_dpp_gfx9 = 15223
    CEFBS_isGFX9Only, // V_SUB_CO_U32_e32_gfx9 = 15224
    CEFBS_isGFX10Plus, // V_SUB_CO_U32_e64_gfx10 = 15225
    CEFBS_isGFX9Only, // V_SUB_CO_U32_e64_gfx9 = 15226
    CEFBS_isGFX9Only_HasSDWA9, // V_SUB_CO_U32_sdwa_gfx9 = 15227
    CEFBS_isGFX10Plus_HasDPP8, // V_SUB_F16_dpp8_gfx10 = 15228
    CEFBS_isGFX10Plus_HasDPP16, // V_SUB_F16_dpp_gfx10 = 15229
    CEFBS_HasDPP_Has16BitInsts, // V_SUB_F16_dpp_vi = 15230
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SUB_F16_e32_gfx10 = 15231
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUB_F16_e32_vi = 15232
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SUB_F16_e64_gfx10 = 15233
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUB_F16_e64_vi = 15234
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUB_F16_sdwa_gfx10 = 15235
    CEFBS_HasSDWA9, // V_SUB_F16_sdwa_gfx9 = 15236
    CEFBS_HasSDWA_Has16BitInsts, // V_SUB_F16_sdwa_vi = 15237
    CEFBS_isGFX10Plus_HasDPP8, // V_SUB_F32_dpp8_gfx10 = 15238
    CEFBS_isGFX10Plus_HasDPP16, // V_SUB_F32_dpp_gfx10 = 15239
    CEFBS_HasDPP, // V_SUB_F32_dpp_vi = 15240
    CEFBS_isGFX10Plus, // V_SUB_F32_e32_gfx10 = 15241
    CEFBS_isGFX6GFX7, // V_SUB_F32_e32_gfx6_gfx7 = 15242
    CEFBS_isGFX8GFX9, // V_SUB_F32_e32_vi = 15243
    CEFBS_isGFX10Plus, // V_SUB_F32_e64_gfx10 = 15244
    CEFBS_isGFX6GFX7, // V_SUB_F32_e64_gfx6_gfx7 = 15245
    CEFBS_isGFX8GFX9, // V_SUB_F32_e64_vi = 15246
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUB_F32_sdwa_gfx10 = 15247
    CEFBS_HasSDWA9, // V_SUB_F32_sdwa_gfx9 = 15248
    CEFBS_HasSDWA, // V_SUB_F32_sdwa_vi = 15249
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_SUB_I16_vi = 15250
    CEFBS_isGFX6GFX7, // V_SUB_I32_e32_gfx6_gfx7 = 15251
    CEFBS_isGFX6GFX7, // V_SUB_I32_e64_gfx6_gfx7 = 15252
    CEFBS_isGFX9Only_isGFX9Plus, // V_SUB_I32_gfx9_gfx9 = 15253
    CEFBS_isGFX10Plus_isGFX9Plus, // V_SUB_NC_I16_gfx10 = 15254
    CEFBS_isGFX10Plus_isGFX9Plus, // V_SUB_NC_I32_gfx10 = 15255
    CEFBS_isGFX10Plus_Has16BitInsts, // V_SUB_NC_U16_gfx10 = 15256
    CEFBS_isGFX10Plus_HasDPP8, // V_SUB_NC_U32_dpp8_gfx10 = 15257
    CEFBS_isGFX10Plus_HasDPP16, // V_SUB_NC_U32_dpp_gfx10 = 15258
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_SUB_NC_U32_e32_gfx10 = 15259
    CEFBS_isGFX10Plus_HasAddNoCarryInsts, // V_SUB_NC_U32_e64_gfx10 = 15260
    CEFBS_isGFX10Plus_HasSDWA10, // V_SUB_NC_U32_sdwa_gfx10 = 15261
    CEFBS_HasDPP_Has16BitInsts, // V_SUB_U16_dpp_vi = 15262
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUB_U16_e32_vi = 15263
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_SUB_U16_e64_vi = 15264
    CEFBS_HasSDWA9, // V_SUB_U16_sdwa_gfx9 = 15265
    CEFBS_HasSDWA_Has16BitInsts, // V_SUB_U16_sdwa_vi = 15266
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUB_U32_dpp_gfx9 = 15267
    CEFBS_isGFX8Only_HasDPP, // V_SUB_U32_dpp_vi = 15268
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUB_U32_e32_gfx9 = 15269
    CEFBS_isGFX8Only, // V_SUB_U32_e32_vi = 15270
    CEFBS_isGFX9Only_HasAddNoCarryInsts, // V_SUB_U32_e64_gfx9 = 15271
    CEFBS_isGFX8Only, // V_SUB_U32_e64_vi = 15272
    CEFBS_isGFX9Only_HasSDWA9, // V_SUB_U32_sdwa_gfx9 = 15273
    CEFBS_isGFX8Only_HasSDWA, // V_SUB_U32_sdwa_vi = 15274
    CEFBS_isGFX10Plus, // V_SWAPREL_B32_gfx10 = 15275
    CEFBS_isGFX10Plus_isGFX9Plus, // V_SWAP_B32_gfx10 = 15276
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_SWAP_B32_vi = 15277
    CEFBS_isGFX10Plus, // V_TRIG_PREOP_F64_gfx10 = 15278
    CEFBS_isGFX6GFX7, // V_TRIG_PREOP_F64_gfx6_gfx7 = 15279
    CEFBS_isGFX8GFX9, // V_TRIG_PREOP_F64_vi = 15280
    CEFBS_isGFX10Plus_HasDPP8, // V_TRUNC_F16_dpp8_gfx10 = 15281
    CEFBS_isGFX10Plus_HasDPP16, // V_TRUNC_F16_dpp_gfx10 = 15282
    CEFBS_HasDPP_Has16BitInsts, // V_TRUNC_F16_dpp_vi = 15283
    CEFBS_isGFX10Plus_Has16BitInsts, // V_TRUNC_F16_e32_gfx10 = 15284
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_TRUNC_F16_e32_vi = 15285
    CEFBS_isGFX10Plus_Has16BitInsts, // V_TRUNC_F16_e64_gfx10 = 15286
    CEFBS_isGFX8GFX9_Has16BitInsts, // V_TRUNC_F16_e64_vi = 15287
    CEFBS_isGFX10Plus_HasSDWA10, // V_TRUNC_F16_sdwa_gfx10 = 15288
    CEFBS_HasSDWA9, // V_TRUNC_F16_sdwa_gfx9 = 15289
    CEFBS_HasSDWA_Has16BitInsts, // V_TRUNC_F16_sdwa_vi = 15290
    CEFBS_isGFX10Plus_HasDPP8, // V_TRUNC_F32_dpp8_gfx10 = 15291
    CEFBS_isGFX10Plus_HasDPP16, // V_TRUNC_F32_dpp_gfx10 = 15292
    CEFBS_HasDPP, // V_TRUNC_F32_dpp_vi = 15293
    CEFBS_isGFX10Plus, // V_TRUNC_F32_e32_gfx10 = 15294
    CEFBS_isGFX6GFX7, // V_TRUNC_F32_e32_gfx6_gfx7 = 15295
    CEFBS_isGFX8GFX9, // V_TRUNC_F32_e32_vi = 15296
    CEFBS_isGFX10Plus, // V_TRUNC_F32_e64_gfx10 = 15297
    CEFBS_isGFX6GFX7, // V_TRUNC_F32_e64_gfx6_gfx7 = 15298
    CEFBS_isGFX8GFX9, // V_TRUNC_F32_e64_vi = 15299
    CEFBS_isGFX10Plus_HasSDWA10, // V_TRUNC_F32_sdwa_gfx10 = 15300
    CEFBS_HasSDWA9, // V_TRUNC_F32_sdwa_gfx9 = 15301
    CEFBS_HasSDWA, // V_TRUNC_F32_sdwa_vi = 15302
    CEFBS_isGFX10Plus_isGFX7Plus, // V_TRUNC_F64_e32_gfx10 = 15303
    CEFBS_isGFX7Only_isGFX7Plus, // V_TRUNC_F64_e32_gfx7 = 15304
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_TRUNC_F64_e32_vi = 15305
    CEFBS_isGFX10Plus_isGFX7Plus, // V_TRUNC_F64_e64_gfx10 = 15306
    CEFBS_isGFX7Only_isGFX7Plus, // V_TRUNC_F64_e64_gfx7 = 15307
    CEFBS_isGFX8GFX9_isGFX7Plus, // V_TRUNC_F64_e64_vi = 15308
    CEFBS_isGFX10Plus, // V_WRITELANE_B32_gfx10 = 15309
    CEFBS_isGFX6GFX7, // V_WRITELANE_B32_gfx6_gfx7 = 15310
    CEFBS_isGFX8GFX9, // V_WRITELANE_B32_vi = 15311
    CEFBS_isGFX10Plus_isGFX9Plus, // V_XAD_U32_gfx10 = 15312
    CEFBS_isGFX8GFX9_isGFX9Plus, // V_XAD_U32_vi = 15313
    CEFBS_isGFX10Plus_HasDPP8, // V_XNOR_B32_dpp8_gfx10 = 15314
    CEFBS_isGFX10Plus_HasDPP16, // V_XNOR_B32_dpp_gfx10 = 15315
    CEFBS_HasDPP_HasDLInsts, // V_XNOR_B32_dpp_vi = 15316
    CEFBS_isGFX10Plus_HasDLInsts, // V_XNOR_B32_e32_gfx10 = 15317
    CEFBS_isGFX8GFX9_HasDLInsts, // V_XNOR_B32_e32_vi = 15318
    CEFBS_isGFX10Plus_HasDLInsts, // V_XNOR_B32_e64_gfx10 = 15319
    CEFBS_isGFX8GFX9_HasDLInsts, // V_XNOR_B32_e64_vi = 15320
    CEFBS_isGFX10Plus_HasSDWA10, // V_XNOR_B32_sdwa_gfx10 = 15321
    CEFBS_HasSDWA9_HasDLInsts, // V_XNOR_B32_sdwa_gfx9 = 15322
    CEFBS_HasSDWA_HasDLInsts, // V_XNOR_B32_sdwa_vi = 15323
    CEFBS_isGFX10Plus, // V_XOR3_B32_gfx10 = 15324
    CEFBS_isGFX10Plus_HasDPP8, // V_XOR_B32_dpp8_gfx10 = 15325
    CEFBS_isGFX10Plus_HasDPP16, // V_XOR_B32_dpp_gfx10 = 15326
    CEFBS_HasDPP, // V_XOR_B32_dpp_vi = 15327
    CEFBS_isGFX10Plus, // V_XOR_B32_e32_gfx10 = 15328
    CEFBS_isGFX6GFX7, // V_XOR_B32_e32_gfx6_gfx7 = 15329
    CEFBS_isGFX8GFX9, // V_XOR_B32_e32_vi = 15330
    CEFBS_isGFX10Plus, // V_XOR_B32_e64_gfx10 = 15331
    CEFBS_isGFX6GFX7, // V_XOR_B32_e64_gfx6_gfx7 = 15332
    CEFBS_isGFX8GFX9, // V_XOR_B32_e64_vi = 15333
    CEFBS_isGFX10Plus_HasSDWA10, // V_XOR_B32_sdwa_gfx10 = 15334
    CEFBS_HasSDWA9, // V_XOR_B32_sdwa_gfx9 = 15335
    CEFBS_HasSDWA, // V_XOR_B32_sdwa_vi = 15336
  };

  assert(Inst.getOpcode() < 15337);
  const FeatureBitset &RequiredFeatures = FeatureBitsets[RequiredFeaturesRefs[Inst.getOpcode()]];
  FeatureBitset MissingFeatures =
      (AvailableFeatures & RequiredFeatures) ^
      RequiredFeatures;
  if (MissingFeatures.any()) {
    std::ostringstream Msg;
    Msg << "Attempting to emit " << MCII.getName(Inst.getOpcode()).str()
        << " instruction but the ";
    for (unsigned i = 0, e = MissingFeatures.size(); i != e; ++i)
      if (MissingFeatures.test(i))
        Msg << SubtargetFeatureNames[i] << " ";
    Msg << "predicate(s) are not met";
    report_fatal_error(Msg.str());
  }
#else
// Silence unused variable warning on targets that don't use MCII for other purposes (e.g. BPF).
(void)MCII;
#endif // NDEBUG
}
#endif
