/*
Copyright 1995, 2004, 2005, 2006, 2007, 2008, 2009 Eric Smith <eric@brouhaha.com>
All rights reserved.
$Id: iasmy.y,v 1.1 2009/05/24 18:52:48 eric Exp eric $
*/

%name-prefix="iasm_"

%{
#include <stdbool.h>
#include <stdint.h>
#include <stdio.h>

#include "asm_types.h"
#include "symtab.h"
#include "asm.h"

void iasm_error (char *s);
%}

%union {
  uword_t integer;
  udword_t udword;
  char *string;
}

%token <integer> INTEGER
%token <string> IDENT
%token <string> STRING

%token DOT_ASECT
%token DOT_ASCII
%token DOT_ASM
%token DOT_BSECT
%token DOT_END
%token DOT_FORM
%token DOT_LIST
%token DOT_PAGE
%token DOT_TITLE
%token DOT_WORD

%token ADD
%token AISZ
%token AND
%token BOC
%token CAI
%token DSZ
%token HALT
%token ISZ
%token LD
%token LI
%token JMP
%token JSR
%token JSRI
%token OR
%token PFLG
%token PULL
%token PULLF
%token PUSH
%token PUSHF
%token RADD
%token RAND
%token RCPY
%token RIN
%token ROUT
%token ROL
%token ROR
%token RTI
%token RTS
%token RXCH
%token RXOR
%token SFLG
%token SHL
%token SHR
%token SKAZ
%token SKG
%token SKNE
%token ST
%token SUB
%token XCHRS

%token CLRBIT
%token CLRST
%token CMPBIT
%token DADD
%token DIV
%token DSUB
%token ISCAN
%token JINT
%token JMPP
%token JSRP
%token LDB
%token MPY
%token SETBIT
%token SETST
%token SKBIT
%token SKSTF
%token STB

%type <string> ident

%type <integer> expr

%left '+' '-' '*' '/' '&' '!' '<' '>' NEG

%type <integer> ac
%type <integer> ac01
%type <integer> ac23
%type <integer> bit
%type <integer> nib
%type <integer> flag
%type <integer> count
%type <integer> sb
%type <integer> ub
%type <integer> rela
%type <integer> ea
%type <integer> ea_lit
%type <udword> ea_double

%type <integer> field_list
%type <integer> field

%%

line		:	pseudo_op
		|	pseudo_op_label
		|	label pseudo_op_label
		|	label
		|	label instruction
		|	instruction
		|
		|	error
		;

/*
 * Unfortunately the National Semiconductor assembler does allow the use
 * of mnemonics as labels.  We special-case the five that are used in
 * FIG-Forth.
 */
ident		: IDENT { $$ = $1; }
		| AND { $$ = "and"; }
		| OR { $$ = "or"; }
		| PUSH { $$ = "push"; }
		| PULL { $$ = "pull"; }
		| SUB { $$ = "sub"; }
		;

label		: ident ':'	{ do_label ($1); }
		;

/*
   Had to omit parenthesized subexpressions:
		| '(' expr ')'      { $$ = $2; }
   from factor due to conflict with indexed addressing

   Note also that the National Semiconductor assembler does NOT have
   operator precedence.  It evaluates strictly left-to-right.
*/

expr		: '.' { $$ = pc; }
		| INTEGER { $$ = $1; }
		| STRING { $$ = ($1 [0] << 8) + ($1 [1] ? $1 [1] : 0x20); }
		| ident { if (! lookup_symbol (symtab, $1, &$$, get_lineno ()))
			    {
			      if (pass == 2)
				error ("undefined symbol '%s'\n", $1);
			      $$ = 0;
			    }
			}
		| expr '+' expr { $$ = $1 + $3; }
		| expr '-' expr { $$ = $1 - $3; }
		| expr '*' expr { $$ = $1 * $3; }
		| expr '/' expr { $$ = $1 / $3; }
		| expr '&' expr { $$ = $1 & $3; }
		| expr '!' expr { $$ = $1 | $3; }
		| expr '<' expr { $$ = $1 < $3; }
		| expr '>' expr { $$ = $1 > $3; }
		| '-' expr %prec NEG { $$ = - $2; }
		| '%' expr %prec NEG { $$ = ~ $2; }
		;

pseudo_op	: ps_ascii
		| ps_asect
		| ps_asm
		| ps_bsect
		| ps_equate
		| ps_form
		| ps_list
		| ps_org
		| ps_page
		| ps_title
		;

pseudo_op_label	: ps_end
		| ps_word
		;

ps_ascii	: DOT_ASCII STRING  { emit_string ($2); } ;

ps_asect	: DOT_ASECT { set_section (ASECT); show_value (pc); } ;

ps_asm		: DOT_ASM ident ;

ps_bsect	: DOT_BSECT { set_section (BSECT); show_value (pc); } ;

ps_end		: DOT_END expr ;

ps_form		: DOT_FORM ident { create_form ($2); } ',' form_decl_list ;

form_decl_list	: form_decl_field
		| form_decl_list ',' form_decl_field
		;

form_decl_field	: expr            { add_form_field ($1, false, 0); }
		| expr '(' bit')' { add_form_field ($1, true, $3); }
		;

ps_list		: DOT_LIST ident '=' expr ;

ps_page		: DOT_PAGE
		| DOT_PAGE STRING ;

ps_title	: DOT_TITLE ident ',' STRING ;

ps_equate	: ident '=' expr { define_symbol ($1, $3); show_value ($3); } ;

ps_org		: '.' '=' expr { pc = $3; show_value ($3); } ;

ps_word		: DOT_WORD word_lit_list ;

word_lit_list	: word_lit
		| word_lit_list ',' word_lit
		;

word_lit	: expr { emit ($1); } ;

std_instruction	: form_subst
		| add_inst
	        | aisz_inst
		| and_inst
		| boc_inst
	        | cai_inst
		| dsz_inst
		| halt_inst
		| isz_inst
		| jmp_inst
		| jmp_ind_inst
		| jsr_inst
		| jsr_ind_inst
		| jsri_inst
		| ld_inst
		| ld_ind_inst
		| li_inst
		| or_inst
		| pflg_inst
		| pull_inst
		| pullf_inst
		| push_inst
		| pushf_inst
		| radd_inst
		| rand_inst
		| rcpy_inst
		| rin_inst
		| rol_inst
		| ror_inst
		| rout_inst
		| rxch_inst
		| rti_inst
		| rts_inst
		| rxor_inst
		| sflg_inst
		| shl_inst
		| shr_inst
		| skaz_inst
		| skg_inst
		| skne_inst
		| st_inst
		| st_ind_inst
		| sub_inst
		| xchrs_inst

eis_instruction	: clrbit_inst
		| clrst_inst
		| cmpbit_inst
		| dadd_inst
		| div_inst
		| dsub_inst
		| iscan_inst
		| jint_inst
		| jmpp_inst
		| jsrp_inst
		| ldb_inst
		| mpy_inst
		| setbit_inst
		| setst_inst
		| skbit_inst
		| skstf_inst
		| stb_inst
		;

instruction	: std_instruction
		| eis_instruction
		;

/*
 * IMP-16 instructions not found in PACE:
 *       jsri
 *       rin
 *       rout
 *       sub
 *
 * PACE instructions not found in IMP-16:
 *
 *       cfr
 *       crf
 *       deca
 *       lsex
 *       radc
 *       subb
 */

form_subst	: ident { current_form = find_form ($1);
		          if (current_form)
			    current_form->current_field = current_form->first_field;
                          else
		            error ("undefined form '%s'\n", $1);
                        }
		  field_list { if (current_form)
                                 emit (current_form->constant_value + $3);
                               else
                                 emit (0);
                             } ;

field_list	: field                { $$ = $1; }
		| field_list ',' field { $$ = $1 + $3; }
		;

field		: expr { $$ = field_value ($1); } ;

halt_inst	: HALT              { emit (0x0000); } ;
pushf_inst	: PUSHF             { emit (0x0080); } ;
rti_inst	: RTI count         { emit (0x0100 + $2); } ;
rts_inst	: RTS count         { emit (0x0200 + $2); } ;
pullf_inst	: PULLF             { emit (0x0280); } ;
jsrp_inst       : JSRP count        { emit (0x0300 + $2); } ;
jsri_inst	: JSRI expr         { emit (0x0380 + (u_range ($2, 0xff80, 0xffff) & 0x7f)); } ;
rin_inst	: RIN count         { emit (0x0400 + $2); } ;
mpy_inst	: MPY ea_double     { emit (0x0480 + $2.word1); emit ($2.word2); } ;
div_inst	: DIV ea_double     { emit (0x0490 + $2.word1); emit ($2.word2); } ;
dadd_inst	: DADD ea_double    { emit (0x04a0 + $2.word1); emit ($2.word2); } ;
dsub_inst	: DSUB ea_double    { emit (0x04b0 + $2.word1); emit ($2.word2); } ;
ldb_inst	: LDB ea_double     { emit (0x04c0 + $2.word1); emit ($2.word2); } ;
stb_inst	: STB ea_double     { emit (0x04d0 + $2.word1); emit ($2.word2); } ;
jmpp_inst	: JMPP nib          { emit (0x0500 + $2); } ;
iscan_inst	: ISCAN             { emit (0x0510); } ;
jint_inst	: JINT nib          { emit (0x0520 + $2); } ;
rout_inst	: ROUT count        { emit (0x0600 + $2); } ;
setst_inst	: SETST nib         { emit (0x0700 + $2); } ;
clrst_inst	: CLRST nib         { emit (0x0710 + $2); } ;
setbit_inst	: SETBIT nib        { emit (0x0720 + $2); } ;
clrbit_inst	: CLRBIT nib        { emit (0x0730 + $2); } ;
skstf_inst	: SKSTF nib         { emit (0x0740 + $2); } ;
skbit_inst	: SKBIT nib         { emit (0x0750 + $2); } ;
cmpbit_inst	: CMPBIT nib        { emit (0x0760 + $2); } ;
sflg_inst	: SFLG flag         { emit (0x0800 + ($2 << 8)); } ;
pflg_inst	: PFLG flag         { emit (0x0880 + ($2 << 8)); } ;
boc_inst	: BOC nib ',' rela  { emit (0x1000 + ($2 << 8) + $4); } ;
jmp_inst	: JMP ea_lit        { emit (0x2000 + $2); } ;
jmp_ind_inst	: JMP '@' ea        { emit (0x2400 + $3); } ;
jsr_inst	: JSR ea_lit        { emit (0x2800 + $2); } ;
jsr_ind_inst	: JSR '@' ea        { emit (0x2c00 + $3); } ;
radd_inst	: RADD ac ',' ac    { emit (0x3000 + ($2 << 10) + ($4 << 8)); } ;
rxch_inst	: RXCH ac ',' ac    { emit (0x3080 + ($2 << 10) + ($4 << 8)); } ;
rcpy_inst	: RCPY ac ',' ac    { emit (0x3081 + ($2 << 10) + ($4 << 8)); } ;
rxor_inst	: RXOR ac ',' ac    { emit (0x3082 + ($2 << 10) + ($4 << 8)); } ;
rand_inst	: RAND ac ',' ac    { emit (0x3083 + ($2 << 10) + ($4 << 8)); } ;
push_inst	: PUSH ac           { emit (0x4000 + ($2 << 8)); } ;
pull_inst	: PULL ac           { emit (0x4400 + ($2 << 8)); } ;
aisz_inst	: AISZ ac ',' sb    { emit (0x4800 + ($2 << 8) + $4); } ;
li_inst		: LI   ac ',' sb    { emit (0x4c00 + ($2 << 8) + $4); } ;
cai_inst	: CAI  ac ',' sb    { emit (0x5000 + ($2 << 8) + $4); } ;
xchrs_inst	: XCHRS ac          { emit (0x5400 + ($2 << 8)); } ;
rol_inst	: ROL ac ',' ub     { emit (0x5800 + ($2 << 8) + $4); } ;
ror_inst	: ROR ac ',' ub     { emit (0x5800 + ($2 << 8) + ((-$4) & 0xff)); } ;
shl_inst	: SHL ac ',' ub     { emit (0x5c00 + ($2 << 8) + $4); } ;
shr_inst	: SHR ac ',' ub     { emit (0x5c00 + ($2 << 8) + ((-$4) & 0xff)); } ;
and_inst	: AND ac01 ',' ea   { emit (0x6000 + ($2 << 10) + $4); } ;
or_inst		: OR ac01 ',' ea    { emit (0x6800 + ($2 << 10) + $4); } ;
skaz_inst	: SKAZ ac01 ',' ea  { emit (0x7000 + $4); } ;
isz_inst	: ISZ ea            { emit (0x7800 + $2); } ;
dsz_inst	: DSZ ea            { emit (0x7c00 + $2); } ;
ld_inst		: LD ac ',' ea      { emit (0x8000 + ($2 << 10) + $4); } ;
ld_ind_inst	: LD ac ',' '@' ea  { emit (0x9000 + ($2 << 10) + $5); } ;
st_inst		: ST ac ',' ea      { emit (0xa000 + ($2 << 10) + $4); } ;
st_ind_inst	: ST ac ',' '@' ea  { emit (0xb000 + ($2 << 10) + $5); } ;
add_inst	: ADD ac ',' ea     { emit (0xc000 + ($2 << 10) + $4); } ;
sub_inst	: SUB ac ',' ea     { emit (0xd000 + ($2 << 10) + $4); } ;
skg_inst	: SKG ac ',' ea     { emit (0xe000 + ($2 << 10) + $4); } ;
skne_inst	: SKNE ac ',' ea    { emit (0xf000 + ($2 << 10) + $4); } ;

ac		: expr { $$ = u_range ($1, 0, 3); } ;
ac01		: expr { $$ = u_range ($1, 0, 1); } ;
ac23		: expr { $$ = u_range ($1, 2, 3); } ;
bit		: expr { $$ = u_range ($1, 0, 1); } ;
nib		: expr { $$ = u_range ($1, 0, 15); } ;
flag		: expr { $$ = u_range ($1, 0, 7); } ;
count		: expr { $$ = u_range ($1, 0, 127); } ;
ub		: expr { $$ = u_range ($1, 0, 255); } ;
sb		: expr { $$ = (uword_t) (s_range ((sword_t) $1, -128, 127) & 0xff); } ;

rela		: expr { $$ = ($1 - (pc + 1)) & 0xff; } ;

ea		: expr { if ($1 < 256)
		           $$ = $1;
			 else
			   $$ = (1 << 8) + (s_range ($1 - (pc + 1), -128, 127) & 0xff); }
		| '(' ac23 ')' { $$ = $2 << 8; }
		| sb '(' ac23 ')' { $$ = ($3 << 8) + $1; }
		;

ea_double	: expr { $$.word1 = 0; $$.word2 = $1; }
		| '(' ac23 ')' { $$.word1 = $2 << 8; $$.word2 = 0; }
		| expr '(' ac23 ')' { $$.word1 = $3 << 8; $$.word2 = $1; }
		;

/*
 * Effective address for JMP and JSR direct may be out of range.  Instead of
 * flagging it as an error, convert to indirect (add 0x8000 to opcode) and use
 * literal pool in BSECT.
 */
ea_lit		: expr { if ($1 < 256)
		           $$ = $1;
			 else if (in_s_range($1 - (pc + 1), -128, 127))
			   $$ = (1 << 8) + (($1 - (pc + 1)) & 0xff);
			 else
			   $$ = 0x8000 + literal_pool_addr ($1);
		       }
		| '(' ac23 ')' { $$ = $2 << 8; }
		| sb '(' ac23 ')' { $$ = ($3 << 8) + $1; }
		;

%%

void iasm_error (char *s)
{
  error ("%s\n", s);
}

void parse (void)
{
  iasm_parse ();
}
