Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Mar 15 22:34:23 2019
| Host             : DESKTOP-OV0R6TO running 64-bit major release  (build 9200)
| Command          : report_power -file chronopixel_power_routed.rpt -pb chronopixel_power_summary_routed.pb -rpx chronopixel_power_routed.rpx
| Design           : chronopixel
| Device           : xc7a50tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.249        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.173        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     3086 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1118 |     32600 |            3.43 |
|   LUT as Distributed RAM |    <0.001 |       32 |      9600 |            0.33 |
|   Register               |    <0.001 |     1427 |     65200 |            2.19 |
|   CARRY4                 |    <0.001 |       60 |      8150 |            0.74 |
|   F7/F8 Muxes            |    <0.001 |        8 |     32600 |            0.02 |
|   LUT as Shift Register  |    <0.001 |       39 |      9600 |            0.41 |
|   Others                 |     0.000 |       91 |       --- |             --- |
| Signals                  |     0.002 |     2204 |       --- |             --- |
| Block RAM                |    <0.001 |      8.5 |        75 |           11.33 |
| MMCM                     |     0.103 |        1 |         5 |           20.00 |
| I/O                      |     0.063 |      107 |       250 |           42.80 |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.249 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.009 |      0.010 |
| Vccaux    |       1.800 |     0.073 |       0.060 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.033 |       0.032 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------------------+-----------------+
| Clock       | Domain                  | Constraint (ns) |
+-------------+-------------------------+-----------------+
| clk_div64   | clk_div64               |           320.0 |
| clk_div8    | clk_div8                |            40.0 |
| devclk      | sys_clk_p               |             5.0 |
| mmcm0_clk0  | okHost_inst/mmcm0_clk0  |            20.8 |
| mmcm0_clkfb | okHost_inst/mmcm0_clkfb |            20.8 |
| okHostClk   | hi_in[0]                |            20.8 |
+-------------+-------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| chronopixel          |     0.173 |
|   ddr3_ck_OBUFDS_0   |     0.002 |
|   ddr3_dqs_IOBUFDS_0 |     0.002 |
|   ddr3_dqs_IOBUFDS_1 |     0.002 |
|   okHost_inst        |     0.114 |
|     core0            |     0.005 |
|       core0          |     0.005 |
+----------------------+-----------+


