---
layout: project
type: project
image: img/IMG_2467.jpg
title: "Implementing an ALU on a FPGA Board"
date: 2023-10-30
published: true
labels:
  - FPGA
  - Computer Engineering
  - Vivado
  - Teamwork

summary: "I worked alongside 2 other Computer Engineering students to design, implement, and test an Arithmetic Logic Unit (ALU) circuit on a Digilent Basys3 FPGA Development Board using Vivado and System Verilog"
---



You can learn more at the [FPGA lab Report](https://www.eng.hawaii.edu/students/current-students/student-programs/esa/bytes-and-bites/).
