This is for Digital Logic Lab 3, creating a alarm clock in vhdl and using a set of inputs, states and a clock to tell time, set a time and then set an alarm time to simulate a real alarm clock.
