// Seed: 4113151179
module module_0 (
    input  tri1  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wire  id_3
);
  parameter id_5 = -1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_17 = 32'd61
) (
    output supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    input wor id_15
    , id_22,
    input uwire id_16,
    output wor _id_17,
    output wor id_18,
    output tri1 id_19,
    input tri1 id_20
);
  wire id_23;
  logic [id_17 : -1] id_24;
  logic [-1 : 1] id_25;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_13
  );
  assign id_1 = (1) ? -1 & id_3 : -1;
  assign id_1 = id_10;
endmodule
