<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (0)
 -->
<!-- Title: inheritance22566cccd9 Pages: 1 -->
<svg width="576pt" height="12pt"
 viewBox="0.00 0.00 576.00 11.76" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(.4357 .4357) rotate(0) translate(4 23)">
<title>inheritance22566cccd9</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-23 1318,-23 1318,4 -4,4"/>
<!-- pyVHDLModel.VHDLModel.InterfaceItem -->
<g id="node1" class="node">
<title>pyVHDLModel.VHDLModel.InterfaceItem</title>
<g id="a_node1"><a xlink:href="../pyVHDLModel/pyVHDLModel.VHDLModel.html#pyVHDLModel.VHDLModel.InterfaceItem" xlink:title="pyVHDLModel.VHDLModel.InterfaceItem" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="579,-19 300,-19 300,0 579,0 579,-19"/>
<text text-anchor="middle" x="439.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.InterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.PortInterfaceItem -->
<g id="node3" class="node">
<title>pyVHDLModel.VHDLModel.PortInterfaceItem</title>
<g id="a_node3"><a xlink:href="../pyVHDLModel/pyVHDLModel.VHDLModel.html#pyVHDLModel.VHDLModel.PortInterfaceItem" xlink:title="pyVHDLModel.VHDLModel.PortInterfaceItem" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="924,-19 615,-19 615,0 924,0 924,-19"/>
<text text-anchor="middle" x="769.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.PortInterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.InterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem -->
<g id="edge2" class="edge">
<title>pyVHDLModel.VHDLModel.InterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M579.4497,-9.5C589.3975,-9.5 599.4697,-9.5 609.5171,-9.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="609.7682,-11.2501 614.7682,-9.5 609.7682,-7.7501 609.7682,-11.2501"/>
</g>
<!-- pyVHDLModel.VHDLModel.ModelEntity -->
<g id="node2" class="node">
<title>pyVHDLModel.VHDLModel.ModelEntity</title>
<g id="a_node2"><a xlink:href="../pyVHDLModel/pyVHDLModel.VHDLModel.html#pyVHDLModel.VHDLModel.ModelEntity" xlink:title="``ModelEntity`` is a base class for all classes in the VHDL language model," target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="264,-19 0,-19 0,0 264,0 264,-19"/>
<text text-anchor="middle" x="132" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.ModelEntity&#45;&gt;pyVHDLModel.VHDLModel.InterfaceItem -->
<g id="edge1" class="edge">
<title>pyVHDLModel.VHDLModel.ModelEntity&#45;&gt;pyVHDLModel.VHDLModel.InterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M264.1922,-9.5C274.1727,-9.5 284.2767,-9.5 294.3317,-9.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="294.5844,-11.2501 299.5844,-9.5 294.5843,-7.7501 294.5844,-11.2501"/>
</g>
<!-- pyVHDLModel.VHDLModel.PortSignalInterfaceItem -->
<g id="node4" class="node">
<title>pyVHDLModel.VHDLModel.PortSignalInterfaceItem</title>
<g id="a_node4"><a xlink:href="../pyVHDLModel/pyVHDLModel.VHDLModel.html#pyVHDLModel.VHDLModel.PortSignalInterfaceItem" xlink:title="pyVHDLModel.VHDLModel.PortSignalInterfaceItem" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1314,-19 960,-19 960,0 1314,0 1314,-19"/>
<text text-anchor="middle" x="1137" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.PortSignalInterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.PortInterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem -->
<g id="edge3" class="edge">
<title>pyVHDLModel.VHDLModel.PortInterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M924.0218,-9.5C934.2276,-9.5 944.5569,-9.5 954.8792,-9.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="954.9455,-11.2501 959.9455,-9.5 954.9454,-7.7501 954.9455,-11.2501"/>
</g>
</g>
</svg>
