Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkEnvironment/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav --prj D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.sim/sim_1/behav/test.prj xil_defaultlib.test xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extended
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_3choices_32bits
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_2choices_5bits
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_2choices_32bits
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-1195] overwriting previous definition of module ControlUnit [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
INFO: [VRFC 10-311] analyzing module DataSelect_2choices_5bits
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect_2choices_5bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
INFO: [VRFC 10-311] analyzing module DataSelect_2choices_32bits
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect_2choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
INFO: [VRFC 10-311] analyzing module DataSelect_3choices_32bits
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect_3choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
INFO: [VRFC 10-311] analyzing module Extended
WARNING: [VRFC 10-1195] overwriting previous definition of module Extended [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-311] analyzing module PCAddIm
INFO: [VRFC 10-311] analyzing module PCAddj
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module RMWM
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-165] Analyzing Verilog file "D:/WorkEnvironment/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.PCAddj
Compiling module xil_defaultlib.PCAddIm
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extended
Compiling module xil_defaultlib.DataSelect_2choices_5bits
Compiling module xil_defaultlib.DataSelect_2choices_32bits
Compiling module xil_defaultlib.DataSelect_3choices_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RMWM
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
