read_verilog ../top_invert.v
synth -top top
extract_fa -fa -v
select -assert-count 1 t:$fa
