{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682441964322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682441964322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:59:24 2023 " "Processing started: Tue Apr 25 13:59:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682441964322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682441964322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DifferentialEquation -c DifferentialEquation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DifferentialEquation -c DifferentialEquation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682441964322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682441964622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_matricial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador_matricial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador_Matricial-arq " "Found design unit 1: Multiplicador_Matricial-arq" {  } { { "Multiplicador_Matricial.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_Matricial " "Found entity 1: Multiplicador_Matricial" {  } { { "Multiplicador_Matricial.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682441965020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_n-arq " "Found design unit 1: somador_n-arq" {  } { { "somador_n.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/somador_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965022 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_n " "Found entity 1: somador_n" {  } { { "somador_n.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/somador_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682441965022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpp-arq " "Found design unit 1: gpp-arq" {  } { { "gpp.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/gpp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965026 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpp " "Found entity 1: gpp" {  } { { "gpp.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/gpp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682441965026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-arq " "Found design unit 1: FA-arq" {  } { { "FA.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/FA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965027 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682441965027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differentialequation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file differentialequation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DifferentialEquation-arq " "Found design unit 1: DifferentialEquation-arq" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965031 ""} { "Info" "ISGN_ENTITY_NAME" "1 DifferentialEquation " "Found entity 1: DifferentialEquation" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682441965031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682441965031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DifferentialEquation " "Elaborating entity \"DifferentialEquation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682441965059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part2 DifferentialEquation.vhd(25) " "Verilog HDL or VHDL warning at DifferentialEquation.vhd(25): object \"part2\" assigned a value but never read" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682441965060 "|DifferentialEquation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_somador1 DifferentialEquation.vhd(29) " "Verilog HDL or VHDL warning at DifferentialEquation.vhd(29): object \"cout_somador1\" assigned a value but never read" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682441965062 "|DifferentialEquation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a DifferentialEquation.vhd(89) " "VHDL Process Statement warning at DifferentialEquation.vhd(89): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682441965064 "|DifferentialEquation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_n somador_n:somador1 " "Elaborating entity \"somador_n\" for hierarchy \"somador_n:somador1\"" {  } { { "DifferentialEquation.vhd" "somador1" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA somador_n:somador1\|FA:\\g1:0:soman " "Elaborating entity \"FA\" for hierarchy \"somador_n:somador1\|FA:\\g1:0:soman\"" {  } { { "somador_n.vhd" "\\g1:0:soman" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/somador_n.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_Matricial Multiplicador_Matricial:multiplicador1 " "Elaborating entity \"Multiplicador_Matricial\" for hierarchy \"Multiplicador_Matricial:multiplicador1\"" {  } { { "DifferentialEquation.vhd" "multiplicador1" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_somador1 Multiplicador_Matricial.vhd(19) " "Verilog HDL or VHDL warning at Multiplicador_Matricial.vhd(19): object \"cout_somador1\" assigned a value but never read" {  } { { "Multiplicador_Matricial.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682441965100 "|Multiplicador_Matricial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_somador2 Multiplicador_Matricial.vhd(20) " "Verilog HDL or VHDL warning at Multiplicador_Matricial.vhd(20): object \"cout_somador2\" assigned a value but never read" {  } { { "Multiplicador_Matricial.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682441965100 "|Multiplicador_Matricial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_somador3 Multiplicador_Matricial.vhd(21) " "Verilog HDL or VHDL warning at Multiplicador_Matricial.vhd(21): object \"cout_somador3\" assigned a value but never read" {  } { { "Multiplicador_Matricial.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682441965100 "|Multiplicador_Matricial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpp Multiplicador_Matricial:multiplicador1\|gpp:gpp1 " "Elaborating entity \"gpp\" for hierarchy \"Multiplicador_Matricial:multiplicador1\|gpp:gpp1\"" {  } { { "Multiplicador_Matricial.vhd" "gpp1" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_n Multiplicador_Matricial:multiplicador1\|somador_n:somador1_n14 " "Elaborating entity \"somador_n\" for hierarchy \"Multiplicador_Matricial:multiplicador1\|somador_n:somador1_n14\"" {  } { { "Multiplicador_Matricial.vhd" "somador1_n14" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_n Multiplicador_Matricial:multiplicador1\|somador_n:somador2_n12 " "Elaborating entity \"somador_n\" for hierarchy \"Multiplicador_Matricial:multiplicador1\|somador_n:somador2_n12\"" {  } { { "Multiplicador_Matricial.vhd" "somador2_n12" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_n Multiplicador_Matricial:multiplicador1\|somador_n:somador3_n10 " "Elaborating entity \"somador_n\" for hierarchy \"Multiplicador_Matricial:multiplicador1\|somador_n:somador3_n10\"" {  } { { "Multiplicador_Matricial.vhd" "somador3_n10" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/Multiplicador_Matricial.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682441965140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682441967009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[0\] " "No output dependent on input pin \"u\[0\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[1\] " "No output dependent on input pin \"u\[1\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[2\] " "No output dependent on input pin \"u\[2\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[3\] " "No output dependent on input pin \"u\[3\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[4\] " "No output dependent on input pin \"u\[4\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[5\] " "No output dependent on input pin \"u\[5\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[6\] " "No output dependent on input pin \"u\[6\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[7\] " "No output dependent on input pin \"u\[7\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[8\] " "No output dependent on input pin \"u\[8\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[9\] " "No output dependent on input pin \"u\[9\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[10\] " "No output dependent on input pin \"u\[10\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[11\] " "No output dependent on input pin \"u\[11\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[12\] " "No output dependent on input pin \"u\[12\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[13\] " "No output dependent on input pin \"u\[13\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[14\] " "No output dependent on input pin \"u\[14\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[15\] " "No output dependent on input pin \"u\[15\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|u[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "No output dependent on input pin \"y\[0\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "No output dependent on input pin \"y\[1\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "No output dependent on input pin \"y\[2\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "No output dependent on input pin \"y\[3\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[4\] " "No output dependent on input pin \"y\[4\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "No output dependent on input pin \"y\[5\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "No output dependent on input pin \"y\[6\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "No output dependent on input pin \"y\[7\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[8\] " "No output dependent on input pin \"y\[8\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[9\] " "No output dependent on input pin \"y\[9\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[10\] " "No output dependent on input pin \"y\[10\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[11\] " "No output dependent on input pin \"y\[11\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[12\] " "No output dependent on input pin \"y\[12\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[13\] " "No output dependent on input pin \"y\[13\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[14\] " "No output dependent on input pin \"y\[14\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[15\] " "No output dependent on input pin \"y\[15\]\"" {  } { { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682441967078 "|DifferentialEquation|y[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682441967078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682441967080 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682441967080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682441967080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682441967080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682441967105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:59:27 2023 " "Processing ended: Tue Apr 25 13:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682441967105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682441967105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682441967105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682441967105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682441968105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682441968110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:59:27 2023 " "Processing started: Tue Apr 25 13:59:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682441968110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682441968110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682441968110 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682441968190 ""}
{ "Info" "0" "" "Project  = DifferentialEquation" {  } {  } 0 0 "Project  = DifferentialEquation" 0 0 "Fitter" 0 0 1682441968192 ""}
{ "Info" "0" "" "Revision = DifferentialEquation" {  } {  } 0 0 "Revision = DifferentialEquation" 0 0 "Fitter" 0 0 1682441968192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1682441968263 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DifferentialEquation EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DifferentialEquation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682441968271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682441968290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682441968290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682441968341 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682441968345 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682441968823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682441968823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682441968823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682441968823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682441968823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682441968823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682441968823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "145 145 " "No exact pin location assignment(s) for 145 pins of 145 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[8\] " "Pin x\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[9\] " "Pin x\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[10\] " "Pin x\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[11\] " "Pin x\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[12\] " "Pin x\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[13\] " "Pin x\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[14\] " "Pin x\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[15\] " "Pin x\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[0\] " "Pin u\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[1\] " "Pin u\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[2\] " "Pin u\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[3\] " "Pin u\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[4\] " "Pin u\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[5\] " "Pin u\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[6\] " "Pin u\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[7\] " "Pin u\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[8\] " "Pin u\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[9\] " "Pin u\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[10\] " "Pin u\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[11\] " "Pin u\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[12\] " "Pin u\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[13\] " "Pin u\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[14\] " "Pin u\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "u\[15\] " "Pin u\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { u[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { u[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Pin y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Pin y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Pin y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Pin y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Pin y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[7\] " "Pin y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[8\] " "Pin y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[9\] " "Pin y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[10\] " "Pin y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[11\] " "Pin y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[12\] " "Pin y\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[13\] " "Pin y\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[14\] " "Pin y\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[15\] " "Pin y\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[0\] " "Pin testx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[1\] " "Pin testx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[2\] " "Pin testx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[3\] " "Pin testx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[4\] " "Pin testx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[5\] " "Pin testx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[6\] " "Pin testx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[7\] " "Pin testx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[8\] " "Pin testx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[9\] " "Pin testx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[10\] " "Pin testx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[11\] " "Pin testx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[12\] " "Pin testx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[13\] " "Pin testx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[14\] " "Pin testx\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testx\[15\] " "Pin testx\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testx[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[0\] " "Pin testu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[1\] " "Pin testu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[2\] " "Pin testu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[3\] " "Pin testu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[4\] " "Pin testu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[5\] " "Pin testu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[6\] " "Pin testu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[7\] " "Pin testu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[8\] " "Pin testu\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[9\] " "Pin testu\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[10\] " "Pin testu\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[11\] " "Pin testu\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[12\] " "Pin testu\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[13\] " "Pin testu\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[14\] " "Pin testu\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testu\[15\] " "Pin testu\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testu[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testu[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[0\] " "Pin testy\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[1\] " "Pin testy\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[2\] " "Pin testy\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[3\] " "Pin testy\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[4\] " "Pin testy\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[5\] " "Pin testy\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[6\] " "Pin testy\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[7\] " "Pin testy\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[8\] " "Pin testy\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[9\] " "Pin testy\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[10\] " "Pin testy\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[11\] " "Pin testy\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[12\] " "Pin testy\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[13\] " "Pin testy\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[14\] " "Pin testy\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testy\[15\] " "Pin testy\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { testy[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testy[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[0\] " "Pin saida\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[1\] " "Pin saida\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[2\] " "Pin saida\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[3\] " "Pin saida\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[4\] " "Pin saida\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[5\] " "Pin saida\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[6\] " "Pin saida\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[7\] " "Pin saida\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[8\] " "Pin saida\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[9\] " "Pin saida\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[10\] " "Pin saida\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[11\] " "Pin saida\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[12\] " "Pin saida\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[13\] " "Pin saida\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[14\] " "Pin saida\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[15\] " "Pin saida\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[0\] " "Pin dx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Pin a\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Pin a\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Pin a\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Pin a\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Pin a\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Pin a\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Pin a\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Pin a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[1\] " "Pin dx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[1] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[2\] " "Pin dx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[2] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[3\] " "Pin dx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[3] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[4\] " "Pin dx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[4] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[5\] " "Pin dx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[5] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[6\] " "Pin dx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[6] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[7\] " "Pin dx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[7] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[8\] " "Pin dx\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[8] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[9\] " "Pin dx\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[9] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[10\] " "Pin dx\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[10] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[11\] " "Pin dx\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[11] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[12\] " "Pin dx\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[12] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[13\] " "Pin dx\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[13] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[14\] " "Pin dx\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[14] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dx\[15\] " "Pin dx\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dx[15] } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dx[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682441968928 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682441968928 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DifferentialEquation.sdc " "Synopsys Design Constraints File file not found: 'DifferentialEquation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682441969038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682441969043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682441969044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682441969072 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "DifferentialEquation.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/DifferentialEquation.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682441969072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682441969142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682441969142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682441969143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682441969143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682441969144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682441969144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682441969145 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682441969145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682441969156 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682441969156 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682441969156 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "144 unused 3.3V 80 64 0 " "Number of I/O pins in group: 144 (unused VREF, 3.3V VCCIO, 80 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682441969160 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682441969160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682441969160 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682441969160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682441969160 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682441969160 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682441969206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682441970640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682441970803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682441970810 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682441972274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682441972274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682441972359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1682441973205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682441973205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682441973708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1682441973720 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682441973720 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1682441973722 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682441973722 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[0\] 0 " "Pin \"testx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[1\] 0 " "Pin \"testx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[2\] 0 " "Pin \"testx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[3\] 0 " "Pin \"testx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[4\] 0 " "Pin \"testx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[5\] 0 " "Pin \"testx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[6\] 0 " "Pin \"testx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[7\] 0 " "Pin \"testx\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[8\] 0 " "Pin \"testx\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[9\] 0 " "Pin \"testx\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[10\] 0 " "Pin \"testx\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[11\] 0 " "Pin \"testx\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[12\] 0 " "Pin \"testx\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[13\] 0 " "Pin \"testx\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[14\] 0 " "Pin \"testx\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testx\[15\] 0 " "Pin \"testx\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[0\] 0 " "Pin \"testu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[1\] 0 " "Pin \"testu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[2\] 0 " "Pin \"testu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[3\] 0 " "Pin \"testu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[4\] 0 " "Pin \"testu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[5\] 0 " "Pin \"testu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[6\] 0 " "Pin \"testu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[7\] 0 " "Pin \"testu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[8\] 0 " "Pin \"testu\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[9\] 0 " "Pin \"testu\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[10\] 0 " "Pin \"testu\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[11\] 0 " "Pin \"testu\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[12\] 0 " "Pin \"testu\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[13\] 0 " "Pin \"testu\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[14\] 0 " "Pin \"testu\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testu\[15\] 0 " "Pin \"testu\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[0\] 0 " "Pin \"testy\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[1\] 0 " "Pin \"testy\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[2\] 0 " "Pin \"testy\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[3\] 0 " "Pin \"testy\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[4\] 0 " "Pin \"testy\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[5\] 0 " "Pin \"testy\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[6\] 0 " "Pin \"testy\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[7\] 0 " "Pin \"testy\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[8\] 0 " "Pin \"testy\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[9\] 0 " "Pin \"testy\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[10\] 0 " "Pin \"testy\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[11\] 0 " "Pin \"testy\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[12\] 0 " "Pin \"testy\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[13\] 0 " "Pin \"testy\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[14\] 0 " "Pin \"testy\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testy\[15\] 0 " "Pin \"testy\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[0\] 0 " "Pin \"saida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[1\] 0 " "Pin \"saida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[2\] 0 " "Pin \"saida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[3\] 0 " "Pin \"saida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[4\] 0 " "Pin \"saida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[5\] 0 " "Pin \"saida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[6\] 0 " "Pin \"saida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[7\] 0 " "Pin \"saida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[8\] 0 " "Pin \"saida\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[9\] 0 " "Pin \"saida\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[10\] 0 " "Pin \"saida\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[11\] 0 " "Pin \"saida\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[12\] 0 " "Pin \"saida\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[13\] 0 " "Pin \"saida\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[14\] 0 " "Pin \"saida\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[15\] 0 " "Pin \"saida\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682441973740 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1682441973740 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682441973889 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682441973906 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682441974055 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682441974306 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1682441974406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/output_files/DifferentialEquation.fit.smsg " "Generated suppressed messages file C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/output_files/DifferentialEquation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682441974524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682441974681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:59:34 2023 " "Processing ended: Tue Apr 25 13:59:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682441974681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682441974681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682441974681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682441974681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682441975591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682441975596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:59:35 2023 " "Processing started: Tue Apr 25 13:59:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682441975596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682441975596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682441975596 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682441976630 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682441976685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682441977142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:59:37 2023 " "Processing ended: Tue Apr 25 13:59:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682441977142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682441977142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682441977142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682441977142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682441977723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682441978106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:59:37 2023 " "Processing started: Tue Apr 25 13:59:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682441978118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682441978118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DifferentialEquation -c DifferentialEquation " "Command: quartus_sta DifferentialEquation -c DifferentialEquation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682441978118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682441978202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682441978326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682441978356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682441978356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DifferentialEquation.sdc " "Synopsys Design Constraints File file not found: 'DifferentialEquation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1682441978440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1682441978440 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978441 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978441 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682441978441 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1682441978453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682441978458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.018 " "Worst-case setup slack is -10.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.018      -318.278 clock  " "  -10.018      -318.278 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682441978471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682441978477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -49.380 clock  " "   -1.380       -49.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978480 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682441978535 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1682441978536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682441978541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.722 " "Worst-case setup slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722      -114.725 clock  " "   -3.722      -114.725 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682441978566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682441978579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -49.380 clock  " "   -1.380       -49.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682441978584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682441978584 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682441978657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682441978684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682441978684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682441978747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:59:38 2023 " "Processing ended: Tue Apr 25 13:59:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682441978747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682441978747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682441978747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682441978747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682441979628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682441979632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:59:39 2023 " "Processing started: Tue Apr 25 13:59:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682441979632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682441979632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DifferentialEquation -c DifferentialEquation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682441979632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DifferentialEquation.vo C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/simulation/modelsim/ simulation " "Generated file DifferentialEquation.vo in folder \"C:/Users/Gerson Menezes/Documents/VHDL/DifferentialEquation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682441979959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682441980109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:59:40 2023 " "Processing ended: Tue Apr 25 13:59:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682441980109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682441980109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682441980109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682441980109 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682441980761 ""}
