	component Qsys is
		port (
			altpll_areset_conduit_export           : in  std_logic                    := 'X'; -- export
			altpll_locked_conduit_export           : out std_logic;                           -- export
			clk_clk                                : in  std_logic                    := 'X'; -- clk
			led_external_connection_export         : out std_logic_vector(3 downto 0);        -- export
			reset_reset_n                          : in  std_logic                    := 'X'; -- reset_n
			ws2812_control_conduit_end_dout_export : out std_logic                            -- export
		);
	end component Qsys;

