

================================================================
== Vivado HLS Report for 'bigint_math_bigint_mul'
================================================================
* Date:           Sun Mar 19 09:53:13 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     10.77|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1184775|  1577991|  1184775|  1577991|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |             |      Latency      |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |      512|      512|            2|          -|          -|   256|    no    |
        |- Loop 2     |      512|      512|            2|          -|          -|   256|    no    |
        |- Loop 3     |  1183232|  1576448| 4622 ~ 6158 |          -|          -|   256|    no    |
        | + Loop 3.1  |      768|     2304|    3 ~ 9    |          -|          -|   256|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond_i4)
	7  / (exitcond_i4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond1)
9 --> 
	10  / true
10 --> 
	11  / (!exitcond)
	19  / (exitcond)
11 --> 
	12  / (!tmp_37)
	18  / (tmp_37)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	10  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	8  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: sum [1/1] 2.39ns
:3  %sum = alloca [256 x i8], align 16

ST_1: tempA [1/1] 2.39ns
:4  %tempA = alloca [256 x i8], align 16

ST_1: tempB [1/1] 2.39ns
:5  %tempB = alloca [256 x i8], align 16

ST_1: stg_25 [2/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_1: stg_26 [2/2] 0.00ns
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)


 <State 2>: 1.57ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_28 [1/1] 0.00ns
:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_29 [1/1] 0.00ns
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_30 [1/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_2: stg_31 [1/2] 0.00ns
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

ST_2: empty_30 [1/1] 0.00ns
:8  %empty_30 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %sum, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_31 [1/1] 0.00ns
:9  %empty_31 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempB, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_32 [1/1] 0.00ns
:10  %empty_32 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempA, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_35 [1/1] 1.57ns
:11  br label %1


 <State 3>: 3.60ns
ST_3: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i_8, %2 ]

ST_3: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_3: empty_33 [1/1] 0.00ns
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: i_8 [1/1] 1.84ns
:3  %i_8 = add i9 %i_i, 1

ST_3: stg_40 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %bigint_copy.exit, label %2

ST_3: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_3: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

ST_3: a_load [2/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1


 <State 4>: 4.78ns
ST_4: a_load [1/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_4: tempA_addr [1/1] 0.00ns
:3  %tempA_addr = getelementptr [256 x i8]* %tempA, i64 0, i64 %tmp_i

ST_4: stg_46 [1/1] 2.39ns
:4  store i8 %a_load, i8* %tempA_addr, align 1

ST_4: stg_47 [1/1] 0.00ns
:5  br label %1


 <State 5>: 2.39ns
ST_5: i_i3 [1/1] 0.00ns
bigint_copy.exit:0  %i_i3 = phi i9 [ %i_9, %3 ], [ 0, %1 ]

ST_5: exitcond_i4 [1/1] 2.03ns
bigint_copy.exit:1  %exitcond_i4 = icmp eq i9 %i_i3, -256

ST_5: empty_34 [1/1] 0.00ns
bigint_copy.exit:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_5: i_9 [1/1] 1.84ns
bigint_copy.exit:3  %i_9 = add i9 %i_i3, 1

ST_5: stg_52 [1/1] 0.00ns
bigint_copy.exit:4  br i1 %exitcond_i4, label %bigint_copy.exit10, label %3

ST_5: tmp_i5 [1/1] 0.00ns
:0  %tmp_i5 = zext i9 %i_i3 to i64

ST_5: b_addr [1/1] 0.00ns
:1  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_i5

ST_5: b_load [2/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_5: stg_56 [2/2] 0.00ns
bigint_copy.exit10:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_5: stg_57 [2/2] 0.00ns
bigint_copy.exit10:1  call fastcc void @bigint_math_bigint_zero([256 x i8]* %sum)


 <State 6>: 4.78ns
ST_6: b_load [1/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_6: tempB_addr_3 [1/1] 0.00ns
:3  %tempB_addr_3 = getelementptr [256 x i8]* %tempB, i64 0, i64 %tmp_i5

ST_6: stg_60 [1/1] 2.39ns
:4  store i8 %b_load, i8* %tempB_addr_3, align 1

ST_6: stg_61 [1/1] 0.00ns
:5  br label %bigint_copy.exit


 <State 7>: 1.57ns
ST_7: stg_62 [1/2] 0.00ns
bigint_copy.exit10:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_7: stg_63 [1/2] 0.00ns
bigint_copy.exit10:1  call fastcc void @bigint_math_bigint_zero([256 x i8]* %sum)

ST_7: stg_64 [1/1] 1.57ns
bigint_copy.exit10:2  br label %4


 <State 8>: 4.23ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %bigint_copy.exit10 ], [ %i_4, %11 ]

ST_8: exitcond1 [1/1] 2.03ns
:1  %exitcond1 = icmp eq i9 %i, -256

ST_8: empty_35 [1/1] 0.00ns
:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_8: i_4 [1/1] 1.84ns
:3  %i_4 = add i9 %i, 1

ST_8: stg_69 [1/1] 0.00ns
:4  br i1 %exitcond1, label %12, label %5

ST_8: k [1/1] 1.84ns
:0  %k = sub i9 255, %i

ST_8: tmp [1/1] 0.00ns
:1  %tmp = zext i9 %k to i64

ST_8: tempB_addr [1/1] 0.00ns
:2  %tempB_addr = getelementptr inbounds [256 x i8]* %tempB, i64 0, i64 %tmp

ST_8: tempB_load [2/2] 2.39ns
:3  %tempB_load = load i8* %tempB_addr, align 1

ST_8: stg_74 [1/1] 0.00ns
:0  ret void


 <State 9>: 2.39ns
ST_9: tempB_load [1/2] 2.39ns
:3  %tempB_load = load i8* %tempB_addr, align 1

ST_9: tmp_cast [1/1] 0.00ns
:4  %tmp_cast = zext i8 %tempB_load to i16

ST_9: stg_77 [1/1] 1.57ns
:5  br label %6


 <State 10>: 4.23ns
ST_10: j [1/1] 0.00ns
:0  %j = phi i9 [ 0, %5 ], [ %j_5, %._crit_edge ]

ST_10: k5 [1/1] 0.00ns
:1  %k5 = phi i9 [ %k, %5 ], [ %k_5, %._crit_edge ]

ST_10: exitcond [1/1] 2.03ns
:2  %exitcond = icmp eq i9 %j, -256

ST_10: empty_36 [1/1] 0.00ns
:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_10: j_5 [1/1] 1.84ns
:4  %j_5 = add i9 %j, 1

ST_10: stg_83 [1/1] 0.00ns
:5  br i1 %exitcond, label %11, label %7

ST_10: tmp_31 [1/1] 1.84ns
:0  %tmp_31 = sub i9 255, %j

ST_10: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = zext i9 %tmp_31 to i64

ST_10: tempA_addr_6 [1/1] 0.00ns
:2  %tempA_addr_6 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_32

ST_10: tempA_load [2/2] 2.39ns
:3  %tempA_load = load i8* %tempA_addr_6, align 1

ST_10: stg_88 [2/2] 0.00ns
:0  call fastcc void @bigint_math_bigint_add.1([256 x i8]* %out_r, [256 x i8]* %sum)


 <State 11>: 10.77ns
ST_11: tempA_load [1/2] 2.39ns
:3  %tempA_load = load i8* %tempA_addr_6, align 1

ST_11: prod [1/1] 6.38ns
:4  %prod = mul i8 %tempB_load, %tempA_load

ST_11: tmp_33_cast [1/1] 0.00ns
:5  %tmp_33_cast = zext i8 %tempA_load to i16

ST_11: tmp_34 [1/1] 6.38ns
:6  %tmp_34 = mul i16 %tmp_cast, %tmp_33_cast

ST_11: carry [1/1] 0.00ns
:7  %carry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_34, i32 8, i32 15)

ST_11: tmp_36 [1/1] 0.00ns (grouped into LUT with out node tmp_37)
:8  %tmp_36 = or i8 %carry, %prod

ST_11: tmp_37 [1/1] 2.00ns (out node of the LUT)
:9  %tmp_37 = icmp eq i8 %tmp_36, 0

ST_11: stg_96 [1/1] 0.00ns
:10  br i1 %tmp_37, label %._crit_edge, label %8

ST_11: tmp_38 [1/1] 0.00ns
:0  %tmp_38 = sext i9 %k5 to i64

ST_11: sum_addr_1 [1/1] 0.00ns
:1  %sum_addr_1 = getelementptr inbounds [256 x i8]* %sum, i64 0, i64 %tmp_38

ST_11: sum_load [2/2] 2.39ns
:2  %sum_load = load i8* %sum_addr_1, align 1


 <State 12>: 4.23ns
ST_12: sum_load [1/2] 2.39ns
:2  %sum_load = load i8* %sum_addr_1, align 1

ST_12: tmp_39_cast [1/1] 0.00ns
:3  %tmp_39_cast = zext i8 %sum_load to i9

ST_12: tmp_40_cast [1/1] 0.00ns
:4  %tmp_40_cast = zext i8 %prod to i9

ST_12: tmp_40 [1/1] 1.72ns
:5  %tmp_40 = add i9 %tmp_39_cast, %tmp_40_cast

ST_12: tmp_9 [1/1] 0.00ns
:6  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_40, i32 8)

ST_12: stg_105 [1/1] 0.00ns
:7  br i1 %tmp_9, label %9, label %._crit_edge2

ST_12: tmp_41 [1/1] 1.84ns
:0  %tmp_41 = add i9 -1, %k5

ST_12: tmp_42 [1/1] 0.00ns
:1  %tmp_42 = sext i9 %tmp_41 to i64

ST_12: sum_addr_2 [1/1] 0.00ns
:2  %sum_addr_2 = getelementptr inbounds [256 x i8]* %sum, i64 0, i64 %tmp_42

ST_12: sum_load_1 [2/2] 2.39ns
:3  %sum_load_1 = load i8* %sum_addr_2, align 1


 <State 13>: 6.50ns
ST_13: sum_load_1 [1/2] 2.39ns
:3  %sum_load_1 = load i8* %sum_addr_2, align 1

ST_13: tmp_43 [1/1] 1.72ns
:4  %tmp_43 = add i8 1, %sum_load_1

ST_13: stg_112 [1/1] 2.39ns
:5  store i8 %tmp_43, i8* %sum_addr_2, align 1

ST_13: stg_113 [1/1] 0.00ns
:6  br label %._crit_edge2

ST_13: tmp_44 [1/1] 1.72ns
._crit_edge2:0  %tmp_44 = add i8 %sum_load, %prod


 <State 14>: 2.39ns
ST_14: stg_115 [1/1] 2.39ns
._crit_edge2:1  store i8 %tmp_44, i8* %sum_addr_1, align 1


 <State 15>: 4.23ns
ST_15: tmp_45 [1/1] 1.84ns
._crit_edge2:2  %tmp_45 = add i9 %k5, -1

ST_15: tmp_s [1/1] 0.00ns
._crit_edge2:3  %tmp_s = sext i9 %tmp_45 to i64

ST_15: sum_addr_3 [1/1] 0.00ns
._crit_edge2:4  %sum_addr_3 = getelementptr inbounds [256 x i8]* %sum, i64 0, i64 %tmp_s

ST_15: sum_load_2 [2/2] 2.39ns
._crit_edge2:5  %sum_load_2 = load i8* %sum_addr_3, align 1


 <State 16>: 4.23ns
ST_16: sum_load_2 [1/2] 2.39ns
._crit_edge2:5  %sum_load_2 = load i8* %sum_addr_3, align 1

ST_16: tmp_51_cast [1/1] 0.00ns
._crit_edge2:6  %tmp_51_cast = zext i8 %sum_load_2 to i9

ST_16: tmp_52_cast [1/1] 0.00ns
._crit_edge2:7  %tmp_52_cast = zext i8 %carry to i9

ST_16: tmp_46 [1/1] 1.72ns
._crit_edge2:8  %tmp_46 = add i9 %tmp_51_cast, %tmp_52_cast

ST_16: tmp_10 [1/1] 0.00ns
._crit_edge2:9  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_46, i32 8)

ST_16: stg_125 [1/1] 0.00ns
._crit_edge2:10  br i1 %tmp_10, label %10, label %._crit_edge3

ST_16: k5_cast [1/1] 0.00ns
:0  %k5_cast = sext i9 %k5 to i10

ST_16: tmp_47 [1/1] 1.84ns
:1  %tmp_47 = add i10 -2, %k5_cast

ST_16: tmp_48 [1/1] 0.00ns
:2  %tmp_48 = sext i10 %tmp_47 to i64

ST_16: sum_addr [1/1] 0.00ns
:3  %sum_addr = getelementptr inbounds [256 x i8]* %sum, i64 0, i64 %tmp_48

ST_16: sum_load_3 [2/2] 2.39ns
:4  %sum_load_3 = load i8* %sum_addr, align 1


 <State 17>: 6.50ns
ST_17: sum_load_3 [1/2] 2.39ns
:4  %sum_load_3 = load i8* %sum_addr, align 1

ST_17: tmp_49 [1/1] 1.72ns
:5  %tmp_49 = add i8 1, %sum_load_3

ST_17: stg_133 [1/1] 2.39ns
:6  store i8 %tmp_49, i8* %sum_addr, align 1

ST_17: stg_134 [1/1] 0.00ns
:7  br label %._crit_edge3

ST_17: tmp_50 [1/1] 1.72ns
._crit_edge3:0  %tmp_50 = add i8 %sum_load_2, %carry


 <State 18>: 2.39ns
ST_18: stg_136 [1/1] 2.39ns
._crit_edge3:1  store i8 %tmp_50, i8* %sum_addr_3, align 1

ST_18: stg_137 [1/1] 0.00ns
._crit_edge3:2  br label %._crit_edge

ST_18: k_5 [1/1] 1.84ns
._crit_edge:0  %k_5 = add i9 %k5, -1

ST_18: stg_139 [1/1] 0.00ns
._crit_edge:1  br label %6


 <State 19>: 0.00ns
ST_19: stg_140 [1/2] 0.00ns
:0  call fastcc void @bigint_math_bigint_add.1([256 x i8]* %out_r, [256 x i8]* %sum)


 <State 20>: 0.00ns
ST_20: stg_141 [2/2] 0.00ns
:1  call fastcc void @bigint_math_bigint_zero([256 x i8]* %sum)


 <State 21>: 0.00ns
ST_21: stg_142 [1/2] 0.00ns
:1  call fastcc void @bigint_math_bigint_zero([256 x i8]* %sum)

ST_21: stg_143 [1/1] 0.00ns
:2  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum          (alloca           ) [ 0011111111111111111111]
tempA        (alloca           ) [ 0011111111111111111111]
tempB        (alloca           ) [ 0011111111111111111111]
empty        (specmemcore      ) [ 0000000000000000000000]
empty_28     (specmemcore      ) [ 0000000000000000000000]
empty_29     (specmemcore      ) [ 0000000000000000000000]
stg_30       (call             ) [ 0000000000000000000000]
stg_31       (call             ) [ 0000000000000000000000]
empty_30     (specmemcore      ) [ 0000000000000000000000]
empty_31     (specmemcore      ) [ 0000000000000000000000]
empty_32     (specmemcore      ) [ 0000000000000000000000]
stg_35       (br               ) [ 0011100000000000000000]
i_i          (phi              ) [ 0001000000000000000000]
exitcond_i   (icmp             ) [ 0001100000000000000000]
empty_33     (speclooptripcount) [ 0000000000000000000000]
i_8          (add              ) [ 0011100000000000000000]
stg_40       (br               ) [ 0001111000000000000000]
tmp_i        (zext             ) [ 0000100000000000000000]
a_addr       (getelementptr    ) [ 0000100000000000000000]
a_load       (load             ) [ 0000000000000000000000]
tempA_addr   (getelementptr    ) [ 0000000000000000000000]
stg_46       (store            ) [ 0000000000000000000000]
stg_47       (br               ) [ 0011100000000000000000]
i_i3         (phi              ) [ 0000010000000000000000]
exitcond_i4  (icmp             ) [ 0000011000000000000000]
empty_34     (speclooptripcount) [ 0000000000000000000000]
i_9          (add              ) [ 0001011000000000000000]
stg_52       (br               ) [ 0000000000000000000000]
tmp_i5       (zext             ) [ 0000001000000000000000]
b_addr       (getelementptr    ) [ 0000001000000000000000]
b_load       (load             ) [ 0000000000000000000000]
tempB_addr_3 (getelementptr    ) [ 0000000000000000000000]
stg_60       (store            ) [ 0000000000000000000000]
stg_61       (br               ) [ 0001011000000000000000]
stg_62       (call             ) [ 0000000000000000000000]
stg_63       (call             ) [ 0000000000000000000000]
stg_64       (br               ) [ 0000000111111111111111]
i            (phi              ) [ 0000000010000000000000]
exitcond1    (icmp             ) [ 0000000011111111111111]
empty_35     (speclooptripcount) [ 0000000000000000000000]
i_4          (add              ) [ 0000000111111111111111]
stg_69       (br               ) [ 0000000000000000000000]
k            (sub              ) [ 0000000001111111111000]
tmp          (zext             ) [ 0000000000000000000000]
tempB_addr   (getelementptr    ) [ 0000000001000000000000]
stg_74       (ret              ) [ 0000000000000000000000]
tempB_load   (load             ) [ 0000000000111111111000]
tmp_cast     (zext             ) [ 0000000000111111111000]
stg_77       (br               ) [ 0000000011111111111111]
j            (phi              ) [ 0000000000100000000000]
k5           (phi              ) [ 0000000000111111111000]
exitcond     (icmp             ) [ 0000000011111111111111]
empty_36     (speclooptripcount) [ 0000000000000000000000]
j_5          (add              ) [ 0000000011111111111111]
stg_83       (br               ) [ 0000000000000000000000]
tmp_31       (sub              ) [ 0000000000000000000000]
tmp_32       (zext             ) [ 0000000000000000000000]
tempA_addr_6 (getelementptr    ) [ 0000000000010000000000]
tempA_load   (load             ) [ 0000000000000000000000]
prod         (mul              ) [ 0000000000001100000000]
tmp_33_cast  (zext             ) [ 0000000000000000000000]
tmp_34       (mul              ) [ 0000000000000000000000]
carry        (partselect       ) [ 0000000000001111110000]
tmp_36       (or               ) [ 0000000000000000000000]
tmp_37       (icmp             ) [ 0000000011111111111111]
stg_96       (br               ) [ 0000000000000000000000]
tmp_38       (sext             ) [ 0000000000000000000000]
sum_addr_1   (getelementptr    ) [ 0000000000001110000000]
sum_load     (load             ) [ 0000000000000100000000]
tmp_39_cast  (zext             ) [ 0000000000000000000000]
tmp_40_cast  (zext             ) [ 0000000000000000000000]
tmp_40       (add              ) [ 0000000000000000000000]
tmp_9        (bitselect        ) [ 0000000011111111111111]
stg_105      (br               ) [ 0000000000000000000000]
tmp_41       (add              ) [ 0000000000000000000000]
tmp_42       (sext             ) [ 0000000000000000000000]
sum_addr_2   (getelementptr    ) [ 0000000000000100000000]
sum_load_1   (load             ) [ 0000000000000000000000]
tmp_43       (add              ) [ 0000000000000000000000]
stg_112      (store            ) [ 0000000000000000000000]
stg_113      (br               ) [ 0000000000000000000000]
tmp_44       (add              ) [ 0000000000000010000000]
stg_115      (store            ) [ 0000000000000000000000]
tmp_45       (add              ) [ 0000000000000000000000]
tmp_s        (sext             ) [ 0000000000000000000000]
sum_addr_3   (getelementptr    ) [ 0000000011110000111111]
sum_load_2   (load             ) [ 0000000000000000010000]
tmp_51_cast  (zext             ) [ 0000000000000000000000]
tmp_52_cast  (zext             ) [ 0000000000000000000000]
tmp_46       (add              ) [ 0000000000000000000000]
tmp_10       (bitselect        ) [ 0000000011111111111111]
stg_125      (br               ) [ 0000000000000000000000]
k5_cast      (sext             ) [ 0000000000000000000000]
tmp_47       (add              ) [ 0000000000000000000000]
tmp_48       (sext             ) [ 0000000000000000000000]
sum_addr     (getelementptr    ) [ 0000000000000000010000]
sum_load_3   (load             ) [ 0000000000000000000000]
tmp_49       (add              ) [ 0000000000000000000000]
stg_133      (store            ) [ 0000000000000000000000]
stg_134      (br               ) [ 0000000000000000000000]
tmp_50       (add              ) [ 0000000011110000001111]
stg_136      (store            ) [ 0000000000000000000000]
stg_137      (br               ) [ 0000000000000000000000]
k_5          (add              ) [ 0000000011111111111111]
stg_139      (br               ) [ 0000000011111111111111]
stg_140      (call             ) [ 0000000000000000000000]
stg_142      (call             ) [ 0000000000000000000000]
stg_143      (br               ) [ 0000000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_zero"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_add.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="sum_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tempA_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tempB_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempB/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tempA_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="1"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_46/4 tempA_load/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tempB_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="1"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr_3/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_60/6 tempB_load/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tempB_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tempA_addr_6_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_6/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr_1/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_load/11 sum_load_1/12 stg_112/13 stg_115/14 sum_load_2/15 sum_load_3/16 stg_133/17 stg_136/18 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sum_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr_2/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sum_addr_3_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr_3/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sum_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/16 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_i3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_i3_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="1"/>
<pin id="180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="200" class="1005" name="k5_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="1"/>
<pin id="202" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k5 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="k5_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="2"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="9" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k5/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_bigint_math_bigint_add_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_88/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_bigint_math_bigint_zero_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_25/1 stg_56/5 stg_141/20 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_bigint_math_bigint_zero_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/1 stg_57/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/13 tmp_49/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="5"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/15 k_5/18 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_load sum_load_2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_i4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_i5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="j_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_31_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_32_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="prod_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="2"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_33_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_34_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="carry_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="5" slack="0"/>
<pin id="350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_36_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_37_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_38_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_39_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/12 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_40_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_9_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_41_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="2"/>
<pin id="396" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/12 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_42_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_44_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="0" index="1" bw="8" slack="2"/>
<pin id="407" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/13 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_s_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_51_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/16 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_52_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="5"/>
<pin id="420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/16 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_46_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_10_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="435" class="1004" name="k5_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="6"/>
<pin id="437" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k5_cast/16 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_47_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="9" slack="0"/>
<pin id="442" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_48_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_50_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="0" index="1" bw="8" slack="6"/>
<pin id="453" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/17 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_8_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="468" class="1005" name="a_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_9_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_i5_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="b_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="i_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="k_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="2"/>
<pin id="501" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="504" class="1005" name="tempB_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempB_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="tempB_load_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tempB_load "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_cast_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="2"/>
<pin id="516" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="522" class="1005" name="j_5_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tempA_addr_6_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_6 "/>
</bind>
</comp>

<comp id="532" class="1005" name="prod_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prod "/>
</bind>
</comp>

<comp id="538" class="1005" name="carry_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="5"/>
<pin id="540" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_37_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="7"/>
<pin id="546" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="548" class="1005" name="sum_addr_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="1"/>
<pin id="550" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_9_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="557" class="1005" name="sum_addr_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_44_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="567" class="1005" name="sum_addr_3_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr_3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_10_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="576" class="1005" name="sum_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_50_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="586" class="1005" name="k_5_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="1"/>
<pin id="588" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="69" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="93" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="149" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="54" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="58" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="130" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="241"><net_src comp="200" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="130" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="160" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="160" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="160" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="268"><net_src comp="171" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="171" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="171" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="285"><net_src comp="182" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="182" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="182" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="307"><net_src comp="104" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="193" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="193" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="193" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="335"><net_src comp="80" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="80" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="331" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="200" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="375"><net_src comp="130" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="200" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="408"><net_src comp="243" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="237" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="417"><net_src comp="130" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="36" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="200" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="454"><net_src comp="243" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="253" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="466"><net_src comp="259" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="471"><net_src comp="62" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="479"><net_src comp="270" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="484"><net_src comp="276" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="489"><net_src comp="86" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="497"><net_src comp="287" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="502"><net_src comp="293" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="507"><net_src comp="110" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="512"><net_src comp="104" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="517"><net_src comp="304" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="525"><net_src comp="314" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="530"><net_src comp="117" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="535"><net_src comp="331" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="541"><net_src comp="345" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="547"><net_src comp="361" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="124" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="556"><net_src comp="385" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="135" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="565"><net_src comp="404" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="570"><net_src comp="142" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="575"><net_src comp="427" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="149" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="584"><net_src comp="450" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="589"><net_src comp="237" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 7 10 19 }
 - Input state : 
	Port: bigint_math_bigint_mul : out_r | {10 19 }
	Port: bigint_math_bigint_mul : a | {3 4 }
	Port: bigint_math_bigint_mul : b | {5 6 }
  - Chain level:
	State 1
		stg_25 : 1
		stg_26 : 1
	State 2
	State 3
		exitcond_i : 1
		i_8 : 1
		stg_40 : 2
		tmp_i : 1
		a_addr : 2
		a_load : 3
	State 4
		stg_46 : 1
	State 5
		exitcond_i4 : 1
		i_9 : 1
		stg_52 : 2
		tmp_i5 : 1
		b_addr : 2
		b_load : 3
	State 6
		stg_60 : 1
	State 7
	State 8
		exitcond1 : 1
		i_4 : 1
		stg_69 : 2
		k : 1
		tmp : 2
		tempB_addr : 3
		tempB_load : 4
	State 9
		tmp_cast : 1
	State 10
		exitcond : 1
		j_5 : 1
		stg_83 : 2
		tmp_31 : 1
		tmp_32 : 2
		tempA_addr_6 : 3
		tempA_load : 4
	State 11
		prod : 1
		tmp_33_cast : 1
		tmp_34 : 2
		carry : 3
		tmp_36 : 4
		tmp_37 : 4
		stg_96 : 5
		sum_addr_1 : 1
		sum_load : 2
	State 12
		tmp_39_cast : 1
		tmp_40 : 2
		tmp_9 : 3
		stg_105 : 4
		tmp_42 : 1
		sum_addr_2 : 2
		sum_load_1 : 3
	State 13
		tmp_43 : 1
		stg_112 : 2
	State 14
	State 15
		tmp_s : 1
		sum_addr_3 : 2
		sum_load_2 : 3
	State 16
		tmp_51_cast : 1
		tmp_46 : 2
		tmp_10 : 3
		stg_125 : 4
		tmp_47 : 1
		tmp_48 : 2
		sum_addr : 3
		sum_load_3 : 4
	State 17
		tmp_49 : 1
		stg_133 : 2
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          | grp_bigint_math_bigint_add_1_fu_210 |    2    |    0    |  11.661 |   325   |   196   |
|   call   |  grp_bigint_math_bigint_zero_fu_217 |    0    |    0    |    0    |    18   |    12   |
|          |  grp_bigint_math_bigint_zero_fu_223 |    0    |    0    |    0    |    18   |    12   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |              grp_fu_230             |    0    |    0    |    0    |    0    |    8    |
|          |              grp_fu_237             |    0    |    0    |    0    |    0    |    9    |
|          |              i_8_fu_253             |    0    |    0    |    0    |    0    |    9    |
|          |              i_9_fu_270             |    0    |    0    |    0    |    0    |    9    |
|          |              i_4_fu_287             |    0    |    0    |    0    |    0    |    9    |
|    add   |              j_5_fu_314             |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_40_fu_379            |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_41_fu_393            |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_44_fu_404            |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_46_fu_421            |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_47_fu_439            |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_50_fu_450            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    sub   |               k_fu_293              |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_31_fu_320            |    0    |    0    |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |          exitcond_i_fu_247          |    0    |    0    |    0    |    0    |    3    |
|          |          exitcond_i4_fu_264         |    0    |    0    |    0    |    0    |    3    |
|   icmp   |           exitcond1_fu_281          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond_fu_308           |    0    |    0    |    0    |    0    |    3    |
|          |            tmp_37_fu_361            |    0    |    0    |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    or    |            tmp_36_fu_355            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    mul   |             prod_fu_331             |    0    |    1    |    0    |    0    |    0    |
|          |            tmp_34_fu_340            |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |             tmp_i_fu_259            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_i5_fu_276            |    0    |    0    |    0    |    0    |    0    |
|          |              tmp_fu_299             |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_cast_fu_304           |    0    |    0    |    0    |    0    |    0    |
|   zext   |            tmp_32_fu_326            |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_33_cast_fu_336         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_39_cast_fu_372         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_40_cast_fu_376         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_51_cast_fu_414         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_52_cast_fu_418         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|partselect|             carry_fu_345            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_38_fu_367            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_42_fu_399            |    0    |    0    |    0    |    0    |    0    |
|   sext   |             tmp_s_fu_409            |    0    |    0    |    0    |    0    |    0    |
|          |            k5_cast_fu_435           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_48_fu_445            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| bitselect|             tmp_9_fu_385            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_10_fu_427            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    2    |    2    |  11.661 |   361   |   364   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| sum |    1   |    0   |    0   |
|tempA|    1   |    0   |    0   |
|tempB|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    3   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_468   |    8   |
|   b_addr_reg_486   |    8   |
|    carry_reg_538   |    8   |
|     i_4_reg_494    |    9   |
|     i_8_reg_458    |    9   |
|     i_9_reg_476    |    9   |
|    i_i3_reg_167    |    9   |
|     i_i_reg_156    |    9   |
|      i_reg_178     |    9   |
|     j_5_reg_522    |    9   |
|      j_reg_189     |    9   |
|     k5_reg_200     |    9   |
|     k_5_reg_586    |    9   |
|      k_reg_499     |    9   |
|    prod_reg_532    |    8   |
|       reg_243      |    8   |
| sum_addr_1_reg_548 |    8   |
| sum_addr_2_reg_557 |    8   |
| sum_addr_3_reg_567 |    8   |
|  sum_addr_reg_576  |    8   |
|tempA_addr_6_reg_527|    8   |
| tempB_addr_reg_504 |    8   |
| tempB_load_reg_509 |    8   |
|   tmp_10_reg_572   |    1   |
|   tmp_37_reg_544   |    1   |
|   tmp_44_reg_562   |    8   |
|   tmp_50_reg_581   |    8   |
|    tmp_9_reg_553   |    1   |
|  tmp_cast_reg_514  |   16   |
|   tmp_i5_reg_481   |   64   |
|    tmp_i_reg_463   |   64   |
+--------------------+--------+
|        Total       |   358  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_69          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_80          |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_93          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_104         |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_130         |  p0  |   8  |   8  |   64   ||    16   |
|          grp_access_fu_130         |  p1  |   3  |   8  |   24   ||    8    |
| grp_bigint_math_bigint_zero_fu_217 |  p1  |   2  |   8  |   16   ||    8    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   184  ||  11.365 ||    64   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    2   |   11   |   361  |   364  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   64   |
|  Register |    -   |    -   |    -   |   358  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   23   |   719  |   428  |
+-----------+--------+--------+--------+--------+--------+
