Info Session started: Sat Nov 11 20:13:17 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IM
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         M
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:13:17 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x00000023 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00001070 0x00001070 R-E   1000
Info (OR_PD) LOAD           0x00003000 0x80002000 0x80002000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80003010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800032d0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80003010 size 704 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80003010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800032d0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80003010 bytes 4 0x5137eb99
Info (ICV_FN) Finishing coverage at 0x80001030
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MULHSU-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : M
Info   Threshold             : 1
Info   Instructions counted  : 172
Info   Unique instructions   : 1/8 :  12.50%
Info   Coverage points hit   : 106/848 :  12.50%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
5137eb99
00000000
d8f954c6
00000000
025259b8
bdf9e708
febc8d16
06eaed54
00000000
135bb86d
06b9f53d
aa99b3f7
172cc189
ffbec926
3cd5266b
f156b6a0
050ae901
2e6146b2
4df25c2b
1d97a0ea
e4c26bd1
00000000
00000000
c4e7a509
768852ae
0333db3f
fee54a19
1cde4d1b
f8fbc73d
00000000
00000000
80000000
ffffffff
00000000
00000000
00000000
ffffffff
00000000
00000000
80000000
00000000
00000000
00000002
00000006
0000000e
0000001e
0000003e
0000007e
000000fe
000001fe
000003fe
000007fe
00000ffe
00001ffe
00003ffe
00007ffe
0000fffe
0001fffe
0003fffe
0007fffe
000ffffe
001ffffe
003ffffe
007ffffe
00fffffe
01fffffe
03fffffe
07fffffe
0ffffffe
1ffffffe
3ffffffe
80000001
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
fffffffe
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
0c52c5b6
00000000
00000000
00000000
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IM)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 1,026
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.05 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:13:17 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:13:17 2023

