name: hana_test_simulation_techmap_tech
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v' to AST representation.
Generating RTLIL representation for module `\f1_TECH_AND18'.
Generating RTLIL representation for module `\f1_TECH_AND4'.
Generating RTLIL representation for module `\f2_TECH_AND5'.
Generating RTLIL representation for module `\f3_TECH_NAND18'.
Generating RTLIL representation for module `\f3_TECH_NAND4'.
Generating RTLIL representation for module `\f3_TECH_NAND2'.
Generating RTLIL representation for module `\f4_TECH_NAND18'.
Generating RTLIL representation for module `\f4_TECH_NAND4'.
Generating RTLIL representation for module `\f4_TECH_NAND2'.
Generating RTLIL representation for module `\f5_TECH_NAND18'.
Generating RTLIL representation for module `\f5_TECH_NAND4'.
Generating RTLIL representation for module `\f5_TECH_NAND2'.
Generating RTLIL representation for module `\f6_TECH_NOR18'.
Generating RTLIL representation for module `\f6_TECH_NOR4'.
Generating RTLIL representation for module `\f6_TECH_NOR2'.
Generating RTLIL representation for module `\f7_TECH_NOR18'.
Generating RTLIL representation for module `\f7_TECH_NOR4'.
Generating RTLIL representation for module `\f7_TECH_NOR2'.
Generating RTLIL representation for module `\f8_TECH_NOR18'.
Generating RTLIL representation for module `\f8_TECH_NOR4'.
Generating RTLIL representation for module `\f8_TECH_NOR2'.
Generating RTLIL representation for module `\f9_TECH_OR18'.
Generating RTLIL representation for module `\f9_TECH_OR4'.
Generating RTLIL representation for module `\f10_TECH_OR5'.
Generating RTLIL representation for module `\f11_TECH_XOR5'.
Generating RTLIL representation for module `\f11_TECH_XOR2'.
Generating RTLIL representation for module `\f12_TECH_XOR5'.
Generating RTLIL representation for module `\f12_TECH_XOR2'.
Generating RTLIL representation for module `\f13_TECH_XOR2'.
Generating RTLIL representation for module `\f14_TECH_XOR5'.
Generating RTLIL representation for module `\f14_TECH_XOR2'.
Generating RTLIL representation for module `\f15_TECH_XOR5'.
Generating RTLIL representation for module `\f15_TECH_XOR2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v:27)
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/hana/hana_vlib.v:1097: syntax error, unexpected TOK_SUPPLY1
