
Nucleo_Radio_Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08004468  08004468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f0  080044f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080044f0  080044f0  000144f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044f8  080044f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f8  080044f8  000144f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044fc  080044fc  000144fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000070  08004570  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08004570  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c65d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a87  00000000  00000000  0002c6fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  0002e188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a30  00000000  00000000  0002ec60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fe83  00000000  00000000  0002f690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6cf  00000000  00000000  0004f513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0ad3  00000000  00000000  0005bbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c6b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000303c  00000000  00000000  0011c708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004450 	.word	0x08004450

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004450 	.word	0x08004450

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b09a      	sub	sp, #104	; 0x68
 8000588:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058a:	f000 fbf6 	bl	8000d7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058e:	f000 f887 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000592:	f000 f939 	bl	8000808 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000596:	f000 f8c9 	bl	800072c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800059a:	f000 f905 	bl	80007a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  setupRXsimple(); // Configure as a receiver
 800059e:	f000 f9f3 	bl	8000988 <setupRXsimple>

  HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	2110      	movs	r1, #16
 80005a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005aa:	f000 fecf 	bl	800134c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_SET);
 80005ae:	2201      	movs	r2, #1
 80005b0:	2101      	movs	r1, #1
 80005b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b6:	f000 fec9 	bl	800134c <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(100);
 80005ba:	2064      	movs	r0, #100	; 0x64
 80005bc:	f000 fc52 	bl	8000e64 <HAL_Delay>
	checkStatus = spiReadByte(REG_STATUS);
 80005c0:	2007      	movs	r0, #7
 80005c2:	f000 f951 	bl	8000868 <spiReadByte>
 80005c6:	4603      	mov	r3, r0
 80005c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (checkStatus & (1 << MASK_RX_DR))
 80005cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80005d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d0f0      	beq.n	80005ba <main+0x36>
	{
		//receivedByte = receiveByte();
		receiveBytes(receivedDataBuffer, 6);
 80005d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80005dc:	2106      	movs	r1, #6
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 fa14 	bl	8000a0c <receiveBytes>

		// Parse the received acceleration data
		//xval = (receivedDataBuffer[1] << 4) + (receivedDataBuffer[0] >> 4);
		xval = (receivedDataBuffer[1]<<8) | (receivedDataBuffer[0]);
 80005e4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80005e8:	021b      	lsls	r3, r3, #8
 80005ea:	b21a      	sxth	r2, r3
 80005ec:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80005f0:	b21b      	sxth	r3, r3
 80005f2:	4313      	orrs	r3, r2
 80005f4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		//alternative
		//
		//yval = (receivedDataBuffer[3] << 4) + (receivedDataBuffer[2] >> 4);
		yval = (receivedDataBuffer[3]<<8) | (receivedDataBuffer[2]);
 80005f8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	b21a      	sxth	r2, r3
 8000600:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000604:	b21b      	sxth	r3, r3
 8000606:	4313      	orrs	r3, r2
 8000608:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
		//zval = (receivedDataBuffer[5] << 4) + (receivedDataBuffer[4] >> 4);
		zval = (receivedDataBuffer[5]<<8) | (receivedDataBuffer[4]);
 800060c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8000610:	021b      	lsls	r3, r3, #8
 8000612:	b21a      	sxth	r2, r3
 8000614:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58

		sprintf(msg, "%d,%d,%d\n", xval/16, yval/16, zval/16);
 8000620:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8000624:	2b00      	cmp	r3, #0
 8000626:	da00      	bge.n	800062a <main+0xa6>
 8000628:	330f      	adds	r3, #15
 800062a:	111b      	asrs	r3, r3, #4
 800062c:	b21b      	sxth	r3, r3
 800062e:	461a      	mov	r2, r3
 8000630:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8000634:	2b00      	cmp	r3, #0
 8000636:	da00      	bge.n	800063a <main+0xb6>
 8000638:	330f      	adds	r3, #15
 800063a:	111b      	asrs	r3, r3, #4
 800063c:	b21b      	sxth	r3, r3
 800063e:	4619      	mov	r1, r3
 8000640:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 8000644:	2b00      	cmp	r3, #0
 8000646:	da00      	bge.n	800064a <main+0xc6>
 8000648:	330f      	adds	r3, #15
 800064a:	111b      	asrs	r3, r3, #4
 800064c:	b21b      	sxth	r3, r3
 800064e:	4638      	mov	r0, r7
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	460b      	mov	r3, r1
 8000654:	4910      	ldr	r1, [pc, #64]	; (8000698 <main+0x114>)
 8000656:	f003 fa8d 	bl	8003b74 <siprintf>
		HAL_UART_Transmit(&huart2, msg, strlen(msg), 100);
 800065a:	463b      	mov	r3, r7
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff fdb7 	bl	80001d0 <strlen>
 8000662:	4603      	mov	r3, r0
 8000664:	b29a      	uxth	r2, r3
 8000666:	4639      	mov	r1, r7
 8000668:	2364      	movs	r3, #100	; 0x64
 800066a:	480c      	ldr	r0, [pc, #48]	; (800069c <main+0x118>)
 800066c:	f002 fde0 	bl	8003230 <HAL_UART_Transmit>

		checkStatus = spiReadByte(REG_STATUS);
 8000670:	2007      	movs	r0, #7
 8000672:	f000 f8f9 	bl	8000868 <spiReadByte>
 8000676:	4603      	mov	r3, r0
 8000678:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		// Clear RX_DR flag
		spiWriteByte(REG_STATUS, 0x40); // Assert bit 6 of Status high (clear RX_DR flag)
 800067c:	2140      	movs	r1, #64	; 0x40
 800067e:	2007      	movs	r0, #7
 8000680:	f000 f91e 	bl	80008c0 <spiWriteByte>
		// Flush RX FIFO
		flushRXFIFO();
 8000684:	f000 f9fc 	bl	8000a80 <flushRXFIFO>
		checkStatus = spiReadByte(REG_STATUS);
 8000688:	2007      	movs	r0, #7
 800068a:	f000 f8ed 	bl	8000868 <spiReadByte>
 800068e:	4603      	mov	r3, r0
 8000690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	HAL_Delay(100);
 8000694:	e791      	b.n	80005ba <main+0x36>
 8000696:	bf00      	nop
 8000698:	08004468 	.word	0x08004468
 800069c:	200000f0 	.word	0x200000f0

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b096      	sub	sp, #88	; 0x58
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	2244      	movs	r2, #68	; 0x44
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fa58 	bl	8003b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	463b      	mov	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006c6:	f000 fe67 	bl	8001398 <HAL_PWREx_ControlVoltageScaling>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006d0:	f000 f9f4 	bl	8000abc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006d4:	2310      	movs	r3, #16
 80006d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006d8:	2301      	movs	r3, #1
 80006da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006e0:	2360      	movs	r3, #96	; 0x60
 80006e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e4:	2300      	movs	r3, #0
 80006e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fea9 	bl	8001444 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80006f8:	f000 f9e0 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000710:	463b      	mov	r3, r7
 8000712:	2100      	movs	r1, #0
 8000714:	4618      	mov	r0, r3
 8000716:	f001 faa9 	bl	8001c6c <HAL_RCC_ClockConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000720:	f000 f9cc 	bl	8000abc <Error_Handler>
  }
}
 8000724:	bf00      	nop
 8000726:	3758      	adds	r7, #88	; 0x58
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000730:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000732:	4a1c      	ldr	r2, [pc, #112]	; (80007a4 <MX_SPI1_Init+0x78>)
 8000734:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000736:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000738:	f44f 7282 	mov.w	r2, #260	; 0x104
 800073c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073e:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000744:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000746:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800074a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800074c:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_SPI1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000752:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000758:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_SPI1_Init+0x74>)
 800075a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800075e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000762:	2220      	movs	r2, #32
 8000764:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_SPI1_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000772:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000778:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <MX_SPI1_Init+0x74>)
 800077a:	2207      	movs	r2, #7
 800077c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000784:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_SPI1_Init+0x74>)
 8000786:	2208      	movs	r2, #8
 8000788:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800078a:	4805      	ldr	r0, [pc, #20]	; (80007a0 <MX_SPI1_Init+0x74>)
 800078c:	f001 ff7a 	bl	8002684 <HAL_SPI_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000796:	f000 f991 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	2000008c 	.word	0x2000008c
 80007a4:	40013000 	.word	0x40013000

080007a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007ac:	4b14      	ldr	r3, [pc, #80]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007ae:	4a15      	ldr	r2, [pc, #84]	; (8000804 <MX_USART2_UART_Init+0x5c>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b2:	4b13      	ldr	r3, [pc, #76]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b11      	ldr	r3, [pc, #68]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b0b      	ldr	r3, [pc, #44]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007de:	4b08      	ldr	r3, [pc, #32]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ea:	4805      	ldr	r0, [pc, #20]	; (8000800 <MX_USART2_UART_Init+0x58>)
 80007ec:	f002 fcd2 	bl	8003194 <HAL_UART_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007f6:	f000 f961 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	200000f0 	.word	0x200000f0
 8000804:	40004400 	.word	0x40004400

08000808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <MX_GPIO_Init+0x5c>)
 800081e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000820:	4a10      	ldr	r2, [pc, #64]	; (8000864 <MX_GPIO_Init+0x5c>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <MX_GPIO_Init+0x5c>)
 800082a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082c:	f003 0301 	and.w	r3, r3, #1
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2111      	movs	r1, #17
 8000838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800083c:	f000 fd86 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 8000840:	2311      	movs	r3, #17
 8000842:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	4619      	mov	r1, r3
 8000854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000858:	f000 fc0e 	bl	8001078 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800085c:	bf00      	nop
 800085e:	3718      	adds	r7, #24
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000

08000868 <spiReadByte>:

/* USER CODE BEGIN 4 */
uint8_t spitxbuffer[8];
uint8_t spirxbuffer[8];
uint8_t spiReadByte(uint8_t address)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af02      	add	r7, sp, #8
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
	spitxbuffer[0] = address;
 8000872:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <spiReadByte+0x4c>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	7013      	strb	r3, [r2, #0]
	spitxbuffer[1] = 0;
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <spiReadByte+0x4c>)
 800087a:	2200      	movs	r2, #0
 800087c:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_RESET); // put CSN = 0
 800087e:	2200      	movs	r2, #0
 8000880:	2110      	movs	r1, #16
 8000882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000886:	f000 fd61 	bl	800134c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, spitxbuffer, spirxbuffer, 2*sizeof(uint8_t), HAL_MAX_DELAY);
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2302      	movs	r3, #2
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <spiReadByte+0x50>)
 8000894:	4907      	ldr	r1, [pc, #28]	; (80008b4 <spiReadByte+0x4c>)
 8000896:	4809      	ldr	r0, [pc, #36]	; (80008bc <spiReadByte+0x54>)
 8000898:	f002 f905 	bl	8002aa6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 0
 800089c:	2201      	movs	r2, #1
 800089e:	2110      	movs	r1, #16
 80008a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a4:	f000 fd52 	bl	800134c <HAL_GPIO_WritePin>
	return spirxbuffer[1];
 80008a8:	4b03      	ldr	r3, [pc, #12]	; (80008b8 <spiReadByte+0x50>)
 80008aa:	785b      	ldrb	r3, [r3, #1]

}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000174 	.word	0x20000174
 80008b8:	2000017c 	.word	0x2000017c
 80008bc:	2000008c 	.word	0x2000008c

080008c0 <spiWriteByte>:

void spiWriteByte(uint8_t address, uint8_t value)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	4603      	mov	r3, r0
 80008c8:	460a      	mov	r2, r1
 80008ca:	71fb      	strb	r3, [r7, #7]
 80008cc:	4613      	mov	r3, r2
 80008ce:	71bb      	strb	r3, [r7, #6]
	spitxbuffer[0] = address | 1<<5; // need to set 3 msb to 1 for writes
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	f043 0320 	orr.w	r3, r3, #32
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <spiWriteByte+0x54>)
 80008da:	701a      	strb	r2, [r3, #0]
	spitxbuffer[1] = value;
 80008dc:	4a0d      	ldr	r2, [pc, #52]	; (8000914 <spiWriteByte+0x54>)
 80008de:	79bb      	ldrb	r3, [r7, #6]
 80008e0:	7053      	strb	r3, [r2, #1]

	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_RESET); // put CSN = 0
 80008e2:	2200      	movs	r2, #0
 80008e4:	2110      	movs	r1, #16
 80008e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ea:	f000 fd2f 	bl	800134c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, spitxbuffer, spirxbuffer, 2, HAL_MAX_DELAY);
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	2302      	movs	r3, #2
 80008f6:	4a08      	ldr	r2, [pc, #32]	; (8000918 <spiWriteByte+0x58>)
 80008f8:	4906      	ldr	r1, [pc, #24]	; (8000914 <spiWriteByte+0x54>)
 80008fa:	4808      	ldr	r0, [pc, #32]	; (800091c <spiWriteByte+0x5c>)
 80008fc:	f002 f8d3 	bl	8002aa6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 0
 8000900:	2201      	movs	r2, #1
 8000902:	2110      	movs	r1, #16
 8000904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000908:	f000 fd20 	bl	800134c <HAL_GPIO_WritePin>


}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000174 	.word	0x20000174
 8000918:	2000017c 	.word	0x2000017c
 800091c:	2000008c 	.word	0x2000008c

08000920 <spiWriteNByte>:

void spiWriteNByte(uint8_t address, const uint8_t *buf, uint8_t len)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	6039      	str	r1, [r7, #0]
 800092a:	71fb      	strb	r3, [r7, #7]
 800092c:	4613      	mov	r3, r2
 800092e:	71bb      	strb	r3, [r7, #6]
	spitxbuffer[0] = address | 1 <<5;
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f043 0320 	orr.w	r3, r3, #32
 8000936:	b2da      	uxtb	r2, r3
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <spiWriteNByte+0x60>)
 800093a:	701a      	strb	r2, [r3, #0]
	spitxbuffer[1] = 0;
 800093c:	4b10      	ldr	r3, [pc, #64]	; (8000980 <spiWriteNByte+0x60>)
 800093e:	2200      	movs	r2, #0
 8000940:	705a      	strb	r2, [r3, #1]
	//Put CSN low
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000942:	2200      	movs	r2, #0
 8000944:	2110      	movs	r1, #16
 8000946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800094a:	f000 fcff 	bl	800134c <HAL_GPIO_WritePin>
	//Transmit register address
	HAL_SPI_Transmit(&hspi1, spitxbuffer, 1, HAL_MAX_DELAY);	//Receive data
 800094e:	f04f 33ff 	mov.w	r3, #4294967295
 8000952:	2201      	movs	r2, #1
 8000954:	490a      	ldr	r1, [pc, #40]	; (8000980 <spiWriteNByte+0x60>)
 8000956:	480b      	ldr	r0, [pc, #44]	; (8000984 <spiWriteNByte+0x64>)
 8000958:	f001 ff37 	bl	80027ca <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)buf, len, HAL_MAX_DELAY);
 800095c:	79bb      	ldrb	r3, [r7, #6]
 800095e:	b29a      	uxth	r2, r3
 8000960:	f04f 33ff 	mov.w	r3, #4294967295
 8000964:	6839      	ldr	r1, [r7, #0]
 8000966:	4807      	ldr	r0, [pc, #28]	; (8000984 <spiWriteNByte+0x64>)
 8000968:	f001 ff2f 	bl	80027ca <HAL_SPI_Transmit>
	//Bring CSN high
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 1
 800096c:	2201      	movs	r2, #1
 800096e:	2110      	movs	r1, #16
 8000970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000974:	f000 fcea 	bl	800134c <HAL_GPIO_WritePin>
}
 8000978:	bf00      	nop
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000174 	.word	0x20000174
 8000984:	2000008c 	.word	0x2000008c

08000988 <setupRXsimple>:
	// Enable error correction, power up, PRIM_RX = 0 [PTX]
	spiWriteByte(REG_CONFIG, 0x0A);
}

void setupRXsimple(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
	spiWriteByte(REG_SETUP_RETR, 0x00); // no retransmission / acknowledgment
 800098e:	2100      	movs	r1, #0
 8000990:	2004      	movs	r0, #4
 8000992:	f7ff ff95 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_EN_AA, 0x00); //no auto acknowledge
 8000996:	2100      	movs	r1, #0
 8000998:	2001      	movs	r0, #1
 800099a:	f7ff ff91 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_SETUP_AW, 0x02); // makes address width 4 bytes
 800099e:	2102      	movs	r1, #2
 80009a0:	2003      	movs	r0, #3
 80009a2:	f7ff ff8d 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_RF_CH, 0x02);// make frequency 2.402 Ghz
 80009a6:	2102      	movs	r1, #2
 80009a8:	2005      	movs	r0, #5
 80009aa:	f7ff ff89 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_RF_SETUP, 0x26); // lowest data rate + highest output pwr
 80009ae:	2126      	movs	r1, #38	; 0x26
 80009b0:	2006      	movs	r0, #6
 80009b2:	f7ff ff85 	bl	80008c0 <spiWriteByte>

	// Address for the radio that we expect to be receiving data from
	uint8_t TxAddr[4] = {0x00, 0x11, 0x22, 0x33};
 80009b6:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <setupRXsimple+0x80>)
 80009b8:	607b      	str	r3, [r7, #4]
	// The unique address for data pipe 0 (see page 39 of datasheet)
	uint8_t Rx_0_Addr[4] = {0x78, 0x78, 0x78, 0x78};
 80009ba:	f04f 3378 	mov.w	r3, #2021161080	; 0x78787878
 80009be:	603b      	str	r3, [r7, #0]

	// Configure RX pipe 0 to the unique address, and pipe 1 to our transmitter address
	spiWriteNByte(REG_RX_ADDR_P0, Rx_0_Addr, 4);
 80009c0:	463b      	mov	r3, r7
 80009c2:	2204      	movs	r2, #4
 80009c4:	4619      	mov	r1, r3
 80009c6:	200a      	movs	r0, #10
 80009c8:	f7ff ffaa 	bl	8000920 <spiWriteNByte>
	spiWriteNByte(REG_RX_ADDR_P1, TxAddr, 4);
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2204      	movs	r2, #4
 80009d0:	4619      	mov	r1, r3
 80009d2:	200b      	movs	r0, #11
 80009d4:	f7ff ffa4 	bl	8000920 <spiWriteNByte>

	// Use channel 1
	// Note: I'm note sure if we need to enable pipe 0 here, since transmission is over pipe 1. Enabling it to be safe.
	spiWriteByte(REG_EN_RXADDR, 0x03); // Enable pipes 0 and 1 [bit 0 and 1 = 1]
 80009d8:	2103      	movs	r1, #3
 80009da:	2002      	movs	r0, #2
 80009dc:	f7ff ff70 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P1, 0x06); // 6 byte payload length on pipe 1
 80009e0:	2106      	movs	r1, #6
 80009e2:	2012      	movs	r0, #18
 80009e4:	f7ff ff6c 	bl	80008c0 <spiWriteByte>

	// no shockburst stuff
	spiWriteByte(REG_DYNPD, 0x00);
 80009e8:	2100      	movs	r1, #0
 80009ea:	201c      	movs	r0, #28
 80009ec:	f7ff ff68 	bl	80008c0 <spiWriteByte>
	spiWriteByte(REG_FEATURE, 0x00);
 80009f0:	2100      	movs	r1, #0
 80009f2:	201d      	movs	r0, #29
 80009f4:	f7ff ff64 	bl	80008c0 <spiWriteByte>

	// RX mode
	// Enable error correction [bit 3], power up [bit 1], PRIM_RX = 1 [PRX] [bit 0]
	spiWriteByte(REG_CONFIG, 0x0B);
 80009f8:	210b      	movs	r1, #11
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff ff60 	bl	80008c0 <spiWriteByte>
}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	33221100 	.word	0x33221100

08000a0c <receiveBytes>:
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 1
	return rxData[1];
}

void receiveBytes(uint8_t* rxdata, uint8_t len)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af02      	add	r7, sp, #8
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	70fb      	strb	r3, [r7, #3]
	uint8_t txPayload = 0x61;
 8000a18:	2361      	movs	r3, #97	; 0x61
 8000a1a:	73fb      	strb	r3, [r7, #15]
	uint8_t txzeros[6];
	txzeros[0] = 0x00; // using the R_RX_PAYLOAD command
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	723b      	strb	r3, [r7, #8]
	txzeros[1] = 0x00;
 8000a20:	2300      	movs	r3, #0
 8000a22:	727b      	strb	r3, [r7, #9]
	txzeros[2] = 0x00;
 8000a24:	2300      	movs	r3, #0
 8000a26:	72bb      	strb	r3, [r7, #10]
	txzeros[3] = 0x00;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	72fb      	strb	r3, [r7, #11]
	txzeros[4] = 0x00;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	733b      	strb	r3, [r7, #12]
	txzeros[5] = 0x00;
 8000a30:	2300      	movs	r3, #0
 8000a32:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000a34:	2200      	movs	r2, #0
 8000a36:	2110      	movs	r1, #16
 8000a38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a3c:	f000 fc86 	bl	800134c <HAL_GPIO_WritePin>
	// Send R_RX_PAYLOAD
	HAL_SPI_Transmit(&hspi1, &txPayload, 1, HAL_MAX_DELAY);
 8000a40:	f107 010f 	add.w	r1, r7, #15
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	2201      	movs	r2, #1
 8000a4a:	480c      	ldr	r0, [pc, #48]	; (8000a7c <receiveBytes+0x70>)
 8000a4c:	f001 febd 	bl	80027ca <HAL_SPI_Transmit>
	HAL_SPI_TransmitReceive(&hspi1, txzeros, rxdata, len, HAL_MAX_DELAY);
 8000a50:	78fb      	ldrb	r3, [r7, #3]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	f107 0108 	add.w	r1, r7, #8
 8000a58:	f04f 32ff 	mov.w	r2, #4294967295
 8000a5c:	9200      	str	r2, [sp, #0]
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	4806      	ldr	r0, [pc, #24]	; (8000a7c <receiveBytes+0x70>)
 8000a62:	f002 f820 	bl	8002aa6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 1
 8000a66:	2201      	movs	r2, #1
 8000a68:	2110      	movs	r1, #16
 8000a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a6e:	f000 fc6d 	bl	800134c <HAL_GPIO_WritePin>
}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000008c 	.word	0x2000008c

08000a80 <flushRXFIFO>:
	HAL_SPI_Transmit(&hspi1, txData, 1, HAL_MAX_DELAY);
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 1
}

void flushRXFIFO(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
	uint8_t txData = 0xE2; // using the FLUSH_RX command (1110 0010)
 8000a86:	23e2      	movs	r3, #226	; 0xe2
 8000a88:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2110      	movs	r1, #16
 8000a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a92:	f000 fc5b 	bl	800134c <HAL_GPIO_WritePin>
	// Send W_TX_Command
	HAL_SPI_Transmit(&hspi1, &txData, 1*sizeof(uint8_t), HAL_MAX_DELAY);
 8000a96:	1df9      	adds	r1, r7, #7
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4806      	ldr	r0, [pc, #24]	; (8000ab8 <flushRXFIFO+0x38>)
 8000aa0:	f001 fe93 	bl	80027ca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, CSN_Pin, GPIO_PIN_SET); // put CSN = 1
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2110      	movs	r1, #16
 8000aa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aac:	f000 fc4e 	bl	800134c <HAL_GPIO_WritePin>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2000008c 	.word	0x2000008c

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad2:	4a0e      	ldr	r2, [pc, #56]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6613      	str	r3, [r2, #96]	; 0x60
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_MspInit+0x44>)
 8000adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <HAL_MspInit+0x44>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aea:	4a08      	ldr	r2, [pc, #32]	; (8000b0c <HAL_MspInit+0x44>)
 8000aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af0:	6593      	str	r3, [r2, #88]	; 0x58
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_MspInit+0x44>)
 8000af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08a      	sub	sp, #40	; 0x28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a17      	ldr	r2, [pc, #92]	; (8000b8c <HAL_SPI_MspInit+0x7c>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d128      	bne.n	8000b84 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b32:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b36:	4a16      	ldr	r2, [pc, #88]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b3c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b3e:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4e:	4a10      	ldr	r2, [pc, #64]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <HAL_SPI_MspInit+0x80>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b62:	23e0      	movs	r3, #224	; 0xe0
 8000b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b72:	2305      	movs	r3, #5
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b80:	f000 fa7a 	bl	8001078 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40013000 	.word	0x40013000
 8000b90:	40021000 	.word	0x40021000

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b09e      	sub	sp, #120	; 0x78
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2254      	movs	r2, #84	; 0x54
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f002 ffd5 	bl	8003b64 <memset>
  if(huart->Instance==USART2)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a1f      	ldr	r2, [pc, #124]	; (8000c3c <HAL_UART_MspInit+0xa8>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d136      	bne.n	8000c32 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f001 fa6f 	bl	80020b4 <HAL_RCCEx_PeriphCLKConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bdc:	f7ff ff6e 	bl	8000abc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000be0:	4b17      	ldr	r3, [pc, #92]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000be4:	4a16      	ldr	r2, [pc, #88]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000be6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bea:	6593      	str	r3, [r2, #88]	; 0x58
 8000bec:	4b14      	ldr	r3, [pc, #80]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfc:	4a10      	ldr	r2, [pc, #64]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000bfe:	f043 0301 	orr.w	r3, r3, #1
 8000c02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c04:	4b0e      	ldr	r3, [pc, #56]	; (8000c40 <HAL_UART_MspInit+0xac>)
 8000c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c08:	f003 0301 	and.w	r3, r3, #1
 8000c0c:	60bb      	str	r3, [r7, #8]
 8000c0e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c10:	230c      	movs	r3, #12
 8000c12:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c20:	2307      	movs	r3, #7
 8000c22:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2e:	f000 fa23 	bl	8001078 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c32:	bf00      	nop
 8000c34:	3778      	adds	r7, #120	; 0x78
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40004400 	.word	0x40004400
 8000c40:	40021000 	.word	0x40021000

08000c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <NMI_Handler+0x4>

08000c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <HardFault_Handler+0x4>

08000c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <MemManage_Handler+0x4>

08000c56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5a:	e7fe      	b.n	8000c5a <BusFault_Handler+0x4>

08000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <UsageFault_Handler+0x4>

08000c62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c90:	f000 f8c8 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca0:	4a14      	ldr	r2, [pc, #80]	; (8000cf4 <_sbrk+0x5c>)
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <_sbrk+0x60>)
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d102      	bne.n	8000cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <_sbrk+0x64>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <_sbrk+0x68>)
 8000cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cba:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <_sbrk+0x64>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d207      	bcs.n	8000cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc8:	f002 ff22 	bl	8003b10 <__errno>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	220c      	movs	r2, #12
 8000cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	e009      	b.n	8000cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <_sbrk+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cde:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	4a05      	ldr	r2, [pc, #20]	; (8000cfc <_sbrk+0x64>)
 8000ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20010000 	.word	0x20010000
 8000cf8:	00000400 	.word	0x00000400
 8000cfc:	20000184 	.word	0x20000184
 8000d00:	200001a0 	.word	0x200001a0

08000d04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <SystemInit+0x20>)
 8000d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d0e:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <SystemInit+0x20>)
 8000d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d60 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d2c:	f7ff ffea 	bl	8000d04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d30:	480c      	ldr	r0, [pc, #48]	; (8000d64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d32:	490d      	ldr	r1, [pc, #52]	; (8000d68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d34:	4a0d      	ldr	r2, [pc, #52]	; (8000d6c <LoopForever+0xe>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d38:	e002      	b.n	8000d40 <LoopCopyDataInit>

08000d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d3e:	3304      	adds	r3, #4

08000d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d44:	d3f9      	bcc.n	8000d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d46:	4a0a      	ldr	r2, [pc, #40]	; (8000d70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d48:	4c0a      	ldr	r4, [pc, #40]	; (8000d74 <LoopForever+0x16>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d4c:	e001      	b.n	8000d52 <LoopFillZerobss>

08000d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d50:	3204      	adds	r2, #4

08000d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d54:	d3fb      	bcc.n	8000d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d56:	f002 fee1 	bl	8003b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d5a:	f7ff fc13 	bl	8000584 <main>

08000d5e <LoopForever>:

LoopForever:
    b LoopForever
 8000d5e:	e7fe      	b.n	8000d5e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d60:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d68:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d6c:	08004500 	.word	0x08004500
  ldr r2, =_sbss
 8000d70:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d74:	2000019c 	.word	0x2000019c

08000d78 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d78:	e7fe      	b.n	8000d78 <ADC1_IRQHandler>

08000d7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d80:	2300      	movs	r3, #0
 8000d82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f000 f943 	bl	8001010 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d8a:	200f      	movs	r0, #15
 8000d8c:	f000 f80e 	bl	8000dac <HAL_InitTick>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	71fb      	strb	r3, [r7, #7]
 8000d9a:	e001      	b.n	8000da0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d9c:	f7ff fe94 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000da0:	79fb      	ldrb	r3, [r7, #7]
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d023      	beq.n	8000e08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000dc0:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <HAL_InitTick+0x70>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f941 	bl	800105e <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d10f      	bne.n	8000e02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b0f      	cmp	r3, #15
 8000de6:	d809      	bhi.n	8000dfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de8:	2200      	movs	r2, #0
 8000dea:	6879      	ldr	r1, [r7, #4]
 8000dec:	f04f 30ff 	mov.w	r0, #4294967295
 8000df0:	f000 f919 	bl	8001026 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000df4:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_InitTick+0x74>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	e007      	b.n	8000e0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	73fb      	strb	r3, [r7, #15]
 8000e00:	e004      	b.n	8000e0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	73fb      	strb	r3, [r7, #15]
 8000e06:	e001      	b.n	8000e0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	20000004 	.word	0x20000004

08000e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x20>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x24>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <HAL_IncTick+0x24>)
 8000e36:	6013      	str	r3, [r2, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008
 8000e48:	20000188 	.word	0x20000188

08000e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_GetTick+0x14>)
 8000e52:	681b      	ldr	r3, [r3, #0]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000188 	.word	0x20000188

08000e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e6c:	f7ff ffee 	bl	8000e4c <HAL_GetTick>
 8000e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e7c:	d005      	beq.n	8000e8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_Delay+0x44>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	461a      	mov	r2, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4413      	add	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e8a:	bf00      	nop
 8000e8c:	f7ff ffde 	bl	8000e4c <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d8f7      	bhi.n	8000e8c <HAL_Delay+0x28>
  {
  }
}
 8000e9c:	bf00      	nop
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008

08000eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	60d3      	str	r3, [r2, #12]
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <__NVIC_GetPriorityGrouping+0x18>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	f003 0307 	and.w	r3, r3, #7
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	6039      	str	r1, [r7, #0]
 8000f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	db0a      	blt.n	8000f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	490c      	ldr	r1, [pc, #48]	; (8000f5c <__NVIC_SetPriority+0x4c>)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	0112      	lsls	r2, r2, #4
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	440b      	add	r3, r1
 8000f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f38:	e00a      	b.n	8000f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4908      	ldr	r1, [pc, #32]	; (8000f60 <__NVIC_SetPriority+0x50>)
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	f003 030f 	and.w	r3, r3, #15
 8000f46:	3b04      	subs	r3, #4
 8000f48:	0112      	lsls	r2, r2, #4
 8000f4a:	b2d2      	uxtb	r2, r2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	761a      	strb	r2, [r3, #24]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000e100 	.word	0xe000e100
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	; 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f1c3 0307 	rsb	r3, r3, #7
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	bf28      	it	cs
 8000f82:	2304      	movcs	r3, #4
 8000f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	2b06      	cmp	r3, #6
 8000f8c:	d902      	bls.n	8000f94 <NVIC_EncodePriority+0x30>
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3b03      	subs	r3, #3
 8000f92:	e000      	b.n	8000f96 <NVIC_EncodePriority+0x32>
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f98:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43da      	mvns	r2, r3
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	401a      	ands	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fac:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	43d9      	mvns	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	4313      	orrs	r3, r2
         );
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3724      	adds	r7, #36	; 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
	...

08000fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fdc:	d301      	bcc.n	8000fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e00f      	b.n	8001002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fe2:	4a0a      	ldr	r2, [pc, #40]	; (800100c <SysTick_Config+0x40>)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fea:	210f      	movs	r1, #15
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff0:	f7ff ff8e 	bl	8000f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff4:	4b05      	ldr	r3, [pc, #20]	; (800100c <SysTick_Config+0x40>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffa:	4b04      	ldr	r3, [pc, #16]	; (800100c <SysTick_Config+0x40>)
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	e000e010 	.word	0xe000e010

08001010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff ff47 	bl	8000eac <__NVIC_SetPriorityGrouping>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af00      	add	r7, sp, #0
 800102c:	4603      	mov	r3, r0
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001038:	f7ff ff5c 	bl	8000ef4 <__NVIC_GetPriorityGrouping>
 800103c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	68b9      	ldr	r1, [r7, #8]
 8001042:	6978      	ldr	r0, [r7, #20]
 8001044:	f7ff ff8e 	bl	8000f64 <NVIC_EncodePriority>
 8001048:	4602      	mov	r2, r0
 800104a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104e:	4611      	mov	r1, r2
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff5d 	bl	8000f10 <__NVIC_SetPriority>
}
 8001056:	bf00      	nop
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff ffb0 	bl	8000fcc <SysTick_Config>
 800106c:	4603      	mov	r3, r0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001078:	b480      	push	{r7}
 800107a:	b087      	sub	sp, #28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001086:	e148      	b.n	800131a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	2101      	movs	r1, #1
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	fa01 f303 	lsl.w	r3, r1, r3
 8001094:	4013      	ands	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 813a 	beq.w	8001314 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0303 	and.w	r3, r3, #3
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d005      	beq.n	80010b8 <HAL_GPIO_Init+0x40>
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 0303 	and.w	r3, r3, #3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d130      	bne.n	800111a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	2203      	movs	r2, #3
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	68da      	ldr	r2, [r3, #12]
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	693a      	ldr	r2, [r7, #16]
 80010de:	4313      	orrs	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ee:	2201      	movs	r2, #1
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	091b      	lsrs	r3, r3, #4
 8001104:	f003 0201 	and.w	r2, r3, #1
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4313      	orrs	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	2b03      	cmp	r3, #3
 8001124:	d017      	beq.n	8001156 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	2203      	movs	r2, #3
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43db      	mvns	r3, r3
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	689a      	ldr	r2, [r3, #8]
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f003 0303 	and.w	r3, r3, #3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d123      	bne.n	80011aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	08da      	lsrs	r2, r3, #3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	3208      	adds	r2, #8
 800116a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	220f      	movs	r2, #15
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	691a      	ldr	r2, [r3, #16]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	f003 0307 	and.w	r3, r3, #7
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	08da      	lsrs	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3208      	adds	r2, #8
 80011a4:	6939      	ldr	r1, [r7, #16]
 80011a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 0203 	and.w	r2, r3, #3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	f000 8094 	beq.w	8001314 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ec:	4b52      	ldr	r3, [pc, #328]	; (8001338 <HAL_GPIO_Init+0x2c0>)
 80011ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011f0:	4a51      	ldr	r2, [pc, #324]	; (8001338 <HAL_GPIO_Init+0x2c0>)
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	6613      	str	r3, [r2, #96]	; 0x60
 80011f8:	4b4f      	ldr	r3, [pc, #316]	; (8001338 <HAL_GPIO_Init+0x2c0>)
 80011fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <HAL_GPIO_Init+0x2c4>)
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	3302      	adds	r3, #2
 800120c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001210:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	220f      	movs	r2, #15
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800122e:	d00d      	beq.n	800124c <HAL_GPIO_Init+0x1d4>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a43      	ldr	r2, [pc, #268]	; (8001340 <HAL_GPIO_Init+0x2c8>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d007      	beq.n	8001248 <HAL_GPIO_Init+0x1d0>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a42      	ldr	r2, [pc, #264]	; (8001344 <HAL_GPIO_Init+0x2cc>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d101      	bne.n	8001244 <HAL_GPIO_Init+0x1cc>
 8001240:	2302      	movs	r3, #2
 8001242:	e004      	b.n	800124e <HAL_GPIO_Init+0x1d6>
 8001244:	2307      	movs	r3, #7
 8001246:	e002      	b.n	800124e <HAL_GPIO_Init+0x1d6>
 8001248:	2301      	movs	r3, #1
 800124a:	e000      	b.n	800124e <HAL_GPIO_Init+0x1d6>
 800124c:	2300      	movs	r3, #0
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	f002 0203 	and.w	r2, r2, #3
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	4093      	lsls	r3, r2
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4313      	orrs	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800125e:	4937      	ldr	r1, [pc, #220]	; (800133c <HAL_GPIO_Init+0x2c4>)
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3302      	adds	r3, #2
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800126c:	4b36      	ldr	r3, [pc, #216]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	43db      	mvns	r3, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001290:	4a2d      	ldr	r2, [pc, #180]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001296:	4b2c      	ldr	r3, [pc, #176]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012ba:	4a23      	ldr	r2, [pc, #140]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012c0:	4b21      	ldr	r3, [pc, #132]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012e4:	4a18      	ldr	r2, [pc, #96]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80012ea:	4b17      	ldr	r3, [pc, #92]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <HAL_GPIO_Init+0x2d0>)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3301      	adds	r3, #1
 8001318:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	fa22 f303 	lsr.w	r3, r2, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	f47f aeaf 	bne.w	8001088 <HAL_GPIO_Init+0x10>
  }
}
 800132a:	bf00      	nop
 800132c:	bf00      	nop
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40021000 	.word	0x40021000
 800133c:	40010000 	.word	0x40010000
 8001340:	48000400 	.word	0x48000400
 8001344:	48000800 	.word	0x48000800
 8001348:	40010400 	.word	0x40010400

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 8001358:	4613      	mov	r3, r2
 800135a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800135c:	787b      	ldrb	r3, [r7, #1]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001368:	e002      	b.n	8001370 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800136a:	887a      	ldrh	r2, [r7, #2]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <HAL_PWREx_GetVoltageRange+0x18>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40007000 	.word	0x40007000

08001398 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013a6:	d130      	bne.n	800140a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80013a8:	4b23      	ldr	r3, [pc, #140]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013b4:	d038      	beq.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013b6:	4b20      	ldr	r3, [pc, #128]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013be:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013c6:	4b1d      	ldr	r3, [pc, #116]	; (800143c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2232      	movs	r2, #50	; 0x32
 80013cc:	fb02 f303 	mul.w	r3, r2, r3
 80013d0:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80013d2:	fba2 2303 	umull	r2, r3, r2, r3
 80013d6:	0c9b      	lsrs	r3, r3, #18
 80013d8:	3301      	adds	r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013dc:	e002      	b.n	80013e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013f0:	d102      	bne.n	80013f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1f2      	bne.n	80013de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013f8:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001404:	d110      	bne.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e00f      	b.n	800142a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001416:	d007      	beq.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001420:	4a05      	ldr	r2, [pc, #20]	; (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001422:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001426:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40007000 	.word	0x40007000
 800143c:	20000000 	.word	0x20000000
 8001440:	431bde83 	.word	0x431bde83

08001444 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	f000 bc02 	b.w	8001c5c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001458:	4b96      	ldr	r3, [pc, #600]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 030c 	and.w	r3, r3, #12
 8001460:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001462:	4b94      	ldr	r3, [pc, #592]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0310 	and.w	r3, r3, #16
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 80e4 	beq.w	8001642 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_RCC_OscConfig+0x4c>
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	2b0c      	cmp	r3, #12
 8001484:	f040 808b 	bne.w	800159e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	2b01      	cmp	r3, #1
 800148c:	f040 8087 	bne.w	800159e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001490:	4b88      	ldr	r3, [pc, #544]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d005      	beq.n	80014a8 <HAL_RCC_OscConfig+0x64>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d101      	bne.n	80014a8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e3d9      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a1a      	ldr	r2, [r3, #32]
 80014ac:	4b81      	ldr	r3, [pc, #516]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d004      	beq.n	80014c2 <HAL_RCC_OscConfig+0x7e>
 80014b8:	4b7e      	ldr	r3, [pc, #504]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014c0:	e005      	b.n	80014ce <HAL_RCC_OscConfig+0x8a>
 80014c2:	4b7c      	ldr	r3, [pc, #496]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d223      	bcs.n	800151a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 fd8c 	bl	8001ff4 <RCC_SetFlashLatencyFromMSIRange>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e3ba      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014e6:	4b73      	ldr	r3, [pc, #460]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a72      	ldr	r2, [pc, #456]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014ec:	f043 0308 	orr.w	r3, r3, #8
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	4b70      	ldr	r3, [pc, #448]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	496d      	ldr	r1, [pc, #436]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001500:	4313      	orrs	r3, r2
 8001502:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001504:	4b6b      	ldr	r3, [pc, #428]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69db      	ldr	r3, [r3, #28]
 8001510:	021b      	lsls	r3, r3, #8
 8001512:	4968      	ldr	r1, [pc, #416]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001514:	4313      	orrs	r3, r2
 8001516:	604b      	str	r3, [r1, #4]
 8001518:	e025      	b.n	8001566 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800151a:	4b66      	ldr	r3, [pc, #408]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a65      	ldr	r2, [pc, #404]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001520:	f043 0308 	orr.w	r3, r3, #8
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b63      	ldr	r3, [pc, #396]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	4960      	ldr	r1, [pc, #384]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001534:	4313      	orrs	r3, r2
 8001536:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001538:	4b5e      	ldr	r3, [pc, #376]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	495b      	ldr	r1, [pc, #364]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001548:	4313      	orrs	r3, r2
 800154a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fd4c 	bl	8001ff4 <RCC_SetFlashLatencyFromMSIRange>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e37a      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001566:	f000 fc81 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 800156a:	4602      	mov	r2, r0
 800156c:	4b51      	ldr	r3, [pc, #324]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	091b      	lsrs	r3, r3, #4
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	4950      	ldr	r1, [pc, #320]	; (80016b8 <HAL_RCC_OscConfig+0x274>)
 8001578:	5ccb      	ldrb	r3, [r1, r3]
 800157a:	f003 031f 	and.w	r3, r3, #31
 800157e:	fa22 f303 	lsr.w	r3, r2, r3
 8001582:	4a4e      	ldr	r2, [pc, #312]	; (80016bc <HAL_RCC_OscConfig+0x278>)
 8001584:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001586:	4b4e      	ldr	r3, [pc, #312]	; (80016c0 <HAL_RCC_OscConfig+0x27c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fc0e 	bl	8000dac <HAL_InitTick>
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d052      	beq.n	8001640 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	e35e      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d032      	beq.n	800160c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015a6:	4b43      	ldr	r3, [pc, #268]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a42      	ldr	r2, [pc, #264]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015b2:	f7ff fc4b 	bl	8000e4c <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015ba:	f7ff fc47 	bl	8000e4c <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e347      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015cc:	4b39      	ldr	r3, [pc, #228]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015d8:	4b36      	ldr	r3, [pc, #216]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a35      	ldr	r2, [pc, #212]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b33      	ldr	r3, [pc, #204]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4930      	ldr	r1, [pc, #192]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f6:	4b2f      	ldr	r3, [pc, #188]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	492b      	ldr	r1, [pc, #172]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001606:	4313      	orrs	r3, r2
 8001608:	604b      	str	r3, [r1, #4]
 800160a:	e01a      	b.n	8001642 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800160c:	4b29      	ldr	r3, [pc, #164]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a28      	ldr	r2, [pc, #160]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001612:	f023 0301 	bic.w	r3, r3, #1
 8001616:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001618:	f7ff fc18 	bl	8000e4c <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001620:	f7ff fc14 	bl	8000e4c <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e314      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001632:	4b20      	ldr	r3, [pc, #128]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f0      	bne.n	8001620 <HAL_RCC_OscConfig+0x1dc>
 800163e:	e000      	b.n	8001642 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001640:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	2b00      	cmp	r3, #0
 800164c:	d073      	beq.n	8001736 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	2b08      	cmp	r3, #8
 8001652:	d005      	beq.n	8001660 <HAL_RCC_OscConfig+0x21c>
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b0c      	cmp	r3, #12
 8001658:	d10e      	bne.n	8001678 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	2b03      	cmp	r3, #3
 800165e:	d10b      	bne.n	8001678 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001660:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d063      	beq.n	8001734 <HAL_RCC_OscConfig+0x2f0>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d15f      	bne.n	8001734 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e2f1      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001680:	d106      	bne.n	8001690 <HAL_RCC_OscConfig+0x24c>
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e025      	b.n	80016dc <HAL_RCC_OscConfig+0x298>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001698:	d114      	bne.n	80016c4 <HAL_RCC_OscConfig+0x280>
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a05      	ldr	r2, [pc, #20]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80016a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a02      	ldr	r2, [pc, #8]	; (80016b4 <HAL_RCC_OscConfig+0x270>)
 80016ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	e013      	b.n	80016dc <HAL_RCC_OscConfig+0x298>
 80016b4:	40021000 	.word	0x40021000
 80016b8:	08004474 	.word	0x08004474
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000004 	.word	0x20000004
 80016c4:	4ba0      	ldr	r3, [pc, #640]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a9f      	ldr	r2, [pc, #636]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80016ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b9d      	ldr	r3, [pc, #628]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a9c      	ldr	r2, [pc, #624]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d013      	beq.n	800170c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fbb2 	bl	8000e4c <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ec:	f7ff fbae 	bl	8000e4c <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	; 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e2ae      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016fe:	4b92      	ldr	r3, [pc, #584]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x2a8>
 800170a:	e014      	b.n	8001736 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170c:	f7ff fb9e 	bl	8000e4c <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fb9a 	bl	8000e4c <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	; 0x64
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e29a      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001726:	4b88      	ldr	r3, [pc, #544]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x2d0>
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d060      	beq.n	8001804 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	2b04      	cmp	r3, #4
 8001746:	d005      	beq.n	8001754 <HAL_RCC_OscConfig+0x310>
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d119      	bne.n	8001782 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d116      	bne.n	8001782 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001754:	4b7c      	ldr	r3, [pc, #496]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800175c:	2b00      	cmp	r3, #0
 800175e:	d005      	beq.n	800176c <HAL_RCC_OscConfig+0x328>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e277      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176c:	4b76      	ldr	r3, [pc, #472]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	691b      	ldr	r3, [r3, #16]
 8001778:	061b      	lsls	r3, r3, #24
 800177a:	4973      	ldr	r1, [pc, #460]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800177c:	4313      	orrs	r3, r2
 800177e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001780:	e040      	b.n	8001804 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d023      	beq.n	80017d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800178a:	4b6f      	ldr	r3, [pc, #444]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a6e      	ldr	r2, [pc, #440]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001796:	f7ff fb59 	bl	8000e4c <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800179c:	e008      	b.n	80017b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800179e:	f7ff fb55 	bl	8000e4c <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e255      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017b0:	4b65      	ldr	r3, [pc, #404]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f0      	beq.n	800179e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017bc:	4b62      	ldr	r3, [pc, #392]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	061b      	lsls	r3, r3, #24
 80017ca:	495f      	ldr	r1, [pc, #380]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	604b      	str	r3, [r1, #4]
 80017d0:	e018      	b.n	8001804 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017d2:	4b5d      	ldr	r3, [pc, #372]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a5c      	ldr	r2, [pc, #368]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017de:	f7ff fb35 	bl	8000e4c <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e6:	f7ff fb31 	bl	8000e4c <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e231      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001800:	2b00      	cmp	r3, #0
 8001802:	d1f0      	bne.n	80017e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	2b00      	cmp	r3, #0
 800180e:	d03c      	beq.n	800188a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	695b      	ldr	r3, [r3, #20]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01c      	beq.n	8001852 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001818:	4b4b      	ldr	r3, [pc, #300]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800181a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800181e:	4a4a      	ldr	r2, [pc, #296]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001828:	f7ff fb10 	bl	8000e4c <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001830:	f7ff fb0c 	bl	8000e4c <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e20c      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001842:	4b41      	ldr	r3, [pc, #260]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001844:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ef      	beq.n	8001830 <HAL_RCC_OscConfig+0x3ec>
 8001850:	e01b      	b.n	800188a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001852:	4b3d      	ldr	r3, [pc, #244]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001854:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001858:	4a3b      	ldr	r2, [pc, #236]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800185a:	f023 0301 	bic.w	r3, r3, #1
 800185e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001862:	f7ff faf3 	bl	8000e4c <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800186a:	f7ff faef 	bl	8000e4c <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e1ef      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800187c:	4b32      	ldr	r3, [pc, #200]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800187e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ef      	bne.n	800186a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 80a6 	beq.w	80019e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800189c:	4b2a      	ldr	r3, [pc, #168]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800189e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d10d      	bne.n	80018c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	4b27      	ldr	r3, [pc, #156]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ac:	4a26      	ldr	r2, [pc, #152]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80018ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b2:	6593      	str	r3, [r2, #88]	; 0x58
 80018b4:	4b24      	ldr	r3, [pc, #144]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018c0:	2301      	movs	r3, #1
 80018c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c4:	4b21      	ldr	r3, [pc, #132]	; (800194c <HAL_RCC_OscConfig+0x508>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d118      	bne.n	8001902 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018d0:	4b1e      	ldr	r3, [pc, #120]	; (800194c <HAL_RCC_OscConfig+0x508>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a1d      	ldr	r2, [pc, #116]	; (800194c <HAL_RCC_OscConfig+0x508>)
 80018d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018dc:	f7ff fab6 	bl	8000e4c <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e4:	f7ff fab2 	bl	8000e4c <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e1b2      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018f6:	4b15      	ldr	r3, [pc, #84]	; (800194c <HAL_RCC_OscConfig+0x508>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d108      	bne.n	800191c <HAL_RCC_OscConfig+0x4d8>
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800190c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001910:	4a0d      	ldr	r2, [pc, #52]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800191a:	e029      	b.n	8001970 <HAL_RCC_OscConfig+0x52c>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b05      	cmp	r3, #5
 8001922:	d115      	bne.n	8001950 <HAL_RCC_OscConfig+0x50c>
 8001924:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 8001936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800193a:	4a03      	ldr	r2, [pc, #12]	; (8001948 <HAL_RCC_OscConfig+0x504>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001944:	e014      	b.n	8001970 <HAL_RCC_OscConfig+0x52c>
 8001946:	bf00      	nop
 8001948:	40021000 	.word	0x40021000
 800194c:	40007000 	.word	0x40007000
 8001950:	4b9a      	ldr	r3, [pc, #616]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001956:	4a99      	ldr	r2, [pc, #612]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001960:	4b96      	ldr	r3, [pc, #600]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001966:	4a95      	ldr	r2, [pc, #596]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001968:	f023 0304 	bic.w	r3, r3, #4
 800196c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d016      	beq.n	80019a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001978:	f7ff fa68 	bl	8000e4c <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800197e:	e00a      	b.n	8001996 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001980:	f7ff fa64 	bl	8000e4c <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	f241 3288 	movw	r2, #5000	; 0x1388
 800198e:	4293      	cmp	r3, r2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e162      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001996:	4b89      	ldr	r3, [pc, #548]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0ed      	beq.n	8001980 <HAL_RCC_OscConfig+0x53c>
 80019a4:	e015      	b.n	80019d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a6:	f7ff fa51 	bl	8000e4c <HAL_GetTick>
 80019aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019ac:	e00a      	b.n	80019c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ae:	f7ff fa4d 	bl	8000e4c <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019bc:	4293      	cmp	r3, r2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e14b      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019c4:	4b7d      	ldr	r3, [pc, #500]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 80019c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1ed      	bne.n	80019ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019d2:	7ffb      	ldrb	r3, [r7, #31]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d105      	bne.n	80019e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d8:	4b78      	ldr	r3, [pc, #480]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 80019da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019dc:	4a77      	ldr	r2, [pc, #476]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 80019de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0320 	and.w	r3, r3, #32
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d03c      	beq.n	8001a6a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d01c      	beq.n	8001a32 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80019f8:	4b70      	ldr	r3, [pc, #448]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 80019fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019fe:	4a6f      	ldr	r2, [pc, #444]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a08:	f7ff fa20 	bl	8000e4c <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a10:	f7ff fa1c 	bl	8000e4c <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e11c      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a22:	4b66      	ldr	r3, [pc, #408]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0ef      	beq.n	8001a10 <HAL_RCC_OscConfig+0x5cc>
 8001a30:	e01b      	b.n	8001a6a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a32:	4b62      	ldr	r3, [pc, #392]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a38:	4a60      	ldr	r2, [pc, #384]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a3a:	f023 0301 	bic.w	r3, r3, #1
 8001a3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a42:	f7ff fa03 	bl	8000e4c <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a4a:	f7ff f9ff 	bl	8000e4c <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e0ff      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a5c:	4b57      	ldr	r3, [pc, #348]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1ef      	bne.n	8001a4a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 80f3 	beq.w	8001c5a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	f040 80c9 	bne.w	8001c10 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001a7e:	4b4f      	ldr	r3, [pc, #316]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	f003 0203 	and.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d12c      	bne.n	8001aec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d123      	bne.n	8001aec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d11b      	bne.n	8001aec <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d113      	bne.n	8001aec <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ace:	085b      	lsrs	r3, r3, #1
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d109      	bne.n	8001aec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	085b      	lsrs	r3, r3, #1
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d06b      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2b0c      	cmp	r3, #12
 8001af0:	d062      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001af2:	4b32      	ldr	r3, [pc, #200]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e0ac      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b02:	4b2e      	ldr	r3, [pc, #184]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a2d      	ldr	r2, [pc, #180]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b08:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b0c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b0e:	f7ff f99d 	bl	8000e4c <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b16:	f7ff f999 	bl	8000e4c <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e099      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b28:	4b24      	ldr	r3, [pc, #144]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1f0      	bne.n	8001b16 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b34:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	4b21      	ldr	r3, [pc, #132]	; (8001bc0 <HAL_RCC_OscConfig+0x77c>)
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b44:	3a01      	subs	r2, #1
 8001b46:	0112      	lsls	r2, r2, #4
 8001b48:	4311      	orrs	r1, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b4e:	0212      	lsls	r2, r2, #8
 8001b50:	4311      	orrs	r1, r2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b56:	0852      	lsrs	r2, r2, #1
 8001b58:	3a01      	subs	r2, #1
 8001b5a:	0552      	lsls	r2, r2, #21
 8001b5c:	4311      	orrs	r1, r2
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b62:	0852      	lsrs	r2, r2, #1
 8001b64:	3a01      	subs	r2, #1
 8001b66:	0652      	lsls	r2, r2, #25
 8001b68:	4311      	orrs	r1, r2
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b6e:	06d2      	lsls	r2, r2, #27
 8001b70:	430a      	orrs	r2, r1
 8001b72:	4912      	ldr	r1, [pc, #72]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001b78:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0f      	ldr	r2, [pc, #60]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b82:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b84:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	4a0c      	ldr	r2, [pc, #48]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001b8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b90:	f7ff f95c 	bl	8000e4c <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b98:	f7ff f958 	bl	8000e4c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e058      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001baa:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <HAL_RCC_OscConfig+0x778>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d0f0      	beq.n	8001b98 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bb6:	e050      	b.n	8001c5a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e04f      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bc4:	4b27      	ldr	r3, [pc, #156]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d144      	bne.n	8001c5a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001bd0:	4b24      	ldr	r3, [pc, #144]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a23      	ldr	r2, [pc, #140]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001bd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bda:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bdc:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	4a20      	ldr	r2, [pc, #128]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001be2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001be8:	f7ff f930 	bl	8000e4c <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf0:	f7ff f92c 	bl	8000e4c <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e02c      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x7ac>
 8001c0e:	e024      	b.n	8001c5a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	2b0c      	cmp	r3, #12
 8001c14:	d01f      	beq.n	8001c56 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c16:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a12      	ldr	r2, [pc, #72]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c22:	f7ff f913 	bl	8000e4c <HAL_GetTick>
 8001c26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2a:	f7ff f90f 	bl	8000e4c <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e00f      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c3c:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1f0      	bne.n	8001c2a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	4905      	ldr	r1, [pc, #20]	; (8001c64 <HAL_RCC_OscConfig+0x820>)
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <HAL_RCC_OscConfig+0x824>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	60cb      	str	r3, [r1, #12]
 8001c54:	e001      	b.n	8001c5a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3720      	adds	r7, #32
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40021000 	.word	0x40021000
 8001c68:	feeefffc 	.word	0xfeeefffc

08001c6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0e7      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c80:	4b75      	ldr	r3, [pc, #468]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d910      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8e:	4b72      	ldr	r3, [pc, #456]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 0207 	bic.w	r2, r3, #7
 8001c96:	4970      	ldr	r1, [pc, #448]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9e:	4b6e      	ldr	r3, [pc, #440]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d001      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e0cf      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d010      	beq.n	8001cde <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	4b66      	ldr	r3, [pc, #408]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d908      	bls.n	8001cde <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ccc:	4b63      	ldr	r3, [pc, #396]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	4960      	ldr	r1, [pc, #384]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d04c      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cf2:	4b5a      	ldr	r3, [pc, #360]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d121      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0a6      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d107      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d0a:	4b54      	ldr	r3, [pc, #336]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d115      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e09a      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d107      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d22:	4b4e      	ldr	r3, [pc, #312]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d109      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e08e      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d32:	4b4a      	ldr	r3, [pc, #296]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e086      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4b46      	ldr	r3, [pc, #280]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f023 0203 	bic.w	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4943      	ldr	r1, [pc, #268]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d54:	f7ff f87a 	bl	8000e4c <HAL_GetTick>
 8001d58:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7ff f876 	bl	8000e4c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e06e      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d72:	4b3a      	ldr	r3, [pc, #232]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 020c 	and.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1eb      	bne.n	8001d5c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d010      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d208      	bcs.n	8001db2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da0:	4b2e      	ldr	r3, [pc, #184]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	492b      	ldr	r1, [pc, #172]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001db2:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d210      	bcs.n	8001de2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc0:	4b25      	ldr	r3, [pc, #148]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f023 0207 	bic.w	r2, r3, #7
 8001dc8:	4923      	ldr	r1, [pc, #140]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd0:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <HAL_RCC_ClockConfig+0x1ec>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d001      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e036      	b.n	8001e50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d008      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dee:	4b1b      	ldr	r3, [pc, #108]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	4918      	ldr	r1, [pc, #96]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0308 	and.w	r3, r3, #8
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d009      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e0c:	4b13      	ldr	r3, [pc, #76]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4910      	ldr	r1, [pc, #64]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e20:	f000 f824 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b0d      	ldr	r3, [pc, #52]	; (8001e5c <HAL_RCC_ClockConfig+0x1f0>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	091b      	lsrs	r3, r3, #4
 8001e2c:	f003 030f 	and.w	r3, r3, #15
 8001e30:	490b      	ldr	r1, [pc, #44]	; (8001e60 <HAL_RCC_ClockConfig+0x1f4>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3c:	4a09      	ldr	r2, [pc, #36]	; (8001e64 <HAL_RCC_ClockConfig+0x1f8>)
 8001e3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <HAL_RCC_ClockConfig+0x1fc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe ffb1 	bl	8000dac <HAL_InitTick>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e4e:	7afb      	ldrb	r3, [r7, #11]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40022000 	.word	0x40022000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	08004474 	.word	0x08004474
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000004 	.word	0x20000004

08001e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	; 0x24
 8001e70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61fb      	str	r3, [r7, #28]
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e7a:	4b3e      	ldr	r3, [pc, #248]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e84:	4b3b      	ldr	r3, [pc, #236]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x34>
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	2b0c      	cmp	r3, #12
 8001e98:	d121      	bne.n	8001ede <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d11e      	bne.n	8001ede <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ea0:	4b34      	ldr	r3, [pc, #208]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d107      	bne.n	8001ebc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001eac:	4b31      	ldr	r3, [pc, #196]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb2:	0a1b      	lsrs	r3, r3, #8
 8001eb4:	f003 030f 	and.w	r3, r3, #15
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	e005      	b.n	8001ec8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ebc:	4b2d      	ldr	r3, [pc, #180]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ec8:	4a2b      	ldr	r2, [pc, #172]	; (8001f78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10d      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001edc:	e00a      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d102      	bne.n	8001eea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ee4:	4b25      	ldr	r3, [pc, #148]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	e004      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d101      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ef0:	4b23      	ldr	r3, [pc, #140]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ef2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	2b0c      	cmp	r3, #12
 8001ef8:	d134      	bne.n	8001f64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001efa:	4b1e      	ldr	r3, [pc, #120]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d003      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0xa6>
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d003      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0xac>
 8001f10:	e005      	b.n	8001f1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f12:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <HAL_RCC_GetSysClockFreq+0x110>)
 8001f14:	617b      	str	r3, [r7, #20]
      break;
 8001f16:	e005      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f18:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f1a:	617b      	str	r3, [r7, #20]
      break;
 8001f1c:	e002      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	617b      	str	r3, [r7, #20]
      break;
 8001f22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f24:	4b13      	ldr	r3, [pc, #76]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	091b      	lsrs	r3, r3, #4
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	3301      	adds	r3, #1
 8001f30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	fb03 f202 	mul.w	r2, r3, r2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	0e5b      	lsrs	r3, r3, #25
 8001f50:	f003 0303 	and.w	r3, r3, #3
 8001f54:	3301      	adds	r3, #1
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f64:	69bb      	ldr	r3, [r7, #24]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	; 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	0800448c 	.word	0x0800448c
 8001f7c:	00f42400 	.word	0x00f42400
 8001f80:	007a1200 	.word	0x007a1200

08001f84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f88:	4b03      	ldr	r3, [pc, #12]	; (8001f98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	20000000 	.word	0x20000000

08001f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001fa0:	f7ff fff0 	bl	8001f84 <HAL_RCC_GetHCLKFreq>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	0a1b      	lsrs	r3, r3, #8
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	4904      	ldr	r1, [pc, #16]	; (8001fc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fb2:	5ccb      	ldrb	r3, [r1, r3]
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	08004484 	.word	0x08004484

08001fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fcc:	f7ff ffda 	bl	8001f84 <HAL_RCC_GetHCLKFreq>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	0adb      	lsrs	r3, r3, #11
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	4904      	ldr	r1, [pc, #16]	; (8001ff0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fde:	5ccb      	ldrb	r3, [r1, r3]
 8001fe0:	f003 031f 	and.w	r3, r3, #31
 8001fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08004484 	.word	0x08004484

08001ff4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800200c:	f7ff f9b6 	bl	800137c <HAL_PWREx_GetVoltageRange>
 8002010:	6178      	str	r0, [r7, #20]
 8002012:	e014      	b.n	800203e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002014:	4b25      	ldr	r3, [pc, #148]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002018:	4a24      	ldr	r2, [pc, #144]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800201a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201e:	6593      	str	r3, [r2, #88]	; 0x58
 8002020:	4b22      	ldr	r3, [pc, #136]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800202c:	f7ff f9a6 	bl	800137c <HAL_PWREx_GetVoltageRange>
 8002030:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002032:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002036:	4a1d      	ldr	r2, [pc, #116]	; (80020ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002044:	d10b      	bne.n	800205e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b80      	cmp	r3, #128	; 0x80
 800204a:	d919      	bls.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2ba0      	cmp	r3, #160	; 0xa0
 8002050:	d902      	bls.n	8002058 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002052:	2302      	movs	r3, #2
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	e013      	b.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002058:	2301      	movs	r3, #1
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	e010      	b.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b80      	cmp	r3, #128	; 0x80
 8002062:	d902      	bls.n	800206a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002064:	2303      	movs	r3, #3
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	e00a      	b.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b80      	cmp	r3, #128	; 0x80
 800206e:	d102      	bne.n	8002076 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002070:	2302      	movs	r3, #2
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	e004      	b.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b70      	cmp	r3, #112	; 0x70
 800207a:	d101      	bne.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800207c:	2301      	movs	r3, #1
 800207e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002080:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f023 0207 	bic.w	r2, r3, #7
 8002088:	4909      	ldr	r1, [pc, #36]	; (80020b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	4313      	orrs	r3, r2
 800208e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	429a      	cmp	r2, r3
 800209c:	d001      	beq.n	80020a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e000      	b.n	80020a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40022000 	.word	0x40022000

080020b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020bc:	2300      	movs	r3, #0
 80020be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020c0:	2300      	movs	r3, #0
 80020c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d031      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80020d8:	d01a      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80020da:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80020de:	d814      	bhi.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x56>
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d009      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80020e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80020e8:	d10f      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80020ea:	4b5d      	ldr	r3, [pc, #372]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	4a5c      	ldr	r2, [pc, #368]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020f6:	e00c      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3304      	adds	r3, #4
 80020fc:	2100      	movs	r1, #0
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f9ce 	bl	80024a0 <RCCEx_PLLSAI1_Config>
 8002104:	4603      	mov	r3, r0
 8002106:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002108:	e003      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	74fb      	strb	r3, [r7, #19]
      break;
 800210e:	e000      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002110:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002112:	7cfb      	ldrb	r3, [r7, #19]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10b      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002118:	4b51      	ldr	r3, [pc, #324]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800211a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002126:	494e      	ldr	r1, [pc, #312]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002128:	4313      	orrs	r3, r2
 800212a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800212e:	e001      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002130:	7cfb      	ldrb	r3, [r7, #19]
 8002132:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 809e 	beq.w	800227e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002146:	4b46      	ldr	r3, [pc, #280]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002152:	2301      	movs	r3, #1
 8002154:	e000      	b.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002156:	2300      	movs	r3, #0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00d      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800215c:	4b40      	ldr	r3, [pc, #256]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	4a3f      	ldr	r2, [pc, #252]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002166:	6593      	str	r3, [r2, #88]	; 0x58
 8002168:	4b3d      	ldr	r3, [pc, #244]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002174:	2301      	movs	r3, #1
 8002176:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002178:	4b3a      	ldr	r3, [pc, #232]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a39      	ldr	r2, [pc, #228]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800217e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002182:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002184:	f7fe fe62 	bl	8000e4c <HAL_GetTick>
 8002188:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800218a:	e009      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800218c:	f7fe fe5e 	bl	8000e4c <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d902      	bls.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	74fb      	strb	r3, [r7, #19]
        break;
 800219e:	e005      	b.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021a0:	4b30      	ldr	r3, [pc, #192]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0ef      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d15a      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021b2:	4b2b      	ldr	r3, [pc, #172]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d01e      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d019      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021ce:	4b24      	ldr	r3, [pc, #144]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021da:	4b21      	ldr	r3, [pc, #132]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e0:	4a1f      	ldr	r2, [pc, #124]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021ea:	4b1d      	ldr	r3, [pc, #116]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f0:	4a1b      	ldr	r2, [pc, #108]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021fa:	4a19      	ldr	r2, [pc, #100]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	d016      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220c:	f7fe fe1e 	bl	8000e4c <HAL_GetTick>
 8002210:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002212:	e00b      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002214:	f7fe fe1a 	bl	8000e4c <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002222:	4293      	cmp	r3, r2
 8002224:	d902      	bls.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	74fb      	strb	r3, [r7, #19]
            break;
 800222a:	e006      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800222c:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800222e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0ec      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10b      	bne.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002240:	4b07      	ldr	r3, [pc, #28]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002246:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800224e:	4904      	ldr	r1, [pc, #16]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002256:	e009      	b.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	74bb      	strb	r3, [r7, #18]
 800225c:	e006      	b.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800225e:	bf00      	nop
 8002260:	40021000 	.word	0x40021000
 8002264:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002268:	7cfb      	ldrb	r3, [r7, #19]
 800226a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800226c:	7c7b      	ldrb	r3, [r7, #17]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d105      	bne.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002272:	4b8a      	ldr	r3, [pc, #552]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002276:	4a89      	ldr	r2, [pc, #548]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800227c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00a      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800228a:	4b84      	ldr	r3, [pc, #528]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800228c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002290:	f023 0203 	bic.w	r2, r3, #3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4980      	ldr	r1, [pc, #512]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800229a:	4313      	orrs	r3, r2
 800229c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00a      	beq.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022ac:	4b7b      	ldr	r3, [pc, #492]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b2:	f023 020c 	bic.w	r2, r3, #12
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	4978      	ldr	r1, [pc, #480]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0320 	and.w	r3, r3, #32
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022ce:	4b73      	ldr	r3, [pc, #460]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022dc:	496f      	ldr	r1, [pc, #444]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00a      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022f0:	4b6a      	ldr	r3, [pc, #424]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022fe:	4967      	ldr	r1, [pc, #412]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002312:	4b62      	ldr	r3, [pc, #392]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002318:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	495e      	ldr	r1, [pc, #376]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002322:	4313      	orrs	r3, r2
 8002324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00a      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002334:	4b59      	ldr	r3, [pc, #356]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002342:	4956      	ldr	r1, [pc, #344]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002344:	4313      	orrs	r3, r2
 8002346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002356:	4b51      	ldr	r3, [pc, #324]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	494d      	ldr	r1, [pc, #308]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002366:	4313      	orrs	r3, r2
 8002368:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d028      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002378:	4b48      	ldr	r3, [pc, #288]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	4945      	ldr	r1, [pc, #276]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002396:	d106      	bne.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002398:	4b40      	ldr	r3, [pc, #256]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4a3f      	ldr	r2, [pc, #252]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800239e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023a2:	60d3      	str	r3, [r2, #12]
 80023a4:	e011      	b.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023ae:	d10c      	bne.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3304      	adds	r3, #4
 80023b4:	2101      	movs	r1, #1
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 f872 	bl	80024a0 <RCCEx_PLLSAI1_Config>
 80023bc:	4603      	mov	r3, r0
 80023be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80023c0:	7cfb      	ldrb	r3, [r7, #19]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80023c6:	7cfb      	ldrb	r3, [r7, #19]
 80023c8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d028      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023d6:	4b31      	ldr	r3, [pc, #196]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e4:	492d      	ldr	r1, [pc, #180]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023f4:	d106      	bne.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023f6:	4b29      	ldr	r3, [pc, #164]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	4a28      	ldr	r2, [pc, #160]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002400:	60d3      	str	r3, [r2, #12]
 8002402:	e011      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800240c:	d10c      	bne.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3304      	adds	r3, #4
 8002412:	2101      	movs	r1, #1
 8002414:	4618      	mov	r0, r3
 8002416:	f000 f843 	bl	80024a0 <RCCEx_PLLSAI1_Config>
 800241a:	4603      	mov	r3, r0
 800241c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800241e:	7cfb      	ldrb	r3, [r7, #19]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002424:	7cfb      	ldrb	r3, [r7, #19]
 8002426:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01c      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002434:	4b19      	ldr	r3, [pc, #100]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002442:	4916      	ldr	r1, [pc, #88]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002452:	d10c      	bne.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3304      	adds	r3, #4
 8002458:	2102      	movs	r1, #2
 800245a:	4618      	mov	r0, r3
 800245c:	f000 f820 	bl	80024a0 <RCCEx_PLLSAI1_Config>
 8002460:	4603      	mov	r3, r0
 8002462:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002464:	7cfb      	ldrb	r3, [r7, #19]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800246a:	7cfb      	ldrb	r3, [r7, #19]
 800246c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00a      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800247c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002480:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002488:	4904      	ldr	r1, [pc, #16]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800248a:	4313      	orrs	r3, r2
 800248c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002490:	7cbb      	ldrb	r3, [r7, #18]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024ae:	4b74      	ldr	r3, [pc, #464]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d018      	beq.n	80024ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024ba:	4b71      	ldr	r3, [pc, #452]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f003 0203 	and.w	r2, r3, #3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d10d      	bne.n	80024e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
       ||
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d009      	beq.n	80024e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024d2:	4b6b      	ldr	r3, [pc, #428]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	091b      	lsrs	r3, r3, #4
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
       ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d047      	beq.n	8002576 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	73fb      	strb	r3, [r7, #15]
 80024ea:	e044      	b.n	8002576 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	d018      	beq.n	8002526 <RCCEx_PLLSAI1_Config+0x86>
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d825      	bhi.n	8002544 <RCCEx_PLLSAI1_Config+0xa4>
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d002      	beq.n	8002502 <RCCEx_PLLSAI1_Config+0x62>
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d009      	beq.n	8002514 <RCCEx_PLLSAI1_Config+0x74>
 8002500:	e020      	b.n	8002544 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002502:	4b5f      	ldr	r3, [pc, #380]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d11d      	bne.n	800254a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002512:	e01a      	b.n	800254a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002514:	4b5a      	ldr	r3, [pc, #360]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251c:	2b00      	cmp	r3, #0
 800251e:	d116      	bne.n	800254e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002524:	e013      	b.n	800254e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002526:	4b56      	ldr	r3, [pc, #344]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002532:	4b53      	ldr	r3, [pc, #332]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002542:	e006      	b.n	8002552 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
      break;
 8002548:	e004      	b.n	8002554 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800254a:	bf00      	nop
 800254c:	e002      	b.n	8002554 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800254e:	bf00      	nop
 8002550:	e000      	b.n	8002554 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002552:	bf00      	nop
    }

    if(status == HAL_OK)
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10d      	bne.n	8002576 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800255a:	4b49      	ldr	r3, [pc, #292]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6819      	ldr	r1, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	3b01      	subs	r3, #1
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	430b      	orrs	r3, r1
 8002570:	4943      	ldr	r1, [pc, #268]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002572:	4313      	orrs	r3, r2
 8002574:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d17c      	bne.n	8002676 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800257c:	4b40      	ldr	r3, [pc, #256]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a3f      	ldr	r2, [pc, #252]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002582:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002586:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002588:	f7fe fc60 	bl	8000e4c <HAL_GetTick>
 800258c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800258e:	e009      	b.n	80025a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002590:	f7fe fc5c 	bl	8000e4c <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d902      	bls.n	80025a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	73fb      	strb	r3, [r7, #15]
        break;
 80025a2:	e005      	b.n	80025b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025a4:	4b36      	ldr	r3, [pc, #216]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1ef      	bne.n	8002590 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d15f      	bne.n	8002676 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d110      	bne.n	80025de <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025bc:	4b30      	ldr	r3, [pc, #192]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80025c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6892      	ldr	r2, [r2, #8]
 80025cc:	0211      	lsls	r1, r2, #8
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	68d2      	ldr	r2, [r2, #12]
 80025d2:	06d2      	lsls	r2, r2, #27
 80025d4:	430a      	orrs	r2, r1
 80025d6:	492a      	ldr	r1, [pc, #168]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	610b      	str	r3, [r1, #16]
 80025dc:	e027      	b.n	800262e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d112      	bne.n	800260a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025e4:	4b26      	ldr	r3, [pc, #152]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80025ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6892      	ldr	r2, [r2, #8]
 80025f4:	0211      	lsls	r1, r2, #8
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6912      	ldr	r2, [r2, #16]
 80025fa:	0852      	lsrs	r2, r2, #1
 80025fc:	3a01      	subs	r2, #1
 80025fe:	0552      	lsls	r2, r2, #21
 8002600:	430a      	orrs	r2, r1
 8002602:	491f      	ldr	r1, [pc, #124]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002604:	4313      	orrs	r3, r2
 8002606:	610b      	str	r3, [r1, #16]
 8002608:	e011      	b.n	800262e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800260a:	4b1d      	ldr	r3, [pc, #116]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002612:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6892      	ldr	r2, [r2, #8]
 800261a:	0211      	lsls	r1, r2, #8
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6952      	ldr	r2, [r2, #20]
 8002620:	0852      	lsrs	r2, r2, #1
 8002622:	3a01      	subs	r2, #1
 8002624:	0652      	lsls	r2, r2, #25
 8002626:	430a      	orrs	r2, r1
 8002628:	4915      	ldr	r1, [pc, #84]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800262a:	4313      	orrs	r3, r2
 800262c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800262e:	4b14      	ldr	r3, [pc, #80]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a13      	ldr	r2, [pc, #76]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002634:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002638:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800263a:	f7fe fc07 	bl	8000e4c <HAL_GetTick>
 800263e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002640:	e009      	b.n	8002656 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002642:	f7fe fc03 	bl	8000e4c <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d902      	bls.n	8002656 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	73fb      	strb	r3, [r7, #15]
          break;
 8002654:	e005      	b.n	8002662 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002656:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0ef      	beq.n	8002642 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002662:	7bfb      	ldrb	r3, [r7, #15]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d106      	bne.n	8002676 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	4903      	ldr	r1, [pc, #12]	; (8002680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002672:	4313      	orrs	r3, r2
 8002674:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40021000 	.word	0x40021000

08002684 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e095      	b.n	80027c2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	2b00      	cmp	r3, #0
 800269c:	d108      	bne.n	80026b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026a6:	d009      	beq.n	80026bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	61da      	str	r2, [r3, #28]
 80026ae:	e005      	b.n	80026bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d106      	bne.n	80026dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7fe fa1a 	bl	8000b10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80026fc:	d902      	bls.n	8002704 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	e002      	b.n	800270a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002708:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002712:	d007      	beq.n	8002724 <HAL_SPI_Init+0xa0>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800271c:	d002      	beq.n	8002724 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	431a      	orrs	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	695b      	ldr	r3, [r3, #20]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800275c:	431a      	orrs	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002766:	ea42 0103 	orr.w	r1, r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	430a      	orrs	r2, r1
 8002778:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	0c1b      	lsrs	r3, r3, #16
 8002780:	f003 0204 	and.w	r2, r3, #4
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002788:	f003 0310 	and.w	r3, r3, #16
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80027a0:	ea42 0103 	orr.w	r1, r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b088      	sub	sp, #32
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	603b      	str	r3, [r7, #0]
 80027d6:	4613      	mov	r3, r2
 80027d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_SPI_Transmit+0x22>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e158      	b.n	8002a9e <HAL_SPI_Transmit+0x2d4>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027f4:	f7fe fb2a 	bl	8000e4c <HAL_GetTick>
 80027f8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80027fa:	88fb      	ldrh	r3, [r7, #6]
 80027fc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b01      	cmp	r3, #1
 8002808:	d002      	beq.n	8002810 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800280a:	2302      	movs	r3, #2
 800280c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800280e:	e13d      	b.n	8002a8c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <HAL_SPI_Transmit+0x52>
 8002816:	88fb      	ldrh	r3, [r7, #6]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d102      	bne.n	8002822 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002820:	e134      	b.n	8002a8c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2203      	movs	r2, #3
 8002826:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	88fa      	ldrh	r2, [r7, #6]
 8002840:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800286c:	d10f      	bne.n	800288e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800287c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800288c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002898:	2b40      	cmp	r3, #64	; 0x40
 800289a:	d007      	beq.n	80028ac <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80028b4:	d94b      	bls.n	800294e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d002      	beq.n	80028c4 <HAL_SPI_Transmit+0xfa>
 80028be:	8afb      	ldrh	r3, [r7, #22]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d13e      	bne.n	8002942 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c8:	881a      	ldrh	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d4:	1c9a      	adds	r2, r3, #2
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028de:	b29b      	uxth	r3, r3
 80028e0:	3b01      	subs	r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80028e8:	e02b      	b.n	8002942 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d112      	bne.n	800291e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fc:	881a      	ldrh	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002908:	1c9a      	adds	r2, r3, #2
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002912:	b29b      	uxth	r3, r3
 8002914:	3b01      	subs	r3, #1
 8002916:	b29a      	uxth	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800291c:	e011      	b.n	8002942 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800291e:	f7fe fa95 	bl	8000e4c <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d803      	bhi.n	8002936 <HAL_SPI_Transmit+0x16c>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002934:	d102      	bne.n	800293c <HAL_SPI_Transmit+0x172>
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002940:	e0a4      	b.n	8002a8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002946:	b29b      	uxth	r3, r3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1ce      	bne.n	80028ea <HAL_SPI_Transmit+0x120>
 800294c:	e07c      	b.n	8002a48 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d002      	beq.n	800295c <HAL_SPI_Transmit+0x192>
 8002956:	8afb      	ldrh	r3, [r7, #22]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d170      	bne.n	8002a3e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002960:	b29b      	uxth	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d912      	bls.n	800298c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296a:	881a      	ldrh	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002976:	1c9a      	adds	r2, r3, #2
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002980:	b29b      	uxth	r3, r3
 8002982:	3b02      	subs	r3, #2
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	87da      	strh	r2, [r3, #62]	; 0x3e
 800298a:	e058      	b.n	8002a3e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	330c      	adds	r3, #12
 8002996:	7812      	ldrb	r2, [r2, #0]
 8002998:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80029b2:	e044      	b.n	8002a3e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d12b      	bne.n	8002a1a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d912      	bls.n	80029f2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d0:	881a      	ldrh	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029dc:	1c9a      	adds	r2, r3, #2
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	3b02      	subs	r3, #2
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80029f0:	e025      	b.n	8002a3e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	330c      	adds	r3, #12
 80029fc:	7812      	ldrb	r2, [r2, #0]
 80029fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a18:	e011      	b.n	8002a3e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a1a:	f7fe fa17 	bl	8000e4c <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d803      	bhi.n	8002a32 <HAL_SPI_Transmit+0x268>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a30:	d102      	bne.n	8002a38 <HAL_SPI_Transmit+0x26e>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d102      	bne.n	8002a3e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a3c:	e026      	b.n	8002a8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1b5      	bne.n	80029b4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	6839      	ldr	r1, [r7, #0]
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fb5b 	bl	8003108 <SPI_EndRxTxTransaction>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10a      	bne.n	8002a7c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d002      	beq.n	8002a8a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	77fb      	strb	r3, [r7, #31]
 8002a88:	e000      	b.n	8002a8c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8002a8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002a9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3720      	adds	r7, #32
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b08a      	sub	sp, #40	; 0x28
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	60f8      	str	r0, [r7, #12]
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <HAL_SPI_TransmitReceive+0x26>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e1fb      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x41e>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ad4:	f7fe f9ba 	bl	8000e4c <HAL_GetTick>
 8002ad8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ae0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002ae8:	887b      	ldrh	r3, [r7, #2]
 8002aea:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002aec:	887b      	ldrh	r3, [r7, #2]
 8002aee:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002af0:	7efb      	ldrb	r3, [r7, #27]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d00e      	beq.n	8002b14 <HAL_SPI_TransmitReceive+0x6e>
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002afc:	d106      	bne.n	8002b0c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d102      	bne.n	8002b0c <HAL_SPI_TransmitReceive+0x66>
 8002b06:	7efb      	ldrb	r3, [r7, #27]
 8002b08:	2b04      	cmp	r3, #4
 8002b0a:	d003      	beq.n	8002b14 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b12:	e1cd      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <HAL_SPI_TransmitReceive+0x80>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <HAL_SPI_TransmitReceive+0x80>
 8002b20:	887b      	ldrh	r3, [r7, #2]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d103      	bne.n	8002b2e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b2c:	e1c0      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d003      	beq.n	8002b42 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2205      	movs	r2, #5
 8002b3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	887a      	ldrh	r2, [r7, #2]
 8002b52:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	887a      	ldrh	r2, [r7, #2]
 8002b5a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	887a      	ldrh	r2, [r7, #2]
 8002b68:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	887a      	ldrh	r2, [r7, #2]
 8002b6e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b84:	d802      	bhi.n	8002b8c <HAL_SPI_TransmitReceive+0xe6>
 8002b86:	8a3b      	ldrh	r3, [r7, #16]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d908      	bls.n	8002b9e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b9a:	605a      	str	r2, [r3, #4]
 8002b9c:	e007      	b.n	8002bae <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bac:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb8:	2b40      	cmp	r3, #64	; 0x40
 8002bba:	d007      	beq.n	8002bcc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002bd4:	d97c      	bls.n	8002cd0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_SPI_TransmitReceive+0x13e>
 8002bde:	8a7b      	ldrh	r3, [r7, #18]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d169      	bne.n	8002cb8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be8:	881a      	ldrh	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf4:	1c9a      	adds	r2, r3, #2
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c08:	e056      	b.n	8002cb8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d11b      	bne.n	8002c50 <HAL_SPI_TransmitReceive+0x1aa>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d016      	beq.n	8002c50 <HAL_SPI_TransmitReceive+0x1aa>
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d113      	bne.n	8002c50 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2c:	881a      	ldrh	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c38:	1c9a      	adds	r2, r3, #2
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d11c      	bne.n	8002c98 <HAL_SPI_TransmitReceive+0x1f2>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d016      	beq.n	8002c98 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	b292      	uxth	r2, r2
 8002c76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	1c9a      	adds	r2, r3, #2
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c94:	2301      	movs	r3, #1
 8002c96:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c98:	f7fe f8d8 	bl	8000e4c <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d807      	bhi.n	8002cb8 <HAL_SPI_TransmitReceive+0x212>
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cae:	d003      	beq.n	8002cb8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002cb6:	e0fb      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1a3      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0x164>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d19d      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0x164>
 8002cce:	e0df      	b.n	8002e90 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_SPI_TransmitReceive+0x23a>
 8002cd8:	8a7b      	ldrh	r3, [r7, #18]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	f040 80cb 	bne.w	8002e76 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d912      	bls.n	8002d10 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cee:	881a      	ldrh	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfa:	1c9a      	adds	r2, r3, #2
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b02      	subs	r3, #2
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d0e:	e0b2      	b.n	8002e76 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	7812      	ldrb	r2, [r2, #0]
 8002d1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d22:	1c5a      	adds	r2, r3, #1
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d36:	e09e      	b.n	8002e76 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d134      	bne.n	8002db0 <HAL_SPI_TransmitReceive+0x30a>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d02f      	beq.n	8002db0 <HAL_SPI_TransmitReceive+0x30a>
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d12c      	bne.n	8002db0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d912      	bls.n	8002d86 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d64:	881a      	ldrh	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d70:	1c9a      	adds	r2, r3, #2
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	3b02      	subs	r3, #2
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d84:	e012      	b.n	8002dac <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	330c      	adds	r3, #12
 8002d90:	7812      	ldrb	r2, [r2, #0]
 8002d92:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d148      	bne.n	8002e50 <HAL_SPI_TransmitReceive+0x3aa>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d042      	beq.n	8002e50 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d923      	bls.n	8002e1e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68da      	ldr	r2, [r3, #12]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	b292      	uxth	r2, r2
 8002de2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de8:	1c9a      	adds	r2, r3, #2
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	3b02      	subs	r3, #2
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d81f      	bhi.n	8002e4c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	e016      	b.n	8002e4c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f103 020c 	add.w	r2, r3, #12
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	7812      	ldrb	r2, [r2, #0]
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e50:	f7fd fffc 	bl	8000e4c <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d803      	bhi.n	8002e68 <HAL_SPI_TransmitReceive+0x3c2>
 8002e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e66:	d102      	bne.n	8002e6e <HAL_SPI_TransmitReceive+0x3c8>
 8002e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d103      	bne.n	8002e76 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002e74:	e01c      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f47f af5b 	bne.w	8002d38 <HAL_SPI_TransmitReceive+0x292>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f47f af54 	bne.w	8002d38 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e90:	69fa      	ldr	r2, [r7, #28]
 8002e92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 f937 	bl	8003108 <SPI_EndRxTxTransaction>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d006      	beq.n	8002eae <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	661a      	str	r2, [r3, #96]	; 0x60
 8002eac:	e000      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002eae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002ec0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3728      	adds	r7, #40	; 0x28
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	603b      	str	r3, [r7, #0]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002edc:	f7fd ffb6 	bl	8000e4c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	4413      	add	r3, r2
 8002eea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002eec:	f7fd ffae 	bl	8000e4c <HAL_GetTick>
 8002ef0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ef2:	4b39      	ldr	r3, [pc, #228]	; (8002fd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	015b      	lsls	r3, r3, #5
 8002ef8:	0d1b      	lsrs	r3, r3, #20
 8002efa:	69fa      	ldr	r2, [r7, #28]
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f02:	e054      	b.n	8002fae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0a:	d050      	beq.n	8002fae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f0c:	f7fd ff9e 	bl	8000e4c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d902      	bls.n	8002f22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d13d      	bne.n	8002f9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f3a:	d111      	bne.n	8002f60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f44:	d004      	beq.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4e:	d107      	bne.n	8002f60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f68:	d10f      	bne.n	8002f8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e017      	b.n	8002fce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	3b01      	subs	r3, #1
 8002fac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	bf0c      	ite	eq
 8002fbe:	2301      	moveq	r3, #1
 8002fc0:	2300      	movne	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	79fb      	ldrb	r3, [r7, #7]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d19b      	bne.n	8002f04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3720      	adds	r7, #32
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000000 	.word	0x20000000

08002fdc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	; 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002fea:	2300      	movs	r3, #0
 8002fec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002fee:	f7fd ff2d 	bl	8000e4c <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff6:	1a9b      	subs	r3, r3, r2
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002ffe:	f7fd ff25 	bl	8000e4c <HAL_GetTick>
 8003002:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	330c      	adds	r3, #12
 800300a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800300c:	4b3d      	ldr	r3, [pc, #244]	; (8003104 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	4613      	mov	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	00da      	lsls	r2, r3, #3
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	0d1b      	lsrs	r3, r3, #20
 800301c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800301e:	fb02 f303 	mul.w	r3, r2, r3
 8003022:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003024:	e060      	b.n	80030e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800302c:	d107      	bne.n	800303e <SPI_WaitFifoStateUntilTimeout+0x62>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d104      	bne.n	800303e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	b2db      	uxtb	r3, r3
 800303a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800303c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003044:	d050      	beq.n	80030e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003046:	f7fd ff01 	bl	8000e4c <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003052:	429a      	cmp	r2, r3
 8003054:	d902      	bls.n	800305c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003058:	2b00      	cmp	r3, #0
 800305a:	d13d      	bne.n	80030d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800306a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003074:	d111      	bne.n	800309a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800307e:	d004      	beq.n	800308a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003088:	d107      	bne.n	800309a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003098:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030a2:	d10f      	bne.n	80030c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e010      	b.n	80030fa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	3b01      	subs	r3, #1
 80030e6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	4013      	ands	r3, r2
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d196      	bne.n	8003026 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3728      	adds	r7, #40	; 0x28
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000000 	.word	0x20000000

08003108 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af02      	add	r7, sp, #8
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	2200      	movs	r2, #0
 800311c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f7ff ff5b 	bl	8002fdc <SPI_WaitFifoStateUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d007      	beq.n	800313c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003130:	f043 0220 	orr.w	r2, r3, #32
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e027      	b.n	800318c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	2200      	movs	r2, #0
 8003144:	2180      	movs	r1, #128	; 0x80
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f7ff fec0 	bl	8002ecc <SPI_WaitFlagStateUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d007      	beq.n	8003162 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003156:	f043 0220 	orr.w	r2, r3, #32
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e014      	b.n	800318c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2200      	movs	r2, #0
 800316a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f7ff ff34 	bl	8002fdc <SPI_WaitFifoStateUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d007      	beq.n	800318a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800317e:	f043 0220 	orr.w	r2, r3, #32
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e000      	b.n	800318c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e040      	b.n	8003228 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7fd fcec 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2224      	movs	r2, #36	; 0x24
 80031c0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0201 	bic.w	r2, r2, #1
 80031d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8c0 	bl	8003358 <UART_SetConfig>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e022      	b.n	8003228 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 fae0 	bl	80037b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800320e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 fb67 	bl	80038f4 <UART_CheckIdleState>
 8003226:	4603      	mov	r3, r0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08a      	sub	sp, #40	; 0x28
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	4613      	mov	r3, r2
 800323e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003244:	2b20      	cmp	r3, #32
 8003246:	f040 8082 	bne.w	800334e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <HAL_UART_Transmit+0x26>
 8003250:	88fb      	ldrh	r3, [r7, #6]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e07a      	b.n	8003350 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_UART_Transmit+0x38>
 8003264:	2302      	movs	r3, #2
 8003266:	e073      	b.n	8003350 <HAL_UART_Transmit+0x120>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2221      	movs	r2, #33	; 0x21
 800327c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800327e:	f7fd fde5 	bl	8000e4c <HAL_GetTick>
 8003282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	88fa      	ldrh	r2, [r7, #6]
 8003288:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	88fa      	ldrh	r2, [r7, #6]
 8003290:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800329c:	d108      	bne.n	80032b0 <HAL_UART_Transmit+0x80>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d104      	bne.n	80032b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	61bb      	str	r3, [r7, #24]
 80032ae:	e003      	b.n	80032b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80032c0:	e02d      	b.n	800331e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2200      	movs	r2, #0
 80032ca:	2180      	movs	r1, #128	; 0x80
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 fb5a 	bl	8003986 <UART_WaitOnFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e039      	b.n	8003350 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10b      	bne.n	80032fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	881a      	ldrh	r2, [r3, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ee:	b292      	uxth	r2, r2
 80032f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	3302      	adds	r3, #2
 80032f6:	61bb      	str	r3, [r7, #24]
 80032f8:	e008      	b.n	800330c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	781a      	ldrb	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	b292      	uxth	r2, r2
 8003304:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	3301      	adds	r3, #1
 800330a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003312:	b29b      	uxth	r3, r3
 8003314:	3b01      	subs	r3, #1
 8003316:	b29a      	uxth	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1cb      	bne.n	80032c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2200      	movs	r2, #0
 8003332:	2140      	movs	r1, #64	; 0x40
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fb26 	bl	8003986 <UART_WaitOnFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e005      	b.n	8003350 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	e000      	b.n	8003350 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800334e:	2302      	movs	r3, #2
  }
}
 8003350:	4618      	mov	r0, r3
 8003352:	3720      	adds	r7, #32
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800335c:	b08a      	sub	sp, #40	; 0x28
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003362:	2300      	movs	r3, #0
 8003364:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	431a      	orrs	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	431a      	orrs	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	4313      	orrs	r3, r2
 800337e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	4bb4      	ldr	r3, [pc, #720]	; (8003658 <UART_SetConfig+0x300>)
 8003388:	4013      	ands	r3, r2
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003390:	430b      	orrs	r3, r1
 8003392:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4aa9      	ldr	r2, [pc, #676]	; (800365c <UART_SetConfig+0x304>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d004      	beq.n	80033c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c0:	4313      	orrs	r3, r2
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033d4:	430a      	orrs	r2, r1
 80033d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4aa0      	ldr	r2, [pc, #640]	; (8003660 <UART_SetConfig+0x308>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d126      	bne.n	8003430 <UART_SetConfig+0xd8>
 80033e2:	4ba0      	ldr	r3, [pc, #640]	; (8003664 <UART_SetConfig+0x30c>)
 80033e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033e8:	f003 0303 	and.w	r3, r3, #3
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d81b      	bhi.n	8003428 <UART_SetConfig+0xd0>
 80033f0:	a201      	add	r2, pc, #4	; (adr r2, 80033f8 <UART_SetConfig+0xa0>)
 80033f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f6:	bf00      	nop
 80033f8:	08003409 	.word	0x08003409
 80033fc:	08003419 	.word	0x08003419
 8003400:	08003411 	.word	0x08003411
 8003404:	08003421 	.word	0x08003421
 8003408:	2301      	movs	r3, #1
 800340a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800340e:	e080      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003410:	2302      	movs	r3, #2
 8003412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003416:	e07c      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003418:	2304      	movs	r3, #4
 800341a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800341e:	e078      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003420:	2308      	movs	r3, #8
 8003422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003426:	e074      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003428:	2310      	movs	r3, #16
 800342a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800342e:	e070      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a8c      	ldr	r2, [pc, #560]	; (8003668 <UART_SetConfig+0x310>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d138      	bne.n	80034ac <UART_SetConfig+0x154>
 800343a:	4b8a      	ldr	r3, [pc, #552]	; (8003664 <UART_SetConfig+0x30c>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003440:	f003 030c 	and.w	r3, r3, #12
 8003444:	2b0c      	cmp	r3, #12
 8003446:	d82d      	bhi.n	80034a4 <UART_SetConfig+0x14c>
 8003448:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <UART_SetConfig+0xf8>)
 800344a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344e:	bf00      	nop
 8003450:	08003485 	.word	0x08003485
 8003454:	080034a5 	.word	0x080034a5
 8003458:	080034a5 	.word	0x080034a5
 800345c:	080034a5 	.word	0x080034a5
 8003460:	08003495 	.word	0x08003495
 8003464:	080034a5 	.word	0x080034a5
 8003468:	080034a5 	.word	0x080034a5
 800346c:	080034a5 	.word	0x080034a5
 8003470:	0800348d 	.word	0x0800348d
 8003474:	080034a5 	.word	0x080034a5
 8003478:	080034a5 	.word	0x080034a5
 800347c:	080034a5 	.word	0x080034a5
 8003480:	0800349d 	.word	0x0800349d
 8003484:	2300      	movs	r3, #0
 8003486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800348a:	e042      	b.n	8003512 <UART_SetConfig+0x1ba>
 800348c:	2302      	movs	r3, #2
 800348e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003492:	e03e      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003494:	2304      	movs	r3, #4
 8003496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800349a:	e03a      	b.n	8003512 <UART_SetConfig+0x1ba>
 800349c:	2308      	movs	r3, #8
 800349e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034a2:	e036      	b.n	8003512 <UART_SetConfig+0x1ba>
 80034a4:	2310      	movs	r3, #16
 80034a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034aa:	e032      	b.n	8003512 <UART_SetConfig+0x1ba>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a6a      	ldr	r2, [pc, #424]	; (800365c <UART_SetConfig+0x304>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d12a      	bne.n	800350c <UART_SetConfig+0x1b4>
 80034b6:	4b6b      	ldr	r3, [pc, #428]	; (8003664 <UART_SetConfig+0x30c>)
 80034b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034c4:	d01a      	beq.n	80034fc <UART_SetConfig+0x1a4>
 80034c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034ca:	d81b      	bhi.n	8003504 <UART_SetConfig+0x1ac>
 80034cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034d0:	d00c      	beq.n	80034ec <UART_SetConfig+0x194>
 80034d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034d6:	d815      	bhi.n	8003504 <UART_SetConfig+0x1ac>
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <UART_SetConfig+0x18c>
 80034dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034e0:	d008      	beq.n	80034f4 <UART_SetConfig+0x19c>
 80034e2:	e00f      	b.n	8003504 <UART_SetConfig+0x1ac>
 80034e4:	2300      	movs	r3, #0
 80034e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034ea:	e012      	b.n	8003512 <UART_SetConfig+0x1ba>
 80034ec:	2302      	movs	r3, #2
 80034ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034f2:	e00e      	b.n	8003512 <UART_SetConfig+0x1ba>
 80034f4:	2304      	movs	r3, #4
 80034f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034fa:	e00a      	b.n	8003512 <UART_SetConfig+0x1ba>
 80034fc:	2308      	movs	r3, #8
 80034fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003502:	e006      	b.n	8003512 <UART_SetConfig+0x1ba>
 8003504:	2310      	movs	r3, #16
 8003506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800350a:	e002      	b.n	8003512 <UART_SetConfig+0x1ba>
 800350c:	2310      	movs	r3, #16
 800350e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a51      	ldr	r2, [pc, #324]	; (800365c <UART_SetConfig+0x304>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d17a      	bne.n	8003612 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800351c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003520:	2b08      	cmp	r3, #8
 8003522:	d824      	bhi.n	800356e <UART_SetConfig+0x216>
 8003524:	a201      	add	r2, pc, #4	; (adr r2, 800352c <UART_SetConfig+0x1d4>)
 8003526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352a:	bf00      	nop
 800352c:	08003551 	.word	0x08003551
 8003530:	0800356f 	.word	0x0800356f
 8003534:	08003559 	.word	0x08003559
 8003538:	0800356f 	.word	0x0800356f
 800353c:	0800355f 	.word	0x0800355f
 8003540:	0800356f 	.word	0x0800356f
 8003544:	0800356f 	.word	0x0800356f
 8003548:	0800356f 	.word	0x0800356f
 800354c:	08003567 	.word	0x08003567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003550:	f7fe fd24 	bl	8001f9c <HAL_RCC_GetPCLK1Freq>
 8003554:	61f8      	str	r0, [r7, #28]
        break;
 8003556:	e010      	b.n	800357a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003558:	4b44      	ldr	r3, [pc, #272]	; (800366c <UART_SetConfig+0x314>)
 800355a:	61fb      	str	r3, [r7, #28]
        break;
 800355c:	e00d      	b.n	800357a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355e:	f7fe fc85 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8003562:	61f8      	str	r0, [r7, #28]
        break;
 8003564:	e009      	b.n	800357a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800356a:	61fb      	str	r3, [r7, #28]
        break;
 800356c:	e005      	b.n	800357a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003578:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8107 	beq.w	8003790 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	4413      	add	r3, r2
 800358c:	69fa      	ldr	r2, [r7, #28]
 800358e:	429a      	cmp	r2, r3
 8003590:	d305      	bcc.n	800359e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	429a      	cmp	r2, r3
 800359c:	d903      	bls.n	80035a6 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80035a4:	e0f4      	b.n	8003790 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	2200      	movs	r2, #0
 80035aa:	461c      	mov	r4, r3
 80035ac:	4615      	mov	r5, r2
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	f04f 0300 	mov.w	r3, #0
 80035b6:	022b      	lsls	r3, r5, #8
 80035b8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80035bc:	0222      	lsls	r2, r4, #8
 80035be:	68f9      	ldr	r1, [r7, #12]
 80035c0:	6849      	ldr	r1, [r1, #4]
 80035c2:	0849      	lsrs	r1, r1, #1
 80035c4:	2000      	movs	r0, #0
 80035c6:	4688      	mov	r8, r1
 80035c8:	4681      	mov	r9, r0
 80035ca:	eb12 0a08 	adds.w	sl, r2, r8
 80035ce:	eb43 0b09 	adc.w	fp, r3, r9
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	603b      	str	r3, [r7, #0]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035e0:	4650      	mov	r0, sl
 80035e2:	4659      	mov	r1, fp
 80035e4:	f7fc fe4c 	bl	8000280 <__aeabi_uldivmod>
 80035e8:	4602      	mov	r2, r0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4613      	mov	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035f6:	d308      	bcc.n	800360a <UART_SetConfig+0x2b2>
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035fe:	d204      	bcs.n	800360a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	60da      	str	r2, [r3, #12]
 8003608:	e0c2      	b.n	8003790 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003610:	e0be      	b.n	8003790 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800361a:	d16a      	bne.n	80036f2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800361c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003620:	2b08      	cmp	r3, #8
 8003622:	d834      	bhi.n	800368e <UART_SetConfig+0x336>
 8003624:	a201      	add	r2, pc, #4	; (adr r2, 800362c <UART_SetConfig+0x2d4>)
 8003626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800362a:	bf00      	nop
 800362c:	08003651 	.word	0x08003651
 8003630:	08003671 	.word	0x08003671
 8003634:	08003679 	.word	0x08003679
 8003638:	0800368f 	.word	0x0800368f
 800363c:	0800367f 	.word	0x0800367f
 8003640:	0800368f 	.word	0x0800368f
 8003644:	0800368f 	.word	0x0800368f
 8003648:	0800368f 	.word	0x0800368f
 800364c:	08003687 	.word	0x08003687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003650:	f7fe fca4 	bl	8001f9c <HAL_RCC_GetPCLK1Freq>
 8003654:	61f8      	str	r0, [r7, #28]
        break;
 8003656:	e020      	b.n	800369a <UART_SetConfig+0x342>
 8003658:	efff69f3 	.word	0xefff69f3
 800365c:	40008000 	.word	0x40008000
 8003660:	40013800 	.word	0x40013800
 8003664:	40021000 	.word	0x40021000
 8003668:	40004400 	.word	0x40004400
 800366c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003670:	f7fe fcaa 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003674:	61f8      	str	r0, [r7, #28]
        break;
 8003676:	e010      	b.n	800369a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003678:	4b4c      	ldr	r3, [pc, #304]	; (80037ac <UART_SetConfig+0x454>)
 800367a:	61fb      	str	r3, [r7, #28]
        break;
 800367c:	e00d      	b.n	800369a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800367e:	f7fe fbf5 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8003682:	61f8      	str	r0, [r7, #28]
        break;
 8003684:	e009      	b.n	800369a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003686:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800368a:	61fb      	str	r3, [r7, #28]
        break;
 800368c:	e005      	b.n	800369a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003698:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d077      	beq.n	8003790 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	005a      	lsls	r2, r3, #1
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	085b      	lsrs	r3, r3, #1
 80036aa:	441a      	add	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b0f      	cmp	r3, #15
 80036ba:	d916      	bls.n	80036ea <UART_SetConfig+0x392>
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c2:	d212      	bcs.n	80036ea <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	f023 030f 	bic.w	r3, r3, #15
 80036cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	085b      	lsrs	r3, r3, #1
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	b29a      	uxth	r2, r3
 80036da:	8afb      	ldrh	r3, [r7, #22]
 80036dc:	4313      	orrs	r3, r2
 80036de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	8afa      	ldrh	r2, [r7, #22]
 80036e6:	60da      	str	r2, [r3, #12]
 80036e8:	e052      	b.n	8003790 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80036f0:	e04e      	b.n	8003790 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d827      	bhi.n	800374a <UART_SetConfig+0x3f2>
 80036fa:	a201      	add	r2, pc, #4	; (adr r2, 8003700 <UART_SetConfig+0x3a8>)
 80036fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003700:	08003725 	.word	0x08003725
 8003704:	0800372d 	.word	0x0800372d
 8003708:	08003735 	.word	0x08003735
 800370c:	0800374b 	.word	0x0800374b
 8003710:	0800373b 	.word	0x0800373b
 8003714:	0800374b 	.word	0x0800374b
 8003718:	0800374b 	.word	0x0800374b
 800371c:	0800374b 	.word	0x0800374b
 8003720:	08003743 	.word	0x08003743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003724:	f7fe fc3a 	bl	8001f9c <HAL_RCC_GetPCLK1Freq>
 8003728:	61f8      	str	r0, [r7, #28]
        break;
 800372a:	e014      	b.n	8003756 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800372c:	f7fe fc4c 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8003730:	61f8      	str	r0, [r7, #28]
        break;
 8003732:	e010      	b.n	8003756 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003734:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <UART_SetConfig+0x454>)
 8003736:	61fb      	str	r3, [r7, #28]
        break;
 8003738:	e00d      	b.n	8003756 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800373a:	f7fe fb97 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 800373e:	61f8      	str	r0, [r7, #28]
        break;
 8003740:	e009      	b.n	8003756 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003746:	61fb      	str	r3, [r7, #28]
        break;
 8003748:	e005      	b.n	8003756 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003754:	bf00      	nop
    }

    if (pclk != 0U)
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d019      	beq.n	8003790 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	085a      	lsrs	r2, r3, #1
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	441a      	add	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	fbb2 f3f3 	udiv	r3, r2, r3
 800376e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b0f      	cmp	r3, #15
 8003774:	d909      	bls.n	800378a <UART_SetConfig+0x432>
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800377c:	d205      	bcs.n	800378a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	b29a      	uxth	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60da      	str	r2, [r3, #12]
 8003788:	e002      	b.n	8003790 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800379c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3728      	adds	r7, #40	; 0x28
 80037a4:	46bd      	mov	sp, r7
 80037a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037aa:	bf00      	nop
 80037ac:	00f42400 	.word	0x00f42400

080037b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00a      	beq.n	8003840 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00a      	beq.n	8003862 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003866:	f003 0320 	and.w	r3, r3, #32
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00a      	beq.n	8003884 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388c:	2b00      	cmp	r3, #0
 800388e:	d01a      	beq.n	80038c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038ae:	d10a      	bne.n	80038c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00a      	beq.n	80038e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	605a      	str	r2, [r3, #4]
  }
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af02      	add	r7, sp, #8
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003904:	f7fd faa2 	bl	8000e4c <HAL_GetTick>
 8003908:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0308 	and.w	r3, r3, #8
 8003914:	2b08      	cmp	r3, #8
 8003916:	d10e      	bne.n	8003936 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003918:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f82d 	bl	8003986 <UART_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e023      	b.n	800397e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b04      	cmp	r3, #4
 8003942:	d10e      	bne.n	8003962 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003944:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f817 	bl	8003986 <UART_WaitOnFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e00d      	b.n	800397e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2220      	movs	r2, #32
 8003966:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2220      	movs	r2, #32
 800396c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b09c      	sub	sp, #112	; 0x70
 800398a:	af00      	add	r7, sp, #0
 800398c:	60f8      	str	r0, [r7, #12]
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	603b      	str	r3, [r7, #0]
 8003992:	4613      	mov	r3, r2
 8003994:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003996:	e0a5      	b.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003998:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800399a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399e:	f000 80a1 	beq.w	8003ae4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a2:	f7fd fa53 	bl	8000e4c <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d302      	bcc.n	80039b8 <UART_WaitOnFlagUntilTimeout+0x32>
 80039b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d13e      	bne.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039c0:	e853 3f00 	ldrex	r3, [r3]
 80039c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80039c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039cc:	667b      	str	r3, [r7, #100]	; 0x64
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039d8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80039dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80039de:	e841 2300 	strex	r3, r2, [r1]
 80039e2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80039e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1e6      	bne.n	80039b8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	3308      	adds	r3, #8
 80039f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f4:	e853 3f00 	ldrex	r3, [r3]
 80039f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	f023 0301 	bic.w	r3, r3, #1
 8003a00:	663b      	str	r3, [r7, #96]	; 0x60
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3308      	adds	r3, #8
 8003a08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a0a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003a0c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003a10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a12:	e841 2300 	strex	r3, r2, [r1]
 8003a16:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003a18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1e5      	bne.n	80039ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2220      	movs	r2, #32
 8003a22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e067      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d04f      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a52:	d147      	bne.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a5c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8003a7e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e6      	bne.n	8003a5e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3308      	adds	r3, #8
 8003a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	e853 3f00 	ldrex	r3, [r3]
 8003a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
 8003aa6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3308      	adds	r3, #8
 8003aae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003ab0:	623a      	str	r2, [r7, #32]
 8003ab2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	69f9      	ldr	r1, [r7, #28]
 8003ab6:	6a3a      	ldr	r2, [r7, #32]
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e5      	bne.n	8003a90 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2220      	movs	r2, #32
 8003ace:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e010      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	4013      	ands	r3, r2
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	bf0c      	ite	eq
 8003af4:	2301      	moveq	r3, #1
 8003af6:	2300      	movne	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	461a      	mov	r2, r3
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	f43f af4a 	beq.w	8003998 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3770      	adds	r7, #112	; 0x70
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
	...

08003b10 <__errno>:
 8003b10:	4b01      	ldr	r3, [pc, #4]	; (8003b18 <__errno+0x8>)
 8003b12:	6818      	ldr	r0, [r3, #0]
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	2000000c 	.word	0x2000000c

08003b1c <__libc_init_array>:
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	4d0d      	ldr	r5, [pc, #52]	; (8003b54 <__libc_init_array+0x38>)
 8003b20:	4c0d      	ldr	r4, [pc, #52]	; (8003b58 <__libc_init_array+0x3c>)
 8003b22:	1b64      	subs	r4, r4, r5
 8003b24:	10a4      	asrs	r4, r4, #2
 8003b26:	2600      	movs	r6, #0
 8003b28:	42a6      	cmp	r6, r4
 8003b2a:	d109      	bne.n	8003b40 <__libc_init_array+0x24>
 8003b2c:	4d0b      	ldr	r5, [pc, #44]	; (8003b5c <__libc_init_array+0x40>)
 8003b2e:	4c0c      	ldr	r4, [pc, #48]	; (8003b60 <__libc_init_array+0x44>)
 8003b30:	f000 fc8e 	bl	8004450 <_init>
 8003b34:	1b64      	subs	r4, r4, r5
 8003b36:	10a4      	asrs	r4, r4, #2
 8003b38:	2600      	movs	r6, #0
 8003b3a:	42a6      	cmp	r6, r4
 8003b3c:	d105      	bne.n	8003b4a <__libc_init_array+0x2e>
 8003b3e:	bd70      	pop	{r4, r5, r6, pc}
 8003b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b44:	4798      	blx	r3
 8003b46:	3601      	adds	r6, #1
 8003b48:	e7ee      	b.n	8003b28 <__libc_init_array+0xc>
 8003b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b4e:	4798      	blx	r3
 8003b50:	3601      	adds	r6, #1
 8003b52:	e7f2      	b.n	8003b3a <__libc_init_array+0x1e>
 8003b54:	080044f8 	.word	0x080044f8
 8003b58:	080044f8 	.word	0x080044f8
 8003b5c:	080044f8 	.word	0x080044f8
 8003b60:	080044fc 	.word	0x080044fc

08003b64 <memset>:
 8003b64:	4402      	add	r2, r0
 8003b66:	4603      	mov	r3, r0
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d100      	bne.n	8003b6e <memset+0xa>
 8003b6c:	4770      	bx	lr
 8003b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b72:	e7f9      	b.n	8003b68 <memset+0x4>

08003b74 <siprintf>:
 8003b74:	b40e      	push	{r1, r2, r3}
 8003b76:	b500      	push	{lr}
 8003b78:	b09c      	sub	sp, #112	; 0x70
 8003b7a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b7c:	9002      	str	r0, [sp, #8]
 8003b7e:	9006      	str	r0, [sp, #24]
 8003b80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b84:	4809      	ldr	r0, [pc, #36]	; (8003bac <siprintf+0x38>)
 8003b86:	9107      	str	r1, [sp, #28]
 8003b88:	9104      	str	r1, [sp, #16]
 8003b8a:	4909      	ldr	r1, [pc, #36]	; (8003bb0 <siprintf+0x3c>)
 8003b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b90:	9105      	str	r1, [sp, #20]
 8003b92:	6800      	ldr	r0, [r0, #0]
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	a902      	add	r1, sp, #8
 8003b98:	f000 f868 	bl	8003c6c <_svfiprintf_r>
 8003b9c:	9b02      	ldr	r3, [sp, #8]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	b01c      	add	sp, #112	; 0x70
 8003ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ba8:	b003      	add	sp, #12
 8003baa:	4770      	bx	lr
 8003bac:	2000000c 	.word	0x2000000c
 8003bb0:	ffff0208 	.word	0xffff0208

08003bb4 <__ssputs_r>:
 8003bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb8:	688e      	ldr	r6, [r1, #8]
 8003bba:	429e      	cmp	r6, r3
 8003bbc:	4682      	mov	sl, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	4690      	mov	r8, r2
 8003bc2:	461f      	mov	r7, r3
 8003bc4:	d838      	bhi.n	8003c38 <__ssputs_r+0x84>
 8003bc6:	898a      	ldrh	r2, [r1, #12]
 8003bc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003bcc:	d032      	beq.n	8003c34 <__ssputs_r+0x80>
 8003bce:	6825      	ldr	r5, [r4, #0]
 8003bd0:	6909      	ldr	r1, [r1, #16]
 8003bd2:	eba5 0901 	sub.w	r9, r5, r1
 8003bd6:	6965      	ldr	r5, [r4, #20]
 8003bd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bdc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003be0:	3301      	adds	r3, #1
 8003be2:	444b      	add	r3, r9
 8003be4:	106d      	asrs	r5, r5, #1
 8003be6:	429d      	cmp	r5, r3
 8003be8:	bf38      	it	cc
 8003bea:	461d      	movcc	r5, r3
 8003bec:	0553      	lsls	r3, r2, #21
 8003bee:	d531      	bpl.n	8003c54 <__ssputs_r+0xa0>
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	f000 fb63 	bl	80042bc <_malloc_r>
 8003bf6:	4606      	mov	r6, r0
 8003bf8:	b950      	cbnz	r0, 8003c10 <__ssputs_r+0x5c>
 8003bfa:	230c      	movs	r3, #12
 8003bfc:	f8ca 3000 	str.w	r3, [sl]
 8003c00:	89a3      	ldrh	r3, [r4, #12]
 8003c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c06:	81a3      	strh	r3, [r4, #12]
 8003c08:	f04f 30ff 	mov.w	r0, #4294967295
 8003c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c10:	6921      	ldr	r1, [r4, #16]
 8003c12:	464a      	mov	r2, r9
 8003c14:	f000 fabe 	bl	8004194 <memcpy>
 8003c18:	89a3      	ldrh	r3, [r4, #12]
 8003c1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c22:	81a3      	strh	r3, [r4, #12]
 8003c24:	6126      	str	r6, [r4, #16]
 8003c26:	6165      	str	r5, [r4, #20]
 8003c28:	444e      	add	r6, r9
 8003c2a:	eba5 0509 	sub.w	r5, r5, r9
 8003c2e:	6026      	str	r6, [r4, #0]
 8003c30:	60a5      	str	r5, [r4, #8]
 8003c32:	463e      	mov	r6, r7
 8003c34:	42be      	cmp	r6, r7
 8003c36:	d900      	bls.n	8003c3a <__ssputs_r+0x86>
 8003c38:	463e      	mov	r6, r7
 8003c3a:	6820      	ldr	r0, [r4, #0]
 8003c3c:	4632      	mov	r2, r6
 8003c3e:	4641      	mov	r1, r8
 8003c40:	f000 fab6 	bl	80041b0 <memmove>
 8003c44:	68a3      	ldr	r3, [r4, #8]
 8003c46:	1b9b      	subs	r3, r3, r6
 8003c48:	60a3      	str	r3, [r4, #8]
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	4433      	add	r3, r6
 8003c4e:	6023      	str	r3, [r4, #0]
 8003c50:	2000      	movs	r0, #0
 8003c52:	e7db      	b.n	8003c0c <__ssputs_r+0x58>
 8003c54:	462a      	mov	r2, r5
 8003c56:	f000 fba5 	bl	80043a4 <_realloc_r>
 8003c5a:	4606      	mov	r6, r0
 8003c5c:	2800      	cmp	r0, #0
 8003c5e:	d1e1      	bne.n	8003c24 <__ssputs_r+0x70>
 8003c60:	6921      	ldr	r1, [r4, #16]
 8003c62:	4650      	mov	r0, sl
 8003c64:	f000 fabe 	bl	80041e4 <_free_r>
 8003c68:	e7c7      	b.n	8003bfa <__ssputs_r+0x46>
	...

08003c6c <_svfiprintf_r>:
 8003c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c70:	4698      	mov	r8, r3
 8003c72:	898b      	ldrh	r3, [r1, #12]
 8003c74:	061b      	lsls	r3, r3, #24
 8003c76:	b09d      	sub	sp, #116	; 0x74
 8003c78:	4607      	mov	r7, r0
 8003c7a:	460d      	mov	r5, r1
 8003c7c:	4614      	mov	r4, r2
 8003c7e:	d50e      	bpl.n	8003c9e <_svfiprintf_r+0x32>
 8003c80:	690b      	ldr	r3, [r1, #16]
 8003c82:	b963      	cbnz	r3, 8003c9e <_svfiprintf_r+0x32>
 8003c84:	2140      	movs	r1, #64	; 0x40
 8003c86:	f000 fb19 	bl	80042bc <_malloc_r>
 8003c8a:	6028      	str	r0, [r5, #0]
 8003c8c:	6128      	str	r0, [r5, #16]
 8003c8e:	b920      	cbnz	r0, 8003c9a <_svfiprintf_r+0x2e>
 8003c90:	230c      	movs	r3, #12
 8003c92:	603b      	str	r3, [r7, #0]
 8003c94:	f04f 30ff 	mov.w	r0, #4294967295
 8003c98:	e0d1      	b.n	8003e3e <_svfiprintf_r+0x1d2>
 8003c9a:	2340      	movs	r3, #64	; 0x40
 8003c9c:	616b      	str	r3, [r5, #20]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ca2:	2320      	movs	r3, #32
 8003ca4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ca8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cac:	2330      	movs	r3, #48	; 0x30
 8003cae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003e58 <_svfiprintf_r+0x1ec>
 8003cb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cb6:	f04f 0901 	mov.w	r9, #1
 8003cba:	4623      	mov	r3, r4
 8003cbc:	469a      	mov	sl, r3
 8003cbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cc2:	b10a      	cbz	r2, 8003cc8 <_svfiprintf_r+0x5c>
 8003cc4:	2a25      	cmp	r2, #37	; 0x25
 8003cc6:	d1f9      	bne.n	8003cbc <_svfiprintf_r+0x50>
 8003cc8:	ebba 0b04 	subs.w	fp, sl, r4
 8003ccc:	d00b      	beq.n	8003ce6 <_svfiprintf_r+0x7a>
 8003cce:	465b      	mov	r3, fp
 8003cd0:	4622      	mov	r2, r4
 8003cd2:	4629      	mov	r1, r5
 8003cd4:	4638      	mov	r0, r7
 8003cd6:	f7ff ff6d 	bl	8003bb4 <__ssputs_r>
 8003cda:	3001      	adds	r0, #1
 8003cdc:	f000 80aa 	beq.w	8003e34 <_svfiprintf_r+0x1c8>
 8003ce0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ce2:	445a      	add	r2, fp
 8003ce4:	9209      	str	r2, [sp, #36]	; 0x24
 8003ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 80a2 	beq.w	8003e34 <_svfiprintf_r+0x1c8>
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cfa:	f10a 0a01 	add.w	sl, sl, #1
 8003cfe:	9304      	str	r3, [sp, #16]
 8003d00:	9307      	str	r3, [sp, #28]
 8003d02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d06:	931a      	str	r3, [sp, #104]	; 0x68
 8003d08:	4654      	mov	r4, sl
 8003d0a:	2205      	movs	r2, #5
 8003d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d10:	4851      	ldr	r0, [pc, #324]	; (8003e58 <_svfiprintf_r+0x1ec>)
 8003d12:	f7fc fa65 	bl	80001e0 <memchr>
 8003d16:	9a04      	ldr	r2, [sp, #16]
 8003d18:	b9d8      	cbnz	r0, 8003d52 <_svfiprintf_r+0xe6>
 8003d1a:	06d0      	lsls	r0, r2, #27
 8003d1c:	bf44      	itt	mi
 8003d1e:	2320      	movmi	r3, #32
 8003d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d24:	0711      	lsls	r1, r2, #28
 8003d26:	bf44      	itt	mi
 8003d28:	232b      	movmi	r3, #43	; 0x2b
 8003d2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8003d32:	2b2a      	cmp	r3, #42	; 0x2a
 8003d34:	d015      	beq.n	8003d62 <_svfiprintf_r+0xf6>
 8003d36:	9a07      	ldr	r2, [sp, #28]
 8003d38:	4654      	mov	r4, sl
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f04f 0c0a 	mov.w	ip, #10
 8003d40:	4621      	mov	r1, r4
 8003d42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d46:	3b30      	subs	r3, #48	; 0x30
 8003d48:	2b09      	cmp	r3, #9
 8003d4a:	d94e      	bls.n	8003dea <_svfiprintf_r+0x17e>
 8003d4c:	b1b0      	cbz	r0, 8003d7c <_svfiprintf_r+0x110>
 8003d4e:	9207      	str	r2, [sp, #28]
 8003d50:	e014      	b.n	8003d7c <_svfiprintf_r+0x110>
 8003d52:	eba0 0308 	sub.w	r3, r0, r8
 8003d56:	fa09 f303 	lsl.w	r3, r9, r3
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	9304      	str	r3, [sp, #16]
 8003d5e:	46a2      	mov	sl, r4
 8003d60:	e7d2      	b.n	8003d08 <_svfiprintf_r+0x9c>
 8003d62:	9b03      	ldr	r3, [sp, #12]
 8003d64:	1d19      	adds	r1, r3, #4
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	9103      	str	r1, [sp, #12]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	bfbb      	ittet	lt
 8003d6e:	425b      	neglt	r3, r3
 8003d70:	f042 0202 	orrlt.w	r2, r2, #2
 8003d74:	9307      	strge	r3, [sp, #28]
 8003d76:	9307      	strlt	r3, [sp, #28]
 8003d78:	bfb8      	it	lt
 8003d7a:	9204      	strlt	r2, [sp, #16]
 8003d7c:	7823      	ldrb	r3, [r4, #0]
 8003d7e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d80:	d10c      	bne.n	8003d9c <_svfiprintf_r+0x130>
 8003d82:	7863      	ldrb	r3, [r4, #1]
 8003d84:	2b2a      	cmp	r3, #42	; 0x2a
 8003d86:	d135      	bne.n	8003df4 <_svfiprintf_r+0x188>
 8003d88:	9b03      	ldr	r3, [sp, #12]
 8003d8a:	1d1a      	adds	r2, r3, #4
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	9203      	str	r2, [sp, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	bfb8      	it	lt
 8003d94:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d98:	3402      	adds	r4, #2
 8003d9a:	9305      	str	r3, [sp, #20]
 8003d9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003e68 <_svfiprintf_r+0x1fc>
 8003da0:	7821      	ldrb	r1, [r4, #0]
 8003da2:	2203      	movs	r2, #3
 8003da4:	4650      	mov	r0, sl
 8003da6:	f7fc fa1b 	bl	80001e0 <memchr>
 8003daa:	b140      	cbz	r0, 8003dbe <_svfiprintf_r+0x152>
 8003dac:	2340      	movs	r3, #64	; 0x40
 8003dae:	eba0 000a 	sub.w	r0, r0, sl
 8003db2:	fa03 f000 	lsl.w	r0, r3, r0
 8003db6:	9b04      	ldr	r3, [sp, #16]
 8003db8:	4303      	orrs	r3, r0
 8003dba:	3401      	adds	r4, #1
 8003dbc:	9304      	str	r3, [sp, #16]
 8003dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dc2:	4826      	ldr	r0, [pc, #152]	; (8003e5c <_svfiprintf_r+0x1f0>)
 8003dc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dc8:	2206      	movs	r2, #6
 8003dca:	f7fc fa09 	bl	80001e0 <memchr>
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	d038      	beq.n	8003e44 <_svfiprintf_r+0x1d8>
 8003dd2:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <_svfiprintf_r+0x1f4>)
 8003dd4:	bb1b      	cbnz	r3, 8003e1e <_svfiprintf_r+0x1b2>
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	3307      	adds	r3, #7
 8003dda:	f023 0307 	bic.w	r3, r3, #7
 8003dde:	3308      	adds	r3, #8
 8003de0:	9303      	str	r3, [sp, #12]
 8003de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003de4:	4433      	add	r3, r6
 8003de6:	9309      	str	r3, [sp, #36]	; 0x24
 8003de8:	e767      	b.n	8003cba <_svfiprintf_r+0x4e>
 8003dea:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dee:	460c      	mov	r4, r1
 8003df0:	2001      	movs	r0, #1
 8003df2:	e7a5      	b.n	8003d40 <_svfiprintf_r+0xd4>
 8003df4:	2300      	movs	r3, #0
 8003df6:	3401      	adds	r4, #1
 8003df8:	9305      	str	r3, [sp, #20]
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	f04f 0c0a 	mov.w	ip, #10
 8003e00:	4620      	mov	r0, r4
 8003e02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e06:	3a30      	subs	r2, #48	; 0x30
 8003e08:	2a09      	cmp	r2, #9
 8003e0a:	d903      	bls.n	8003e14 <_svfiprintf_r+0x1a8>
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0c5      	beq.n	8003d9c <_svfiprintf_r+0x130>
 8003e10:	9105      	str	r1, [sp, #20]
 8003e12:	e7c3      	b.n	8003d9c <_svfiprintf_r+0x130>
 8003e14:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e18:	4604      	mov	r4, r0
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e7f0      	b.n	8003e00 <_svfiprintf_r+0x194>
 8003e1e:	ab03      	add	r3, sp, #12
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	462a      	mov	r2, r5
 8003e24:	4b0f      	ldr	r3, [pc, #60]	; (8003e64 <_svfiprintf_r+0x1f8>)
 8003e26:	a904      	add	r1, sp, #16
 8003e28:	4638      	mov	r0, r7
 8003e2a:	f3af 8000 	nop.w
 8003e2e:	1c42      	adds	r2, r0, #1
 8003e30:	4606      	mov	r6, r0
 8003e32:	d1d6      	bne.n	8003de2 <_svfiprintf_r+0x176>
 8003e34:	89ab      	ldrh	r3, [r5, #12]
 8003e36:	065b      	lsls	r3, r3, #25
 8003e38:	f53f af2c 	bmi.w	8003c94 <_svfiprintf_r+0x28>
 8003e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e3e:	b01d      	add	sp, #116	; 0x74
 8003e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e44:	ab03      	add	r3, sp, #12
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	462a      	mov	r2, r5
 8003e4a:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <_svfiprintf_r+0x1f8>)
 8003e4c:	a904      	add	r1, sp, #16
 8003e4e:	4638      	mov	r0, r7
 8003e50:	f000 f87a 	bl	8003f48 <_printf_i>
 8003e54:	e7eb      	b.n	8003e2e <_svfiprintf_r+0x1c2>
 8003e56:	bf00      	nop
 8003e58:	080044bc 	.word	0x080044bc
 8003e5c:	080044c6 	.word	0x080044c6
 8003e60:	00000000 	.word	0x00000000
 8003e64:	08003bb5 	.word	0x08003bb5
 8003e68:	080044c2 	.word	0x080044c2

08003e6c <_printf_common>:
 8003e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e70:	4616      	mov	r6, r2
 8003e72:	4699      	mov	r9, r3
 8003e74:	688a      	ldr	r2, [r1, #8]
 8003e76:	690b      	ldr	r3, [r1, #16]
 8003e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	bfb8      	it	lt
 8003e80:	4613      	movlt	r3, r2
 8003e82:	6033      	str	r3, [r6, #0]
 8003e84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e88:	4607      	mov	r7, r0
 8003e8a:	460c      	mov	r4, r1
 8003e8c:	b10a      	cbz	r2, 8003e92 <_printf_common+0x26>
 8003e8e:	3301      	adds	r3, #1
 8003e90:	6033      	str	r3, [r6, #0]
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	0699      	lsls	r1, r3, #26
 8003e96:	bf42      	ittt	mi
 8003e98:	6833      	ldrmi	r3, [r6, #0]
 8003e9a:	3302      	addmi	r3, #2
 8003e9c:	6033      	strmi	r3, [r6, #0]
 8003e9e:	6825      	ldr	r5, [r4, #0]
 8003ea0:	f015 0506 	ands.w	r5, r5, #6
 8003ea4:	d106      	bne.n	8003eb4 <_printf_common+0x48>
 8003ea6:	f104 0a19 	add.w	sl, r4, #25
 8003eaa:	68e3      	ldr	r3, [r4, #12]
 8003eac:	6832      	ldr	r2, [r6, #0]
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	42ab      	cmp	r3, r5
 8003eb2:	dc26      	bgt.n	8003f02 <_printf_common+0x96>
 8003eb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003eb8:	1e13      	subs	r3, r2, #0
 8003eba:	6822      	ldr	r2, [r4, #0]
 8003ebc:	bf18      	it	ne
 8003ebe:	2301      	movne	r3, #1
 8003ec0:	0692      	lsls	r2, r2, #26
 8003ec2:	d42b      	bmi.n	8003f1c <_printf_common+0xb0>
 8003ec4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ec8:	4649      	mov	r1, r9
 8003eca:	4638      	mov	r0, r7
 8003ecc:	47c0      	blx	r8
 8003ece:	3001      	adds	r0, #1
 8003ed0:	d01e      	beq.n	8003f10 <_printf_common+0xa4>
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	68e5      	ldr	r5, [r4, #12]
 8003ed6:	6832      	ldr	r2, [r6, #0]
 8003ed8:	f003 0306 	and.w	r3, r3, #6
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	bf08      	it	eq
 8003ee0:	1aad      	subeq	r5, r5, r2
 8003ee2:	68a3      	ldr	r3, [r4, #8]
 8003ee4:	6922      	ldr	r2, [r4, #16]
 8003ee6:	bf0c      	ite	eq
 8003ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003eec:	2500      	movne	r5, #0
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	bfc4      	itt	gt
 8003ef2:	1a9b      	subgt	r3, r3, r2
 8003ef4:	18ed      	addgt	r5, r5, r3
 8003ef6:	2600      	movs	r6, #0
 8003ef8:	341a      	adds	r4, #26
 8003efa:	42b5      	cmp	r5, r6
 8003efc:	d11a      	bne.n	8003f34 <_printf_common+0xc8>
 8003efe:	2000      	movs	r0, #0
 8003f00:	e008      	b.n	8003f14 <_printf_common+0xa8>
 8003f02:	2301      	movs	r3, #1
 8003f04:	4652      	mov	r2, sl
 8003f06:	4649      	mov	r1, r9
 8003f08:	4638      	mov	r0, r7
 8003f0a:	47c0      	blx	r8
 8003f0c:	3001      	adds	r0, #1
 8003f0e:	d103      	bne.n	8003f18 <_printf_common+0xac>
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f18:	3501      	adds	r5, #1
 8003f1a:	e7c6      	b.n	8003eaa <_printf_common+0x3e>
 8003f1c:	18e1      	adds	r1, r4, r3
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	2030      	movs	r0, #48	; 0x30
 8003f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f26:	4422      	add	r2, r4
 8003f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f30:	3302      	adds	r3, #2
 8003f32:	e7c7      	b.n	8003ec4 <_printf_common+0x58>
 8003f34:	2301      	movs	r3, #1
 8003f36:	4622      	mov	r2, r4
 8003f38:	4649      	mov	r1, r9
 8003f3a:	4638      	mov	r0, r7
 8003f3c:	47c0      	blx	r8
 8003f3e:	3001      	adds	r0, #1
 8003f40:	d0e6      	beq.n	8003f10 <_printf_common+0xa4>
 8003f42:	3601      	adds	r6, #1
 8003f44:	e7d9      	b.n	8003efa <_printf_common+0x8e>
	...

08003f48 <_printf_i>:
 8003f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	7e0f      	ldrb	r7, [r1, #24]
 8003f4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f50:	2f78      	cmp	r7, #120	; 0x78
 8003f52:	4691      	mov	r9, r2
 8003f54:	4680      	mov	r8, r0
 8003f56:	460c      	mov	r4, r1
 8003f58:	469a      	mov	sl, r3
 8003f5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f5e:	d807      	bhi.n	8003f70 <_printf_i+0x28>
 8003f60:	2f62      	cmp	r7, #98	; 0x62
 8003f62:	d80a      	bhi.n	8003f7a <_printf_i+0x32>
 8003f64:	2f00      	cmp	r7, #0
 8003f66:	f000 80d8 	beq.w	800411a <_printf_i+0x1d2>
 8003f6a:	2f58      	cmp	r7, #88	; 0x58
 8003f6c:	f000 80a3 	beq.w	80040b6 <_printf_i+0x16e>
 8003f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f78:	e03a      	b.n	8003ff0 <_printf_i+0xa8>
 8003f7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f7e:	2b15      	cmp	r3, #21
 8003f80:	d8f6      	bhi.n	8003f70 <_printf_i+0x28>
 8003f82:	a101      	add	r1, pc, #4	; (adr r1, 8003f88 <_printf_i+0x40>)
 8003f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f88:	08003fe1 	.word	0x08003fe1
 8003f8c:	08003ff5 	.word	0x08003ff5
 8003f90:	08003f71 	.word	0x08003f71
 8003f94:	08003f71 	.word	0x08003f71
 8003f98:	08003f71 	.word	0x08003f71
 8003f9c:	08003f71 	.word	0x08003f71
 8003fa0:	08003ff5 	.word	0x08003ff5
 8003fa4:	08003f71 	.word	0x08003f71
 8003fa8:	08003f71 	.word	0x08003f71
 8003fac:	08003f71 	.word	0x08003f71
 8003fb0:	08003f71 	.word	0x08003f71
 8003fb4:	08004101 	.word	0x08004101
 8003fb8:	08004025 	.word	0x08004025
 8003fbc:	080040e3 	.word	0x080040e3
 8003fc0:	08003f71 	.word	0x08003f71
 8003fc4:	08003f71 	.word	0x08003f71
 8003fc8:	08004123 	.word	0x08004123
 8003fcc:	08003f71 	.word	0x08003f71
 8003fd0:	08004025 	.word	0x08004025
 8003fd4:	08003f71 	.word	0x08003f71
 8003fd8:	08003f71 	.word	0x08003f71
 8003fdc:	080040eb 	.word	0x080040eb
 8003fe0:	682b      	ldr	r3, [r5, #0]
 8003fe2:	1d1a      	adds	r2, r3, #4
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	602a      	str	r2, [r5, #0]
 8003fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0a3      	b.n	800413c <_printf_i+0x1f4>
 8003ff4:	6820      	ldr	r0, [r4, #0]
 8003ff6:	6829      	ldr	r1, [r5, #0]
 8003ff8:	0606      	lsls	r6, r0, #24
 8003ffa:	f101 0304 	add.w	r3, r1, #4
 8003ffe:	d50a      	bpl.n	8004016 <_printf_i+0xce>
 8004000:	680e      	ldr	r6, [r1, #0]
 8004002:	602b      	str	r3, [r5, #0]
 8004004:	2e00      	cmp	r6, #0
 8004006:	da03      	bge.n	8004010 <_printf_i+0xc8>
 8004008:	232d      	movs	r3, #45	; 0x2d
 800400a:	4276      	negs	r6, r6
 800400c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004010:	485e      	ldr	r0, [pc, #376]	; (800418c <_printf_i+0x244>)
 8004012:	230a      	movs	r3, #10
 8004014:	e019      	b.n	800404a <_printf_i+0x102>
 8004016:	680e      	ldr	r6, [r1, #0]
 8004018:	602b      	str	r3, [r5, #0]
 800401a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800401e:	bf18      	it	ne
 8004020:	b236      	sxthne	r6, r6
 8004022:	e7ef      	b.n	8004004 <_printf_i+0xbc>
 8004024:	682b      	ldr	r3, [r5, #0]
 8004026:	6820      	ldr	r0, [r4, #0]
 8004028:	1d19      	adds	r1, r3, #4
 800402a:	6029      	str	r1, [r5, #0]
 800402c:	0601      	lsls	r1, r0, #24
 800402e:	d501      	bpl.n	8004034 <_printf_i+0xec>
 8004030:	681e      	ldr	r6, [r3, #0]
 8004032:	e002      	b.n	800403a <_printf_i+0xf2>
 8004034:	0646      	lsls	r6, r0, #25
 8004036:	d5fb      	bpl.n	8004030 <_printf_i+0xe8>
 8004038:	881e      	ldrh	r6, [r3, #0]
 800403a:	4854      	ldr	r0, [pc, #336]	; (800418c <_printf_i+0x244>)
 800403c:	2f6f      	cmp	r7, #111	; 0x6f
 800403e:	bf0c      	ite	eq
 8004040:	2308      	moveq	r3, #8
 8004042:	230a      	movne	r3, #10
 8004044:	2100      	movs	r1, #0
 8004046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800404a:	6865      	ldr	r5, [r4, #4]
 800404c:	60a5      	str	r5, [r4, #8]
 800404e:	2d00      	cmp	r5, #0
 8004050:	bfa2      	ittt	ge
 8004052:	6821      	ldrge	r1, [r4, #0]
 8004054:	f021 0104 	bicge.w	r1, r1, #4
 8004058:	6021      	strge	r1, [r4, #0]
 800405a:	b90e      	cbnz	r6, 8004060 <_printf_i+0x118>
 800405c:	2d00      	cmp	r5, #0
 800405e:	d04d      	beq.n	80040fc <_printf_i+0x1b4>
 8004060:	4615      	mov	r5, r2
 8004062:	fbb6 f1f3 	udiv	r1, r6, r3
 8004066:	fb03 6711 	mls	r7, r3, r1, r6
 800406a:	5dc7      	ldrb	r7, [r0, r7]
 800406c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004070:	4637      	mov	r7, r6
 8004072:	42bb      	cmp	r3, r7
 8004074:	460e      	mov	r6, r1
 8004076:	d9f4      	bls.n	8004062 <_printf_i+0x11a>
 8004078:	2b08      	cmp	r3, #8
 800407a:	d10b      	bne.n	8004094 <_printf_i+0x14c>
 800407c:	6823      	ldr	r3, [r4, #0]
 800407e:	07de      	lsls	r6, r3, #31
 8004080:	d508      	bpl.n	8004094 <_printf_i+0x14c>
 8004082:	6923      	ldr	r3, [r4, #16]
 8004084:	6861      	ldr	r1, [r4, #4]
 8004086:	4299      	cmp	r1, r3
 8004088:	bfde      	ittt	le
 800408a:	2330      	movle	r3, #48	; 0x30
 800408c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004090:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004094:	1b52      	subs	r2, r2, r5
 8004096:	6122      	str	r2, [r4, #16]
 8004098:	f8cd a000 	str.w	sl, [sp]
 800409c:	464b      	mov	r3, r9
 800409e:	aa03      	add	r2, sp, #12
 80040a0:	4621      	mov	r1, r4
 80040a2:	4640      	mov	r0, r8
 80040a4:	f7ff fee2 	bl	8003e6c <_printf_common>
 80040a8:	3001      	adds	r0, #1
 80040aa:	d14c      	bne.n	8004146 <_printf_i+0x1fe>
 80040ac:	f04f 30ff 	mov.w	r0, #4294967295
 80040b0:	b004      	add	sp, #16
 80040b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040b6:	4835      	ldr	r0, [pc, #212]	; (800418c <_printf_i+0x244>)
 80040b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80040bc:	6829      	ldr	r1, [r5, #0]
 80040be:	6823      	ldr	r3, [r4, #0]
 80040c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80040c4:	6029      	str	r1, [r5, #0]
 80040c6:	061d      	lsls	r5, r3, #24
 80040c8:	d514      	bpl.n	80040f4 <_printf_i+0x1ac>
 80040ca:	07df      	lsls	r7, r3, #31
 80040cc:	bf44      	itt	mi
 80040ce:	f043 0320 	orrmi.w	r3, r3, #32
 80040d2:	6023      	strmi	r3, [r4, #0]
 80040d4:	b91e      	cbnz	r6, 80040de <_printf_i+0x196>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	f023 0320 	bic.w	r3, r3, #32
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	2310      	movs	r3, #16
 80040e0:	e7b0      	b.n	8004044 <_printf_i+0xfc>
 80040e2:	6823      	ldr	r3, [r4, #0]
 80040e4:	f043 0320 	orr.w	r3, r3, #32
 80040e8:	6023      	str	r3, [r4, #0]
 80040ea:	2378      	movs	r3, #120	; 0x78
 80040ec:	4828      	ldr	r0, [pc, #160]	; (8004190 <_printf_i+0x248>)
 80040ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040f2:	e7e3      	b.n	80040bc <_printf_i+0x174>
 80040f4:	0659      	lsls	r1, r3, #25
 80040f6:	bf48      	it	mi
 80040f8:	b2b6      	uxthmi	r6, r6
 80040fa:	e7e6      	b.n	80040ca <_printf_i+0x182>
 80040fc:	4615      	mov	r5, r2
 80040fe:	e7bb      	b.n	8004078 <_printf_i+0x130>
 8004100:	682b      	ldr	r3, [r5, #0]
 8004102:	6826      	ldr	r6, [r4, #0]
 8004104:	6961      	ldr	r1, [r4, #20]
 8004106:	1d18      	adds	r0, r3, #4
 8004108:	6028      	str	r0, [r5, #0]
 800410a:	0635      	lsls	r5, r6, #24
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	d501      	bpl.n	8004114 <_printf_i+0x1cc>
 8004110:	6019      	str	r1, [r3, #0]
 8004112:	e002      	b.n	800411a <_printf_i+0x1d2>
 8004114:	0670      	lsls	r0, r6, #25
 8004116:	d5fb      	bpl.n	8004110 <_printf_i+0x1c8>
 8004118:	8019      	strh	r1, [r3, #0]
 800411a:	2300      	movs	r3, #0
 800411c:	6123      	str	r3, [r4, #16]
 800411e:	4615      	mov	r5, r2
 8004120:	e7ba      	b.n	8004098 <_printf_i+0x150>
 8004122:	682b      	ldr	r3, [r5, #0]
 8004124:	1d1a      	adds	r2, r3, #4
 8004126:	602a      	str	r2, [r5, #0]
 8004128:	681d      	ldr	r5, [r3, #0]
 800412a:	6862      	ldr	r2, [r4, #4]
 800412c:	2100      	movs	r1, #0
 800412e:	4628      	mov	r0, r5
 8004130:	f7fc f856 	bl	80001e0 <memchr>
 8004134:	b108      	cbz	r0, 800413a <_printf_i+0x1f2>
 8004136:	1b40      	subs	r0, r0, r5
 8004138:	6060      	str	r0, [r4, #4]
 800413a:	6863      	ldr	r3, [r4, #4]
 800413c:	6123      	str	r3, [r4, #16]
 800413e:	2300      	movs	r3, #0
 8004140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004144:	e7a8      	b.n	8004098 <_printf_i+0x150>
 8004146:	6923      	ldr	r3, [r4, #16]
 8004148:	462a      	mov	r2, r5
 800414a:	4649      	mov	r1, r9
 800414c:	4640      	mov	r0, r8
 800414e:	47d0      	blx	sl
 8004150:	3001      	adds	r0, #1
 8004152:	d0ab      	beq.n	80040ac <_printf_i+0x164>
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	079b      	lsls	r3, r3, #30
 8004158:	d413      	bmi.n	8004182 <_printf_i+0x23a>
 800415a:	68e0      	ldr	r0, [r4, #12]
 800415c:	9b03      	ldr	r3, [sp, #12]
 800415e:	4298      	cmp	r0, r3
 8004160:	bfb8      	it	lt
 8004162:	4618      	movlt	r0, r3
 8004164:	e7a4      	b.n	80040b0 <_printf_i+0x168>
 8004166:	2301      	movs	r3, #1
 8004168:	4632      	mov	r2, r6
 800416a:	4649      	mov	r1, r9
 800416c:	4640      	mov	r0, r8
 800416e:	47d0      	blx	sl
 8004170:	3001      	adds	r0, #1
 8004172:	d09b      	beq.n	80040ac <_printf_i+0x164>
 8004174:	3501      	adds	r5, #1
 8004176:	68e3      	ldr	r3, [r4, #12]
 8004178:	9903      	ldr	r1, [sp, #12]
 800417a:	1a5b      	subs	r3, r3, r1
 800417c:	42ab      	cmp	r3, r5
 800417e:	dcf2      	bgt.n	8004166 <_printf_i+0x21e>
 8004180:	e7eb      	b.n	800415a <_printf_i+0x212>
 8004182:	2500      	movs	r5, #0
 8004184:	f104 0619 	add.w	r6, r4, #25
 8004188:	e7f5      	b.n	8004176 <_printf_i+0x22e>
 800418a:	bf00      	nop
 800418c:	080044cd 	.word	0x080044cd
 8004190:	080044de 	.word	0x080044de

08004194 <memcpy>:
 8004194:	440a      	add	r2, r1
 8004196:	4291      	cmp	r1, r2
 8004198:	f100 33ff 	add.w	r3, r0, #4294967295
 800419c:	d100      	bne.n	80041a0 <memcpy+0xc>
 800419e:	4770      	bx	lr
 80041a0:	b510      	push	{r4, lr}
 80041a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041aa:	4291      	cmp	r1, r2
 80041ac:	d1f9      	bne.n	80041a2 <memcpy+0xe>
 80041ae:	bd10      	pop	{r4, pc}

080041b0 <memmove>:
 80041b0:	4288      	cmp	r0, r1
 80041b2:	b510      	push	{r4, lr}
 80041b4:	eb01 0402 	add.w	r4, r1, r2
 80041b8:	d902      	bls.n	80041c0 <memmove+0x10>
 80041ba:	4284      	cmp	r4, r0
 80041bc:	4623      	mov	r3, r4
 80041be:	d807      	bhi.n	80041d0 <memmove+0x20>
 80041c0:	1e43      	subs	r3, r0, #1
 80041c2:	42a1      	cmp	r1, r4
 80041c4:	d008      	beq.n	80041d8 <memmove+0x28>
 80041c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041ce:	e7f8      	b.n	80041c2 <memmove+0x12>
 80041d0:	4402      	add	r2, r0
 80041d2:	4601      	mov	r1, r0
 80041d4:	428a      	cmp	r2, r1
 80041d6:	d100      	bne.n	80041da <memmove+0x2a>
 80041d8:	bd10      	pop	{r4, pc}
 80041da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041e2:	e7f7      	b.n	80041d4 <memmove+0x24>

080041e4 <_free_r>:
 80041e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80041e6:	2900      	cmp	r1, #0
 80041e8:	d044      	beq.n	8004274 <_free_r+0x90>
 80041ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041ee:	9001      	str	r0, [sp, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f1a1 0404 	sub.w	r4, r1, #4
 80041f6:	bfb8      	it	lt
 80041f8:	18e4      	addlt	r4, r4, r3
 80041fa:	f000 f913 	bl	8004424 <__malloc_lock>
 80041fe:	4a1e      	ldr	r2, [pc, #120]	; (8004278 <_free_r+0x94>)
 8004200:	9801      	ldr	r0, [sp, #4]
 8004202:	6813      	ldr	r3, [r2, #0]
 8004204:	b933      	cbnz	r3, 8004214 <_free_r+0x30>
 8004206:	6063      	str	r3, [r4, #4]
 8004208:	6014      	str	r4, [r2, #0]
 800420a:	b003      	add	sp, #12
 800420c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004210:	f000 b90e 	b.w	8004430 <__malloc_unlock>
 8004214:	42a3      	cmp	r3, r4
 8004216:	d908      	bls.n	800422a <_free_r+0x46>
 8004218:	6825      	ldr	r5, [r4, #0]
 800421a:	1961      	adds	r1, r4, r5
 800421c:	428b      	cmp	r3, r1
 800421e:	bf01      	itttt	eq
 8004220:	6819      	ldreq	r1, [r3, #0]
 8004222:	685b      	ldreq	r3, [r3, #4]
 8004224:	1949      	addeq	r1, r1, r5
 8004226:	6021      	streq	r1, [r4, #0]
 8004228:	e7ed      	b.n	8004206 <_free_r+0x22>
 800422a:	461a      	mov	r2, r3
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	b10b      	cbz	r3, 8004234 <_free_r+0x50>
 8004230:	42a3      	cmp	r3, r4
 8004232:	d9fa      	bls.n	800422a <_free_r+0x46>
 8004234:	6811      	ldr	r1, [r2, #0]
 8004236:	1855      	adds	r5, r2, r1
 8004238:	42a5      	cmp	r5, r4
 800423a:	d10b      	bne.n	8004254 <_free_r+0x70>
 800423c:	6824      	ldr	r4, [r4, #0]
 800423e:	4421      	add	r1, r4
 8004240:	1854      	adds	r4, r2, r1
 8004242:	42a3      	cmp	r3, r4
 8004244:	6011      	str	r1, [r2, #0]
 8004246:	d1e0      	bne.n	800420a <_free_r+0x26>
 8004248:	681c      	ldr	r4, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	6053      	str	r3, [r2, #4]
 800424e:	4421      	add	r1, r4
 8004250:	6011      	str	r1, [r2, #0]
 8004252:	e7da      	b.n	800420a <_free_r+0x26>
 8004254:	d902      	bls.n	800425c <_free_r+0x78>
 8004256:	230c      	movs	r3, #12
 8004258:	6003      	str	r3, [r0, #0]
 800425a:	e7d6      	b.n	800420a <_free_r+0x26>
 800425c:	6825      	ldr	r5, [r4, #0]
 800425e:	1961      	adds	r1, r4, r5
 8004260:	428b      	cmp	r3, r1
 8004262:	bf04      	itt	eq
 8004264:	6819      	ldreq	r1, [r3, #0]
 8004266:	685b      	ldreq	r3, [r3, #4]
 8004268:	6063      	str	r3, [r4, #4]
 800426a:	bf04      	itt	eq
 800426c:	1949      	addeq	r1, r1, r5
 800426e:	6021      	streq	r1, [r4, #0]
 8004270:	6054      	str	r4, [r2, #4]
 8004272:	e7ca      	b.n	800420a <_free_r+0x26>
 8004274:	b003      	add	sp, #12
 8004276:	bd30      	pop	{r4, r5, pc}
 8004278:	2000018c 	.word	0x2000018c

0800427c <sbrk_aligned>:
 800427c:	b570      	push	{r4, r5, r6, lr}
 800427e:	4e0e      	ldr	r6, [pc, #56]	; (80042b8 <sbrk_aligned+0x3c>)
 8004280:	460c      	mov	r4, r1
 8004282:	6831      	ldr	r1, [r6, #0]
 8004284:	4605      	mov	r5, r0
 8004286:	b911      	cbnz	r1, 800428e <sbrk_aligned+0x12>
 8004288:	f000 f8bc 	bl	8004404 <_sbrk_r>
 800428c:	6030      	str	r0, [r6, #0]
 800428e:	4621      	mov	r1, r4
 8004290:	4628      	mov	r0, r5
 8004292:	f000 f8b7 	bl	8004404 <_sbrk_r>
 8004296:	1c43      	adds	r3, r0, #1
 8004298:	d00a      	beq.n	80042b0 <sbrk_aligned+0x34>
 800429a:	1cc4      	adds	r4, r0, #3
 800429c:	f024 0403 	bic.w	r4, r4, #3
 80042a0:	42a0      	cmp	r0, r4
 80042a2:	d007      	beq.n	80042b4 <sbrk_aligned+0x38>
 80042a4:	1a21      	subs	r1, r4, r0
 80042a6:	4628      	mov	r0, r5
 80042a8:	f000 f8ac 	bl	8004404 <_sbrk_r>
 80042ac:	3001      	adds	r0, #1
 80042ae:	d101      	bne.n	80042b4 <sbrk_aligned+0x38>
 80042b0:	f04f 34ff 	mov.w	r4, #4294967295
 80042b4:	4620      	mov	r0, r4
 80042b6:	bd70      	pop	{r4, r5, r6, pc}
 80042b8:	20000190 	.word	0x20000190

080042bc <_malloc_r>:
 80042bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042c0:	1ccd      	adds	r5, r1, #3
 80042c2:	f025 0503 	bic.w	r5, r5, #3
 80042c6:	3508      	adds	r5, #8
 80042c8:	2d0c      	cmp	r5, #12
 80042ca:	bf38      	it	cc
 80042cc:	250c      	movcc	r5, #12
 80042ce:	2d00      	cmp	r5, #0
 80042d0:	4607      	mov	r7, r0
 80042d2:	db01      	blt.n	80042d8 <_malloc_r+0x1c>
 80042d4:	42a9      	cmp	r1, r5
 80042d6:	d905      	bls.n	80042e4 <_malloc_r+0x28>
 80042d8:	230c      	movs	r3, #12
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	2600      	movs	r6, #0
 80042de:	4630      	mov	r0, r6
 80042e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042e4:	4e2e      	ldr	r6, [pc, #184]	; (80043a0 <_malloc_r+0xe4>)
 80042e6:	f000 f89d 	bl	8004424 <__malloc_lock>
 80042ea:	6833      	ldr	r3, [r6, #0]
 80042ec:	461c      	mov	r4, r3
 80042ee:	bb34      	cbnz	r4, 800433e <_malloc_r+0x82>
 80042f0:	4629      	mov	r1, r5
 80042f2:	4638      	mov	r0, r7
 80042f4:	f7ff ffc2 	bl	800427c <sbrk_aligned>
 80042f8:	1c43      	adds	r3, r0, #1
 80042fa:	4604      	mov	r4, r0
 80042fc:	d14d      	bne.n	800439a <_malloc_r+0xde>
 80042fe:	6834      	ldr	r4, [r6, #0]
 8004300:	4626      	mov	r6, r4
 8004302:	2e00      	cmp	r6, #0
 8004304:	d140      	bne.n	8004388 <_malloc_r+0xcc>
 8004306:	6823      	ldr	r3, [r4, #0]
 8004308:	4631      	mov	r1, r6
 800430a:	4638      	mov	r0, r7
 800430c:	eb04 0803 	add.w	r8, r4, r3
 8004310:	f000 f878 	bl	8004404 <_sbrk_r>
 8004314:	4580      	cmp	r8, r0
 8004316:	d13a      	bne.n	800438e <_malloc_r+0xd2>
 8004318:	6821      	ldr	r1, [r4, #0]
 800431a:	3503      	adds	r5, #3
 800431c:	1a6d      	subs	r5, r5, r1
 800431e:	f025 0503 	bic.w	r5, r5, #3
 8004322:	3508      	adds	r5, #8
 8004324:	2d0c      	cmp	r5, #12
 8004326:	bf38      	it	cc
 8004328:	250c      	movcc	r5, #12
 800432a:	4629      	mov	r1, r5
 800432c:	4638      	mov	r0, r7
 800432e:	f7ff ffa5 	bl	800427c <sbrk_aligned>
 8004332:	3001      	adds	r0, #1
 8004334:	d02b      	beq.n	800438e <_malloc_r+0xd2>
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	442b      	add	r3, r5
 800433a:	6023      	str	r3, [r4, #0]
 800433c:	e00e      	b.n	800435c <_malloc_r+0xa0>
 800433e:	6822      	ldr	r2, [r4, #0]
 8004340:	1b52      	subs	r2, r2, r5
 8004342:	d41e      	bmi.n	8004382 <_malloc_r+0xc6>
 8004344:	2a0b      	cmp	r2, #11
 8004346:	d916      	bls.n	8004376 <_malloc_r+0xba>
 8004348:	1961      	adds	r1, r4, r5
 800434a:	42a3      	cmp	r3, r4
 800434c:	6025      	str	r5, [r4, #0]
 800434e:	bf18      	it	ne
 8004350:	6059      	strne	r1, [r3, #4]
 8004352:	6863      	ldr	r3, [r4, #4]
 8004354:	bf08      	it	eq
 8004356:	6031      	streq	r1, [r6, #0]
 8004358:	5162      	str	r2, [r4, r5]
 800435a:	604b      	str	r3, [r1, #4]
 800435c:	4638      	mov	r0, r7
 800435e:	f104 060b 	add.w	r6, r4, #11
 8004362:	f000 f865 	bl	8004430 <__malloc_unlock>
 8004366:	f026 0607 	bic.w	r6, r6, #7
 800436a:	1d23      	adds	r3, r4, #4
 800436c:	1af2      	subs	r2, r6, r3
 800436e:	d0b6      	beq.n	80042de <_malloc_r+0x22>
 8004370:	1b9b      	subs	r3, r3, r6
 8004372:	50a3      	str	r3, [r4, r2]
 8004374:	e7b3      	b.n	80042de <_malloc_r+0x22>
 8004376:	6862      	ldr	r2, [r4, #4]
 8004378:	42a3      	cmp	r3, r4
 800437a:	bf0c      	ite	eq
 800437c:	6032      	streq	r2, [r6, #0]
 800437e:	605a      	strne	r2, [r3, #4]
 8004380:	e7ec      	b.n	800435c <_malloc_r+0xa0>
 8004382:	4623      	mov	r3, r4
 8004384:	6864      	ldr	r4, [r4, #4]
 8004386:	e7b2      	b.n	80042ee <_malloc_r+0x32>
 8004388:	4634      	mov	r4, r6
 800438a:	6876      	ldr	r6, [r6, #4]
 800438c:	e7b9      	b.n	8004302 <_malloc_r+0x46>
 800438e:	230c      	movs	r3, #12
 8004390:	603b      	str	r3, [r7, #0]
 8004392:	4638      	mov	r0, r7
 8004394:	f000 f84c 	bl	8004430 <__malloc_unlock>
 8004398:	e7a1      	b.n	80042de <_malloc_r+0x22>
 800439a:	6025      	str	r5, [r4, #0]
 800439c:	e7de      	b.n	800435c <_malloc_r+0xa0>
 800439e:	bf00      	nop
 80043a0:	2000018c 	.word	0x2000018c

080043a4 <_realloc_r>:
 80043a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043a8:	4680      	mov	r8, r0
 80043aa:	4614      	mov	r4, r2
 80043ac:	460e      	mov	r6, r1
 80043ae:	b921      	cbnz	r1, 80043ba <_realloc_r+0x16>
 80043b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043b4:	4611      	mov	r1, r2
 80043b6:	f7ff bf81 	b.w	80042bc <_malloc_r>
 80043ba:	b92a      	cbnz	r2, 80043c8 <_realloc_r+0x24>
 80043bc:	f7ff ff12 	bl	80041e4 <_free_r>
 80043c0:	4625      	mov	r5, r4
 80043c2:	4628      	mov	r0, r5
 80043c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043c8:	f000 f838 	bl	800443c <_malloc_usable_size_r>
 80043cc:	4284      	cmp	r4, r0
 80043ce:	4607      	mov	r7, r0
 80043d0:	d802      	bhi.n	80043d8 <_realloc_r+0x34>
 80043d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043d6:	d812      	bhi.n	80043fe <_realloc_r+0x5a>
 80043d8:	4621      	mov	r1, r4
 80043da:	4640      	mov	r0, r8
 80043dc:	f7ff ff6e 	bl	80042bc <_malloc_r>
 80043e0:	4605      	mov	r5, r0
 80043e2:	2800      	cmp	r0, #0
 80043e4:	d0ed      	beq.n	80043c2 <_realloc_r+0x1e>
 80043e6:	42bc      	cmp	r4, r7
 80043e8:	4622      	mov	r2, r4
 80043ea:	4631      	mov	r1, r6
 80043ec:	bf28      	it	cs
 80043ee:	463a      	movcs	r2, r7
 80043f0:	f7ff fed0 	bl	8004194 <memcpy>
 80043f4:	4631      	mov	r1, r6
 80043f6:	4640      	mov	r0, r8
 80043f8:	f7ff fef4 	bl	80041e4 <_free_r>
 80043fc:	e7e1      	b.n	80043c2 <_realloc_r+0x1e>
 80043fe:	4635      	mov	r5, r6
 8004400:	e7df      	b.n	80043c2 <_realloc_r+0x1e>
	...

08004404 <_sbrk_r>:
 8004404:	b538      	push	{r3, r4, r5, lr}
 8004406:	4d06      	ldr	r5, [pc, #24]	; (8004420 <_sbrk_r+0x1c>)
 8004408:	2300      	movs	r3, #0
 800440a:	4604      	mov	r4, r0
 800440c:	4608      	mov	r0, r1
 800440e:	602b      	str	r3, [r5, #0]
 8004410:	f7fc fc42 	bl	8000c98 <_sbrk>
 8004414:	1c43      	adds	r3, r0, #1
 8004416:	d102      	bne.n	800441e <_sbrk_r+0x1a>
 8004418:	682b      	ldr	r3, [r5, #0]
 800441a:	b103      	cbz	r3, 800441e <_sbrk_r+0x1a>
 800441c:	6023      	str	r3, [r4, #0]
 800441e:	bd38      	pop	{r3, r4, r5, pc}
 8004420:	20000194 	.word	0x20000194

08004424 <__malloc_lock>:
 8004424:	4801      	ldr	r0, [pc, #4]	; (800442c <__malloc_lock+0x8>)
 8004426:	f000 b811 	b.w	800444c <__retarget_lock_acquire_recursive>
 800442a:	bf00      	nop
 800442c:	20000198 	.word	0x20000198

08004430 <__malloc_unlock>:
 8004430:	4801      	ldr	r0, [pc, #4]	; (8004438 <__malloc_unlock+0x8>)
 8004432:	f000 b80c 	b.w	800444e <__retarget_lock_release_recursive>
 8004436:	bf00      	nop
 8004438:	20000198 	.word	0x20000198

0800443c <_malloc_usable_size_r>:
 800443c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004440:	1f18      	subs	r0, r3, #4
 8004442:	2b00      	cmp	r3, #0
 8004444:	bfbc      	itt	lt
 8004446:	580b      	ldrlt	r3, [r1, r0]
 8004448:	18c0      	addlt	r0, r0, r3
 800444a:	4770      	bx	lr

0800444c <__retarget_lock_acquire_recursive>:
 800444c:	4770      	bx	lr

0800444e <__retarget_lock_release_recursive>:
 800444e:	4770      	bx	lr

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	bf00      	nop
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
