<stg><name>load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %i0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln186_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln186

]]></Node>
<StgValue><ssdm name="sext_ln186_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:8 %sext_ln186_cast = sext i62 %sext_ln186_read

]]></Node>
<StgValue><ssdm name="sext_ln186_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_2, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_9, void @empty_12, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i17 0, i17 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln186 = store i5 0, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i14 0, i14 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %store_ln187 = store i9 0, i9 %i1

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %store_ln188 = store i3 0, i3 %i2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln189 = store i3 0, i3 %i3

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten12_load = load i14 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten34_load = load i17 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:3 %icmp_ln186 = icmp_eq  i17 %indvar_flatten34_load, i17 102400

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:4 %add_ln186 = add i17 %indvar_flatten34_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln186 = br i1 %icmp_ln186, void %for.inc34, void %for.end36.exitStub

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc34:8 %icmp_ln187 = icmp_eq  i14 %indvar_flatten12_load, i14 6400

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayidx2631.exit:3 %add_ln187_1 = add i14 %indvar_flatten12_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln187_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
arrayidx2631.exit:4 %select_ln187_2 = select i1 %icmp_ln187, i14 1, i14 %add_ln187_1

]]></Node>
<StgValue><ssdm name="select_ln187_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:5 %store_ln186 = store i17 %add_ln186, i17 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:7 %store_ln187 = store i14 %select_ln187_2, i14 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc34:0 %i3_load = load i3 %i3

]]></Node>
<StgValue><ssdm name="i3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc34:1 %i2_load = load i3 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc34:2 %i1_load = load i9 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc34:3 %i0_load = load i5 %i0

]]></Node>
<StgValue><ssdm name="i0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc34:4 %kernel_weight_addr = getelementptr i32 %kernel_weight, i64 %sext_ln186_cast

]]></Node>
<StgValue><ssdm name="kernel_weight_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc34:5 %add_ln186_1 = add i5 %i0_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc34:9 %select_ln186 = select i1 %icmp_ln187, i9 0, i9 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:10 %xor_ln186 = xor i1 %icmp_ln187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln186"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc34:11 %icmp_ln189 = icmp_eq  i3 %i3_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc34:12 %icmp_ln188 = icmp_eq  i6 %indvar_flatten_load, i6 25

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:13 %and_ln186_1 = and i1 %icmp_ln188, i1 %xor_ln186

]]></Node>
<StgValue><ssdm name="and_ln186_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc34:14 %select_ln186_1 = select i1 %icmp_ln187, i5 %add_ln186_1, i5 %i0_load

]]></Node>
<StgValue><ssdm name="select_ln186_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="5">
<![CDATA[
for.inc34:15 %trunc_ln187 = trunc i5 %select_ln186_1

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc34:16 %add_ln187 = add i9 %select_ln186, i9 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:17 %or_ln187 = or i1 %and_ln186_1, i1 %icmp_ln187

]]></Node>
<StgValue><ssdm name="or_ln187"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc34:18 %select_ln187 = select i1 %or_ln187, i3 0, i3 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln187"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:19 %xor_ln187 = xor i1 %icmp_ln188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln187"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:20 %or_ln187_1 = or i1 %icmp_ln187, i1 %xor_ln187

]]></Node>
<StgValue><ssdm name="or_ln187_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:21 %and_ln186 = and i1 %or_ln187_1, i1 %xor_ln186

]]></Node>
<StgValue><ssdm name="and_ln186"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:22 %and_ln187 = and i1 %and_ln186, i1 %icmp_ln189

]]></Node>
<StgValue><ssdm name="and_ln187"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc34:23 %select_ln187_1 = select i1 %and_ln186_1, i9 %add_ln187, i9 %select_ln186

]]></Node>
<StgValue><ssdm name="select_ln187_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc34:24 %add_ln188 = add i3 %select_ln187, i3 1

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:25 %or_ln188 = or i1 %and_ln187, i1 %and_ln186_1

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:26 %or_ln188_1 = or i1 %or_ln188, i1 %icmp_ln187

]]></Node>
<StgValue><ssdm name="or_ln188_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc34:27 %select_ln188 = select i1 %or_ln188_1, i3 0, i3 %i3_load

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc34:28 %select_ln188_1 = select i1 %and_ln187, i3 %add_ln188, i3 %select_ln187

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc34:29 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln187, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="9">
<![CDATA[
for.inc34:30 %select_ln187_1_cast = zext i9 %select_ln187_1

]]></Node>
<StgValue><ssdm name="select_ln187_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc34:31 %empty = add i12 %tmp, i12 %select_ln187_1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc34:59 %kernel_weight_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %kernel_weight_addr

]]></Node>
<StgValue><ssdm name="kernel_weight_addr_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
for.inc34:60 %bitcast_ln203 = bitcast i32 %kernel_weight_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln203"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
for.inc34:61 %switch_ln209 = switch i3 %select_ln188_1, void %arrayidx2631.case.4, i3 0, void %arrayidx2631.case.0, i3 1, void %arrayidx2631.case.1, i3 2, void %arrayidx2631.case.2, i3 3, void %arrayidx2631.case.3

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx2631.case.3:0 %switch_ln209 = switch i3 %select_ln188, void %arrayidx2631.case.428, i3 0, void %arrayidx2631.case.024, i3 1, void %arrayidx2631.case.125, i3 2, void %arrayidx2631.case.226, i3 3, void %arrayidx2631.case.327

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit23:0 %br_ln209 = br void %arrayidx2631.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx2631.case.2:0 %switch_ln209 = switch i3 %select_ln188, void %arrayidx2631.case.421, i3 0, void %arrayidx2631.case.017, i3 1, void %arrayidx2631.case.118, i3 2, void %arrayidx2631.case.219, i3 3, void %arrayidx2631.case.320

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit16:0 %br_ln209 = br void %arrayidx2631.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx2631.case.1:0 %switch_ln209 = switch i3 %select_ln188, void %arrayidx2631.case.414, i3 0, void %arrayidx2631.case.010, i3 1, void %arrayidx2631.case.111, i3 2, void %arrayidx2631.case.212, i3 3, void %arrayidx2631.case.313

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit9:0 %br_ln209 = br void %arrayidx2631.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx2631.case.0:0 %switch_ln209 = switch i3 %select_ln188, void %arrayidx2631.case.47, i3 0, void %arrayidx2631.case.03, i3 1, void %arrayidx2631.case.14, i3 2, void %arrayidx2631.case.25, i3 3, void %arrayidx2631.case.36

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit2:0 %br_ln209 = br void %arrayidx2631.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx2631.case.4:0 %switch_ln209 = switch i3 %select_ln188, void %arrayidx2631.case.435, i3 0, void %arrayidx2631.case.031, i3 1, void %arrayidx2631.case.132, i3 2, void %arrayidx2631.case.233, i3 3, void %arrayidx2631.case.334

]]></Node>
<StgValue><ssdm name="switch_ln209"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
<literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit30:0 %br_ln209 = br void %arrayidx2631.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx2631.exit:0 %add_ln189 = add i3 %select_ln188, i3 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx2631.exit:1 %add_ln188_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx2631.exit:2 %select_ln188_2 = select i1 %or_ln187, i6 1, i6 %add_ln188_1

]]></Node>
<StgValue><ssdm name="select_ln188_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:6 %store_ln186 = store i5 %select_ln186_1, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:8 %store_ln187 = store i9 %select_ln187_1, i9 %i1

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:9 %store_ln188 = store i6 %select_ln188_2, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:10 %store_ln188 = store i3 %select_ln188_1, i3 %i2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2631.exit:11 %store_ln189 = store i3 %add_ln189, i3 %i3

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.exit:12 %br_ln189 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0">
<![CDATA[
for.end36.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc34:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
for.inc34:32 %p_cast = zext i12 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:33 %weight_0_0_addr = getelementptr i32 %weight_0_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_0_0_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:34 %weight_0_1_addr = getelementptr i32 %weight_0_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_0_1_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:35 %weight_0_2_addr = getelementptr i32 %weight_0_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_0_2_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:36 %weight_0_3_addr = getelementptr i32 %weight_0_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_0_3_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:37 %weight_0_4_addr = getelementptr i32 %weight_0_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_0_4_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:38 %weight_1_0_addr = getelementptr i32 %weight_1_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_1_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:39 %weight_1_1_addr = getelementptr i32 %weight_1_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_1_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:40 %weight_1_2_addr = getelementptr i32 %weight_1_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_1_2_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:41 %weight_1_3_addr = getelementptr i32 %weight_1_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_1_3_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:42 %weight_1_4_addr = getelementptr i32 %weight_1_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_1_4_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:43 %weight_2_0_addr = getelementptr i32 %weight_2_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_2_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:44 %weight_2_1_addr = getelementptr i32 %weight_2_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_2_1_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:45 %weight_2_2_addr = getelementptr i32 %weight_2_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_2_2_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:46 %weight_2_3_addr = getelementptr i32 %weight_2_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_2_3_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:47 %weight_2_4_addr = getelementptr i32 %weight_2_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_2_4_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:48 %weight_3_0_addr = getelementptr i32 %weight_3_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_3_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:49 %weight_3_1_addr = getelementptr i32 %weight_3_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_3_1_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:50 %weight_3_2_addr = getelementptr i32 %weight_3_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_3_2_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:51 %weight_3_3_addr = getelementptr i32 %weight_3_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_3_3_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:52 %weight_3_4_addr = getelementptr i32 %weight_3_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_3_4_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:53 %weight_4_0_addr = getelementptr i32 %weight_4_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_4_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:54 %weight_4_1_addr = getelementptr i32 %weight_4_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_4_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:55 %weight_4_2_addr = getelementptr i32 %weight_4_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_4_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:56 %weight_4_3_addr = getelementptr i32 %weight_4_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_4_3_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:57 %weight_4_4_addr = getelementptr i32 %weight_4_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_4_4_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34:58 %specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln195"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.327:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.327:1 %br_ln209 = br void %arrayidx2631.exit23

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.226:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.226:1 %br_ln209 = br void %arrayidx2631.exit23

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.125:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.125:1 %br_ln209 = br void %arrayidx2631.exit23

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.024:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.024:1 %br_ln209 = br void %arrayidx2631.exit23

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.428:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="3"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.428:1 %br_ln209 = br void %arrayidx2631.exit23

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.320:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.320:1 %br_ln209 = br void %arrayidx2631.exit16

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.219:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.219:1 %br_ln209 = br void %arrayidx2631.exit16

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.118:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.118:1 %br_ln209 = br void %arrayidx2631.exit16

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.017:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.017:1 %br_ln209 = br void %arrayidx2631.exit16

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.421:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="2"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.421:1 %br_ln209 = br void %arrayidx2631.exit16

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.313:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.313:1 %br_ln209 = br void %arrayidx2631.exit9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.212:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.212:1 %br_ln209 = br void %arrayidx2631.exit9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.111:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.111:1 %br_ln209 = br void %arrayidx2631.exit9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.010:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.010:1 %br_ln209 = br void %arrayidx2631.exit9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.414:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="1"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.414:1 %br_ln209 = br void %arrayidx2631.exit9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.36:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.36:1 %br_ln209 = br void %arrayidx2631.exit2

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.25:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.25:1 %br_ln209 = br void %arrayidx2631.exit2

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.14:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.14:1 %br_ln209 = br void %arrayidx2631.exit2

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.03:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.03:1 %br_ln209 = br void %arrayidx2631.exit2

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.47:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="0"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.47:1 %br_ln209 = br void %arrayidx2631.exit2

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.334:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.334:1 %br_ln209 = br void %arrayidx2631.exit30

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.233:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.233:1 %br_ln209 = br void %arrayidx2631.exit30

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.132:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.132:1 %br_ln209 = br void %arrayidx2631.exit30

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.031:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.031:1 %br_ln209 = br void %arrayidx2631.exit30

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2631.case.435:0 %store_ln209 = store i32 %bitcast_ln203, i12 %weight_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln188_1" val="!0"/>
<literal name="select_ln188_1" val="!1"/>
<literal name="select_ln188_1" val="!2"/>
<literal name="select_ln188_1" val="!3"/>
<literal name="select_ln188" val="!0"/>
<literal name="select_ln188" val="!1"/>
<literal name="select_ln188" val="!2"/>
<literal name="select_ln188" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2631.case.435:1 %br_ln209 = br void %arrayidx2631.exit30

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
