<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Verilog | 大铁棍子学习乐园</title><meta name="author" content="TianZhongxu"><meta name="copyright" content="TianZhongxu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="本文记录寒假器件自学verilog的笔记。">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog">
<meta property="og:url" content="http://example.com/2022/12/12/Verilog/index.html">
<meta property="og:site_name" content="大铁棍子学习乐园">
<meta property="og:description" content="本文记录寒假器件自学verilog的笔记。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg">
<meta property="article:published_time" content="2022-12-12T07:08:11.000Z">
<meta property="article:modified_time" content="2023-01-05T11:33:38.059Z">
<meta property="article:author" content="TianZhongxu">
<meta property="article:tag" content="大三下">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2022/12/12/Verilog/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-01-05 19:33:38'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">2</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="大铁棍子学习乐园"><span class="site-name">大铁棍子学习乐园</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Verilog</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-12-12T07:08:11.000Z" title="发表于 2022-12-12 15:08:11">2022-12-12</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-01-05T11:33:38.059Z" title="更新于 2023-01-05 19:33:38">2023-01-05</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>本文记录寒假器件自学verilog的笔记。</p>
<span id="more"></span>
<h1 id="第二章-Verilog语法的基本概念"><a href="#第二章-Verilog语法的基本概念" class="headerlink" title="第二章 Verilog语法的基本概念"></a>第二章 Verilog语法的基本概念</h1><h2 id="2-1-概述"><a href="#2-1-概述" class="headerlink" title="2.1 概述"></a>2.1 概述</h2><p>VerilogHDL描述的电路设计为该电路的Verilog HDL模型，也称为模块。VerilogHDL即使一种行为描述语言也是一种结构描述语言。可以将功能行为模块通过工具自动的转换为门级互联的结构模块。<br>它可以是实际电路不同级别的抽象</p>
<ul>
<li>系统级</li>
<li>算法级 algorithm level</li>
<li>RTL级 register transfer level<br>（以上三种属于行为级，只有RTL级彩玉逻辑电路有明确的对应关系）</li>
<li>门级</li>
<li>开关级</li>
</ul>
<h2 id="2-2-Verilog模块的基本概念"><a href="#2-2-Verilog模块的基本概念" class="headerlink" title="2.2 Verilog模块的基本概念"></a>2.2 Verilog模块的基本概念</h2><p>先用例子了解Verilog模块的特性：</p>
<ul>
<li><p>多路选择器<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160423.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl);</span><br><span class="line"><span class="keyword">input</span> a,b,sl;<span class="comment">//输入信号名</span></span><br><span class="line"><span class="keyword">output</span> out;<span class="comment">//输出信号名</span></span><br><span class="line"><span class="keyword">reg</span> out;</span><br><span class="line"><span class="keyword">always</span> @ (sl <span class="keyword">or</span> a <span class="keyword">or</span> b)</span><br><span class="line">	<span class="keyword">if</span>(!sl)</span><br><span class="line">		out=a;</span><br><span class="line">	<span class="keyword">else</span> </span><br><span class="line">		out=b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>带有与非门的二选一多路选择器<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160502.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl);</span><br><span class="line"><span class="keyword">input</span> a,b,sl;<span class="comment">//输入信号名</span></span><br><span class="line"><span class="keyword">output</span> out; <span class="comment">//输出信号名 </span></span><br><span class="line"><span class="keyword">wire</span> nsl, sela, selb;<span class="comment">//定义内部连接线 </span></span><br><span class="line"><span class="keyword">assign</span> nsl= ~sl;<span class="comment">//求反 </span></span><br><span class="line"><span class="keyword">assign</span> sela= a &amp; nsl;<span class="comment">// 按位与运算 </span></span><br><span class="line"><span class="keyword">assign</span> selb= b &amp; sl; </span><br><span class="line"><span class="keyword">assign</span> out= sela | selb;<span class="comment">//按位或运算 </span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo (out, a, b, sl); </span><br><span class="line"><span class="keyword">input</span> a, b, sl; </span><br><span class="line"><span class="keyword">output</span> out; <span class="keyword">not</span> u1(nsl, sl); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">1</span> u2(sela, a, nsl); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">1</span> u3(selb, b, sl); </span><br><span class="line"><span class="keyword">or</span> #<span class="number">1</span> u4(out, sela, selb); </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<p>上面这些例子都是可以综合的，所谓综合就是将HDL转化为电路并有源。</p>
<h2 id="2-3-Verilog用于模块的测试"><a href="#2-3-Verilog用于模块的测试" class="headerlink" title="2.3 Verilog用于模块的测试"></a>2.3 Verilog用于模块的测试</h2><p>Verilog还可以用来描述变化的测试信号，称为测试平台（testbench）。通过观测被测试模块的输出信号是否符合要求，可以调试和验证逻辑系统的设计和结构正确与否。<br>例如，将上例中的多路器模块进行测试</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">&#x27;<span class="keyword">include</span> <span class="string">&quot;muxtwo.v&quot;</span> <span class="keyword">module</span> t；</span><br><span class="line"><span class="keyword">reg</span> ain，bin，select； </span><br><span class="line"><span class="keyword">reg</span> clock； </span><br><span class="line"><span class="keyword">wire</span> outw； </span><br><span class="line"><span class="keyword">initial</span> <span class="comment">//把寄存器变量初始化为一的确定值 </span></span><br><span class="line"><span class="keyword">begin</span> </span><br><span class="line">	ain = <span class="number">0</span>; </span><br><span class="line">	bin = <span class="number">0</span>; </span><br><span class="line">	select = <span class="number">0</span>; </span><br><span class="line">	clock = <span class="number">0</span>; </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> #<span class="number">50</span> clock=~clock； <span class="comment">//产生一个不断重复的周期为100个的时钟信号clock</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock) </span><br><span class="line"><span class="keyword">begin</span> <span class="comment">// &#123;$random&#125;为系统任务，会产生一个随机数 </span></span><br><span class="line">#<span class="number">1</span> ain= &#123;<span class="built_in">$random</span>) % <span class="number">2</span>; <span class="comment">//产生随机的位信号流ain和bin，％2为模2运算 </span></span><br><span class="line">#<span class="number">3</span> bin= &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;<span class="comment">//分别延迟1和3个时间单位后产生随机的位信号流ain和bin</span></span><br><span class="line"><span class="keyword">end</span> <span class="keyword">always</span> #<span class="number">10000</span> select = !select; <span class="comment">//产生周期为10000个单位时间的选通信号变化 //... </span></span><br><span class="line">muxtwo m(<span class="variable">.out</span>(outw)，<span class="variable">.a</span>(ain), <span class="variable">.b</span>(bin), <span class="variable">.sl</span>(select)); </span><br><span class="line"><span class="comment">/* 实例引用多路器，并加入测试信号流，以观察模块的输出out。其中，muxtwo是已经定义的 （行为的或结构的）模块，m表示在本测试模块中有一个名为m的muxtwo的模块，其四个端口分别 为：.out( )，.a( )，.b( )，.sl( )， . 表示端口；后面紧跟端口名，其名称必须与 muxtwo模块定义的端口名一致；小括号内的信号名为与该端口连接的信号线名，可以用别的名，但 必须在本模块中定义，说明其类型。 */</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>RS出发器的测试<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//首先需要有rs_flipflop的Verilog描述</span></span><br><span class="line">timescale <span class="number">10</span>ns/<span class="number">1</span>ns</span><br><span class="line"><span class="keyword">module</span> rs_filpflop(q,qbar,r,s);</span><br><span class="line"><span class="keyword">output</span> q,qbar;</span><br><span class="line"><span class="keyword">input</span> r,s;</span><br><span class="line"><span class="keyword">nand</span> #<span class="number">1</span> (q,r,qbar);</span><br><span class="line"><span class="keyword">nand</span> #<span class="number">1</span> (qbar,s,q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//然后验证</span></span><br><span class="line"><span class="keyword">module</span> text_rs_flipflop；</span><br><span class="line"><span class="keyword">reg</span> ts,tr;</span><br><span class="line"><span class="keyword">wire</span> tq,tqb;</span><br><span class="line">rs_flipflop u_rsff(<span class="variable">.q</span>(tq),<span class="variable">.s</span>(ts),<span class="variable">.r</span>(tr),<span class="variable">.qbar</span>(tqb));<span class="comment">//被测模块实例引用</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span><span class="comment">//第一个initial语句给出激励</span></span><br><span class="line">	tr=<span class="number">0</span>;</span><br><span class="line">	ts=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">1</span></span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">0</span>;</span><br><span class="line">	tr=<span class="number">1</span></span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">1</span>;</span><br><span class="line">	tr=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">0</span>；</span><br><span class="line">	#<span class="number">5</span> tr=<span class="number">1</span>；</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">	<span class="built_in">$monitor</span>(<span class="string">&quot;at time %t,&quot;</span>,<span class="built_in">$time</span>,<span class="string">&quot;tr=%b,tq=%b,tqb=%b&quot;</span>,tr,ts,tq,tqb);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
输出的波形如下：<br><img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227162729.png"></li>
</ul>
<h2 id="2-4-小结"><a href="#2-4-小结" class="headerlink" title="2.4 小结"></a>2.4 小结</h2><p>通过众多例子可以看到：</p>
<ul>
<li>所有模块的内容都位于module和endmodule两个语句中间</li>
<li>模块是可以进行层次嵌套的</li>
<li>如果每个模块都是可以综合的，则通过综合工具可以把 它们的功能描述全都转换为最基本的逻辑单元描述，最 后可以用一个上层模块通过实例引用把这些模块连接起 来，把它们整合成一个很大的逻辑系统。</li>
<li>Verilog模块可以分为两种类型：一种是为了让模块最终能生成电路结构，另一种是为了测试所设计电路的逻辑功能是否正确。</li>
</ul>
<h1 id="第三章-模块的结构、数据类型、变量和基本运算符号"><a href="#第三章-模块的结构、数据类型、变量和基本运算符号" class="headerlink" title="第三章 模块的结构、数据类型、变量和基本运算符号"></a>第三章 模块的结构、数据类型、变量和基本运算符号</h1><p>[[第3章(2).pdf]]</p>
<h2 id="3-1-模块的结构"><a href="#3-1-模块的结构" class="headerlink" title="3.1 模块的结构"></a>3.1 模块的结构</h2><p>模块由两部分组成，一部分是接口，另一部分是描述逻辑功能，即定义输入时如何影响输出的。</p>
<ul>
<li>Verilog描述的基本单位：用于描述电路的功能、结构以及其他module的通信端口，能够表示：物理块，如IC或ASIC单元；逻辑块，如一个CPU设计的ALU部分；整个系统</li>
<li>描述方式<ul>
<li>数据流方式——连续幅值语句</li>
<li>行为方式——过程语句</li>
<li>结构方式——其他module和门级原语</li>
<li>混合方式——行为+结构+数据流等</li>
</ul>
</li>
<li>模块的构成：端口信息，输入输出说明，逻辑描述<br>  语法格式：说明部分+语句部分</li>
</ul>
<ol>
<li>模块端口的定义<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> 模块名（口<span class="number">1</span>，口<span class="number">2</span>，……）</span><br></pre></td></tr></table></figure></li>
<li>模块的内容：IO说明、内部信号声明和功能定义</li>
</ol>
<ul>
<li>IO说明的格式<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] 端口名<span class="number">1</span>；</span><br><span class="line"><span class="keyword">inout</span> [<span class="number">2</span>:<span class="number">0</span>] 端口名<span class="number">2</span>；</span><br><span class="line"><span class="comment">//也可以写在端口声明语句里面，格式：</span></span><br><span class="line"><span class="keyword">module</span> module_name （<span class="keyword">input</span> port1,<span class="keyword">output</span> port2）;</span><br></pre></td></tr></table></figure></li>
<li>内部信号说明：wire reg 类型的变量声明<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] R1,R2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] w1,w2;</span><br></pre></td></tr></table></figure></li>
<li>功能定义：assign声明语句，用实例软件，用过程语句如always<ul>
<li>assign声明：assign，后面再加一个表达式即可</li>
<li>用示例元件：键入元件名字和项链的引脚，#后面为输出延迟。先写输出后写输入</li>
<li>always块：异步清零的D触发器<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a=b&amp;c</span><br><span class="line"><span class="keyword">and</span> #<span class="number">2</span> u1(q,a,b)</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> clr);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(clr)</span><br><span class="line">		q&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>（en）</span><br><span class="line">		q&lt;=d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
</ul>
</li>
</ul>
<ol start="3">
<li>原则：<ul>
<li>所有过程块、连续赋值语句、实例引用都是并行的</li>
<li>他们表示的是一种通过变量名相互链接的关系</li>
<li>同一模块中者三者出现的先后秩序没有关系</li>
<li>只有连续赋值语句assign和实例引用语句可以独立于过程块而存在于模块的功能定义部分</li>
</ul>
</li>
</ol>
<h2 id="3-2-数据类型及其常数和变量"><a href="#3-2-数据类型及其常数和变量" class="headerlink" title="3.2 数据类型及其常数和变量"></a>3.2 数据类型及其常数和变量</h2><h3 id="标识符"><a href="#标识符" class="headerlink" title="标识符"></a>标识符</h3><p>区分大小写，必须以字母开头，转义标识符要以”&quot;开头，以空格结尾<br>模块、端口和实例的名字都是标识符<br>好的命名原则：使用有意义的名字，不要用$字符，结尾不用下划线。要用大小写混合的名字</p>
<h3 id="专用标记"><a href="#专用标记" class="headerlink" title="专用标记"></a>专用标记</h3><ol>
<li><p>系统任务和系统函数$&lt;identifier&gt;</p>
<ul>
<li>$开头表示系统任务或者系统函数，任务通过参数传递0或多个值，允许有延时</li>
<li>函数只返回一个值，不允许延时，函数的执行不需要时间</li>
<li>系统函数有很多<ul>
<li>返回当前仿真时间$time</li>
<li>监视、显示信号值（$display, $monitor）</li>
<li>停止仿真 $stop</li>
<li>结束仿真 $ finish</li>
</ul>
</li>
</ul>
</li>
<li><p>延时说明<br>“#” 用于说明延时，不能用于模块的实例化<br>门延时有很多类名字：门延时（gate delay），传输延时（propagation delay）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MUX2_ <span class="number">1</span> (out, a, b, sel) ; </span><br><span class="line"><span class="keyword">output</span> out ; </span><br><span class="line"><span class="keyword">input</span> a, b, sel ; </span><br><span class="line"><span class="keyword">wire</span> sel_, a1, b1; </span><br><span class="line"><span class="keyword">not</span> #<span class="number">1</span> not1( sel_, sel); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">2</span> and1( a1, a, sel_); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">2</span> and2( b1, b, sel); </span><br><span class="line"><span class="keyword">or</span> #<span class="number">1</span> or1( out, a1, b1); </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>编译器指令<br>以反引号开始的一些标识符，类似于C语言的宏命令，这些编译指令使仿真编译器进行一些特殊的操作，编译指令一直保持有效直到被覆盖或解除</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span>, `<span class="keyword">undef</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">ifdef</span>, `<span class="keyword">ifndef</span>, `<span class="keyword">else</span>, `elseif, `<span class="keyword">endif</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">default_nettype</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">resetall</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">unconnected_drive</span>, `<span class="keyword">nounconnected_drive</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">celldefine</span>, `<span class="keyword">endcelldefine</span> </span></span><br><span class="line"><span class="meta">`<span class="keyword">line</span></span></span><br></pre></td></tr></table></figure></li>
</ol>
<h3 id="值集合"><a href="#值集合" class="headerlink" title="值集合"></a>值集合</h3><ol>
<li>基本值<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20230102170719.png"></li>
</ol>
<ul>
<li>符合现实：<ul>
<li>nand 一个输入为0，输出总是1，另一个输入不管是x还是z</li>
<li>nand 两个输入x 输出为x</li>
<li>z作为输入时候代表x</li>
<li>如果忘记连输入端，这个输入端是z</li>
<li>仿真开始时刻，所有端口都是x</li>
</ul>
</li>
</ul>
<ol start="2">
<li>常量<br>数字：整数，x，z，负数，下划线</li>
</ol>
<ul>
<li>整数<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20230102171346.png"><ul>
<li>例<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20230102171335.png"></li>
<li>常量在不说明位宽时候默认为32位![[Pasted image 20230102171509.png]]</li>
</ul>
</li>
<li>参数（parameter）型<br>在Verilog HDL中用parameter定义常量，即用parameter 来定义一个标识符代表一个常量，称为符号常量，即标识符形 式的常量，采用标识符代表一个常量可提高程序的可读性和可 维护性。<br>参数用于定义延时和变量宽度<br>用于参数声明的语句，参数只能被赋值一次，且一直保持不变</li>
</ul>
<ol start="2">
<li>变量<br>是一种在 程序运行中值可以改变的量</li>
</ol>
<ul>
<li><p>wire型：用来表示assign关键字指定的组合逻辑信号。verilog程序模块中输入输出信号类型默认时自动定义为wire型，可以用作任何方程式的输入，也可以用作assign语句或实例元件的输出</p>
<ul>
<li>信号格式如下：wire [n-1∶0] 数据名1,数据名2,…数据名i; &#x2F;&#x2F;共有i条总线，每条总 线内有n条线路，或wire [n∶1] 数据名1,数据名2,…数据名i。</li>
<li>网线需要被持续驱动，驱动它的可以是门和模块，当线网驱动器的值发生变化时候，verilog自动将新值传到线网上![[Pasted image 20230102173348.png]]</li>
<li>部分选择和位选择(代码见下方)</li>
<li>多驱动源：驱动一个wire时，逻辑值会发生冲突导致产生不确定值<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20230102173009.png"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] da;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] db;</span><br><span class="line"><span class="keyword">wire</span> dc;</span><br><span class="line"><span class="keyword">assign</span> db=da[<span class="number">7</span>:<span class="number">4</span>]; <span class="comment">//部分选择</span></span><br><span class="line"><span class="keyword">assign</span> dc=da[<span class="number">0</span>]; <span class="comment">//位选择</span></span><br></pre></td></tr></table></figure></li>
</ul>
</li>
<li><p>reg型：赋新值以前保持原值，用行为描述结构给reg类型赋值，给reg类型赋值在过程块中<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20230102173454.png"></p>
<ul>
<li>注意：reg类型默认初始值位x</li>
</ul>
</li>
<li><p>memory型</p>
</li>
</ul>
<h2 id="3-3-运算符及表达式"><a href="#3-3-运算符及表达式" class="headerlink" title="3.3 运算符及表达式"></a>3.3 运算符及表达式</h2></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">TianZhongxu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2022/12/12/Verilog/">http://example.com/2022/12/12/Verilog/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">大铁棍子学习乐园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E5%A4%A7%E4%B8%89%E4%B8%8B/">大三下</a></div><div class="post_share"><div class="social-share" data-image="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2022/10/29/DPS%E4%B9%A0%E9%A2%98%E7%B2%BE%E6%9E%90/" title="DPS习题精析"><img class="cover" src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">DPS习题精析</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">TianZhongxu</div><div class="author-info__description">跟我一起搞学习</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">2</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC%E4%BA%8C%E7%AB%A0-Verilog%E8%AF%AD%E6%B3%95%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-number">1.</span> <span class="toc-text">第二章 Verilog语法的基本概念</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#2-1-%E6%A6%82%E8%BF%B0"><span class="toc-number">1.1.</span> <span class="toc-text">2.1 概述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-2-Verilog%E6%A8%A1%E5%9D%97%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-number">1.2.</span> <span class="toc-text">2.2 Verilog模块的基本概念</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-3-Verilog%E7%94%A8%E4%BA%8E%E6%A8%A1%E5%9D%97%E7%9A%84%E6%B5%8B%E8%AF%95"><span class="toc-number">1.3.</span> <span class="toc-text">2.3 Verilog用于模块的测试</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-4-%E5%B0%8F%E7%BB%93"><span class="toc-number">1.4.</span> <span class="toc-text">2.4 小结</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC%E4%B8%89%E7%AB%A0-%E6%A8%A1%E5%9D%97%E7%9A%84%E7%BB%93%E6%9E%84%E3%80%81%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E3%80%81%E5%8F%98%E9%87%8F%E5%92%8C%E5%9F%BA%E6%9C%AC%E8%BF%90%E7%AE%97%E7%AC%A6%E5%8F%B7"><span class="toc-number">2.</span> <span class="toc-text">第三章 模块的结构、数据类型、变量和基本运算符号</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#3-1-%E6%A8%A1%E5%9D%97%E7%9A%84%E7%BB%93%E6%9E%84"><span class="toc-number">2.1.</span> <span class="toc-text">3.1 模块的结构</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-2-%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E5%8F%8A%E5%85%B6%E5%B8%B8%E6%95%B0%E5%92%8C%E5%8F%98%E9%87%8F"><span class="toc-number">2.2.</span> <span class="toc-text">3.2 数据类型及其常数和变量</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%87%E8%AF%86%E7%AC%A6"><span class="toc-number">2.2.1.</span> <span class="toc-text">标识符</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%93%E7%94%A8%E6%A0%87%E8%AE%B0"><span class="toc-number">2.2.2.</span> <span class="toc-text">专用标记</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%80%BC%E9%9B%86%E5%90%88"><span class="toc-number">2.2.3.</span> <span class="toc-text">值集合</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-3-%E8%BF%90%E7%AE%97%E7%AC%A6%E5%8F%8A%E8%A1%A8%E8%BE%BE%E5%BC%8F"><span class="toc-number">2.3.</span> <span class="toc-text">3.3 运算符及表达式</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/Verilog/" title="Verilog"><img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilog"/></a><div class="content"><a class="title" href="/2022/12/12/Verilog/" title="Verilog">Verilog</a><time datetime="2022-12-12T07:08:11.000Z" title="发表于 2022-12-12 15:08:11">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/29/DPS%E4%B9%A0%E9%A2%98%E7%B2%BE%E6%9E%90/" title="DPS习题精析"><img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/www.todaybing.com-hd-kbNbDbjE-20230105.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="DPS习题精析"/></a><div class="content"><a class="title" href="/2022/10/29/DPS%E4%B9%A0%E9%A2%98%E7%B2%BE%E6%9E%90/" title="DPS习题精析">DPS习题精析</a><time datetime="2022-10-29T10:45:54.000Z" title="发表于 2022-10-29 18:45:54">2022-10-29</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By TianZhongxu</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>