<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › vr1000-map.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>vr1000-map.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/vr1000-map.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2005 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Machine VR1000 - Memory map definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cm">/* needs arch/map.h including with this */</span>

<span class="cm">/* ok, we&#39;ve used up to 0x13000000, now we need to find space for the</span>
<span class="cm"> * peripherals that live in the nGCS[x] areas, which are quite numerous</span>
<span class="cm"> * in their space. We also have the board&#39;s CPLD to find register space</span>
<span class="cm"> * for.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_VR1000MAP_H</span>
<span class="cp">#define __ASM_ARCH_VR1000MAP_H</span>

<span class="cp">#include &lt;mach/bast-map.h&gt;</span>

<span class="cp">#define VR1000_IOADDR(x) BAST_IOADDR(x)</span>

<span class="cm">/* we put the CPLD registers next, to get them out of the way */</span>

<span class="cp">#define VR1000_VA_CTRL1	    VR1000_IOADDR(0x00000000)	 </span><span class="cm">/* 0x01300000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_PA_CTRL1	    (S3C2410_CS5 | 0x7800000)</span>

<span class="cp">#define VR1000_VA_CTRL2	    VR1000_IOADDR(0x00100000)	 </span><span class="cm">/* 0x01400000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_PA_CTRL2	    (S3C2410_CS1 | 0x6000000)</span>

<span class="cp">#define VR1000_VA_CTRL3	    VR1000_IOADDR(0x00200000)	 </span><span class="cm">/* 0x01500000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_PA_CTRL3	    (S3C2410_CS1 | 0x6800000)</span>

<span class="cp">#define VR1000_VA_CTRL4	    VR1000_IOADDR(0x00300000)	 </span><span class="cm">/* 0x01600000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_PA_CTRL4	    (S3C2410_CS1 | 0x7000000)</span>

<span class="cm">/* next, we have the PC104 ISA interrupt registers */</span>

<span class="cp">#define VR1000_PA_PC104_IRQREQ  (S3C2410_CS5 | 0x6000000) </span><span class="cm">/* 0x01700000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_VA_PC104_IRQREQ  VR1000_IOADDR(0x00400000)</span>

<span class="cp">#define VR1000_PA_PC104_IRQRAW  (S3C2410_CS5 | 0x6800000) </span><span class="cm">/* 0x01800000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_VA_PC104_IRQRAW  VR1000_IOADDR(0x00500000)</span>

<span class="cp">#define VR1000_PA_PC104_IRQMASK (S3C2410_CS5 | 0x7000000) </span><span class="cm">/* 0x01900000 */</span><span class="cp"></span>
<span class="cp">#define VR1000_VA_PC104_IRQMASK VR1000_IOADDR(0x00600000)</span>

<span class="cm">/* 0xE0000000 contains the IO space that is split by speed and</span>
<span class="cm"> * wether the access is for 8 or 16bit IO... this ensures that</span>
<span class="cm"> * the correct access is made</span>
<span class="cm"> *</span>
<span class="cm"> * 0x10000000 of space, partitioned as so:</span>
<span class="cm"> *</span>
<span class="cm"> * 0x00000000 to 0x04000000  8bit,  slow</span>
<span class="cm"> * 0x04000000 to 0x08000000  16bit, slow</span>
<span class="cm"> * 0x08000000 to 0x0C000000  16bit, net</span>
<span class="cm"> * 0x0C000000 to 0x10000000  16bit, fast</span>
<span class="cm"> *</span>
<span class="cm"> * each of these spaces has the following in:</span>
<span class="cm"> *</span>
<span class="cm"> * 0x02000000 to 0x02100000 1MB  IDE primary channel</span>
<span class="cm"> * 0x02100000 to 0x02200000 1MB  IDE primary channel aux</span>
<span class="cm"> * 0x02200000 to 0x02400000 1MB  IDE secondary channel</span>
<span class="cm"> * 0x02300000 to 0x02400000 1MB  IDE secondary channel aux</span>
<span class="cm"> * 0x02500000 to 0x02600000 1MB  Davicom DM9000 ethernet controllers</span>
<span class="cm"> * 0x02600000 to 0x02700000 1MB</span>
<span class="cm"> *</span>
<span class="cm"> * the phyiscal layout of the zones are:</span>
<span class="cm"> *  nGCS2 - 8bit, slow</span>
<span class="cm"> *  nGCS3 - 16bit, slow</span>
<span class="cm"> *  nGCS4 - 16bit, net</span>
<span class="cm"> *  nGCS5 - 16bit, fast</span>
<span class="cm"> */</span>

<span class="cp">#define VR1000_VA_MULTISPACE (0xE0000000)</span>

<span class="cp">#define VR1000_VA_ISAIO		   (VR1000_VA_MULTISPACE + 0x00000000)</span>
<span class="cp">#define VR1000_VA_ISAMEM	   (VR1000_VA_MULTISPACE + 0x01000000)</span>
<span class="cp">#define VR1000_VA_IDEPRI	   (VR1000_VA_MULTISPACE + 0x02000000)</span>
<span class="cp">#define VR1000_VA_IDEPRIAUX	   (VR1000_VA_MULTISPACE + 0x02100000)</span>
<span class="cp">#define VR1000_VA_IDESEC	   (VR1000_VA_MULTISPACE + 0x02200000)</span>
<span class="cp">#define VR1000_VA_IDESECAUX	   (VR1000_VA_MULTISPACE + 0x02300000)</span>
<span class="cp">#define VR1000_VA_ASIXNET	   (VR1000_VA_MULTISPACE + 0x02400000)</span>
<span class="cp">#define VR1000_VA_DM9000	   (VR1000_VA_MULTISPACE + 0x02500000)</span>
<span class="cp">#define VR1000_VA_SUPERIO	   (VR1000_VA_MULTISPACE + 0x02600000)</span>

<span class="cm">/* physical offset addresses for the peripherals */</span>

<span class="cp">#define VR1000_PA_IDEPRI	   (0x02000000)</span>
<span class="cp">#define VR1000_PA_IDEPRIAUX	   (0x02800000)</span>
<span class="cp">#define VR1000_PA_IDESEC	   (0x03000000)</span>
<span class="cp">#define VR1000_PA_IDESECAUX	   (0x03800000)</span>
<span class="cp">#define VR1000_PA_DM9000	   (0x05000000)</span>

<span class="cp">#define VR1000_PA_SERIAL	   (0x11800000)</span>
<span class="cp">#define VR1000_VA_SERIAL	   (VR1000_IOADDR(0x00700000))</span>

<span class="cm">/* VR1000 ram is in CS1, with A26..A24 = 2_101 */</span>
<span class="cp">#define VR1000_PA_SRAM		   (S3C2410_CS1 | 0x05000000)</span>

<span class="cm">/* some configurations for the peripherals */</span>

<span class="cp">#define VR1000_DM9000_CS	 VR1000_VAM_CS4</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_VR1000MAP_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
