
*** Running vivado
    with args -log alu4bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu4bit.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source alu4bit.tcl -notrace
Command: synth_design -top alu4bit -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 344.633 ; gain = 101.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4bit' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/ALU4bit.v:15]
INFO: [Synth 8-638] synthesizing module 'mux4bit_2_1' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux4bit_2_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux4bit_2_1' (1#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux4bit_2_1.v:1]
INFO: [Synth 8-638] synthesizing module 'add4bit' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/add4bit.v:1]
INFO: [Synth 8-256] done synthesizing module 'add4bit' (2#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/add4bit.v:1]
INFO: [Synth 8-638] synthesizing module 'mul4bit' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mul4bit.v:1]
INFO: [Synth 8-256] done synthesizing module 'mul4bit' (3#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mul4bit.v:1]
INFO: [Synth 8-638] synthesizing module 'sub4bit' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/sub4bit.v:1]
INFO: [Synth 8-256] done synthesizing module 'sub4bit' (4#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/sub4bit.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'diff' does not match port width (4) of module 'sub4bit' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/ALU4bit.v:36]
INFO: [Synth 8-638] synthesizing module 'mux8bit_2_1' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux8bit_2_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux8bit_2_1' (5#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux8bit_2_1.v:1]
INFO: [Synth 8-638] synthesizing module 'mux4bit_4_1' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux4bit_4_1.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux4bit_4_1' (6#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/mux4bit_4_1.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'a' does not match port width (4) of module 'mux4bit_4_1' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/ALU4bit.v:44]
WARNING: [Synth 8-689] width (5) of port connection 'c' does not match port width (4) of module 'mux4bit_4_1' [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/ALU4bit.v:44]
INFO: [Synth 8-256] done synthesizing module 'alu4bit' (7#1) [D:/SSStudyresouces/IntelligentSystems/fpga/code/Lab_2/ALU4bit.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 396.859 ; gain = 153.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 396.859 ; gain = 153.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SSStudyresouces/IntelligentSystems/fpga/vivado/Lab_2/Lab_2.srcs/constrs_1/new/alu.xdc]
Finished Parsing XDC File [D:/SSStudyresouces/IntelligentSystems/fpga/vivado/Lab_2/Lab_2.srcs/constrs_1/new/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SSStudyresouces/IntelligentSystems/fpga/vivado/Lab_2/Lab_2.srcs/constrs_1/new/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu4bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu4bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 697.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 697.473 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 697.473 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 697.473 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 697.473 ; gain = 453.855
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mux2_inst_1' (mux4bit_2_1) to 'mux2_inst_2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux4bit_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module add4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module sub4bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module mux8bit_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux4bit_4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 697.473 ; gain = 453.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:34 . Memory (MB): peak = 718.984 ; gain = 475.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:34 . Memory (MB): peak = 719.246 ; gain = 475.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:34 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT2   |     5|
|3     |LUT3   |     4|
|4     |LUT4   |    10|
|5     |LUT5   |     6|
|6     |LUT6   |    20|
|7     |IBUF   |    11|
|8     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |    66|
|2     |  mul_inst_AB |mul4bit |    29|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 730.695 ; gain = 487.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:19 . Memory (MB): peak = 730.695 ; gain = 186.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 730.695 ; gain = 487.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:43 . Memory (MB): peak = 740.195 ; gain = 509.328
INFO: [Common 17-1381] The checkpoint 'D:/SSStudyresouces/IntelligentSystems/fpga/vivado/Lab_2/Lab_2.runs/synth_1/alu4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu4bit_utilization_synth.rpt -pb alu4bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 740.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 13:28:00 2024...
