

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sat Apr 15 20:07:34 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2175|    1|  2175|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2049|  2049|         6|          4|          1|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     204|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     553|
|Register         |        -|      -|     289|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     289|     757|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_752_p2        |     +    |      0|  0|  10|          10|           1|
    |sum_fu_730_p2        |     +    |      0|  0|  60|          60|          60|
    |ap_block_state132    |    and   |      0|  0|   1|           1|           1|
    |ap_block_state8_io   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_300     |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_746_p2      |   icmp   |      0|  0|   4|          10|          11|
    |ap_enable_pp0        |    or    |      0|  0|   1|           1|           1|
    |newIndex3_fu_796_p2  |    or    |      0|  0|  18|          12|           1|
    |newIndex4_fu_814_p2  |    or    |      0|  0|  18|          12|           2|
    |newIndex5_fu_831_p2  |    or    |      0|  0|  18|          12|           2|
    |newIndex6_fu_848_p2  |    or    |      0|  0|  18|          12|           3|
    |newIndex7_fu_865_p2  |    or    |      0|  0|  18|          12|           3|
    |newIndex8_fu_882_p2  |    or    |      0|  0|  18|          12|           3|
    |newIndex9_fu_899_p2  |    or    |      0|  0|  18|          12|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 204|         168|          93|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  336|        131|    1|        131|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    1|          2|    1|          2|
    |from_0_address0                    |   12|          5|   12|         60|
    |from_0_address1                    |   12|          5|   12|         60|
    |from_1_address0                    |   12|          5|   12|         60|
    |from_1_address1                    |   12|          5|   12|         60|
    |from_2_address0                    |   12|          5|   12|         60|
    |from_2_address1                    |   12|          5|   12|         60|
    |from_3_address0                    |   12|          5|   12|         60|
    |from_3_address1                    |   12|          5|   12|         60|
    |from_4_address0                    |   12|          5|   12|         60|
    |from_4_address1                    |   12|          5|   12|         60|
    |from_5_address0                    |   12|          5|   12|         60|
    |from_5_address1                    |   12|          5|   12|         60|
    |from_6_address0                    |   12|          5|   12|         60|
    |from_6_address1                    |   12|          5|   12|         60|
    |from_7_address0                    |   12|          5|   12|         60|
    |from_7_address1                    |   12|          5|   12|         60|
    |i_phi_fu_707_p4                    |   10|          2|   10|         20|
    |i_reg_703                          |   10|          2|   10|         20|
    |to_V_blk_n_AW                      |    1|          2|    1|          2|
    |to_V_blk_n_B                       |    1|          2|    1|          2|
    |to_V_blk_n_W                       |    1|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  553|        225|  218|       1141|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  130|   0|  130|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1255  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY          |    1|   0|    1|          0|
    |from_0_load_1_reg_1394                    |    1|   0|    1|          0|
    |from_0_load_2_reg_1514                    |    1|   0|    1|          0|
    |from_0_load_3_reg_1554                    |    1|   0|    1|          0|
    |from_0_load_4_reg_1674                    |    1|   0|    1|          0|
    |from_0_load_5_reg_1714                    |    1|   0|    1|          0|
    |from_0_load_6_reg_1834                    |    1|   0|    1|          0|
    |from_0_load_7_reg_1874                    |    1|   0|    1|          0|
    |from_0_load_reg_1354                      |    1|   0|    1|          0|
    |from_1_load_1_reg_1399                    |    1|   0|    1|          0|
    |from_1_load_2_reg_1519                    |    1|   0|    1|          0|
    |from_1_load_3_reg_1559                    |    1|   0|    1|          0|
    |from_1_load_4_reg_1679                    |    1|   0|    1|          0|
    |from_1_load_5_reg_1719                    |    1|   0|    1|          0|
    |from_1_load_6_reg_1839                    |    1|   0|    1|          0|
    |from_1_load_7_reg_1879                    |    1|   0|    1|          0|
    |from_1_load_reg_1359                      |    1|   0|    1|          0|
    |from_2_load_1_reg_1404                    |    1|   0|    1|          0|
    |from_2_load_2_reg_1524                    |    1|   0|    1|          0|
    |from_2_load_3_reg_1564                    |    1|   0|    1|          0|
    |from_2_load_4_reg_1684                    |    1|   0|    1|          0|
    |from_2_load_5_reg_1724                    |    1|   0|    1|          0|
    |from_2_load_6_reg_1844                    |    1|   0|    1|          0|
    |from_2_load_7_reg_1884                    |    1|   0|    1|          0|
    |from_2_load_reg_1364                      |    1|   0|    1|          0|
    |from_3_load_1_reg_1409                    |    1|   0|    1|          0|
    |from_3_load_2_reg_1529                    |    1|   0|    1|          0|
    |from_3_load_3_reg_1569                    |    1|   0|    1|          0|
    |from_3_load_4_reg_1689                    |    1|   0|    1|          0|
    |from_3_load_5_reg_1729                    |    1|   0|    1|          0|
    |from_3_load_6_reg_1849                    |    1|   0|    1|          0|
    |from_3_load_7_reg_1889                    |    1|   0|    1|          0|
    |from_3_load_reg_1369                      |    1|   0|    1|          0|
    |from_4_load_1_reg_1414                    |    1|   0|    1|          0|
    |from_4_load_2_reg_1534                    |    1|   0|    1|          0|
    |from_4_load_3_reg_1574                    |    1|   0|    1|          0|
    |from_4_load_4_reg_1694                    |    1|   0|    1|          0|
    |from_4_load_5_reg_1734                    |    1|   0|    1|          0|
    |from_4_load_6_reg_1854                    |    1|   0|    1|          0|
    |from_4_load_7_reg_1894                    |    1|   0|    1|          0|
    |from_4_load_reg_1374                      |    1|   0|    1|          0|
    |from_5_load_1_reg_1419                    |    1|   0|    1|          0|
    |from_5_load_2_reg_1539                    |    1|   0|    1|          0|
    |from_5_load_3_reg_1579                    |    1|   0|    1|          0|
    |from_5_load_4_reg_1699                    |    1|   0|    1|          0|
    |from_5_load_5_reg_1739                    |    1|   0|    1|          0|
    |from_5_load_6_reg_1859                    |    1|   0|    1|          0|
    |from_5_load_7_reg_1899                    |    1|   0|    1|          0|
    |from_5_load_reg_1379                      |    1|   0|    1|          0|
    |from_6_load_1_reg_1424                    |    1|   0|    1|          0|
    |from_6_load_2_reg_1544                    |    1|   0|    1|          0|
    |from_6_load_3_reg_1584                    |    1|   0|    1|          0|
    |from_6_load_4_reg_1704                    |    1|   0|    1|          0|
    |from_6_load_5_reg_1744                    |    1|   0|    1|          0|
    |from_6_load_6_reg_1864                    |    1|   0|    1|          0|
    |from_6_load_7_reg_1904                    |    1|   0|    1|          0|
    |from_6_load_reg_1384                      |    1|   0|    1|          0|
    |from_7_load_1_reg_1429                    |    1|   0|    1|          0|
    |from_7_load_2_reg_1549                    |    1|   0|    1|          0|
    |from_7_load_3_reg_1589                    |    1|   0|    1|          0|
    |from_7_load_4_reg_1709                    |    1|   0|    1|          0|
    |from_7_load_5_reg_1749                    |    1|   0|    1|          0|
    |from_7_load_6_reg_1869                    |    1|   0|    1|          0|
    |from_7_load_7_reg_1909                    |    1|   0|    1|          0|
    |from_7_load_reg_1389                      |    1|   0|    1|          0|
    |i_1_reg_1259                              |   10|   0|   10|          0|
    |i_reg_703                                 |   10|   0|   10|          0|
    |sum_reg_1245                              |   60|   0|   60|          0|
    |tmp_1_reg_1255                            |    1|   0|    1|          0|
    |tmp_8_reg_1264                            |    9|   0|   12|          3|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  289|   0|  292|          3|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_done              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        store       | return value |
|store_flag           |  in |    1|   ap_none  |     store_flag     |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|var_threshold_y_V1   |  in |   58|   ap_none  | var_threshold_y_V1 |    scalar    |
|from_0_address0      | out |   12|  ap_memory |       from_0       |     array    |
|from_0_ce0           | out |    1|  ap_memory |       from_0       |     array    |
|from_0_q0            |  in |    1|  ap_memory |       from_0       |     array    |
|from_0_address1      | out |   12|  ap_memory |       from_0       |     array    |
|from_0_ce1           | out |    1|  ap_memory |       from_0       |     array    |
|from_0_q1            |  in |    1|  ap_memory |       from_0       |     array    |
|from_1_address0      | out |   12|  ap_memory |       from_1       |     array    |
|from_1_ce0           | out |    1|  ap_memory |       from_1       |     array    |
|from_1_q0            |  in |    1|  ap_memory |       from_1       |     array    |
|from_1_address1      | out |   12|  ap_memory |       from_1       |     array    |
|from_1_ce1           | out |    1|  ap_memory |       from_1       |     array    |
|from_1_q1            |  in |    1|  ap_memory |       from_1       |     array    |
|from_2_address0      | out |   12|  ap_memory |       from_2       |     array    |
|from_2_ce0           | out |    1|  ap_memory |       from_2       |     array    |
|from_2_q0            |  in |    1|  ap_memory |       from_2       |     array    |
|from_2_address1      | out |   12|  ap_memory |       from_2       |     array    |
|from_2_ce1           | out |    1|  ap_memory |       from_2       |     array    |
|from_2_q1            |  in |    1|  ap_memory |       from_2       |     array    |
|from_3_address0      | out |   12|  ap_memory |       from_3       |     array    |
|from_3_ce0           | out |    1|  ap_memory |       from_3       |     array    |
|from_3_q0            |  in |    1|  ap_memory |       from_3       |     array    |
|from_3_address1      | out |   12|  ap_memory |       from_3       |     array    |
|from_3_ce1           | out |    1|  ap_memory |       from_3       |     array    |
|from_3_q1            |  in |    1|  ap_memory |       from_3       |     array    |
|from_4_address0      | out |   12|  ap_memory |       from_4       |     array    |
|from_4_ce0           | out |    1|  ap_memory |       from_4       |     array    |
|from_4_q0            |  in |    1|  ap_memory |       from_4       |     array    |
|from_4_address1      | out |   12|  ap_memory |       from_4       |     array    |
|from_4_ce1           | out |    1|  ap_memory |       from_4       |     array    |
|from_4_q1            |  in |    1|  ap_memory |       from_4       |     array    |
|from_5_address0      | out |   12|  ap_memory |       from_5       |     array    |
|from_5_ce0           | out |    1|  ap_memory |       from_5       |     array    |
|from_5_q0            |  in |    1|  ap_memory |       from_5       |     array    |
|from_5_address1      | out |   12|  ap_memory |       from_5       |     array    |
|from_5_ce1           | out |    1|  ap_memory |       from_5       |     array    |
|from_5_q1            |  in |    1|  ap_memory |       from_5       |     array    |
|from_6_address0      | out |   12|  ap_memory |       from_6       |     array    |
|from_6_ce0           | out |    1|  ap_memory |       from_6       |     array    |
|from_6_q0            |  in |    1|  ap_memory |       from_6       |     array    |
|from_6_address1      | out |   12|  ap_memory |       from_6       |     array    |
|from_6_ce1           | out |    1|  ap_memory |       from_6       |     array    |
|from_6_q1            |  in |    1|  ap_memory |       from_6       |     array    |
|from_7_address0      | out |   12|  ap_memory |       from_7       |     array    |
|from_7_ce0           | out |    1|  ap_memory |       from_7       |     array    |
|from_7_q0            |  in |    1|  ap_memory |       from_7       |     array    |
|from_7_address1      | out |   12|  ap_memory |       from_7       |     array    |
|from_7_ce1           | out |    1|  ap_memory |       from_7       |     array    |
|from_7_q1            |  in |    1|  ap_memory |       from_7       |     array    |
|tile_index           |  in |   32|   ap_none  |     tile_index     |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

