# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/new/AXI4LITE_Interface.v" \
"../../../../project_2.srcs/sources_1/new/mini_mult.v" \

sv xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/new/mega_mult.v" \

verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/new/AXI_mult.v" \
"../../../../project_2.ip_user_files/bd/design_tb/ip/design_tb_AXI_mult_0_0/sim/design_tb_AXI_mult_0_0.v" \

sv xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.ip_user_files/bd/design_tb/ip/design_tb_axi_vip_0_0/sim/design_tb_axi_vip_0_0_pkg.sv" \
"../../../../project_2.ip_user_files/bd/design_tb/ip/design_tb_axi_vip_0_0/sim/design_tb_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.ip_user_files/bd/design_tb/sim/design_tb.v" \
"../../../../project_2.srcs/sim_1/bd/design_tb/hdl/design_tb_wrapper.v" \

sv xil_defaultlib  --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/mult/ipshared/70cf/hdl" --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" --include "/home/ejapundz/su19-research/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
