{
    "nl": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.nl.v",
    "pnl": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/47-odb-reportdisconnectedpins/i2c_master_controller.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/47-odb-reportdisconnectedpins/i2c_master_controller.odb",
    "sdc": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/12-openroad-staprepnr/nom_tt_025C_1v80/i2c_master_controller__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/12-openroad-staprepnr/nom_ss_100C_1v60/i2c_master_controller__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/12-openroad-staprepnr/nom_ff_n40C_1v95/i2c_master_controller__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/05-yosys-jsonheader/i2c_master_controller.h.json",
    "vh": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/28-odb-writeverilogheader/i2c_master_controller.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 8,
        "design__inferred_latch__count": 0,
        "design__instance__count": 298,
        "design__instance__area": 2419.82,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 6.65725e-05,
        "power__switching__total": 4.43714e-05,
        "power__leakage__total": 1.26951e-09,
        "power__total": 0.000110945,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.253605,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.253564,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.339403,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 11.1094,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.339403,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.6361,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 9,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6677231734304971,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 10.848168892460354,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.667723,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.314678,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.046118055124573135,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.40017534862947,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.046118,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.05201,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.253605,
        "clock__skew__worst_setup": 0.253564,
        "timing__hold__ws": 0.339403,
        "timing__setup__ws": 11.1094,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.339403,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 17.6361,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 80.675 91.395",
        "design__core__bbox": "5.52 10.88 74.98 78.88",
        "design__io": 32,
        "design__die__area": 7373.29,
        "design__core__area": 4723.28,
        "design__instance__count__stdcell": 298,
        "design__instance__area__stdcell": 2419.82,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.512318,
        "design__instance__utilization__stdcell": 0.512318,
        "design__instance__count__class:inverter": 30,
        "design__instance__count__class:sequential_cell": 45,
        "design__instance__count__class:multi_input_combinational_cell": 108,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 50,
        "design__instance__count__class:tap_cell": 67,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 30,
        "design__io__hpwl": 716778,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 3769.45,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 44,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 4,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 249,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 54,
        "route__wirelength__iter:1": 4185,
        "route__drc_errors__iter:2": 26,
        "route__wirelength__iter:2": 4188,
        "route__drc_errors__iter:3": 12,
        "route__wirelength__iter:3": 4209,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 4200,
        "route__drc_errors": 0,
        "route__wirelength": 4200,
        "route__vias": 1523,
        "route__vias__singlecut": 1523,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0
    }
}