
---------- Begin Simulation Statistics ----------
final_tick                               1774437415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15332                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885984                       # Number of bytes of host memory used
host_op_rate                                    28900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   652.22                       # Real time elapsed on the host
host_tick_rate                               33446497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021815                       # Number of seconds simulated
sim_ticks                                 21814556250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682651                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032932                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155704                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682651                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526947                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026372                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493184                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440924                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545191                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171319                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39293889                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.479698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.689986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35294603     89.82%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794088      2.02%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373777      0.95%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561441      1.43%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444873      1.13%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201336      0.51%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74529      0.19%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4051      0.01%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545191      3.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39293889                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.362908                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.362908                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30264600                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779220                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3606825                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519613                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389332                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820495                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377306                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606025                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026372                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314893                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36640461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719383                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115207                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648888                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.818706                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43600874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.771058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.045938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30922482     70.92%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701976      1.61%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737836      1.69%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987268      2.26%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260718      2.89%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779623      1.79%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901506      2.07%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745513      1.71%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563952     15.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43600874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037832                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337161                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9965                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500200                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.312821                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366101                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606025                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7337891                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602020                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090775                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760076                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423546                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277210                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1432415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1349443                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24672                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322118                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259667                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782965                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42222857                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52852493                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719009                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358633                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.211405                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56278149                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790656                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464516                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229205                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229205                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292540      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629873     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658083      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730928      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259780     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6875959     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700761                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799482                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43415828                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504953                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365003                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3098256                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053695                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181863      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202672      6.54%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472964     15.27%     27.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664493     53.72%     81.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575505     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34706995                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118745064                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967620                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700761                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60245                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16665152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43600874                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.323385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.374116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30947532     70.98%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202052      2.76%     73.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661390      3.81%     77.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1272044      2.92%     80.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2014913      4.62%     85.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816033      4.17%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172647      4.98%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       930006      2.13%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584257      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43600874                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.322529                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314975                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14350                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383191                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198766                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43629092                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8777633                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         142548                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4023981                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472709                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2936                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155525102                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310645                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532509                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764667                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21131818                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389332                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21645252                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160229                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820725                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157277                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625540                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84807997                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348180                       # The number of ROB writes
system.switch_cpus.timesIdled                     417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       243525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         243525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124204                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125390                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126984                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       755440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       755440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 755440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24136128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252923                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1026130000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317772000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21814556250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          373718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          371700                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7949120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           625462                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.389352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487604                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 381937     61.06%     61.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 243525     38.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             625462                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379224500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          267                       # number of demand (read+write) hits
system.l2.demand_hits::total                      839                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          572                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          267                       # number of overall hits
system.l2.overall_hits::total                     839                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          396                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252523                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252923                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          396                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252523                       # number of overall misses
system.l2.overall_misses::total                252923                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33151500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20285344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20318496000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33151500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20285344500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20318496000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83715.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80330.680770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80334.710564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83715.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80330.680770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80334.710564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124205                       # number of writebacks
system.l2.writebacks::total                    124205                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29191500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17760114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17789306000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29191500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17760114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17789306000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73715.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70330.680770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70335.981085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73715.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70330.680770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70335.981085                       # average overall mshr miss latency
system.l2.replacements                         371700                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       121420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        121420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9946259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9946259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78976.798291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78976.798291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8686869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8686869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68976.798291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68976.798291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33151500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33151500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.410309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83715.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83295.226131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.409091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.408247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73715.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73715.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10339085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10339085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81677.664634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81676.374165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9073245500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9073245500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71677.664634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71677.664634                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.991103                       # Cycle average of tags in use
system.l2.tags.total_refs                      381088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    371700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     460.585614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.026380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.024485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.682550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1571.672072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.224895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.767418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994136                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4422876                       # Number of tag accesses
system.l2.tags.data_accesses                  4422876                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16187072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7949056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7949056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1161793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740857243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742030771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1161793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1167661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      364392285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364392285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      364392285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1161793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740857243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106423056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124204                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7637                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2681354250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7423585500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10601.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29351.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   229210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    593.114066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   359.944256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.313140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10752     26.43%     26.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2799      6.88%     33.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3339      8.21%     41.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1087      2.67%     44.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1161      2.85%     47.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1462      3.59%     50.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1313      3.23%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2571      6.32%     60.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16203     39.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.100208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.859385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.188898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7179     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      0.29%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.234837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.178069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.425002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3585     49.76%     49.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              560      7.77%     57.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1551     21.53%     79.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              951     13.20%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              415      5.76%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              136      1.89%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16186816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7947328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16186816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7949056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    364.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21814433500                       # Total gap between requests
system.mem_ctrls.avgGap                      57844.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16161472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7947328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1161793.057330698706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740857242.970505118370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364313071.919581234455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12911250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7410674250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 520148937000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32604.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29346.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4187859.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141300600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75103050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898112040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          323666100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1721606640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8750791620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1007676000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12918256050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.185140                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2515703500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    728260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18570582750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            149226000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79304115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907729620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          324537840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1721606640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8781120180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        982135680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12945660075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.441367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2449890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    728260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18636395500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21814546250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313811                       # number of overall hits
system.cpu.icache.overall_hits::total         6313821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1084                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::total          1084                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46592000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46592000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46592000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46592000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314905                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43060.998152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42981.549815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43060.998152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42981.549815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40635500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41978.822314                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41978.822314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41978.822314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41978.822314                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1084                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43060.998152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42981.549815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41978.822314                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41978.822314                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.800234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.228758                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.797984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11846053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11846054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13316765                       # number of overall hits
system.cpu.dcache.overall_hits::total        13316766                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       545514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         545516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639654                       # number of overall misses
system.cpu.dcache.overall_misses::total        639656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41271740497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41271740497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41271740497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41271740497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75656.611007                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75656.333631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64521.976720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64521.774981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3520966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24385                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             298                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   144.390650                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.221477                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       340488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       340488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       340488                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       340488                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16352530997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16352530997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20679272497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20679272497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79758.328197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79758.328197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81803.832007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81803.832007                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10021705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10021706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       419571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  31010588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31010588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73910.228543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73909.876231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       340488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       340488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6217321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6217321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78617.667514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78617.667514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10261151997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10261151997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81474.571806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81474.571806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10135209997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10135209997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80474.579746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80474.579746                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564852                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564852                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47765                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4326741500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4326741500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030524                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90583.931749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90583.931749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774437415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.553364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12385814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.195542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.551091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165635                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1805884159500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910680                       # Number of bytes of host memory used
host_op_rate                                    79916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1065.80                       # Real time elapsed on the host
host_tick_rate                               29505252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031447                       # Number of seconds simulated
sim_ticks                                 31446744500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       395642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        791157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1379307                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18666                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1405805                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136904                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1379307                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       242403                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1631260                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118219                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7266                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5403653                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5177347                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18881                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4607076                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8760813                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     61571277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.077221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.374770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47397575     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2406113      3.91%     80.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2330292      3.78%     84.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1042385      1.69%     86.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1630716      2.65%     89.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       721695      1.17%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       903871      1.47%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       531554      0.86%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4607076      7.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     61571277                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.096450                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.096450                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      49182056                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78401948                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2774806                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8631921                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113998                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2014386                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23510217                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5588                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997206                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2916                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1631260                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4236481                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              58193864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37264232                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1494                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227996                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025937                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4407430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255123                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.592497                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     62717167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.305485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.790710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         50093358     79.87%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           429854      0.69%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           757223      1.21%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           925874      1.48%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           821201      1.31%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           567996      0.91%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           785880      1.25%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           371917      0.59%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7963864     12.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     62717167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99741032                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53989315                       # number of floating regfile writes
system.switch_cpus.idleCycles                  176322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28886                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213101                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.216042                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32961723                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997201                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2397579                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23579385                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804342                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77251312                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23964522                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76481125                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          18474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14583972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113998                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14591981                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80896                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1538651                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          878                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2406185                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959828                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          878                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88277887                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75017894                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622026                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54911175                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.192777                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75858036                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76217017                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10847657                       # number of integer regfile writes
system.switch_cpus.ipc                       0.476997                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.476997                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817946      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16739604     21.85%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14813      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           439      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291487      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          974      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       140026      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6219      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74405      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           99      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576318     19.02%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           25      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663309     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2918487      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008923      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21092834     27.53%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990885     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76623196                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65464462                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127971288                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61953964                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677550                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3441235                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044911                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64447      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            802      0.02%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             47      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       323874      9.41%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       694744     20.19%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273893      7.96%     39.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133985      3.89%     43.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1678243     48.77%     92.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       270811      7.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13782023                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     91449511                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13063930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21500043                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77180186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76623196                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10925424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16003                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4746146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     62717167                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.221726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.255766                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     44568110     71.06%     71.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2754445      4.39%     75.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2351113      3.75%     79.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1966022      3.13%     82.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2906054      4.63%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2372521      3.78%     90.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2549353      4.06%     94.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1510872      2.41%     97.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1738677      2.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     62717167                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.218301                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4236732                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   364                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        75161                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       981673                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23579385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36037421                       # number of misc regfile reads
system.switch_cpus.numCycles                 62893489                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18713047                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         427876                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3701468                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6876132                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        116753                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221555084                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77731446                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71250967                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9648681                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22917092                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113998                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30539728                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9802662                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100572496                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78375444                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          245                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           40                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12534131                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            130822053                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151319824                       # The number of ROB writes
system.switch_cpus.timesIdled                    1982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       383390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       886983                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         383394                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             244116                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       153178                       # Transaction distribution
system.membus.trans_dist::CleanEvict           242460                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151403                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        244116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1186676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1186676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1186676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35116608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35116608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35116608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            395519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  395519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              395519                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1469979500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2149689750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31446744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       345865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          639701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       447872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40491584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40939456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          545573                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9803328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           989141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.387615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 605739     61.24%     61.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 383398     38.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             989141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          639601500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659989500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5365996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1413                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        46636                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48049                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1413                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        46636                       # number of overall hits
system.l2.overall_hits::total                   48049                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2163                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       393356                       # number of demand (read+write) misses
system.l2.demand_misses::total                 395519                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2163                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       393356                       # number of overall misses
system.l2.overall_misses::total                395519                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    180861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37024706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37205567500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    180861000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37024706500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37205567500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443568                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.604866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.894007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891676                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.604866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.894007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891676                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83615.811373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94125.185583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94067.712297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83615.811373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94125.185583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94067.712297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              153177                       # number of writebacks
system.l2.writebacks::total                    153177                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       393356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            395519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       393356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           395519                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    159231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33091146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33250377500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    159231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33091146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33250377500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.604866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.894007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891676                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.604866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.894007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891676                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73615.811373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84125.185583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84067.712297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73615.811373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84125.185583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84067.712297                       # average overall mshr miss latency
system.l2.replacements                         545573                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       192688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           192688                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       192688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       192688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3415                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3415                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3415                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3415                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       233458                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        233458                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11465                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11465                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       151403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151403                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13470378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13470378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.929606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88970.353956                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88970.353956                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       151403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11956348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11956348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.929606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78970.353956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78970.353956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    180861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.604866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.604866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83615.811373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83615.811373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    159231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.604866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.604866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73615.811373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73615.811373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       241953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          241953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23554328000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23554328000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.873086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97350.840866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97350.840866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       241953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       241953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21134798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21134798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.873086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87350.840866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87350.840866                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      657150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    547621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.200009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     476.468057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.567273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1564.964670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.232650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.764143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7641373                       # Number of tag accesses
system.l2.tags.data_accesses                  7641373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31446744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       138432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     25174784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25313216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       138432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        138432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9803392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9803392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       393356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              395519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       153178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             153178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4402109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    800552948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             804955057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4402109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4402109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      311745847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311745847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      311745847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4402109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    800552948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1116700904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    153176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    393231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000187686500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9280                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9280                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144127                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      395519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     153178                       # Number of write requests accepted
system.mem_ctrls.readBursts                    395519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   153178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9519170000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1976970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16932807500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24075.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42825.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   159332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                395519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               153178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  242853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       265005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.488368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.310377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.377293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       209728     79.14%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26929     10.16%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10526      3.97%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3504      1.32%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1742      0.66%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          956      0.36%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          734      0.28%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          828      0.31%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10058      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       265005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.607759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.373848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.910045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4168     44.91%     44.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3598     38.77%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1050     11.31%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          360      3.88%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           27      0.29%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.06%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.02%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.10%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.04%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.05%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.02%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.06%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.03%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.02%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            6      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.02%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            4      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.506681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.475399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7325     78.93%     78.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      1.92%     80.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1057     11.39%     92.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              517      5.57%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              160      1.72%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.43%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9280                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25305216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9803648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25313216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9803392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       804.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    804.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31446776000                       # Total gap between requests
system.mem_ctrls.avgGap                      57311.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       138432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25166784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9803648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4402109.095903392881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 800298549.186864256859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 311753987.761753857136                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       393356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       153178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     70177250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16862630250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 767846515000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32444.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42868.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5012772.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            973531860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            517421685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1456145880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          406335240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2482530960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13518096630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        691889760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20045952015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.457146                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1666541000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1050140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28730063500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            918675240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            488272290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1366967280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          393274800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2482530960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13422508770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        772384800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19844614140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.054644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1876834000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1050140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28519770500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    53261290750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10546130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10546140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10546130                       # number of overall hits
system.cpu.icache.overall_hits::total        10546140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5244                       # number of overall misses
system.cpu.icache.overall_misses::total          5246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    281345498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281345498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    281345498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281345498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10551374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10551386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10551374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10551386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000497                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000497                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53650.934020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53630.479985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53650.934020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53630.479985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1032                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4034                       # number of writebacks
system.cpu.icache.writebacks::total              4034                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          700                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4544                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4544                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4544                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4544                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    241813998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241813998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    241813998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241813998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000431                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000431                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000431                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000431                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53216.108715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53216.108715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53216.108715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53216.108715                       # average overall mshr miss latency
system.cpu.icache.replacements                   4034                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10546130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10546140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    281345498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281345498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10551374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10551386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53650.934020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53630.479985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    241813998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241813998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53216.108715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53216.108715                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.962925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10550686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2320.872415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.960714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21107318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21107318                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39419694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39419695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41238867                       # number of overall hits
system.cpu.dcache.overall_hits::total        41238868                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1400021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1400023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1522968                       # number of overall misses
system.cpu.dcache.overall_misses::total       1522970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 107528586093                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107528586093                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 107528586093                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107528586093                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40819715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40819718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42761835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42761838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76804.980849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76804.871129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70604.626028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70604.533309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9523354                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18728                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             306                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.143272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.202614                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       318232                       # number of writebacks
system.cpu.dcache.writebacks::total            318232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       768755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       768755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       768755                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       768755                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692782                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53302089593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53302089593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  58872612593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58872612593                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015465                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016201                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84436.813630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84436.813630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84979.997449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84979.997449                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30913782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30913783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1111138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1111140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  83265065500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83265065500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32024920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32024923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74936.745481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74936.610598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       768679                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       768679                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29328769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29328769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85641.694334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85641.694334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24263520593                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24263520593                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83990.821866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83990.821866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23973320593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23973320593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83008.100887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83008.100887                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942120                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942120                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5570523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5570523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90554.050979                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90554.050979                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1805884159500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.166179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41931652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.526300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.163946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86216460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86216460                       # Number of data accesses

---------- End Simulation Statistics   ----------
