{
  "Features": {
    "Bitness": 32,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP"
    ]
  },
  "Instructions": {
    "Block1": {
      "ExpectedInstructionCount": 2110,
      "x86Insts": [
        "sub esp,0x2c",
        "mov ecx,dword [esp + 0x34]",
        "mov edx,dword [esp + 0x30]",
        "mov eax,dword [esp + 0x38]",
        "fld dword [ecx]",
        "fld dword [edx]",
        "fld st1",
        "fsub st0,st1",
        "fld dword [ecx + 0x4]",
        "fld dword [edx + 0x4]",
        "fld st1",
        "fsub st0,st1",
        "fstp dword [esp + 0x10]",
        "fld dword [ecx + 0x8]",
        "fld dword [edx + 0x8]",
        "fld st1",
        "fsub st0,st1",
        "fstp dword [esp + 0x14]",
        "fld dword [eax]",
        "fsubr st7,st0",
        "fxch st7",
        "fstp dword [esp + 0x18]",
        "fld dword [eax + 0x4]",
        "fsubr st4,st0",
        "fxch st4",
        "fstp dword [esp + 0x1c]",
        "fld dword [eax + 0x8]",
        "fsubr st2,st0",
        "fxch st6",
        "fsubrp st7,st0",
        "fxch st2",
        "fsubrp st3,st0",
        "fxch st4",
        "fsubp",
        "fxch st2",
        "fmul st0",
        "fldz",
        "faddp",
        "fld dword [esp + 0x10]",
        "fld st0",
        "fmulp",
        "faddp",
        "fld dword [esp + 0x14]",
        "fld st0",
        "fmulp",
        "faddp",
        "fld dword [esp + 0x18]",
        "fld st0",
        "fmulp",
        "fldz",
        "faddp",
        "fld dword [esp + 0x1c]",
        "fld st0",
        "fmulp",
        "faddp",
        "fxch st4",
        "fmul st0",
        "faddp st4,st0",
        "fxch st4",
        "fmul st0",
        "fldz",
        "faddp",
        "fxch",
        "fmul st0",
        "faddp",
        "fxch",
        "fmul st0",
        "faddp",
        "fxch st2",
        "fucomi st0,st1"
      ],
      "ExpectedArm64ASM": [
        "mov x27, x8",
        "subs w8, w8, #0x2c (44)",
        "ldr w5, [x8, #52]",
        "ldr w6, [x8, #48]",
        "ldr w4, [x8, #56]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #16]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #20]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x7 (7)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x7 (7)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w23, #0x0",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #24]",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #28]",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w22, w22, w24",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x6 (6)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x7 (7)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "movi v2.2d, #0x0",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s3, [x8, #16]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s3",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s3, [x8, #20]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s3",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s3, [x8, #24]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s3",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s3, [x8, #28]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s3",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q4, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q4, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q4, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q4, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q4, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v4.d[0]",
        "umov w2, v4.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v3.16b, v3.16b, v3.16b",
        "mov v3.d[0], x0",
        "mov v3.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w24, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w21, w20, #0x2 (2)",
        "and w21, w21, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x21, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x21, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w21, w20, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x0, x28, x21, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w21, w21, w20",
        "orr w22, w22, w20",
        "rmif x21, #63, #nzCv",
        "rmif x22, #62, #nZcv",
        "eor w26, w20, #0x1"
      ]
    },
    "Block2": {
      "ExpectedInstructionCount": 863,
      "x86Insts": [
        "sub esp,0x1c",
        "mov edx,dword [esp + 0x20]",
        "mov eax,dword [esp + 0x24]",
        "fld dword [edx]",
        "fabs",
        "fld dword [eax]",
        "fabs",
        "fxch",
        "fucomi st0,st1",
        "fcmovbe st0,st1",
        "fstp st1",
        "fld dword [edx + 0x4]",
        "fabs",
        "fld dword [eax + 0x4]",
        "fabs",
        "fxch",
        "fucomi st0,st1",
        "fcmovbe st0,st1",
        "fstp st1",
        "fld dword [edx + 0x8]",
        "fabs",
        "fld dword [eax + 0x8]",
        "fabs",
        "fxch",
        "fucomi st0,st1",
        "fcmovbe st0,st1",
        "fstp st1",
        "fld st2",
        "fmulp st3",
        "fxch",
        "fmul st0",
        "faddp st2,st0",
        "fmul st0",
        "faddp",
        "fld st0",
        "fsqrt",
        "fucomi st0,st0"
      ],
      "ExpectedArm64ASM": [
        "mvn w27, w8",
        "subs w8, w8, #0x1c (28)",
        "ldr w6, [x8, #32]",
        "ldr w4, [x8, #36]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mov x22, #0xffffffffffffffff",
        "mov w23, #0x7fff",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "orr w24, w24, w25",
        "strb w24, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w25, #0x0",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x24, x20, #1, #1",
        "ubfx x12, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w24, w24, w20",
        "orr w20, w12, w20",
        "rmif x24, #63, #nzCv",
        "rmif x20, #62, #nZcv",
        "csetm x20, hs",
        "csel x20, x22, x20, eq",
        "dup v2.2d, x20",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q4, [x0, #1040]",
        "bsl v2.16b, v4.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w12, [x28, #1298]",
        "lsl w24, w21, w24",
        "orr w24, w12, w24",
        "strb w24, [x28, #1298]",
        "lsl w12, w21, w20",
        "bic w24, w24, w12",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w24, w24, w12",
        "strb w24, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w24, [x28, #1298]",
        "lsl w12, w21, w20",
        "orr w24, w24, w12",
        "strb w24, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x24, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x24, x20, #1, #1",
        "ubfx x12, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w24, w24, w20",
        "orr w20, w12, w20",
        "rmif x24, #63, #nzCv",
        "rmif x20, #62, #nZcv",
        "csetm x20, hs",
        "csel x20, x22, x20, eq",
        "dup v2.2d, x20",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "ldr q4, [x0, #1040]",
        "bsl v2.16b, v4.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w24, w20, #0x1 (1)",
        "and w24, w24, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x24, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w12, [x28, #1298]",
        "lsl w24, w21, w24",
        "orr w24, w12, w24",
        "strb w24, [x28, #1298]",
        "lsl w12, w21, w20",
        "bic w24, w24, w12",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x6, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w12, w21, w20",
        "orr w24, w24, w12",
        "strb w24, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w24, [x28, #1298]",
        "lsl w12, w21, w20",
        "orr w24, w24, w12",
        "strb w24, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "fmov d3, x22",
        "mov v3.d[1], x23",
        "and v2.16b, v2.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x23, x20, #1, #1",
        "ubfx x24, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w23, w23, w20",
        "orr w20, w24, w20",
        "rmif x23, #63, #nzCv",
        "rmif x20, #62, #nZcv",
        "csetm x20, hs",
        "csel x20, x22, x20, eq",
        "dup v2.2d, x20",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q4, [x0, #1040]",
        "bsl v2.16b, v4.16b, v3.16b",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w21, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w25, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "orr w21, w22, w21",
        "strb w21, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1608]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w21, w20, #0x0 (0)",
        "and w21, w21, #0x7",
        "add x0, x28, x21, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x21, x20, #1, #1",
        "ubfx x22, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w21, w21, w20",
        "orr w22, w22, w20",
        "rmif x21, #63, #nzCv",
        "rmif x22, #62, #nZcv",
        "eor w26, w20, #0x1"
      ]
    },
    "Block3": {
      "ExpectedInstructionCount": 1166,
      "x86Insts": [
        "fld dword [ecx]",
        "fld dword [edx + 0x4]",
        "fld dword [ecx + 0x4]",
        "fld dword [edx]",
        "fld dword [ecx + 0x8]",
        "fstp dword [esp]",
        "fld dword [edx + 0x8]",
        "fld st4",
        "fmul st4",
        "fld st3",
        "fmul st3",
        "fsubp",
        "fmul dword [eax + 0x8]",
        "fxch st2",
        "fmul dword [esp]",
        "fxch st5",
        "fmul st1",
        "fsubp st5,st0",
        "fld dword [eax + 0x4]",
        "fmulp st5",
        "fxch st4",
        "faddp",
        "fxch st3",
        "fmulp",
        "fxch",
        "fmul dword [esp]",
        "mov byte [esp],0x1",
        "fsubp",
        "fmul dword [eax]",
        "faddp",
        "fdivrp",
        "fstp dword [esi]"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x6, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w23, #0x0",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x5 (5)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x5 (5)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x5 (5)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x4 (4)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "strb w21, [x8]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1688]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x10]",
        "ldrb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]"
      ]
    },
    "Block4": {
      "ExpectedInstructionCount": 241,
      "x86Insts": [
        "push ebp",
        "push edi",
        "push esi",
        "push ebx",
        "sub esp,0x4c",
        "mov eax,dword [esp + 0x68]",
        "lea ebp,[esp + 0x38]",
        "lea esi,[esp + 0x30]",
        "fld qword [0x00052098]",
        "mov dword [esp + 0xc],esi",
        "mov edi,dword [esp + 0x64]",
        "mov dword [esp + 0x8],ebp",
        "mov ebx,dword [esp + 0x6c]",
        "mov dword [esp + 0x28],eax",
        "mov eax,dword [esp + 0x60]",
        "fmul dword [eax + 0x4]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x2c]",
        "fstp qword [esp]",
        "call 0x0006d100",
        "mov eax,dword [esp + 0x60]",
        "mov dword [esp + 0xc],esi",
        "mov dword [esp + 0x8],ebp",
        "fld qword [esp + 0x38]",
        "fstp dword [esp + 0x18]",
        "fld qword [esp + 0x30]",
        "fstp dword [esp + 0x1c]",
        "fld qword [0x00052098]",
        "fmul dword [eax]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x2c]",
        "fstp qword [esp]",
        "call 0x0006d100",
        "mov eax,dword [esp + 0x60]",
        "mov dword [esp + 0xc],esi",
        "mov dword [esp + 0x8],ebp",
        "fld qword [esp + 0x38]",
        "fstp dword [esp + 0x20]",
        "fld qword [esp + 0x30]",
        "fstp dword [esp + 0x24]",
        "fld qword [0x00052098]",
        "fmul dword [eax + 0x8]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x2c]",
        "fstp qword [esp]",
        "call 0x0006d100",
        "test edi,edi",
        "mov eax,dword [esp + 0x28]",
        "fld qword [esp + 0x38]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x2c]",
        "fld qword [esp + 0x30]",
        "fstp dword [esp + 0x2c]",
        "fld dword [esp + 0x2c]"
      ],
      "ExpectedArm64ASM": [
        "str w9, [x8, #-4]!",
        "str w11, [x8, #-4]!",
        "str w10, [x8, #-4]!",
        "str w7, [x8, #-4]!",
        "mov x27, x8",
        "subs w26, w8, #0x4c (76)",
        "cfinv",
        "mov x8, x26",
        "ldr w4, [x26, #104]",
        "add w9, w26, #0x38 (56)",
        "add w10, w26, #0x30 (48)",
        "ldrb w20, [x28, #1019]",
        "mov w21, #0x2098",
        "movk w21, #0x5, lsl #16",
        "ldr d2, [x21]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "mov v0.8b, v2.8b",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1432]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w10, [x8, #12]",
        "ldr w11, [x8, #100]",
        "str w9, [x8, #8]",
        "ldr w7, [x8, #108]",
        "str w4, [x8, #40]",
        "ldr w4, [x8, #96]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x8, #44]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1448]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov v2.8b, v0.8b",
        "str d2, [x8]",
        "ldrb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "mov w20, #0x423",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0xd0bc",
        "movk w21, #0x6, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2336]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block5": {
      "ExpectedInstructionCount": 1221,
      "x86Insts": [
        "fld dword [esp + 0x80]",
        "fsub dword [esp + 0x7c]",
        "mov eax,dword [esp + 0x88]",
        "mov ecx,dword [esp + 0x8c]",
        "movss xmm1,dword [esp + 0x7c]",
        "mov dword [esp + 0x38],edx",
        "fst dword [esp + 0x34]",
        "fld dword [esp + 0x24]",
        "fld st0",
        "fmulp st2",
        "fxch",
        "fadd dword [esp + 0x7c]",
        "fstp dword [esp + 0x2c]",
        "fld dword [eax]",
        "fsub dword [ebp]",
        "movss xmm0,dword [esp + 0x2c]",
        "fmul st1",
        "fadd dword [ebp]",
        "fstp dword [esp + 0x44]",
        "fld dword [eax + 0x4]",
        "fsub dword [ebp + 0x4]",
        "fmul st1",
        "fadd dword [ebp + 0x4]",
        "fstp dword [esp + 0x48]",
        "fld dword [eax + 0x8]",
        "fsub dword [ebp + 0x8]",
        "fmulp",
        "fadd dword [ebp + 0x8]",
        "mov dword [esp + 0x1c],ecx",
        "movss dword [esp + 0x10],xmm0",
        "lea ecx,[esp + 0x44]",
        "movss dword [esp + 0xc],xmm1",
        "mov dword [esp + 0x18],ecx",
        "mov dword [esp + 0x14],ebp",
        "fstp dword [esp + 0x4c]",
        "fldz",
        "fld dword [esp + 0x28]",
        "fxch",
        "fucomip st0,st1",
        "fstp st0",
        "seta byte [esp + 0x30]",
        "movzx eax,byte [esp + 0x30]",
        "movsx eax,word [esi + eax*0x2 + 0x4]",
        "mov dword [esp + 0x8],eax",
        "mov dword [esp + 0x4],ebx",
        "mov dword [esp],edi",
        "call 0x0002b5b0",
        "mov edx,dword [esp + 0x38]",
        "test al,al"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #128]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w4, [x8, #136]",
        "ldr w5, [x8, #140]",
        "ldr s17, [x8, #124]",
        "str w6, [x8, #56]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #52]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #36]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "mov w22, #0x0",
        "add w23, w20, #0x0 (0)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x2 (2)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w22, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #124]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr s16, [x8, #44]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #68]",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #72]",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x23, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x9, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "str w5, [x8, #28]",
        "str s16, [x8, #16]",
        "add w5, w8, #0x44 (68)",
        "str s17, [x8, #12]",
        "str w5, [x8, #24]",
        "str w9, [x8, #20]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #76]",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "movi v2.2d, #0x0",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x8, #40]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w23, w23, w24",
        "strb w23, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w23, w20, #0x1 (1)",
        "and w23, w23, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w22, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x23, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x22, x0",
        "ubfx x23, x22, #1, #1",
        "ubfx x24, x22, #0, #1",
        "ubfx x22, x22, #2, #1",
        "orr w23, w23, w22",
        "orr w24, w24, w22",
        "rmif x23, #63, #nzCv",
        "rmif x24, #62, #nZcv",
        "eor w26, w22, #0x1",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w21, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "cset x20, lo",
        "csel x20, x20, xzr, ne",
        "strb w20, [x8, #48]",
        "ldrb w4, [x8, #48]",
        "add w20, w10, #0x4 (4)",
        "add w20, w20, w4, lsl #1",
        "ldrh w20, [x20]",
        "sxth w4, w20",
        "str w4, [x8, #8]",
        "str w7, [x8, #4]",
        "str w11, [x8]",
        "mov w20, #0x5f8",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0xb4fe",
        "movk w21, #0x2, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2336]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block6": {
      "ExpectedInstructionCount": 1165,
      "x86Insts": [
        "push ebp",
        "push edi",
        "push esi",
        "push ebx",
        "sub esp,0x4",
        "mov ecx,dword [esp + 0x20]",
        "mov ebx,dword [esp + 0x24]",
        "mov eax,dword [esp + 0x1c]",
        "mov edx,dword [esp + 0x18]",
        "fld dword [ecx]",
        "fmul dword [ebx + 0x4]",
        "mov ebp,dword [esp + 0x28]",
        "mov edi,dword [esp + 0x2c]",
        "mov esi,dword [esp + 0x30]",
        "fld dword [ecx + 0x4]",
        "fmul dword [ebx]",
        "fsubp",
        "fld dword [ebx]",
        "fmul dword [ecx + 0x8]",
        "fld dword [ecx]",
        "fmul dword [ebx + 0x8]",
        "fsubp",
        "fld dword [ecx + 0x4]",
        "fmul dword [ebx + 0x8]",
        "fld dword [ebx + 0x4]",
        "fmul dword [ecx + 0x8]",
        "fsubp",
        "fld dword [eax + 0x8]",
        "fmul st3",
        "fld dword [eax + 0x4]",
        "fmul st3",
        "faddp",
        "fld dword [eax]",
        "fmul st2",
        "faddp",
        "fldz",
        "fxch",
        "fucomi st0,st1",
        "fstp st1"
      ],
      "ExpectedArm64ASM": [
        "str w9, [x8, #-4]!",
        "str w11, [x8, #-4]!",
        "str w10, [x8, #-4]!",
        "str w7, [x8, #-4]!",
        "mov x27, x8",
        "subs w8, w8, #0x4 (4)",
        "ldr w5, [x8, #32]",
        "ldr w7, [x8, #36]",
        "ldr w4, [x8, #28]",
        "ldr w6, [x8, #24]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldr w9, [x8, #40]",
        "ldr w11, [x8, #44]",
        "ldr w10, [x8, #48]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x5, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "movi v2.2d, #0x0",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w23, #0x0",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1560]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov x20, x0",
        "ubfx x22, x20, #1, #1",
        "ubfx x23, x20, #0, #1",
        "ubfx x20, x20, #2, #1",
        "orr w22, w22, w20",
        "orr w23, w23, w20",
        "rmif x22, #63, #nzCv",
        "rmif x23, #62, #nZcv",
        "eor w26, w20, #0x1",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w21, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]"
      ]
    },
    "Block7": {
      "ExpectedInstructionCount": 1067,
      "x86Insts": [
        "fld dword [ebx + 0x4]",
        "fld dword [ebx]",
        "fld dword [ebx + 0x8]",
        "fld dword [edx]",
        "fmul st3",
        "fld dword [edx + 0x4]",
        "fmul st3",
        "fsubp",
        "fmul dword [eax + 0x8]",
        "fxch st2",
        "fmul dword [edx + 0x8]",
        "fld dword [edx]",
        "fmul st2",
        "fsubp",
        "fmul dword [eax + 0x4]",
        "faddp st2,st0",
        "fmul dword [edx + 0x4]",
        "fxch st2",
        "fmul dword [edx + 0x8]",
        "fsubp st2,st0",
        "fxch",
        "fmul dword [eax]",
        "faddp",
        "fdiv st0,st1",
        "fstp dword [edi]"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "mov w21, #0x1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x7, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w21, w20",
        "orr w22, w22, w23",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "mov w23, #0x0",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "sub w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "ldrb w22, [x28, #1298]",
        "lsl w24, w21, w20",
        "orr w22, w22, w24",
        "strb w22, [x28, #1298]",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x6, #8]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "mov x3, v3.d[0]",
        "umov w4, v3.h[4]",
        "ldr x5, [x28, #1672]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w24, [x28, #1298]",
        "lsl w25, w21, w20",
        "bic w24, w24, w25",
        "strb w24, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w23, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "ldr s2, [x4]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "fmov s0, s2",
        "ldrh w0, [x28, #1296]",
        "ldr x1, [x28, #1424]",
        "blr x1",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1680]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1664]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "ldrb w23, [x28, #1298]",
        "lsl w24, w21, w20",
        "bic w23, w23, w24",
        "strb w23, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x22, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x20, lsl #4",
        "ldr q3, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v3.d[0]",
        "umov w2, v3.h[4]",
        "mov x3, v2.d[0]",
        "umov w4, v2.h[4]",
        "ldr x5, [x28, #1688]",
        "blr x5",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "eor v2.16b, v2.16b, v2.16b",
        "mov v2.d[0], x0",
        "mov v2.h[4], w1",
        "add x0, x28, x20, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x11]",
        "ldrb w22, [x28, #1298]",
        "lsl w21, w21, w20",
        "bic w21, w22, w21",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]"
      ]
    },
    "Block8": {
      "ExpectedInstructionCount": 269,
      "x86Insts": [
        "fstp st0",
        "fstp st3",
        "fstp st0",
        "fstp st3",
        "fxch",
        "fxch st2",
        "fstp dword [esp + 0x38]",
        "fxch",
        "fstp dword [esp + 0x2c]",
        "fxch",
        "fstp dword [esp + 0x28]",
        "fstp qword [esp]",
        "call 0x0006d0d8",
        "fld dword [ebx]",
        "fld dword [ebx + 0x4]",
        "fld dword [ebx + 0x8]",
        "fld dword [esp + 0x38]",
        "fld dword [esp + 0x2c]",
        "fld dword [esp + 0x28]",
        "fxch st6",
        "fxch st5",
        "fxch",
        "fxch st4",
        "fxch st3",
        "fxch"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "mov w21, #0x0",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "mov w24, #0x1",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "ldrb w21, [x28, #1298]",
        "lsl w22, w24, w20",
        "bic w21, w21, w22",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1448]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov v2.8b, v0.8b",
        "str d2, [x8]",
        "ldrb w21, [x28, #1298]",
        "lsl w22, w24, w20",
        "bic w21, w21, w22",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "mov w20, #0x893",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0xd0b4",
        "movk w21, #0x6, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2336]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block9": {
      "ExpectedInstructionCount": 269,
      "x86Insts": [
        "fstp st0",
        "fstp st3",
        "fstp st0",
        "fstp st3",
        "fxch",
        "fxch st2",
        "fstp dword [esp + 0x38]",
        "fxch",
        "fstp dword [esp + 0x2c]",
        "fxch",
        "fstp dword [esp + 0x28]",
        "fstp qword [esp]",
        "call 0x0006d0d8",
        "fld dword [ebx]",
        "fld dword [ebx + 0x4]",
        "fld dword [ebx + 0x8]",
        "fld dword [esp + 0x38]",
        "fld dword [esp + 0x2c]",
        "fld dword [esp + 0x28]",
        "fxch st6",
        "fxch st5",
        "fxch",
        "fxch st4",
        "fxch st3",
        "fxch"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1019]",
        "mov w21, #0x0",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "mov w24, #0x1",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x0 (0)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x3 (3)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w23, [x28, #1298]",
        "lsl w22, w24, w22",
        "orr w22, w23, w22",
        "strb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add w22, w20, #0x2 (2)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #56]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #44]",
        "ldrb w22, [x28, #1298]",
        "lsl w23, w24, w20",
        "bic w22, w22, w23",
        "strb w22, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add w22, w20, #0x1 (1)",
        "and w22, w22, #0x7",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "ldr q3, [x0, #1040]",
        "strb w21, [x28, #1017]",
        "add x0, x28, x20, lsl #4",
        "str q3, [x0, #1040]",
        "add x0, x28, x22, lsl #4",
        "str q2, [x0, #1040]",
        "ldrb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1440]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "fmov s2, s0",
        "str s2, [x8, #40]",
        "ldrb w21, [x28, #1298]",
        "lsl w22, w24, w20",
        "bic w21, w21, w22",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "add x0, x28, x20, lsl #4",
        "ldr q2, [x0, #1040]",
        "mrs x0, nzcv",
        "str w0, [x28, #1000]",
        "stp x4, x5, [x28, #280]",
        "stp x6, x7, [x28, #296]",
        "str x8, [x28, #312]",
        "sub sp, sp, #0x80 (128)",
        "mov x0, sp",
        "st1 {v2.2d, v3.2d}, [x0], #32",
        "st1 {v4.2d, v5.2d, v6.2d, v7.2d}, [x0], #64",
        "str x16, [x0], #16",
        "stp x17, x30, [x0], #16",
        "ldrh w0, [x28, #1296]",
        "mov x1, v2.d[0]",
        "umov w2, v2.h[4]",
        "ldr x3, [x28, #1448]",
        "blr x3",
        "ldr w4, [x28, #1000]",
        "msr nzcv, x4",
        "ldp x4, x5, [x28, #280]",
        "ldp x6, x7, [x28, #296]",
        "ldr x8, [x28, #312]",
        "ld1 {v2.2d, v3.2d}, [sp], #32",
        "ld1 {v4.2d, v5.2d, v6.2d, v7.2d}, [sp], #64",
        "ldr x16, [sp], #16",
        "ldp x17, x30, [sp], #16",
        "mov v2.8b, v0.8b",
        "str d2, [x8]",
        "ldrb w21, [x28, #1298]",
        "lsl w22, w24, w20",
        "bic w21, w21, w22",
        "strb w21, [x28, #1298]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1019]",
        "mov w20, #0x973",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0xd0b4",
        "movk w21, #0x6, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2336]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    },
    "Block10": {
      "ExpectedInstructionCount": 26,
      "x86Insts": [
        "push esi",
        "push ebx",
        "sub esp,0xa4",
        "mov ebx,dword [esp + 0xb0]",
        "lea esi,[esp + 0x18]",
        "mov eax,gs:[0x14]",
        "mov dword [esp + 0x9c],eax",
        "xor eax,eax",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x18]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x1c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x20]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x24]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x28]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x2c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x30]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x34]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x38]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x3c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x40]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x44]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x48]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x4c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x50]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x54]",
        "call 0x00018ad0",
        "mov dword [esp + 0x58],eax",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x7c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x80]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x84]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x88]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x8c]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x90]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x94]",
        "call 0x00019090",
        "mov eax,dword [ebx + 0x5869c]",
        "mov dword [esp],eax",
        "fstp dword [esp + 0x98]",
        "call 0x00019700",
        "mov edx,0x1f",
        "mov dword [esp + 0x8],edx",
        "mov dword [esp + 0x4],eax",
        "lea eax,[esp + 0x5c]",
        "mov dword [esp],eax",
        "call 0x0006d0dc",
        "mov eax,dword [ebx + 0x130]",
        "mov byte [esp + 0x7b],0x0",
        "mov edx,dword [eax]",
        "mov dword [esp],eax",
        "mov dword [esp + 0x4],esi",
        "call dword [edx + 0xc4]",
        "mov eax,dword [esp + 0x9c]",
        "xor eax,dword gs:[0x14]"
      ],
      "ExpectedArm64ASM": [
        "str w10, [x8, #-4]!",
        "str w7, [x8, #-4]!",
        "sub w8, w8, #0xa4 (164)",
        "ldr w7, [x8, #176]",
        "add w10, w8, #0x18 (24)",
        "ldr w20, [x28, #960]",
        "ldr w4, [x20, #20]",
        "str w4, [x8, #156]",
        "mov w4, #0x0",
        "mov x26, x4",
        "tst w4, w4",
        "mov w20, #0x869c",
        "movk w20, #0x5, lsl #16",
        "add w20, w7, w20",
        "ldr w4, [x20]",
        "str w4, [x8]",
        "mov w20, #0xa5f",
        "movk w20, #0x1, lsl #16",
        "mov w21, #0x9060",
        "movk w21, #0x1, lsl #16",
        "add w21, w20, w21",
        "str w20, [x8, #-4]!",
        "ldr x0, [x28, #2336]",
        "and x3, x21, #0xfffff",
        "add x0, x0, x3, lsl #4",
        "ldp x1, x0, [x0]"
      ]
    }
  }
}
