To compile
 
   source compile_ghdl.sh

To run

   ./testbench

Vhdl files
	EE224.vhd
		EE224 component package, entities, architectures.
	LogicNetwork.vhd
		Logic network describing FSM.
	Testbench.vhd
		Generic testbench
	DUT.vhd
		Wrapper for Logic network (to be used in Generic Testbench).

misc.
	TRACEFILE.txt
		trace file to be fed to generic testbench. Visualize the
                waveform being fed to the testbench.
