
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ad2c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ad2c  0040ad2c  0001ad2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040ad34  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000498  204009d0  0040b704  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400e68  0040bb9c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402e68  0040db9c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00026e0e  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000054bf  00000000  00000000  00047865  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b53f  00000000  00000000  0004cd24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010c0  00000000  00000000  00058263  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000011f8  00000000  00000000  00059323  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002698c  00000000  00000000  0005a51b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00017cc5  00000000  00000000  00080ea7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009661e  00000000  00000000  00098b6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003cb0  00000000  00000000  0012f18c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	68 2e 40 20 59 11 40 00 57 11 40 00 57 11 40 00     h.@ Y.@.W.@.W.@.
  400010:	57 11 40 00 57 11 40 00 57 11 40 00 00 00 00 00     W.@.W.@.W.@.....
	...
  40002c:	31 15 40 00 57 11 40 00 00 00 00 00 d1 15 40 00     1.@.W.@.......@.
  40003c:	39 16 40 00 57 11 40 00 57 11 40 00 57 11 40 00     9.@.W.@.W.@.W.@.
  40004c:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  40005c:	57 11 40 00 57 11 40 00 00 00 00 00 49 0e 40 00     W.@.W.@.....I.@.
  40006c:	5d 0e 40 00 71 0e 40 00 57 11 40 00 57 11 40 00     ].@.q.@.W.@.W.@.
  40007c:	57 11 40 00 85 0e 40 00 99 0e 40 00 57 11 40 00     W.@...@...@.W.@.
  40008c:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  40009c:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  4000ac:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  4000bc:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  4000cc:	57 11 40 00 00 00 00 00 57 11 40 00 00 00 00 00     W.@.....W.@.....
  4000dc:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  4000ec:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  4000fc:	57 11 40 00 57 11 40 00 57 11 40 00 57 11 40 00     W.@.W.@.W.@.W.@.
  40010c:	57 11 40 00 57 11 40 00 00 00 00 00 00 00 00 00     W.@.W.@.........
  40011c:	00 00 00 00 57 11 40 00 57 11 40 00 57 11 40 00     ....W.@.W.@.W.@.
  40012c:	57 11 40 00 57 11 40 00 00 00 00 00 57 11 40 00     W.@.W.@.....W.@.
  40013c:	57 11 40 00                                         W.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040ad34 	.word	0x0040ad34

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040ad34 	.word	0x0040ad34
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040ad34 	.word	0x0040ad34
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001ec:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001ee:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001f2:	4b02      	ldr	r3, [pc, #8]	; (4001fc <rtt_disable_interrupt+0x10>)
  4001f4:	681b      	ldr	r3, [r3, #0]
  4001f6:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4001f8:	6001      	str	r1, [r0, #0]
  4001fa:	4770      	bx	lr
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400214:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400216:	4b07      	ldr	r3, [pc, #28]	; (400234 <spi_enable_clock+0x20>)
  400218:	4298      	cmp	r0, r3
  40021a:	d003      	beq.n	400224 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  40021c:	4b06      	ldr	r3, [pc, #24]	; (400238 <spi_enable_clock+0x24>)
  40021e:	4298      	cmp	r0, r3
  400220:	d004      	beq.n	40022c <spi_enable_clock+0x18>
  400222:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400224:	2015      	movs	r0, #21
  400226:	4b05      	ldr	r3, [pc, #20]	; (40023c <spi_enable_clock+0x28>)
  400228:	4798      	blx	r3
  40022a:	bd08      	pop	{r3, pc}
  40022c:	202a      	movs	r0, #42	; 0x2a
  40022e:	4b03      	ldr	r3, [pc, #12]	; (40023c <spi_enable_clock+0x28>)
  400230:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400232:	e7f6      	b.n	400222 <spi_enable_clock+0xe>
  400234:	40008000 	.word	0x40008000
  400238:	40058000 	.word	0x40058000
  40023c:	00400fcd 	.word	0x00400fcd

00400240 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400240:	6843      	ldr	r3, [r0, #4]
  400242:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400246:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400248:	6843      	ldr	r3, [r0, #4]
  40024a:	0409      	lsls	r1, r1, #16
  40024c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400250:	4319      	orrs	r1, r3
  400252:	6041      	str	r1, [r0, #4]
  400254:	4770      	bx	lr

00400256 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400256:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400258:	f643 2499 	movw	r4, #15001	; 0x3a99
  40025c:	6905      	ldr	r5, [r0, #16]
  40025e:	f015 0f02 	tst.w	r5, #2
  400262:	d103      	bne.n	40026c <spi_write+0x16>
		if (!timeout--) {
  400264:	3c01      	subs	r4, #1
  400266:	d1f9      	bne.n	40025c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400268:	2001      	movs	r0, #1
  40026a:	e00c      	b.n	400286 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40026c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40026e:	f014 0f02 	tst.w	r4, #2
  400272:	d006      	beq.n	400282 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400274:	0412      	lsls	r2, r2, #16
  400276:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027a:	4311      	orrs	r1, r2
		if (uc_last) {
  40027c:	b10b      	cbz	r3, 400282 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40027e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400282:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400284:	2000      	movs	r0, #0
}
  400286:	bc30      	pop	{r4, r5}
  400288:	4770      	bx	lr

0040028a <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028a:	b932      	cbnz	r2, 40029a <spi_set_clock_polarity+0x10>
  40028c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400290:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400292:	f023 0301 	bic.w	r3, r3, #1
  400296:	6303      	str	r3, [r0, #48]	; 0x30
  400298:	4770      	bx	lr
  40029a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40029e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a0:	f043 0301 	orr.w	r3, r3, #1
  4002a4:	6303      	str	r3, [r0, #48]	; 0x30
  4002a6:	4770      	bx	lr

004002a8 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002a8:	b932      	cbnz	r2, 4002b8 <spi_set_clock_phase+0x10>
  4002aa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b0:	f023 0302 	bic.w	r3, r3, #2
  4002b4:	6303      	str	r3, [r0, #48]	; 0x30
  4002b6:	4770      	bx	lr
  4002b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002be:	f043 0302 	orr.w	r3, r3, #2
  4002c2:	6303      	str	r3, [r0, #48]	; 0x30
  4002c4:	4770      	bx	lr

004002c6 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002c6:	2a04      	cmp	r2, #4
  4002c8:	d003      	beq.n	4002d2 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ca:	b16a      	cbz	r2, 4002e8 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002cc:	2a08      	cmp	r2, #8
  4002ce:	d016      	beq.n	4002fe <spi_configure_cs_behavior+0x38>
  4002d0:	4770      	bx	lr
  4002d2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d8:	f023 0308 	bic.w	r3, r3, #8
  4002dc:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002de:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e0:	f043 0304 	orr.w	r3, r3, #4
  4002e4:	6303      	str	r3, [r0, #48]	; 0x30
  4002e6:	4770      	bx	lr
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0308 	bic.w	r3, r3, #8
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f6:	f023 0304 	bic.w	r3, r3, #4
  4002fa:	6303      	str	r3, [r0, #48]	; 0x30
  4002fc:	4770      	bx	lr
  4002fe:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400302:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400304:	f043 0308 	orr.w	r3, r3, #8
  400308:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030a:	e7e1      	b.n	4002d0 <spi_configure_cs_behavior+0xa>

0040030c <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40030c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400310:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400312:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400316:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400318:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031a:	431a      	orrs	r2, r3
  40031c:	630a      	str	r2, [r1, #48]	; 0x30
  40031e:	4770      	bx	lr

00400320 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400320:	1e43      	subs	r3, r0, #1
  400322:	4419      	add	r1, r3
  400324:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400328:	1e43      	subs	r3, r0, #1
  40032a:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  40032c:	bf94      	ite	ls
  40032e:	b200      	sxthls	r0, r0
		return -1;
  400330:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400334:	4770      	bx	lr

00400336 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  400336:	b17a      	cbz	r2, 400358 <spi_set_baudrate_div+0x22>
{
  400338:	b410      	push	{r4}
  40033a:	4614      	mov	r4, r2
  40033c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400340:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400342:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400346:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400348:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40034e:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400350:	2000      	movs	r0, #0
}
  400352:	f85d 4b04 	ldr.w	r4, [sp], #4
  400356:	4770      	bx	lr
        return -1;
  400358:	f04f 30ff 	mov.w	r0, #4294967295
  40035c:	4770      	bx	lr
	...

00400360 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400360:	4b01      	ldr	r3, [pc, #4]	; (400368 <gfx_mono_set_framebuffer+0x8>)
  400362:	6018      	str	r0, [r3, #0]
  400364:	4770      	bx	lr
  400366:	bf00      	nop
  400368:	204009f0 	.word	0x204009f0

0040036c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40036c:	4b02      	ldr	r3, [pc, #8]	; (400378 <gfx_mono_framebuffer_put_byte+0xc>)
  40036e:	681b      	ldr	r3, [r3, #0]
  400370:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400374:	5442      	strb	r2, [r0, r1]
  400376:	4770      	bx	lr
  400378:	204009f0 	.word	0x204009f0

0040037c <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  40037c:	4b02      	ldr	r3, [pc, #8]	; (400388 <gfx_mono_framebuffer_get_byte+0xc>)
  40037e:	681b      	ldr	r3, [r3, #0]
  400380:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400384:	5c40      	ldrb	r0, [r0, r1]
  400386:	4770      	bx	lr
  400388:	204009f0 	.word	0x204009f0

0040038c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  40038c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400390:	1884      	adds	r4, r0, r2
  400392:	2c80      	cmp	r4, #128	; 0x80
  400394:	dd02      	ble.n	40039c <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400396:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40039a:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  40039c:	b322      	cbz	r2, 4003e8 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40039e:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003a0:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003a4:	2601      	movs	r6, #1
  4003a6:	fa06 f101 	lsl.w	r1, r6, r1
  4003aa:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003ac:	2b01      	cmp	r3, #1
  4003ae:	d01d      	beq.n	4003ec <gfx_mono_generic_draw_horizontal_line+0x60>
  4003b0:	2b00      	cmp	r3, #0
  4003b2:	d035      	beq.n	400420 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003b4:	2b02      	cmp	r3, #2
  4003b6:	d117      	bne.n	4003e8 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df a090 	ldr.w	sl, [pc, #144]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4003c4:	f04f 0900 	mov.w	r9, #0
  4003c8:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003cc:	4621      	mov	r1, r4
  4003ce:	4628      	mov	r0, r5
  4003d0:	47d0      	blx	sl
			temp ^= pixelmask;
  4003d2:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d6:	464b      	mov	r3, r9
  4003d8:	b2d2      	uxtb	r2, r2
  4003da:	4621      	mov	r1, r4
  4003dc:	4628      	mov	r0, r5
  4003de:	47c0      	blx	r8
  4003e0:	3c01      	subs	r4, #1
  4003e2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e4:	42bc      	cmp	r4, r7
  4003e6:	d1f1      	bne.n	4003cc <gfx_mono_generic_draw_horizontal_line+0x40>
  4003e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ec:	3801      	subs	r0, #1
  4003ee:	b2c7      	uxtb	r7, r0
  4003f0:	19d4      	adds	r4, r2, r7
  4003f2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003f4:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4003f8:	f04f 0900 	mov.w	r9, #0
  4003fc:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400400:	4621      	mov	r1, r4
  400402:	4628      	mov	r0, r5
  400404:	47d0      	blx	sl
			temp |= pixelmask;
  400406:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40040a:	464b      	mov	r3, r9
  40040c:	b2d2      	uxtb	r2, r2
  40040e:	4621      	mov	r1, r4
  400410:	4628      	mov	r0, r5
  400412:	47c0      	blx	r8
  400414:	3c01      	subs	r4, #1
  400416:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400418:	42bc      	cmp	r4, r7
  40041a:	d1f1      	bne.n	400400 <gfx_mono_generic_draw_horizontal_line+0x74>
  40041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400420:	3801      	subs	r0, #1
  400422:	b2c7      	uxtb	r7, r0
  400424:	19d4      	adds	r4, r2, r7
  400426:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400428:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  40042c:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40042e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400432:	4621      	mov	r1, r4
  400434:	4628      	mov	r0, r5
  400436:	47c0      	blx	r8
			temp &= ~pixelmask;
  400438:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40043c:	2300      	movs	r3, #0
  40043e:	b2d2      	uxtb	r2, r2
  400440:	4621      	mov	r1, r4
  400442:	4628      	mov	r0, r5
  400444:	47c8      	blx	r9
  400446:	3c01      	subs	r4, #1
  400448:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40044a:	42bc      	cmp	r4, r7
  40044c:	d1f1      	bne.n	400432 <gfx_mono_generic_draw_horizontal_line+0xa6>
  40044e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400452:	bf00      	nop
  400454:	0040068d 	.word	0x0040068d
  400458:	00400589 	.word	0x00400589

0040045c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40045c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400460:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400464:	b18b      	cbz	r3, 40048a <gfx_mono_generic_draw_filled_rect+0x2e>
  400466:	461c      	mov	r4, r3
  400468:	4690      	mov	r8, r2
  40046a:	4606      	mov	r6, r0
  40046c:	1e4d      	subs	r5, r1, #1
  40046e:	b2ed      	uxtb	r5, r5
  400470:	442c      	add	r4, r5
  400472:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400474:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400490 <gfx_mono_generic_draw_filled_rect+0x34>
  400478:	463b      	mov	r3, r7
  40047a:	4642      	mov	r2, r8
  40047c:	4621      	mov	r1, r4
  40047e:	4630      	mov	r0, r6
  400480:	47c8      	blx	r9
  400482:	3c01      	subs	r4, #1
  400484:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400486:	42ac      	cmp	r4, r5
  400488:	d1f6      	bne.n	400478 <gfx_mono_generic_draw_filled_rect+0x1c>
  40048a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40048e:	bf00      	nop
  400490:	0040038d 	.word	0x0040038d

00400494 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400498:	b083      	sub	sp, #12
  40049a:	4604      	mov	r4, r0
  40049c:	4688      	mov	r8, r1
  40049e:	4691      	mov	r9, r2
  4004a0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004a2:	7a5b      	ldrb	r3, [r3, #9]
  4004a4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004a8:	2100      	movs	r1, #0
  4004aa:	9100      	str	r1, [sp, #0]
  4004ac:	4649      	mov	r1, r9
  4004ae:	4640      	mov	r0, r8
  4004b0:	4d21      	ldr	r5, [pc, #132]	; (400538 <gfx_mono_draw_char+0xa4>)
  4004b2:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004b4:	f89b 3000 	ldrb.w	r3, [fp]
  4004b8:	b113      	cbz	r3, 4004c0 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004ba:	b003      	add	sp, #12
  4004bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4004c0:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004c4:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4004c6:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4004ca:	bf18      	it	ne
  4004cc:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4004ce:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4004d2:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4004d6:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4004d8:	fb17 f70a 	smulbb	r7, r7, sl
  4004dc:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4004e0:	f8db 3004 	ldr.w	r3, [fp, #4]
  4004e4:	fa13 f787 	uxtah	r7, r3, r7
  4004e8:	e01f      	b.n	40052a <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4004ea:	0064      	lsls	r4, r4, #1
  4004ec:	b2e4      	uxtb	r4, r4
  4004ee:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4004f0:	b2eb      	uxtb	r3, r5
  4004f2:	429e      	cmp	r6, r3
  4004f4:	d910      	bls.n	400518 <gfx_mono_draw_char+0x84>
  4004f6:	b2eb      	uxtb	r3, r5
  4004f8:	eb08 0003 	add.w	r0, r8, r3
  4004fc:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4004fe:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400502:	bf08      	it	eq
  400504:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400508:	f014 0f80 	tst.w	r4, #128	; 0x80
  40050c:	d0ed      	beq.n	4004ea <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40050e:	2201      	movs	r2, #1
  400510:	4649      	mov	r1, r9
  400512:	4b0a      	ldr	r3, [pc, #40]	; (40053c <gfx_mono_draw_char+0xa8>)
  400514:	4798      	blx	r3
  400516:	e7e8      	b.n	4004ea <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400518:	f109 0901 	add.w	r9, r9, #1
  40051c:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400520:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400524:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400528:	d0c7      	beq.n	4004ba <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40052a:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40052e:	2e00      	cmp	r6, #0
  400530:	d0f2      	beq.n	400518 <gfx_mono_draw_char+0x84>
  400532:	2500      	movs	r5, #0
  400534:	462c      	mov	r4, r5
  400536:	e7de      	b.n	4004f6 <gfx_mono_draw_char+0x62>
  400538:	0040045d 	.word	0x0040045d
  40053c:	00400629 	.word	0x00400629

00400540 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400544:	4604      	mov	r4, r0
  400546:	4690      	mov	r8, r2
  400548:	461d      	mov	r5, r3
  40054a:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  40054c:	4f0d      	ldr	r7, [pc, #52]	; (400584 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40054e:	460e      	mov	r6, r1
  400550:	e008      	b.n	400564 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400552:	7a6a      	ldrb	r2, [r5, #9]
  400554:	3201      	adds	r2, #1
  400556:	4442      	add	r2, r8
  400558:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  40055c:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40055e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400562:	b16b      	cbz	r3, 400580 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400564:	7820      	ldrb	r0, [r4, #0]
  400566:	280a      	cmp	r0, #10
  400568:	d0f3      	beq.n	400552 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40056a:	280d      	cmp	r0, #13
  40056c:	d0f7      	beq.n	40055e <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40056e:	462b      	mov	r3, r5
  400570:	4642      	mov	r2, r8
  400572:	4649      	mov	r1, r9
  400574:	47b8      	blx	r7
			x += font->width;
  400576:	7a2b      	ldrb	r3, [r5, #8]
  400578:	4499      	add	r9, r3
  40057a:	fa5f f989 	uxtb.w	r9, r9
  40057e:	e7ee      	b.n	40055e <gfx_mono_draw_string+0x1e>
}
  400580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400584:	00400495 	.word	0x00400495

00400588 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400588:	b570      	push	{r4, r5, r6, lr}
  40058a:	4604      	mov	r4, r0
  40058c:	460d      	mov	r5, r1
  40058e:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400590:	b91b      	cbnz	r3, 40059a <gfx_mono_ssd1306_put_byte+0x12>
  400592:	4b0d      	ldr	r3, [pc, #52]	; (4005c8 <gfx_mono_ssd1306_put_byte+0x40>)
  400594:	4798      	blx	r3
  400596:	42b0      	cmp	r0, r6
  400598:	d015      	beq.n	4005c6 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40059a:	4632      	mov	r2, r6
  40059c:	4629      	mov	r1, r5
  40059e:	4620      	mov	r0, r4
  4005a0:	4b0a      	ldr	r3, [pc, #40]	; (4005cc <gfx_mono_ssd1306_put_byte+0x44>)
  4005a2:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005a4:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005a8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005ac:	4c08      	ldr	r4, [pc, #32]	; (4005d0 <gfx_mono_ssd1306_put_byte+0x48>)
  4005ae:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005b0:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005b4:	f040 0010 	orr.w	r0, r0, #16
  4005b8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005ba:	f005 000f 	and.w	r0, r5, #15
  4005be:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4005c0:	4630      	mov	r0, r6
  4005c2:	4b04      	ldr	r3, [pc, #16]	; (4005d4 <gfx_mono_ssd1306_put_byte+0x4c>)
  4005c4:	4798      	blx	r3
  4005c6:	bd70      	pop	{r4, r5, r6, pc}
  4005c8:	0040037d 	.word	0x0040037d
  4005cc:	0040036d 	.word	0x0040036d
  4005d0:	00400699 	.word	0x00400699
  4005d4:	004008b9 	.word	0x004008b9

004005d8 <gfx_mono_ssd1306_init>:
{
  4005d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4005dc:	480d      	ldr	r0, [pc, #52]	; (400614 <gfx_mono_ssd1306_init+0x3c>)
  4005de:	4b0e      	ldr	r3, [pc, #56]	; (400618 <gfx_mono_ssd1306_init+0x40>)
  4005e0:	4798      	blx	r3
	ssd1306_init();
  4005e2:	4b0e      	ldr	r3, [pc, #56]	; (40061c <gfx_mono_ssd1306_init+0x44>)
  4005e4:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4005e6:	2040      	movs	r0, #64	; 0x40
  4005e8:	4b0d      	ldr	r3, [pc, #52]	; (400620 <gfx_mono_ssd1306_init+0x48>)
  4005ea:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005ec:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005ee:	f04f 0801 	mov.w	r8, #1
  4005f2:	462f      	mov	r7, r5
  4005f4:	4e0b      	ldr	r6, [pc, #44]	; (400624 <gfx_mono_ssd1306_init+0x4c>)
{
  4005f6:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005f8:	4643      	mov	r3, r8
  4005fa:	463a      	mov	r2, r7
  4005fc:	b2e1      	uxtb	r1, r4
  4005fe:	4628      	mov	r0, r5
  400600:	47b0      	blx	r6
  400602:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400604:	2c80      	cmp	r4, #128	; 0x80
  400606:	d1f7      	bne.n	4005f8 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400608:	3501      	adds	r5, #1
  40060a:	b2ed      	uxtb	r5, r5
  40060c:	2d04      	cmp	r5, #4
  40060e:	d1f2      	bne.n	4005f6 <gfx_mono_ssd1306_init+0x1e>
  400610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400614:	204009f4 	.word	0x204009f4
  400618:	00400361 	.word	0x00400361
  40061c:	004006d9 	.word	0x004006d9
  400620:	00400699 	.word	0x00400699
  400624:	00400589 	.word	0x00400589

00400628 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400628:	09c3      	lsrs	r3, r0, #7
  40062a:	d12a      	bne.n	400682 <gfx_mono_ssd1306_draw_pixel+0x5a>
  40062c:	291f      	cmp	r1, #31
  40062e:	d828      	bhi.n	400682 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400634:	4614      	mov	r4, r2
  400636:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400638:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40063a:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40063e:	2201      	movs	r2, #1
  400640:	fa02 f701 	lsl.w	r7, r2, r1
  400644:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400648:	4601      	mov	r1, r0
  40064a:	4630      	mov	r0, r6
  40064c:	4b0d      	ldr	r3, [pc, #52]	; (400684 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40064e:	4798      	blx	r3
  400650:	4602      	mov	r2, r0
	switch (color) {
  400652:	2c01      	cmp	r4, #1
  400654:	d009      	beq.n	40066a <gfx_mono_ssd1306_draw_pixel+0x42>
  400656:	b164      	cbz	r4, 400672 <gfx_mono_ssd1306_draw_pixel+0x4a>
  400658:	2c02      	cmp	r4, #2
  40065a:	d00e      	beq.n	40067a <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  40065c:	2300      	movs	r3, #0
  40065e:	4629      	mov	r1, r5
  400660:	4630      	mov	r0, r6
  400662:	4c09      	ldr	r4, [pc, #36]	; (400688 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400664:	47a0      	blx	r4
  400666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40066a:	ea48 0200 	orr.w	r2, r8, r0
  40066e:	b2d2      	uxtb	r2, r2
		break;
  400670:	e7f4      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400672:	ea20 0207 	bic.w	r2, r0, r7
  400676:	b2d2      	uxtb	r2, r2
		break;
  400678:	e7f0      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40067a:	ea88 0200 	eor.w	r2, r8, r0
  40067e:	b2d2      	uxtb	r2, r2
		break;
  400680:	e7ec      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
  400682:	4770      	bx	lr
  400684:	0040037d 	.word	0x0040037d
  400688:	00400589 	.word	0x00400589

0040068c <gfx_mono_ssd1306_get_byte>:
{
  40068c:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40068e:	4b01      	ldr	r3, [pc, #4]	; (400694 <gfx_mono_ssd1306_get_byte+0x8>)
  400690:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400692:	bd08      	pop	{r3, pc}
  400694:	0040037d 	.word	0x0040037d

00400698 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400698:	b538      	push	{r3, r4, r5, lr}
  40069a:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40069c:	2208      	movs	r2, #8
  40069e:	4b09      	ldr	r3, [pc, #36]	; (4006c4 <ssd1306_write_command+0x2c>)
  4006a0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006a2:	4c09      	ldr	r4, [pc, #36]	; (4006c8 <ssd1306_write_command+0x30>)
  4006a4:	2101      	movs	r1, #1
  4006a6:	4620      	mov	r0, r4
  4006a8:	4b08      	ldr	r3, [pc, #32]	; (4006cc <ssd1306_write_command+0x34>)
  4006aa:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006ac:	2301      	movs	r3, #1
  4006ae:	461a      	mov	r2, r3
  4006b0:	4629      	mov	r1, r5
  4006b2:	4620      	mov	r0, r4
  4006b4:	4c06      	ldr	r4, [pc, #24]	; (4006d0 <ssd1306_write_command+0x38>)
  4006b6:	47a0      	blx	r4
	delay_us(10);
  4006b8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006bc:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <ssd1306_write_command+0x3c>)
  4006be:	4798      	blx	r3
  4006c0:	bd38      	pop	{r3, r4, r5, pc}
  4006c2:	bf00      	nop
  4006c4:	400e1000 	.word	0x400e1000
  4006c8:	40008000 	.word	0x40008000
  4006cc:	00400241 	.word	0x00400241
  4006d0:	00400257 	.word	0x00400257
  4006d4:	20400001 	.word	0x20400001

004006d8 <ssd1306_init>:
{
  4006d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006dc:	4d66      	ldr	r5, [pc, #408]	; (400878 <ssd1306_init+0x1a0>)
  4006de:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4006e2:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006e4:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006e8:	4b64      	ldr	r3, [pc, #400]	; (40087c <ssd1306_init+0x1a4>)
  4006ea:	2708      	movs	r7, #8
  4006ec:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006ee:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006f2:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006f4:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006f8:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006fa:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006fc:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400700:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400702:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400706:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400708:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40070a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40070e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400710:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400712:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400716:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400718:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40071a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40071e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400720:	f022 0208 	bic.w	r2, r2, #8
  400724:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400726:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400728:	f022 0208 	bic.w	r2, r2, #8
  40072c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40072e:	601f      	str	r7, [r3, #0]
  400730:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400732:	631f      	str	r7, [r3, #48]	; 0x30
  400734:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400736:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008b4 <ssd1306_init+0x1dc>
  40073a:	2300      	movs	r3, #0
  40073c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400740:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400744:	4640      	mov	r0, r8
  400746:	4c4e      	ldr	r4, [pc, #312]	; (400880 <ssd1306_init+0x1a8>)
  400748:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40074a:	2300      	movs	r3, #0
  40074c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400750:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400754:	4640      	mov	r0, r8
  400756:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400758:	2300      	movs	r3, #0
  40075a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40075e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400762:	4640      	mov	r0, r8
  400764:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400766:	2300      	movs	r3, #0
  400768:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40076c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400770:	4640      	mov	r0, r8
  400772:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400774:	2300      	movs	r3, #0
  400776:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40077a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40077e:	4640      	mov	r0, r8
  400780:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400782:	2300      	movs	r3, #0
  400784:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400788:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40078c:	4640      	mov	r0, r8
  40078e:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400790:	4c3c      	ldr	r4, [pc, #240]	; (400884 <ssd1306_init+0x1ac>)
  400792:	f04f 0902 	mov.w	r9, #2
  400796:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40079a:	f04f 0880 	mov.w	r8, #128	; 0x80
  40079e:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a2:	6863      	ldr	r3, [r4, #4]
  4007a4:	f043 0301 	orr.w	r3, r3, #1
  4007a8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007aa:	463a      	mov	r2, r7
  4007ac:	2101      	movs	r1, #1
  4007ae:	4620      	mov	r0, r4
  4007b0:	4b35      	ldr	r3, [pc, #212]	; (400888 <ssd1306_init+0x1b0>)
  4007b2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007b4:	2200      	movs	r2, #0
  4007b6:	2101      	movs	r1, #1
  4007b8:	4620      	mov	r0, r4
  4007ba:	4b34      	ldr	r3, [pc, #208]	; (40088c <ssd1306_init+0x1b4>)
  4007bc:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4007be:	2200      	movs	r2, #0
  4007c0:	2101      	movs	r1, #1
  4007c2:	4620      	mov	r0, r4
  4007c4:	4b32      	ldr	r3, [pc, #200]	; (400890 <ssd1306_init+0x1b8>)
  4007c6:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007c8:	6863      	ldr	r3, [r4, #4]
  4007ca:	f023 0302 	bic.w	r3, r3, #2
  4007ce:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4007d0:	2200      	movs	r2, #0
  4007d2:	2101      	movs	r1, #1
  4007d4:	4620      	mov	r0, r4
  4007d6:	4b2f      	ldr	r3, [pc, #188]	; (400894 <ssd1306_init+0x1bc>)
  4007d8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007da:	6863      	ldr	r3, [r4, #4]
  4007dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007e0:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007e2:	6863      	ldr	r3, [r4, #4]
  4007e4:	f043 0310 	orr.w	r3, r3, #16
  4007e8:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4007ea:	492b      	ldr	r1, [pc, #172]	; (400898 <ssd1306_init+0x1c0>)
  4007ec:	482b      	ldr	r0, [pc, #172]	; (40089c <ssd1306_init+0x1c4>)
  4007ee:	4b2c      	ldr	r3, [pc, #176]	; (4008a0 <ssd1306_init+0x1c8>)
  4007f0:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4007f2:	b2c2      	uxtb	r2, r0
  4007f4:	2101      	movs	r1, #1
  4007f6:	4620      	mov	r0, r4
  4007f8:	4b2a      	ldr	r3, [pc, #168]	; (4008a4 <ssd1306_init+0x1cc>)
  4007fa:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4007fc:	4620      	mov	r0, r4
  4007fe:	4b2a      	ldr	r3, [pc, #168]	; (4008a8 <ssd1306_init+0x1d0>)
  400800:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400802:	2301      	movs	r3, #1
  400804:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400806:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400808:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40080c:	4c27      	ldr	r4, [pc, #156]	; (4008ac <ssd1306_init+0x1d4>)
  40080e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400810:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400812:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400816:	47a0      	blx	r4
  400818:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40081a:	20a8      	movs	r0, #168	; 0xa8
  40081c:	4c24      	ldr	r4, [pc, #144]	; (4008b0 <ssd1306_init+0x1d8>)
  40081e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400820:	201f      	movs	r0, #31
  400822:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400824:	20d3      	movs	r0, #211	; 0xd3
  400826:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400828:	2000      	movs	r0, #0
  40082a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40082c:	2040      	movs	r0, #64	; 0x40
  40082e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400830:	20a1      	movs	r0, #161	; 0xa1
  400832:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400834:	20c8      	movs	r0, #200	; 0xc8
  400836:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400838:	20da      	movs	r0, #218	; 0xda
  40083a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40083c:	4648      	mov	r0, r9
  40083e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400840:	2081      	movs	r0, #129	; 0x81
  400842:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400844:	208f      	movs	r0, #143	; 0x8f
  400846:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400848:	20a4      	movs	r0, #164	; 0xa4
  40084a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40084c:	20a6      	movs	r0, #166	; 0xa6
  40084e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400850:	20d5      	movs	r0, #213	; 0xd5
  400852:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400854:	4640      	mov	r0, r8
  400856:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400858:	208d      	movs	r0, #141	; 0x8d
  40085a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  40085c:	2014      	movs	r0, #20
  40085e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400860:	20db      	movs	r0, #219	; 0xdb
  400862:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400864:	2040      	movs	r0, #64	; 0x40
  400866:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400868:	20d9      	movs	r0, #217	; 0xd9
  40086a:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  40086c:	20f1      	movs	r0, #241	; 0xf1
  40086e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400870:	20af      	movs	r0, #175	; 0xaf
  400872:	47a0      	blx	r4
  400874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400878:	400e1200 	.word	0x400e1200
  40087c:	400e1000 	.word	0x400e1000
  400880:	00400cb9 	.word	0x00400cb9
  400884:	40008000 	.word	0x40008000
  400888:	004002c7 	.word	0x004002c7
  40088c:	0040028b 	.word	0x0040028b
  400890:	004002a9 	.word	0x004002a9
  400894:	0040030d 	.word	0x0040030d
  400898:	08f0d180 	.word	0x08f0d180
  40089c:	001e8480 	.word	0x001e8480
  4008a0:	00400321 	.word	0x00400321
  4008a4:	00400337 	.word	0x00400337
  4008a8:	00400215 	.word	0x00400215
  4008ac:	20400001 	.word	0x20400001
  4008b0:	00400699 	.word	0x00400699
  4008b4:	400e1400 	.word	0x400e1400

004008b8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008b8:	b538      	push	{r3, r4, r5, lr}
  4008ba:	4605      	mov	r5, r0
  4008bc:	2208      	movs	r2, #8
  4008be:	4b09      	ldr	r3, [pc, #36]	; (4008e4 <ssd1306_write_data+0x2c>)
  4008c0:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008c2:	4c09      	ldr	r4, [pc, #36]	; (4008e8 <ssd1306_write_data+0x30>)
  4008c4:	2101      	movs	r1, #1
  4008c6:	4620      	mov	r0, r4
  4008c8:	4b08      	ldr	r3, [pc, #32]	; (4008ec <ssd1306_write_data+0x34>)
  4008ca:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4008cc:	2301      	movs	r3, #1
  4008ce:	461a      	mov	r2, r3
  4008d0:	4629      	mov	r1, r5
  4008d2:	4620      	mov	r0, r4
  4008d4:	4c06      	ldr	r4, [pc, #24]	; (4008f0 <ssd1306_write_data+0x38>)
  4008d6:	47a0      	blx	r4
	delay_us(10);
  4008d8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008dc:	4b05      	ldr	r3, [pc, #20]	; (4008f4 <ssd1306_write_data+0x3c>)
  4008de:	4798      	blx	r3
  4008e0:	bd38      	pop	{r3, r4, r5, pc}
  4008e2:	bf00      	nop
  4008e4:	400e1000 	.word	0x400e1000
  4008e8:	40008000 	.word	0x40008000
  4008ec:	00400241 	.word	0x00400241
  4008f0:	00400257 	.word	0x00400257
  4008f4:	20400001 	.word	0x20400001

004008f8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008f8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008fa:	4810      	ldr	r0, [pc, #64]	; (40093c <sysclk_init+0x44>)
  4008fc:	4b10      	ldr	r3, [pc, #64]	; (400940 <sysclk_init+0x48>)
  4008fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400900:	213e      	movs	r1, #62	; 0x3e
  400902:	2000      	movs	r0, #0
  400904:	4b0f      	ldr	r3, [pc, #60]	; (400944 <sysclk_init+0x4c>)
  400906:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400908:	4c0f      	ldr	r4, [pc, #60]	; (400948 <sysclk_init+0x50>)
  40090a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40090c:	2800      	cmp	r0, #0
  40090e:	d0fc      	beq.n	40090a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400910:	4b0e      	ldr	r3, [pc, #56]	; (40094c <sysclk_init+0x54>)
  400912:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400914:	4a0e      	ldr	r2, [pc, #56]	; (400950 <sysclk_init+0x58>)
  400916:	4b0f      	ldr	r3, [pc, #60]	; (400954 <sysclk_init+0x5c>)
  400918:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40091a:	4c0f      	ldr	r4, [pc, #60]	; (400958 <sysclk_init+0x60>)
  40091c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40091e:	2800      	cmp	r0, #0
  400920:	d0fc      	beq.n	40091c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400922:	2002      	movs	r0, #2
  400924:	4b0d      	ldr	r3, [pc, #52]	; (40095c <sysclk_init+0x64>)
  400926:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400928:	2000      	movs	r0, #0
  40092a:	4b0d      	ldr	r3, [pc, #52]	; (400960 <sysclk_init+0x68>)
  40092c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40092e:	4b0d      	ldr	r3, [pc, #52]	; (400964 <sysclk_init+0x6c>)
  400930:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400932:	4802      	ldr	r0, [pc, #8]	; (40093c <sysclk_init+0x44>)
  400934:	4b02      	ldr	r3, [pc, #8]	; (400940 <sysclk_init+0x48>)
  400936:	4798      	blx	r3
  400938:	bd10      	pop	{r4, pc}
  40093a:	bf00      	nop
  40093c:	11e1a300 	.word	0x11e1a300
  400940:	0040132d 	.word	0x0040132d
  400944:	00400f49 	.word	0x00400f49
  400948:	00400f9d 	.word	0x00400f9d
  40094c:	00400fad 	.word	0x00400fad
  400950:	20183f01 	.word	0x20183f01
  400954:	400e0600 	.word	0x400e0600
  400958:	00400fbd 	.word	0x00400fbd
  40095c:	00400ead 	.word	0x00400ead
  400960:	00400ee5 	.word	0x00400ee5
  400964:	00401221 	.word	0x00401221

00400968 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40096c:	b980      	cbnz	r0, 400990 <_read+0x28>
  40096e:	460c      	mov	r4, r1
  400970:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400972:	2a00      	cmp	r2, #0
  400974:	dd0f      	ble.n	400996 <_read+0x2e>
  400976:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400978:	4e08      	ldr	r6, [pc, #32]	; (40099c <_read+0x34>)
  40097a:	4d09      	ldr	r5, [pc, #36]	; (4009a0 <_read+0x38>)
  40097c:	6830      	ldr	r0, [r6, #0]
  40097e:	4621      	mov	r1, r4
  400980:	682b      	ldr	r3, [r5, #0]
  400982:	4798      	blx	r3
		ptr++;
  400984:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400986:	42bc      	cmp	r4, r7
  400988:	d1f8      	bne.n	40097c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40098a:	4640      	mov	r0, r8
  40098c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400990:	f04f 38ff 	mov.w	r8, #4294967295
  400994:	e7f9      	b.n	40098a <_read+0x22>
	for (; len > 0; --len) {
  400996:	4680      	mov	r8, r0
  400998:	e7f7      	b.n	40098a <_read+0x22>
  40099a:	bf00      	nop
  40099c:	20400dfc 	.word	0x20400dfc
  4009a0:	20400df4 	.word	0x20400df4

004009a4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009a4:	3801      	subs	r0, #1
  4009a6:	2802      	cmp	r0, #2
  4009a8:	d815      	bhi.n	4009d6 <_write+0x32>
{
  4009aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009ae:	460e      	mov	r6, r1
  4009b0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4009b2:	b19a      	cbz	r2, 4009dc <_write+0x38>
  4009b4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009b6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4009f0 <_write+0x4c>
  4009ba:	4f0c      	ldr	r7, [pc, #48]	; (4009ec <_write+0x48>)
  4009bc:	f8d8 0000 	ldr.w	r0, [r8]
  4009c0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4009c4:	683b      	ldr	r3, [r7, #0]
  4009c6:	4798      	blx	r3
  4009c8:	2800      	cmp	r0, #0
  4009ca:	db0a      	blt.n	4009e2 <_write+0x3e>
  4009cc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4009ce:	3c01      	subs	r4, #1
  4009d0:	d1f4      	bne.n	4009bc <_write+0x18>
  4009d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4009d6:	f04f 30ff 	mov.w	r0, #4294967295
  4009da:	4770      	bx	lr
	for (; len != 0; --len) {
  4009dc:	4610      	mov	r0, r2
  4009de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4009e2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4009e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009ea:	bf00      	nop
  4009ec:	20400df8 	.word	0x20400df8
  4009f0:	20400dfc 	.word	0x20400dfc

004009f4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009fa:	4b5c      	ldr	r3, [pc, #368]	; (400b6c <board_init+0x178>)
  4009fc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a02:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a06:	4b5a      	ldr	r3, [pc, #360]	; (400b70 <board_init+0x17c>)
  400a08:	2200      	movs	r2, #0
  400a0a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a0e:	695a      	ldr	r2, [r3, #20]
  400a10:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a14:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a16:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a1a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a1e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a22:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a26:	f007 0007 	and.w	r0, r7, #7
  400a2a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a2c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a30:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a34:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a38:	f3bf 8f4f 	dsb	sy
  400a3c:	f04f 34ff 	mov.w	r4, #4294967295
  400a40:	fa04 fc00 	lsl.w	ip, r4, r0
  400a44:	fa06 f000 	lsl.w	r0, r6, r0
  400a48:	fa04 f40e 	lsl.w	r4, r4, lr
  400a4c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a50:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a52:	463a      	mov	r2, r7
  400a54:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a56:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a5a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a5e:	3a01      	subs	r2, #1
  400a60:	4423      	add	r3, r4
  400a62:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a66:	d1f6      	bne.n	400a56 <board_init+0x62>
        } while(sets--);
  400a68:	3e01      	subs	r6, #1
  400a6a:	4460      	add	r0, ip
  400a6c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a70:	d1ef      	bne.n	400a52 <board_init+0x5e>
  400a72:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a76:	4b3e      	ldr	r3, [pc, #248]	; (400b70 <board_init+0x17c>)
  400a78:	695a      	ldr	r2, [r3, #20]
  400a7a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a7e:	615a      	str	r2, [r3, #20]
  400a80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a84:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a88:	4a3a      	ldr	r2, [pc, #232]	; (400b74 <board_init+0x180>)
  400a8a:	493b      	ldr	r1, [pc, #236]	; (400b78 <board_init+0x184>)
  400a8c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a8e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a92:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a98:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a9c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400aa0:	f022 0201 	bic.w	r2, r2, #1
  400aa4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400aa8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400aac:	f022 0201 	bic.w	r2, r2, #1
  400ab0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400ab4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ab8:	f3bf 8f6f 	isb	sy
  400abc:	200a      	movs	r0, #10
  400abe:	4c2f      	ldr	r4, [pc, #188]	; (400b7c <board_init+0x188>)
  400ac0:	47a0      	blx	r4
  400ac2:	200b      	movs	r0, #11
  400ac4:	47a0      	blx	r4
  400ac6:	200c      	movs	r0, #12
  400ac8:	47a0      	blx	r4
  400aca:	2010      	movs	r0, #16
  400acc:	47a0      	blx	r4
  400ace:	2011      	movs	r0, #17
  400ad0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ad2:	4b2b      	ldr	r3, [pc, #172]	; (400b80 <board_init+0x18c>)
  400ad4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400ad8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ada:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ade:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ae0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ae4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ae8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400aee:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400af0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400af4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400af6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400afc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400afe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b02:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b04:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b06:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b0a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b0c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b10:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400b18:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b1c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b22:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b24:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b2a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b2c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b30:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b32:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b34:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b38:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b3a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b3c:	4a11      	ldr	r2, [pc, #68]	; (400b84 <board_init+0x190>)
  400b3e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b42:	f043 0310 	orr.w	r3, r3, #16
  400b46:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b4a:	4b0f      	ldr	r3, [pc, #60]	; (400b88 <board_init+0x194>)
  400b4c:	2210      	movs	r2, #16
  400b4e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b54:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b56:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400b5c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b5e:	4311      	orrs	r1, r2
  400b60:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400b62:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b64:	4311      	orrs	r1, r2
  400b66:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b68:	605a      	str	r2, [r3, #4]
  400b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b6c:	400e1850 	.word	0x400e1850
  400b70:	e000ed00 	.word	0xe000ed00
  400b74:	400e0c00 	.word	0x400e0c00
  400b78:	5a00080c 	.word	0x5a00080c
  400b7c:	00400fcd 	.word	0x00400fcd
  400b80:	400e1200 	.word	0x400e1200
  400b84:	40088000 	.word	0x40088000
  400b88:	400e1000 	.word	0x400e1000

00400b8c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b8c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b90:	0053      	lsls	r3, r2, #1
  400b92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b96:	fbb2 f2f3 	udiv	r2, r2, r3
  400b9a:	3a01      	subs	r2, #1
  400b9c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400ba0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400ba4:	4770      	bx	lr

00400ba6 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400ba6:	6301      	str	r1, [r0, #48]	; 0x30
  400ba8:	4770      	bx	lr

00400baa <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400baa:	6341      	str	r1, [r0, #52]	; 0x34
  400bac:	4770      	bx	lr

00400bae <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400bae:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400bb2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bb6:	d105      	bne.n	400bc4 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400bb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400bba:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400bbc:	bf14      	ite	ne
  400bbe:	2001      	movne	r0, #1
  400bc0:	2000      	moveq	r0, #0
  400bc2:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400bc4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400bc6:	e7f8      	b.n	400bba <pio_get+0xc>

00400bc8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bc8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bca:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bce:	d03a      	beq.n	400c46 <pio_set_peripheral+0x7e>
  400bd0:	d813      	bhi.n	400bfa <pio_set_peripheral+0x32>
  400bd2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bd6:	d025      	beq.n	400c24 <pio_set_peripheral+0x5c>
  400bd8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bdc:	d10a      	bne.n	400bf4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bde:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400be0:	4313      	orrs	r3, r2
  400be2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400be4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400be6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400be8:	400b      	ands	r3, r1
  400bea:	ea23 0302 	bic.w	r3, r3, r2
  400bee:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bf0:	6042      	str	r2, [r0, #4]
  400bf2:	4770      	bx	lr
	switch (ul_type) {
  400bf4:	2900      	cmp	r1, #0
  400bf6:	d1fb      	bne.n	400bf0 <pio_set_peripheral+0x28>
  400bf8:	4770      	bx	lr
  400bfa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bfe:	d021      	beq.n	400c44 <pio_set_peripheral+0x7c>
  400c00:	d809      	bhi.n	400c16 <pio_set_peripheral+0x4e>
  400c02:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c06:	d1f3      	bne.n	400bf0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c0a:	4313      	orrs	r3, r2
  400c0c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c0e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c10:	4313      	orrs	r3, r2
  400c12:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c14:	e7ec      	b.n	400bf0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c16:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c1a:	d013      	beq.n	400c44 <pio_set_peripheral+0x7c>
  400c1c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c20:	d010      	beq.n	400c44 <pio_set_peripheral+0x7c>
  400c22:	e7e5      	b.n	400bf0 <pio_set_peripheral+0x28>
{
  400c24:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c26:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c28:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c2a:	43d3      	mvns	r3, r2
  400c2c:	4021      	ands	r1, r4
  400c2e:	461c      	mov	r4, r3
  400c30:	4019      	ands	r1, r3
  400c32:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c34:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c36:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c38:	400b      	ands	r3, r1
  400c3a:	4023      	ands	r3, r4
  400c3c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c3e:	6042      	str	r2, [r0, #4]
}
  400c40:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c44:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c46:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c48:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c4a:	400b      	ands	r3, r1
  400c4c:	ea23 0302 	bic.w	r3, r3, r2
  400c50:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c52:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c54:	4313      	orrs	r3, r2
  400c56:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c58:	e7ca      	b.n	400bf0 <pio_set_peripheral+0x28>

00400c5a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c5a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c5c:	f012 0f01 	tst.w	r2, #1
  400c60:	d10d      	bne.n	400c7e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c62:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c64:	f012 0f0a 	tst.w	r2, #10
  400c68:	d00b      	beq.n	400c82 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c6a:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c6c:	f012 0f02 	tst.w	r2, #2
  400c70:	d109      	bne.n	400c86 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c72:	f012 0f08 	tst.w	r2, #8
  400c76:	d008      	beq.n	400c8a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c78:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c7c:	e005      	b.n	400c8a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c7e:	6641      	str	r1, [r0, #100]	; 0x64
  400c80:	e7f0      	b.n	400c64 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c82:	6241      	str	r1, [r0, #36]	; 0x24
  400c84:	e7f2      	b.n	400c6c <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c86:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c8a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c8c:	6001      	str	r1, [r0, #0]
  400c8e:	4770      	bx	lr

00400c90 <pio_set_output>:
{
  400c90:	b410      	push	{r4}
  400c92:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c94:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c96:	b94c      	cbnz	r4, 400cac <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c98:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c9a:	b14b      	cbz	r3, 400cb0 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c9c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c9e:	b94a      	cbnz	r2, 400cb4 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ca0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ca2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ca4:	6001      	str	r1, [r0, #0]
}
  400ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400caa:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400cac:	6641      	str	r1, [r0, #100]	; 0x64
  400cae:	e7f4      	b.n	400c9a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cb0:	6541      	str	r1, [r0, #84]	; 0x54
  400cb2:	e7f4      	b.n	400c9e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cb4:	6301      	str	r1, [r0, #48]	; 0x30
  400cb6:	e7f4      	b.n	400ca2 <pio_set_output+0x12>

00400cb8 <pio_configure>:
{
  400cb8:	b570      	push	{r4, r5, r6, lr}
  400cba:	b082      	sub	sp, #8
  400cbc:	4605      	mov	r5, r0
  400cbe:	4616      	mov	r6, r2
  400cc0:	461c      	mov	r4, r3
	switch (ul_type) {
  400cc2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cc6:	d014      	beq.n	400cf2 <pio_configure+0x3a>
  400cc8:	d90a      	bls.n	400ce0 <pio_configure+0x28>
  400cca:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cce:	d024      	beq.n	400d1a <pio_configure+0x62>
  400cd0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cd4:	d021      	beq.n	400d1a <pio_configure+0x62>
  400cd6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cda:	d017      	beq.n	400d0c <pio_configure+0x54>
		return 0;
  400cdc:	2000      	movs	r0, #0
  400cde:	e01a      	b.n	400d16 <pio_configure+0x5e>
	switch (ul_type) {
  400ce0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ce4:	d005      	beq.n	400cf2 <pio_configure+0x3a>
  400ce6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cea:	d002      	beq.n	400cf2 <pio_configure+0x3a>
  400cec:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cf0:	d1f4      	bne.n	400cdc <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cf2:	4632      	mov	r2, r6
  400cf4:	4628      	mov	r0, r5
  400cf6:	4b11      	ldr	r3, [pc, #68]	; (400d3c <pio_configure+0x84>)
  400cf8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cfa:	f014 0f01 	tst.w	r4, #1
  400cfe:	d102      	bne.n	400d06 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d00:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d02:	2001      	movs	r0, #1
  400d04:	e007      	b.n	400d16 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d06:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d08:	2001      	movs	r0, #1
  400d0a:	e004      	b.n	400d16 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d0c:	461a      	mov	r2, r3
  400d0e:	4631      	mov	r1, r6
  400d10:	4b0b      	ldr	r3, [pc, #44]	; (400d40 <pio_configure+0x88>)
  400d12:	4798      	blx	r3
	return 1;
  400d14:	2001      	movs	r0, #1
}
  400d16:	b002      	add	sp, #8
  400d18:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d1a:	f004 0301 	and.w	r3, r4, #1
  400d1e:	9300      	str	r3, [sp, #0]
  400d20:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d24:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d28:	bf14      	ite	ne
  400d2a:	2200      	movne	r2, #0
  400d2c:	2201      	moveq	r2, #1
  400d2e:	4631      	mov	r1, r6
  400d30:	4628      	mov	r0, r5
  400d32:	4c04      	ldr	r4, [pc, #16]	; (400d44 <pio_configure+0x8c>)
  400d34:	47a0      	blx	r4
	return 1;
  400d36:	2001      	movs	r0, #1
		break;
  400d38:	e7ed      	b.n	400d16 <pio_configure+0x5e>
  400d3a:	bf00      	nop
  400d3c:	00400bc9 	.word	0x00400bc9
  400d40:	00400c5b 	.word	0x00400c5b
  400d44:	00400c91 	.word	0x00400c91

00400d48 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d48:	f012 0f10 	tst.w	r2, #16
  400d4c:	d012      	beq.n	400d74 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d4e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d52:	f012 0f20 	tst.w	r2, #32
  400d56:	d007      	beq.n	400d68 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d58:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d5c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d60:	d005      	beq.n	400d6e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d62:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d66:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d68:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d6c:	e7f6      	b.n	400d5c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d6e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d72:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d74:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d78:	4770      	bx	lr

00400d7a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d7a:	6401      	str	r1, [r0, #64]	; 0x40
  400d7c:	4770      	bx	lr

00400d7e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d7e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d80:	4770      	bx	lr

00400d82 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d82:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d84:	4770      	bx	lr
	...

00400d88 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d8c:	4604      	mov	r4, r0
  400d8e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d90:	4b0e      	ldr	r3, [pc, #56]	; (400dcc <pio_handler_process+0x44>)
  400d92:	4798      	blx	r3
  400d94:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d96:	4620      	mov	r0, r4
  400d98:	4b0d      	ldr	r3, [pc, #52]	; (400dd0 <pio_handler_process+0x48>)
  400d9a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d9c:	4005      	ands	r5, r0
  400d9e:	d013      	beq.n	400dc8 <pio_handler_process+0x40>
  400da0:	4c0c      	ldr	r4, [pc, #48]	; (400dd4 <pio_handler_process+0x4c>)
  400da2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400da6:	e003      	b.n	400db0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400da8:	42b4      	cmp	r4, r6
  400daa:	d00d      	beq.n	400dc8 <pio_handler_process+0x40>
  400dac:	3410      	adds	r4, #16
		while (status != 0) {
  400dae:	b15d      	cbz	r5, 400dc8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400db0:	6820      	ldr	r0, [r4, #0]
  400db2:	4540      	cmp	r0, r8
  400db4:	d1f8      	bne.n	400da8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400db6:	6861      	ldr	r1, [r4, #4]
  400db8:	4229      	tst	r1, r5
  400dba:	d0f5      	beq.n	400da8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400dbc:	68e3      	ldr	r3, [r4, #12]
  400dbe:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dc0:	6863      	ldr	r3, [r4, #4]
  400dc2:	ea25 0503 	bic.w	r5, r5, r3
  400dc6:	e7ef      	b.n	400da8 <pio_handler_process+0x20>
  400dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dcc:	00400d7f 	.word	0x00400d7f
  400dd0:	00400d83 	.word	0x00400d83
  400dd4:	20400bf4 	.word	0x20400bf4

00400dd8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dda:	4c18      	ldr	r4, [pc, #96]	; (400e3c <pio_handler_set+0x64>)
  400ddc:	6826      	ldr	r6, [r4, #0]
  400dde:	2e06      	cmp	r6, #6
  400de0:	d82a      	bhi.n	400e38 <pio_handler_set+0x60>
  400de2:	f04f 0c00 	mov.w	ip, #0
  400de6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400de8:	4f15      	ldr	r7, [pc, #84]	; (400e40 <pio_handler_set+0x68>)
  400dea:	e004      	b.n	400df6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400dec:	3401      	adds	r4, #1
  400dee:	b2e4      	uxtb	r4, r4
  400df0:	46a4      	mov	ip, r4
  400df2:	42a6      	cmp	r6, r4
  400df4:	d309      	bcc.n	400e0a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400df6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400df8:	0125      	lsls	r5, r4, #4
  400dfa:	597d      	ldr	r5, [r7, r5]
  400dfc:	428d      	cmp	r5, r1
  400dfe:	d1f5      	bne.n	400dec <pio_handler_set+0x14>
  400e00:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e04:	686d      	ldr	r5, [r5, #4]
  400e06:	4295      	cmp	r5, r2
  400e08:	d1f0      	bne.n	400dec <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e0a:	4d0d      	ldr	r5, [pc, #52]	; (400e40 <pio_handler_set+0x68>)
  400e0c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e10:	eb05 040e 	add.w	r4, r5, lr
  400e14:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e18:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e1a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e1c:	9906      	ldr	r1, [sp, #24]
  400e1e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e20:	3601      	adds	r6, #1
  400e22:	4566      	cmp	r6, ip
  400e24:	d005      	beq.n	400e32 <pio_handler_set+0x5a>
  400e26:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e28:	461a      	mov	r2, r3
  400e2a:	4b06      	ldr	r3, [pc, #24]	; (400e44 <pio_handler_set+0x6c>)
  400e2c:	4798      	blx	r3

	return 0;
  400e2e:	2000      	movs	r0, #0
  400e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e32:	4902      	ldr	r1, [pc, #8]	; (400e3c <pio_handler_set+0x64>)
  400e34:	600e      	str	r6, [r1, #0]
  400e36:	e7f6      	b.n	400e26 <pio_handler_set+0x4e>
		return 1;
  400e38:	2001      	movs	r0, #1
}
  400e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e3c:	20400c64 	.word	0x20400c64
  400e40:	20400bf4 	.word	0x20400bf4
  400e44:	00400d49 	.word	0x00400d49

00400e48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e48:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e4a:	210a      	movs	r1, #10
  400e4c:	4801      	ldr	r0, [pc, #4]	; (400e54 <PIOA_Handler+0xc>)
  400e4e:	4b02      	ldr	r3, [pc, #8]	; (400e58 <PIOA_Handler+0x10>)
  400e50:	4798      	blx	r3
  400e52:	bd08      	pop	{r3, pc}
  400e54:	400e0e00 	.word	0x400e0e00
  400e58:	00400d89 	.word	0x00400d89

00400e5c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e5c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e5e:	210b      	movs	r1, #11
  400e60:	4801      	ldr	r0, [pc, #4]	; (400e68 <PIOB_Handler+0xc>)
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <PIOB_Handler+0x10>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
  400e68:	400e1000 	.word	0x400e1000
  400e6c:	00400d89 	.word	0x00400d89

00400e70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e70:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e72:	210c      	movs	r1, #12
  400e74:	4801      	ldr	r0, [pc, #4]	; (400e7c <PIOC_Handler+0xc>)
  400e76:	4b02      	ldr	r3, [pc, #8]	; (400e80 <PIOC_Handler+0x10>)
  400e78:	4798      	blx	r3
  400e7a:	bd08      	pop	{r3, pc}
  400e7c:	400e1200 	.word	0x400e1200
  400e80:	00400d89 	.word	0x00400d89

00400e84 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e84:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e86:	2110      	movs	r1, #16
  400e88:	4801      	ldr	r0, [pc, #4]	; (400e90 <PIOD_Handler+0xc>)
  400e8a:	4b02      	ldr	r3, [pc, #8]	; (400e94 <PIOD_Handler+0x10>)
  400e8c:	4798      	blx	r3
  400e8e:	bd08      	pop	{r3, pc}
  400e90:	400e1400 	.word	0x400e1400
  400e94:	00400d89 	.word	0x00400d89

00400e98 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e98:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e9a:	2111      	movs	r1, #17
  400e9c:	4801      	ldr	r0, [pc, #4]	; (400ea4 <PIOE_Handler+0xc>)
  400e9e:	4b02      	ldr	r3, [pc, #8]	; (400ea8 <PIOE_Handler+0x10>)
  400ea0:	4798      	blx	r3
  400ea2:	bd08      	pop	{r3, pc}
  400ea4:	400e1600 	.word	0x400e1600
  400ea8:	00400d89 	.word	0x00400d89

00400eac <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400eac:	2803      	cmp	r0, #3
  400eae:	d011      	beq.n	400ed4 <pmc_mck_set_division+0x28>
  400eb0:	2804      	cmp	r0, #4
  400eb2:	d012      	beq.n	400eda <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400eb4:	2802      	cmp	r0, #2
  400eb6:	bf0c      	ite	eq
  400eb8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ebc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ebe:	4a08      	ldr	r2, [pc, #32]	; (400ee0 <pmc_mck_set_division+0x34>)
  400ec0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ec2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ec6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400ec8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eca:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ecc:	f013 0f08 	tst.w	r3, #8
  400ed0:	d0fb      	beq.n	400eca <pmc_mck_set_division+0x1e>
}
  400ed2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ed4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400ed8:	e7f1      	b.n	400ebe <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400eda:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400ede:	e7ee      	b.n	400ebe <pmc_mck_set_division+0x12>
  400ee0:	400e0600 	.word	0x400e0600

00400ee4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ee4:	4a17      	ldr	r2, [pc, #92]	; (400f44 <pmc_switch_mck_to_pllack+0x60>)
  400ee6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ee8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400eec:	4318      	orrs	r0, r3
  400eee:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ef0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef2:	f013 0f08 	tst.w	r3, #8
  400ef6:	d10a      	bne.n	400f0e <pmc_switch_mck_to_pllack+0x2a>
  400ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400efc:	4911      	ldr	r1, [pc, #68]	; (400f44 <pmc_switch_mck_to_pllack+0x60>)
  400efe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f00:	f012 0f08 	tst.w	r2, #8
  400f04:	d103      	bne.n	400f0e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f06:	3b01      	subs	r3, #1
  400f08:	d1f9      	bne.n	400efe <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f0a:	2001      	movs	r0, #1
  400f0c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f0e:	4a0d      	ldr	r2, [pc, #52]	; (400f44 <pmc_switch_mck_to_pllack+0x60>)
  400f10:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f12:	f023 0303 	bic.w	r3, r3, #3
  400f16:	f043 0302 	orr.w	r3, r3, #2
  400f1a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f1e:	f013 0f08 	tst.w	r3, #8
  400f22:	d10a      	bne.n	400f3a <pmc_switch_mck_to_pllack+0x56>
  400f24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f28:	4906      	ldr	r1, [pc, #24]	; (400f44 <pmc_switch_mck_to_pllack+0x60>)
  400f2a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f2c:	f012 0f08 	tst.w	r2, #8
  400f30:	d105      	bne.n	400f3e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f32:	3b01      	subs	r3, #1
  400f34:	d1f9      	bne.n	400f2a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f36:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f38:	4770      	bx	lr
	return 0;
  400f3a:	2000      	movs	r0, #0
  400f3c:	4770      	bx	lr
  400f3e:	2000      	movs	r0, #0
  400f40:	4770      	bx	lr
  400f42:	bf00      	nop
  400f44:	400e0600 	.word	0x400e0600

00400f48 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f48:	b9a0      	cbnz	r0, 400f74 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f4a:	480e      	ldr	r0, [pc, #56]	; (400f84 <pmc_switch_mainck_to_xtal+0x3c>)
  400f4c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f4e:	0209      	lsls	r1, r1, #8
  400f50:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f52:	4a0d      	ldr	r2, [pc, #52]	; (400f88 <pmc_switch_mainck_to_xtal+0x40>)
  400f54:	401a      	ands	r2, r3
  400f56:	4b0d      	ldr	r3, [pc, #52]	; (400f8c <pmc_switch_mainck_to_xtal+0x44>)
  400f58:	4313      	orrs	r3, r2
  400f5a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f5c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f5e:	4602      	mov	r2, r0
  400f60:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f62:	f013 0f01 	tst.w	r3, #1
  400f66:	d0fb      	beq.n	400f60 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f68:	4a06      	ldr	r2, [pc, #24]	; (400f84 <pmc_switch_mainck_to_xtal+0x3c>)
  400f6a:	6a11      	ldr	r1, [r2, #32]
  400f6c:	4b08      	ldr	r3, [pc, #32]	; (400f90 <pmc_switch_mainck_to_xtal+0x48>)
  400f6e:	430b      	orrs	r3, r1
  400f70:	6213      	str	r3, [r2, #32]
  400f72:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f74:	4903      	ldr	r1, [pc, #12]	; (400f84 <pmc_switch_mainck_to_xtal+0x3c>)
  400f76:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f78:	4a06      	ldr	r2, [pc, #24]	; (400f94 <pmc_switch_mainck_to_xtal+0x4c>)
  400f7a:	401a      	ands	r2, r3
  400f7c:	4b06      	ldr	r3, [pc, #24]	; (400f98 <pmc_switch_mainck_to_xtal+0x50>)
  400f7e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f80:	620b      	str	r3, [r1, #32]
  400f82:	4770      	bx	lr
  400f84:	400e0600 	.word	0x400e0600
  400f88:	ffc8fffc 	.word	0xffc8fffc
  400f8c:	00370001 	.word	0x00370001
  400f90:	01370000 	.word	0x01370000
  400f94:	fec8fffc 	.word	0xfec8fffc
  400f98:	01370002 	.word	0x01370002

00400f9c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f9c:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <pmc_osc_is_ready_mainck+0xc>)
  400f9e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fa0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fa4:	4770      	bx	lr
  400fa6:	bf00      	nop
  400fa8:	400e0600 	.word	0x400e0600

00400fac <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fac:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fb0:	4b01      	ldr	r3, [pc, #4]	; (400fb8 <pmc_disable_pllack+0xc>)
  400fb2:	629a      	str	r2, [r3, #40]	; 0x28
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop
  400fb8:	400e0600 	.word	0x400e0600

00400fbc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fbc:	4b02      	ldr	r3, [pc, #8]	; (400fc8 <pmc_is_locked_pllack+0xc>)
  400fbe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fc0:	f000 0002 	and.w	r0, r0, #2
  400fc4:	4770      	bx	lr
  400fc6:	bf00      	nop
  400fc8:	400e0600 	.word	0x400e0600

00400fcc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fcc:	283f      	cmp	r0, #63	; 0x3f
  400fce:	d81e      	bhi.n	40100e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fd0:	281f      	cmp	r0, #31
  400fd2:	d80c      	bhi.n	400fee <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fd4:	4b11      	ldr	r3, [pc, #68]	; (40101c <pmc_enable_periph_clk+0x50>)
  400fd6:	699a      	ldr	r2, [r3, #24]
  400fd8:	2301      	movs	r3, #1
  400fda:	4083      	lsls	r3, r0
  400fdc:	4393      	bics	r3, r2
  400fde:	d018      	beq.n	401012 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fe0:	2301      	movs	r3, #1
  400fe2:	fa03 f000 	lsl.w	r0, r3, r0
  400fe6:	4b0d      	ldr	r3, [pc, #52]	; (40101c <pmc_enable_periph_clk+0x50>)
  400fe8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fea:	2000      	movs	r0, #0
  400fec:	4770      	bx	lr
		ul_id -= 32;
  400fee:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ff0:	4b0a      	ldr	r3, [pc, #40]	; (40101c <pmc_enable_periph_clk+0x50>)
  400ff2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ff6:	2301      	movs	r3, #1
  400ff8:	4083      	lsls	r3, r0
  400ffa:	4393      	bics	r3, r2
  400ffc:	d00b      	beq.n	401016 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ffe:	2301      	movs	r3, #1
  401000:	fa03 f000 	lsl.w	r0, r3, r0
  401004:	4b05      	ldr	r3, [pc, #20]	; (40101c <pmc_enable_periph_clk+0x50>)
  401006:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40100a:	2000      	movs	r0, #0
  40100c:	4770      	bx	lr
		return 1;
  40100e:	2001      	movs	r0, #1
  401010:	4770      	bx	lr
	return 0;
  401012:	2000      	movs	r0, #0
  401014:	4770      	bx	lr
  401016:	2000      	movs	r0, #0
}
  401018:	4770      	bx	lr
  40101a:	bf00      	nop
  40101c:	400e0600 	.word	0x400e0600

00401020 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401020:	6943      	ldr	r3, [r0, #20]
  401022:	f013 0f02 	tst.w	r3, #2
  401026:	d002      	beq.n	40102e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401028:	61c1      	str	r1, [r0, #28]
	return 0;
  40102a:	2000      	movs	r0, #0
  40102c:	4770      	bx	lr
		return 1;
  40102e:	2001      	movs	r0, #1
}
  401030:	4770      	bx	lr

00401032 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401032:	6943      	ldr	r3, [r0, #20]
  401034:	f013 0f01 	tst.w	r3, #1
  401038:	d003      	beq.n	401042 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40103a:	6983      	ldr	r3, [r0, #24]
  40103c:	700b      	strb	r3, [r1, #0]
	return 0;
  40103e:	2000      	movs	r0, #0
  401040:	4770      	bx	lr
		return 1;
  401042:	2001      	movs	r0, #1
}
  401044:	4770      	bx	lr

00401046 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401046:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401048:	010b      	lsls	r3, r1, #4
  40104a:	4293      	cmp	r3, r2
  40104c:	d914      	bls.n	401078 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40104e:	00c9      	lsls	r1, r1, #3
  401050:	084b      	lsrs	r3, r1, #1
  401052:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401056:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40105a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40105c:	1e5c      	subs	r4, r3, #1
  40105e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401062:	428c      	cmp	r4, r1
  401064:	d901      	bls.n	40106a <usart_set_async_baudrate+0x24>
		return 1;
  401066:	2001      	movs	r0, #1
  401068:	e017      	b.n	40109a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40106a:	6841      	ldr	r1, [r0, #4]
  40106c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401070:	6041      	str	r1, [r0, #4]
  401072:	e00c      	b.n	40108e <usart_set_async_baudrate+0x48>
		return 1;
  401074:	2001      	movs	r0, #1
  401076:	e010      	b.n	40109a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401078:	0859      	lsrs	r1, r3, #1
  40107a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40107e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401082:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401084:	1e5c      	subs	r4, r3, #1
  401086:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40108a:	428c      	cmp	r4, r1
  40108c:	d8f2      	bhi.n	401074 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40108e:	0412      	lsls	r2, r2, #16
  401090:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401094:	431a      	orrs	r2, r3
  401096:	6202      	str	r2, [r0, #32]

	return 0;
  401098:	2000      	movs	r0, #0
}
  40109a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40109e:	4770      	bx	lr

004010a0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010a0:	4b08      	ldr	r3, [pc, #32]	; (4010c4 <usart_reset+0x24>)
  4010a2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4010a6:	2300      	movs	r3, #0
  4010a8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4010aa:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4010ac:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010ae:	2388      	movs	r3, #136	; 0x88
  4010b0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4010b2:	2324      	movs	r3, #36	; 0x24
  4010b4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4010b6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010ba:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4010bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4010c0:	6003      	str	r3, [r0, #0]
  4010c2:	4770      	bx	lr
  4010c4:	55534100 	.word	0x55534100

004010c8 <usart_init_rs232>:
{
  4010c8:	b570      	push	{r4, r5, r6, lr}
  4010ca:	4605      	mov	r5, r0
  4010cc:	460c      	mov	r4, r1
  4010ce:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4010d0:	4b0f      	ldr	r3, [pc, #60]	; (401110 <usart_init_rs232+0x48>)
  4010d2:	4798      	blx	r3
	ul_reg_val = 0;
  4010d4:	2200      	movs	r2, #0
  4010d6:	4b0f      	ldr	r3, [pc, #60]	; (401114 <usart_init_rs232+0x4c>)
  4010d8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4010da:	b1a4      	cbz	r4, 401106 <usart_init_rs232+0x3e>
  4010dc:	4632      	mov	r2, r6
  4010de:	6821      	ldr	r1, [r4, #0]
  4010e0:	4628      	mov	r0, r5
  4010e2:	4b0d      	ldr	r3, [pc, #52]	; (401118 <usart_init_rs232+0x50>)
  4010e4:	4798      	blx	r3
  4010e6:	4602      	mov	r2, r0
  4010e8:	b978      	cbnz	r0, 40110a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4010ea:	6863      	ldr	r3, [r4, #4]
  4010ec:	68a1      	ldr	r1, [r4, #8]
  4010ee:	430b      	orrs	r3, r1
  4010f0:	6921      	ldr	r1, [r4, #16]
  4010f2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4010f4:	68e1      	ldr	r1, [r4, #12]
  4010f6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4010f8:	4906      	ldr	r1, [pc, #24]	; (401114 <usart_init_rs232+0x4c>)
  4010fa:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4010fc:	6869      	ldr	r1, [r5, #4]
  4010fe:	430b      	orrs	r3, r1
  401100:	606b      	str	r3, [r5, #4]
}
  401102:	4610      	mov	r0, r2
  401104:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401106:	2201      	movs	r2, #1
  401108:	e7fb      	b.n	401102 <usart_init_rs232+0x3a>
  40110a:	2201      	movs	r2, #1
  40110c:	e7f9      	b.n	401102 <usart_init_rs232+0x3a>
  40110e:	bf00      	nop
  401110:	004010a1 	.word	0x004010a1
  401114:	20400c68 	.word	0x20400c68
  401118:	00401047 	.word	0x00401047

0040111c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40111c:	2340      	movs	r3, #64	; 0x40
  40111e:	6003      	str	r3, [r0, #0]
  401120:	4770      	bx	lr

00401122 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401122:	2310      	movs	r3, #16
  401124:	6003      	str	r3, [r0, #0]
  401126:	4770      	bx	lr

00401128 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401128:	6943      	ldr	r3, [r0, #20]
  40112a:	f013 0f02 	tst.w	r3, #2
  40112e:	d004      	beq.n	40113a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401130:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401134:	61c1      	str	r1, [r0, #28]
	return 0;
  401136:	2000      	movs	r0, #0
  401138:	4770      	bx	lr
		return 1;
  40113a:	2001      	movs	r0, #1
}
  40113c:	4770      	bx	lr

0040113e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40113e:	6943      	ldr	r3, [r0, #20]
  401140:	f013 0f01 	tst.w	r3, #1
  401144:	d005      	beq.n	401152 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401146:	6983      	ldr	r3, [r0, #24]
  401148:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40114c:	600b      	str	r3, [r1, #0]
	return 0;
  40114e:	2000      	movs	r0, #0
  401150:	4770      	bx	lr
		return 1;
  401152:	2001      	movs	r0, #1
}
  401154:	4770      	bx	lr

00401156 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401156:	e7fe      	b.n	401156 <Dummy_Handler>

00401158 <Reset_Handler>:
{
  401158:	b500      	push	{lr}
  40115a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40115c:	4b25      	ldr	r3, [pc, #148]	; (4011f4 <Reset_Handler+0x9c>)
  40115e:	4a26      	ldr	r2, [pc, #152]	; (4011f8 <Reset_Handler+0xa0>)
  401160:	429a      	cmp	r2, r3
  401162:	d010      	beq.n	401186 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401164:	4b25      	ldr	r3, [pc, #148]	; (4011fc <Reset_Handler+0xa4>)
  401166:	4a23      	ldr	r2, [pc, #140]	; (4011f4 <Reset_Handler+0x9c>)
  401168:	429a      	cmp	r2, r3
  40116a:	d20c      	bcs.n	401186 <Reset_Handler+0x2e>
  40116c:	3b01      	subs	r3, #1
  40116e:	1a9b      	subs	r3, r3, r2
  401170:	f023 0303 	bic.w	r3, r3, #3
  401174:	3304      	adds	r3, #4
  401176:	4413      	add	r3, r2
  401178:	491f      	ldr	r1, [pc, #124]	; (4011f8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40117a:	f851 0b04 	ldr.w	r0, [r1], #4
  40117e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401182:	429a      	cmp	r2, r3
  401184:	d1f9      	bne.n	40117a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401186:	4b1e      	ldr	r3, [pc, #120]	; (401200 <Reset_Handler+0xa8>)
  401188:	4a1e      	ldr	r2, [pc, #120]	; (401204 <Reset_Handler+0xac>)
  40118a:	429a      	cmp	r2, r3
  40118c:	d20a      	bcs.n	4011a4 <Reset_Handler+0x4c>
  40118e:	3b01      	subs	r3, #1
  401190:	1a9b      	subs	r3, r3, r2
  401192:	f023 0303 	bic.w	r3, r3, #3
  401196:	3304      	adds	r3, #4
  401198:	4413      	add	r3, r2
                *pDest++ = 0;
  40119a:	2100      	movs	r1, #0
  40119c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4011a0:	4293      	cmp	r3, r2
  4011a2:	d1fb      	bne.n	40119c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4011a4:	4a18      	ldr	r2, [pc, #96]	; (401208 <Reset_Handler+0xb0>)
  4011a6:	4b19      	ldr	r3, [pc, #100]	; (40120c <Reset_Handler+0xb4>)
  4011a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4011ac:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011ae:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011b2:	fab3 f383 	clz	r3, r3
  4011b6:	095b      	lsrs	r3, r3, #5
  4011b8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4011ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011c0:	2200      	movs	r2, #0
  4011c2:	4b13      	ldr	r3, [pc, #76]	; (401210 <Reset_Handler+0xb8>)
  4011c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4011c6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4011c8:	4a12      	ldr	r2, [pc, #72]	; (401214 <Reset_Handler+0xbc>)
  4011ca:	6813      	ldr	r3, [r2, #0]
  4011cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011d0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4011d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011d6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4011da:	b129      	cbz	r1, 4011e8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4011dc:	2201      	movs	r2, #1
  4011de:	4b0c      	ldr	r3, [pc, #48]	; (401210 <Reset_Handler+0xb8>)
  4011e0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4011e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011e6:	b662      	cpsie	i
        __libc_init_array();
  4011e8:	4b0b      	ldr	r3, [pc, #44]	; (401218 <Reset_Handler+0xc0>)
  4011ea:	4798      	blx	r3
        main();
  4011ec:	4b0b      	ldr	r3, [pc, #44]	; (40121c <Reset_Handler+0xc4>)
  4011ee:	4798      	blx	r3
  4011f0:	e7fe      	b.n	4011f0 <Reset_Handler+0x98>
  4011f2:	bf00      	nop
  4011f4:	20400000 	.word	0x20400000
  4011f8:	0040ad34 	.word	0x0040ad34
  4011fc:	204009d0 	.word	0x204009d0
  401200:	20400e68 	.word	0x20400e68
  401204:	204009d0 	.word	0x204009d0
  401208:	e000ed00 	.word	0xe000ed00
  40120c:	00400000 	.word	0x00400000
  401210:	20400018 	.word	0x20400018
  401214:	e000ed88 	.word	0xe000ed88
  401218:	004043cd 	.word	0x004043cd
  40121c:	004035f5 	.word	0x004035f5

00401220 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401220:	4b3b      	ldr	r3, [pc, #236]	; (401310 <SystemCoreClockUpdate+0xf0>)
  401222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401224:	f003 0303 	and.w	r3, r3, #3
  401228:	2b01      	cmp	r3, #1
  40122a:	d01d      	beq.n	401268 <SystemCoreClockUpdate+0x48>
  40122c:	b183      	cbz	r3, 401250 <SystemCoreClockUpdate+0x30>
  40122e:	2b02      	cmp	r3, #2
  401230:	d036      	beq.n	4012a0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401232:	4b37      	ldr	r3, [pc, #220]	; (401310 <SystemCoreClockUpdate+0xf0>)
  401234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401236:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40123a:	2b70      	cmp	r3, #112	; 0x70
  40123c:	d05f      	beq.n	4012fe <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40123e:	4b34      	ldr	r3, [pc, #208]	; (401310 <SystemCoreClockUpdate+0xf0>)
  401240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401242:	4934      	ldr	r1, [pc, #208]	; (401314 <SystemCoreClockUpdate+0xf4>)
  401244:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401248:	680b      	ldr	r3, [r1, #0]
  40124a:	40d3      	lsrs	r3, r2
  40124c:	600b      	str	r3, [r1, #0]
  40124e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401250:	4b31      	ldr	r3, [pc, #196]	; (401318 <SystemCoreClockUpdate+0xf8>)
  401252:	695b      	ldr	r3, [r3, #20]
  401254:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401258:	bf14      	ite	ne
  40125a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40125e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401262:	4b2c      	ldr	r3, [pc, #176]	; (401314 <SystemCoreClockUpdate+0xf4>)
  401264:	601a      	str	r2, [r3, #0]
  401266:	e7e4      	b.n	401232 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401268:	4b29      	ldr	r3, [pc, #164]	; (401310 <SystemCoreClockUpdate+0xf0>)
  40126a:	6a1b      	ldr	r3, [r3, #32]
  40126c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401270:	d003      	beq.n	40127a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401272:	4a2a      	ldr	r2, [pc, #168]	; (40131c <SystemCoreClockUpdate+0xfc>)
  401274:	4b27      	ldr	r3, [pc, #156]	; (401314 <SystemCoreClockUpdate+0xf4>)
  401276:	601a      	str	r2, [r3, #0]
  401278:	e7db      	b.n	401232 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40127a:	4a29      	ldr	r2, [pc, #164]	; (401320 <SystemCoreClockUpdate+0x100>)
  40127c:	4b25      	ldr	r3, [pc, #148]	; (401314 <SystemCoreClockUpdate+0xf4>)
  40127e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401280:	4b23      	ldr	r3, [pc, #140]	; (401310 <SystemCoreClockUpdate+0xf0>)
  401282:	6a1b      	ldr	r3, [r3, #32]
  401284:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401288:	2b10      	cmp	r3, #16
  40128a:	d005      	beq.n	401298 <SystemCoreClockUpdate+0x78>
  40128c:	2b20      	cmp	r3, #32
  40128e:	d1d0      	bne.n	401232 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401290:	4a22      	ldr	r2, [pc, #136]	; (40131c <SystemCoreClockUpdate+0xfc>)
  401292:	4b20      	ldr	r3, [pc, #128]	; (401314 <SystemCoreClockUpdate+0xf4>)
  401294:	601a      	str	r2, [r3, #0]
          break;
  401296:	e7cc      	b.n	401232 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401298:	4a22      	ldr	r2, [pc, #136]	; (401324 <SystemCoreClockUpdate+0x104>)
  40129a:	4b1e      	ldr	r3, [pc, #120]	; (401314 <SystemCoreClockUpdate+0xf4>)
  40129c:	601a      	str	r2, [r3, #0]
          break;
  40129e:	e7c8      	b.n	401232 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012a0:	4b1b      	ldr	r3, [pc, #108]	; (401310 <SystemCoreClockUpdate+0xf0>)
  4012a2:	6a1b      	ldr	r3, [r3, #32]
  4012a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012a8:	d016      	beq.n	4012d8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4012aa:	4a1c      	ldr	r2, [pc, #112]	; (40131c <SystemCoreClockUpdate+0xfc>)
  4012ac:	4b19      	ldr	r3, [pc, #100]	; (401314 <SystemCoreClockUpdate+0xf4>)
  4012ae:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012b0:	4b17      	ldr	r3, [pc, #92]	; (401310 <SystemCoreClockUpdate+0xf0>)
  4012b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012b4:	f003 0303 	and.w	r3, r3, #3
  4012b8:	2b02      	cmp	r3, #2
  4012ba:	d1ba      	bne.n	401232 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012bc:	4a14      	ldr	r2, [pc, #80]	; (401310 <SystemCoreClockUpdate+0xf0>)
  4012be:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4012c2:	4814      	ldr	r0, [pc, #80]	; (401314 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012c4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4012c8:	6803      	ldr	r3, [r0, #0]
  4012ca:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012ce:	b2d2      	uxtb	r2, r2
  4012d0:	fbb3 f3f2 	udiv	r3, r3, r2
  4012d4:	6003      	str	r3, [r0, #0]
  4012d6:	e7ac      	b.n	401232 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012d8:	4a11      	ldr	r2, [pc, #68]	; (401320 <SystemCoreClockUpdate+0x100>)
  4012da:	4b0e      	ldr	r3, [pc, #56]	; (401314 <SystemCoreClockUpdate+0xf4>)
  4012dc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012de:	4b0c      	ldr	r3, [pc, #48]	; (401310 <SystemCoreClockUpdate+0xf0>)
  4012e0:	6a1b      	ldr	r3, [r3, #32]
  4012e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012e6:	2b10      	cmp	r3, #16
  4012e8:	d005      	beq.n	4012f6 <SystemCoreClockUpdate+0xd6>
  4012ea:	2b20      	cmp	r3, #32
  4012ec:	d1e0      	bne.n	4012b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4012ee:	4a0b      	ldr	r2, [pc, #44]	; (40131c <SystemCoreClockUpdate+0xfc>)
  4012f0:	4b08      	ldr	r3, [pc, #32]	; (401314 <SystemCoreClockUpdate+0xf4>)
  4012f2:	601a      	str	r2, [r3, #0]
          break;
  4012f4:	e7dc      	b.n	4012b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4012f6:	4a0b      	ldr	r2, [pc, #44]	; (401324 <SystemCoreClockUpdate+0x104>)
  4012f8:	4b06      	ldr	r3, [pc, #24]	; (401314 <SystemCoreClockUpdate+0xf4>)
  4012fa:	601a      	str	r2, [r3, #0]
          break;
  4012fc:	e7d8      	b.n	4012b0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4012fe:	4a05      	ldr	r2, [pc, #20]	; (401314 <SystemCoreClockUpdate+0xf4>)
  401300:	6813      	ldr	r3, [r2, #0]
  401302:	4909      	ldr	r1, [pc, #36]	; (401328 <SystemCoreClockUpdate+0x108>)
  401304:	fba1 1303 	umull	r1, r3, r1, r3
  401308:	085b      	lsrs	r3, r3, #1
  40130a:	6013      	str	r3, [r2, #0]
  40130c:	4770      	bx	lr
  40130e:	bf00      	nop
  401310:	400e0600 	.word	0x400e0600
  401314:	2040001c 	.word	0x2040001c
  401318:	400e1810 	.word	0x400e1810
  40131c:	00b71b00 	.word	0x00b71b00
  401320:	003d0900 	.word	0x003d0900
  401324:	007a1200 	.word	0x007a1200
  401328:	aaaaaaab 	.word	0xaaaaaaab

0040132c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40132c:	4b16      	ldr	r3, [pc, #88]	; (401388 <system_init_flash+0x5c>)
  40132e:	4298      	cmp	r0, r3
  401330:	d913      	bls.n	40135a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401332:	4b16      	ldr	r3, [pc, #88]	; (40138c <system_init_flash+0x60>)
  401334:	4298      	cmp	r0, r3
  401336:	d915      	bls.n	401364 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401338:	4b15      	ldr	r3, [pc, #84]	; (401390 <system_init_flash+0x64>)
  40133a:	4298      	cmp	r0, r3
  40133c:	d916      	bls.n	40136c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40133e:	4b15      	ldr	r3, [pc, #84]	; (401394 <system_init_flash+0x68>)
  401340:	4298      	cmp	r0, r3
  401342:	d917      	bls.n	401374 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401344:	4b14      	ldr	r3, [pc, #80]	; (401398 <system_init_flash+0x6c>)
  401346:	4298      	cmp	r0, r3
  401348:	d918      	bls.n	40137c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40134a:	4b14      	ldr	r3, [pc, #80]	; (40139c <system_init_flash+0x70>)
  40134c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40134e:	bf94      	ite	ls
  401350:	4a13      	ldrls	r2, [pc, #76]	; (4013a0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401352:	4a14      	ldrhi	r2, [pc, #80]	; (4013a4 <system_init_flash+0x78>)
  401354:	4b14      	ldr	r3, [pc, #80]	; (4013a8 <system_init_flash+0x7c>)
  401356:	601a      	str	r2, [r3, #0]
  401358:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40135a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40135e:	4b12      	ldr	r3, [pc, #72]	; (4013a8 <system_init_flash+0x7c>)
  401360:	601a      	str	r2, [r3, #0]
  401362:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401364:	4a11      	ldr	r2, [pc, #68]	; (4013ac <system_init_flash+0x80>)
  401366:	4b10      	ldr	r3, [pc, #64]	; (4013a8 <system_init_flash+0x7c>)
  401368:	601a      	str	r2, [r3, #0]
  40136a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40136c:	4a10      	ldr	r2, [pc, #64]	; (4013b0 <system_init_flash+0x84>)
  40136e:	4b0e      	ldr	r3, [pc, #56]	; (4013a8 <system_init_flash+0x7c>)
  401370:	601a      	str	r2, [r3, #0]
  401372:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401374:	4a0f      	ldr	r2, [pc, #60]	; (4013b4 <system_init_flash+0x88>)
  401376:	4b0c      	ldr	r3, [pc, #48]	; (4013a8 <system_init_flash+0x7c>)
  401378:	601a      	str	r2, [r3, #0]
  40137a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40137c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401380:	4b09      	ldr	r3, [pc, #36]	; (4013a8 <system_init_flash+0x7c>)
  401382:	601a      	str	r2, [r3, #0]
  401384:	4770      	bx	lr
  401386:	bf00      	nop
  401388:	015ef3bf 	.word	0x015ef3bf
  40138c:	02bde77f 	.word	0x02bde77f
  401390:	041cdb3f 	.word	0x041cdb3f
  401394:	057bceff 	.word	0x057bceff
  401398:	06dac2bf 	.word	0x06dac2bf
  40139c:	0839b67f 	.word	0x0839b67f
  4013a0:	04000500 	.word	0x04000500
  4013a4:	04000600 	.word	0x04000600
  4013a8:	400e0c00 	.word	0x400e0c00
  4013ac:	04000100 	.word	0x04000100
  4013b0:	04000200 	.word	0x04000200
  4013b4:	04000300 	.word	0x04000300

004013b8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013b8:	4b0a      	ldr	r3, [pc, #40]	; (4013e4 <_sbrk+0x2c>)
  4013ba:	681b      	ldr	r3, [r3, #0]
  4013bc:	b153      	cbz	r3, 4013d4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013be:	4b09      	ldr	r3, [pc, #36]	; (4013e4 <_sbrk+0x2c>)
  4013c0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013c2:	181a      	adds	r2, r3, r0
  4013c4:	4908      	ldr	r1, [pc, #32]	; (4013e8 <_sbrk+0x30>)
  4013c6:	4291      	cmp	r1, r2
  4013c8:	db08      	blt.n	4013dc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013ca:	4610      	mov	r0, r2
  4013cc:	4a05      	ldr	r2, [pc, #20]	; (4013e4 <_sbrk+0x2c>)
  4013ce:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4013d0:	4618      	mov	r0, r3
  4013d2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4013d4:	4a05      	ldr	r2, [pc, #20]	; (4013ec <_sbrk+0x34>)
  4013d6:	4b03      	ldr	r3, [pc, #12]	; (4013e4 <_sbrk+0x2c>)
  4013d8:	601a      	str	r2, [r3, #0]
  4013da:	e7f0      	b.n	4013be <_sbrk+0x6>
		return (caddr_t) -1;	
  4013dc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4013e0:	4770      	bx	lr
  4013e2:	bf00      	nop
  4013e4:	20400c6c 	.word	0x20400c6c
  4013e8:	2045fffc 	.word	0x2045fffc
  4013ec:	20403068 	.word	0x20403068

004013f0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4013f0:	f04f 30ff 	mov.w	r0, #4294967295
  4013f4:	4770      	bx	lr

004013f6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4013f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4013fa:	604b      	str	r3, [r1, #4]

	return 0;
}
  4013fc:	2000      	movs	r0, #0
  4013fe:	4770      	bx	lr

00401400 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401400:	2001      	movs	r0, #1
  401402:	4770      	bx	lr

00401404 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401404:	2000      	movs	r0, #0
  401406:	4770      	bx	lr

00401408 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401408:	f100 0308 	add.w	r3, r0, #8
  40140c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40140e:	f04f 32ff 	mov.w	r2, #4294967295
  401412:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401414:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401416:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401418:	2300      	movs	r3, #0
  40141a:	6003      	str	r3, [r0, #0]
  40141c:	4770      	bx	lr

0040141e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40141e:	2300      	movs	r3, #0
  401420:	6103      	str	r3, [r0, #16]
  401422:	4770      	bx	lr

00401424 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401424:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401426:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401428:	689a      	ldr	r2, [r3, #8]
  40142a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40142c:	689a      	ldr	r2, [r3, #8]
  40142e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401430:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401432:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401434:	6803      	ldr	r3, [r0, #0]
  401436:	3301      	adds	r3, #1
  401438:	6003      	str	r3, [r0, #0]
  40143a:	4770      	bx	lr

0040143c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40143c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  40143e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401440:	f1b5 3fff 	cmp.w	r5, #4294967295
  401444:	d002      	beq.n	40144c <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401446:	f100 0208 	add.w	r2, r0, #8
  40144a:	e002      	b.n	401452 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  40144c:	6902      	ldr	r2, [r0, #16]
  40144e:	e004      	b.n	40145a <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401450:	461a      	mov	r2, r3
  401452:	6853      	ldr	r3, [r2, #4]
  401454:	681c      	ldr	r4, [r3, #0]
  401456:	42a5      	cmp	r5, r4
  401458:	d2fa      	bcs.n	401450 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40145a:	6853      	ldr	r3, [r2, #4]
  40145c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  40145e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401460:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401462:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401464:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401466:	6803      	ldr	r3, [r0, #0]
  401468:	3301      	adds	r3, #1
  40146a:	6003      	str	r3, [r0, #0]
}
  40146c:	bc30      	pop	{r4, r5}
  40146e:	4770      	bx	lr

00401470 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401470:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401472:	6842      	ldr	r2, [r0, #4]
  401474:	6881      	ldr	r1, [r0, #8]
  401476:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401478:	6882      	ldr	r2, [r0, #8]
  40147a:	6841      	ldr	r1, [r0, #4]
  40147c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40147e:	685a      	ldr	r2, [r3, #4]
  401480:	4290      	cmp	r0, r2
  401482:	d005      	beq.n	401490 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401484:	2200      	movs	r2, #0
  401486:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401488:	6818      	ldr	r0, [r3, #0]
  40148a:	3801      	subs	r0, #1
  40148c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40148e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401490:	6882      	ldr	r2, [r0, #8]
  401492:	605a      	str	r2, [r3, #4]
  401494:	e7f6      	b.n	401484 <uxListRemove+0x14>
	...

00401498 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401498:	4b0d      	ldr	r3, [pc, #52]	; (4014d0 <prvTaskExitError+0x38>)
  40149a:	681b      	ldr	r3, [r3, #0]
  40149c:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014a0:	d00a      	beq.n	4014b8 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4014a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014a6:	b672      	cpsid	i
  4014a8:	f383 8811 	msr	BASEPRI, r3
  4014ac:	f3bf 8f6f 	isb	sy
  4014b0:	f3bf 8f4f 	dsb	sy
  4014b4:	b662      	cpsie	i
  4014b6:	e7fe      	b.n	4014b6 <prvTaskExitError+0x1e>
  4014b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014bc:	b672      	cpsid	i
  4014be:	f383 8811 	msr	BASEPRI, r3
  4014c2:	f3bf 8f6f 	isb	sy
  4014c6:	f3bf 8f4f 	dsb	sy
  4014ca:	b662      	cpsie	i
  4014cc:	e7fe      	b.n	4014cc <prvTaskExitError+0x34>
  4014ce:	bf00      	nop
  4014d0:	20400020 	.word	0x20400020

004014d4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4014d4:	4806      	ldr	r0, [pc, #24]	; (4014f0 <prvPortStartFirstTask+0x1c>)
  4014d6:	6800      	ldr	r0, [r0, #0]
  4014d8:	6800      	ldr	r0, [r0, #0]
  4014da:	f380 8808 	msr	MSP, r0
  4014de:	b662      	cpsie	i
  4014e0:	b661      	cpsie	f
  4014e2:	f3bf 8f4f 	dsb	sy
  4014e6:	f3bf 8f6f 	isb	sy
  4014ea:	df00      	svc	0
  4014ec:	bf00      	nop
  4014ee:	0000      	.short	0x0000
  4014f0:	e000ed08 	.word	0xe000ed08

004014f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4014f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401504 <vPortEnableVFP+0x10>
  4014f8:	6801      	ldr	r1, [r0, #0]
  4014fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4014fe:	6001      	str	r1, [r0, #0]
  401500:	4770      	bx	lr
  401502:	0000      	.short	0x0000
  401504:	e000ed88 	.word	0xe000ed88

00401508 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401508:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40150c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401510:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401514:	4b05      	ldr	r3, [pc, #20]	; (40152c <pxPortInitialiseStack+0x24>)
  401516:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40151a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40151e:	f06f 0302 	mvn.w	r3, #2
  401522:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401526:	3844      	subs	r0, #68	; 0x44
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	00401499 	.word	0x00401499

00401530 <SVC_Handler>:
	__asm volatile (
  401530:	4b06      	ldr	r3, [pc, #24]	; (40154c <pxCurrentTCBConst2>)
  401532:	6819      	ldr	r1, [r3, #0]
  401534:	6808      	ldr	r0, [r1, #0]
  401536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40153a:	f380 8809 	msr	PSP, r0
  40153e:	f3bf 8f6f 	isb	sy
  401542:	f04f 0000 	mov.w	r0, #0
  401546:	f380 8811 	msr	BASEPRI, r0
  40154a:	4770      	bx	lr

0040154c <pxCurrentTCBConst2>:
  40154c:	20400c78 	.word	0x20400c78
  401550:	4770      	bx	lr
  401552:	bf00      	nop

00401554 <vPortEnterCritical>:
  401554:	f04f 0380 	mov.w	r3, #128	; 0x80
  401558:	b672      	cpsid	i
  40155a:	f383 8811 	msr	BASEPRI, r3
  40155e:	f3bf 8f6f 	isb	sy
  401562:	f3bf 8f4f 	dsb	sy
  401566:	b662      	cpsie	i
	uxCriticalNesting++;
  401568:	4a0b      	ldr	r2, [pc, #44]	; (401598 <vPortEnterCritical+0x44>)
  40156a:	6813      	ldr	r3, [r2, #0]
  40156c:	3301      	adds	r3, #1
  40156e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401570:	2b01      	cmp	r3, #1
  401572:	d10f      	bne.n	401594 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401574:	4b09      	ldr	r3, [pc, #36]	; (40159c <vPortEnterCritical+0x48>)
  401576:	681b      	ldr	r3, [r3, #0]
  401578:	f013 0fff 	tst.w	r3, #255	; 0xff
  40157c:	d00a      	beq.n	401594 <vPortEnterCritical+0x40>
  40157e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401582:	b672      	cpsid	i
  401584:	f383 8811 	msr	BASEPRI, r3
  401588:	f3bf 8f6f 	isb	sy
  40158c:	f3bf 8f4f 	dsb	sy
  401590:	b662      	cpsie	i
  401592:	e7fe      	b.n	401592 <vPortEnterCritical+0x3e>
  401594:	4770      	bx	lr
  401596:	bf00      	nop
  401598:	20400020 	.word	0x20400020
  40159c:	e000ed04 	.word	0xe000ed04

004015a0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4015a0:	4b0a      	ldr	r3, [pc, #40]	; (4015cc <vPortExitCritical+0x2c>)
  4015a2:	681b      	ldr	r3, [r3, #0]
  4015a4:	b953      	cbnz	r3, 4015bc <vPortExitCritical+0x1c>
  4015a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015aa:	b672      	cpsid	i
  4015ac:	f383 8811 	msr	BASEPRI, r3
  4015b0:	f3bf 8f6f 	isb	sy
  4015b4:	f3bf 8f4f 	dsb	sy
  4015b8:	b662      	cpsie	i
  4015ba:	e7fe      	b.n	4015ba <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4015bc:	3b01      	subs	r3, #1
  4015be:	4a03      	ldr	r2, [pc, #12]	; (4015cc <vPortExitCritical+0x2c>)
  4015c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4015c2:	b90b      	cbnz	r3, 4015c8 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4015c4:	f383 8811 	msr	BASEPRI, r3
  4015c8:	4770      	bx	lr
  4015ca:	bf00      	nop
  4015cc:	20400020 	.word	0x20400020

004015d0 <PendSV_Handler>:
	__asm volatile
  4015d0:	f3ef 8009 	mrs	r0, PSP
  4015d4:	f3bf 8f6f 	isb	sy
  4015d8:	4b15      	ldr	r3, [pc, #84]	; (401630 <pxCurrentTCBConst>)
  4015da:	681a      	ldr	r2, [r3, #0]
  4015dc:	f01e 0f10 	tst.w	lr, #16
  4015e0:	bf08      	it	eq
  4015e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4015e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015ea:	6010      	str	r0, [r2, #0]
  4015ec:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4015f0:	f04f 0080 	mov.w	r0, #128	; 0x80
  4015f4:	b672      	cpsid	i
  4015f6:	f380 8811 	msr	BASEPRI, r0
  4015fa:	f3bf 8f4f 	dsb	sy
  4015fe:	f3bf 8f6f 	isb	sy
  401602:	b662      	cpsie	i
  401604:	f001 f8b8 	bl	402778 <vTaskSwitchContext>
  401608:	f04f 0000 	mov.w	r0, #0
  40160c:	f380 8811 	msr	BASEPRI, r0
  401610:	bc08      	pop	{r3}
  401612:	6819      	ldr	r1, [r3, #0]
  401614:	6808      	ldr	r0, [r1, #0]
  401616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40161a:	f01e 0f10 	tst.w	lr, #16
  40161e:	bf08      	it	eq
  401620:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401624:	f380 8809 	msr	PSP, r0
  401628:	f3bf 8f6f 	isb	sy
  40162c:	4770      	bx	lr
  40162e:	bf00      	nop

00401630 <pxCurrentTCBConst>:
  401630:	20400c78 	.word	0x20400c78
  401634:	4770      	bx	lr
  401636:	bf00      	nop

00401638 <SysTick_Handler>:
{
  401638:	b508      	push	{r3, lr}
	__asm volatile
  40163a:	f3ef 8311 	mrs	r3, BASEPRI
  40163e:	f04f 0280 	mov.w	r2, #128	; 0x80
  401642:	b672      	cpsid	i
  401644:	f382 8811 	msr	BASEPRI, r2
  401648:	f3bf 8f6f 	isb	sy
  40164c:	f3bf 8f4f 	dsb	sy
  401650:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401652:	4b05      	ldr	r3, [pc, #20]	; (401668 <SysTick_Handler+0x30>)
  401654:	4798      	blx	r3
  401656:	b118      	cbz	r0, 401660 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401658:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40165c:	4b03      	ldr	r3, [pc, #12]	; (40166c <SysTick_Handler+0x34>)
  40165e:	601a      	str	r2, [r3, #0]
	__asm volatile
  401660:	2300      	movs	r3, #0
  401662:	f383 8811 	msr	BASEPRI, r3
  401666:	bd08      	pop	{r3, pc}
  401668:	00402475 	.word	0x00402475
  40166c:	e000ed04 	.word	0xe000ed04

00401670 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401670:	4a03      	ldr	r2, [pc, #12]	; (401680 <vPortSetupTimerInterrupt+0x10>)
  401672:	4b04      	ldr	r3, [pc, #16]	; (401684 <vPortSetupTimerInterrupt+0x14>)
  401674:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401676:	2207      	movs	r2, #7
  401678:	3b04      	subs	r3, #4
  40167a:	601a      	str	r2, [r3, #0]
  40167c:	4770      	bx	lr
  40167e:	bf00      	nop
  401680:	000927bf 	.word	0x000927bf
  401684:	e000e014 	.word	0xe000e014

00401688 <xPortStartScheduler>:
{
  401688:	b500      	push	{lr}
  40168a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  40168c:	4b25      	ldr	r3, [pc, #148]	; (401724 <xPortStartScheduler+0x9c>)
  40168e:	781a      	ldrb	r2, [r3, #0]
  401690:	b2d2      	uxtb	r2, r2
  401692:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401694:	22ff      	movs	r2, #255	; 0xff
  401696:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401698:	781b      	ldrb	r3, [r3, #0]
  40169a:	b2db      	uxtb	r3, r3
  40169c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4016a0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4016a8:	4a1f      	ldr	r2, [pc, #124]	; (401728 <xPortStartScheduler+0xa0>)
  4016aa:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4016ac:	2207      	movs	r2, #7
  4016ae:	4b1f      	ldr	r3, [pc, #124]	; (40172c <xPortStartScheduler+0xa4>)
  4016b0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4016b2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016b6:	f013 0f80 	tst.w	r3, #128	; 0x80
  4016ba:	d010      	beq.n	4016de <xPortStartScheduler+0x56>
  4016bc:	2206      	movs	r2, #6
  4016be:	e000      	b.n	4016c2 <xPortStartScheduler+0x3a>
  4016c0:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4016c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016c6:	005b      	lsls	r3, r3, #1
  4016c8:	b2db      	uxtb	r3, r3
  4016ca:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4016ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016d2:	1e51      	subs	r1, r2, #1
  4016d4:	f013 0f80 	tst.w	r3, #128	; 0x80
  4016d8:	d1f2      	bne.n	4016c0 <xPortStartScheduler+0x38>
  4016da:	4b14      	ldr	r3, [pc, #80]	; (40172c <xPortStartScheduler+0xa4>)
  4016dc:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4016de:	4a13      	ldr	r2, [pc, #76]	; (40172c <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4016e0:	6813      	ldr	r3, [r2, #0]
  4016e2:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4016e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4016e8:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4016ea:	9b01      	ldr	r3, [sp, #4]
  4016ec:	b2db      	uxtb	r3, r3
  4016ee:	4a0d      	ldr	r2, [pc, #52]	; (401724 <xPortStartScheduler+0x9c>)
  4016f0:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4016f2:	4b0f      	ldr	r3, [pc, #60]	; (401730 <xPortStartScheduler+0xa8>)
  4016f4:	681a      	ldr	r2, [r3, #0]
  4016f6:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4016fa:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4016fc:	681a      	ldr	r2, [r3, #0]
  4016fe:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401702:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401704:	4b0b      	ldr	r3, [pc, #44]	; (401734 <xPortStartScheduler+0xac>)
  401706:	4798      	blx	r3
	uxCriticalNesting = 0;
  401708:	2200      	movs	r2, #0
  40170a:	4b0b      	ldr	r3, [pc, #44]	; (401738 <xPortStartScheduler+0xb0>)
  40170c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40170e:	4b0b      	ldr	r3, [pc, #44]	; (40173c <xPortStartScheduler+0xb4>)
  401710:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401712:	4a0b      	ldr	r2, [pc, #44]	; (401740 <xPortStartScheduler+0xb8>)
  401714:	6813      	ldr	r3, [r2, #0]
  401716:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40171a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  40171c:	4b09      	ldr	r3, [pc, #36]	; (401744 <xPortStartScheduler+0xbc>)
  40171e:	4798      	blx	r3
	prvTaskExitError();
  401720:	4b09      	ldr	r3, [pc, #36]	; (401748 <xPortStartScheduler+0xc0>)
  401722:	4798      	blx	r3
  401724:	e000e400 	.word	0xe000e400
  401728:	20400c70 	.word	0x20400c70
  40172c:	20400c74 	.word	0x20400c74
  401730:	e000ed20 	.word	0xe000ed20
  401734:	00401671 	.word	0x00401671
  401738:	20400020 	.word	0x20400020
  40173c:	004014f5 	.word	0x004014f5
  401740:	e000ef34 	.word	0xe000ef34
  401744:	004014d5 	.word	0x004014d5
  401748:	00401499 	.word	0x00401499

0040174c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  40174c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401750:	2b0f      	cmp	r3, #15
  401752:	d911      	bls.n	401778 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401754:	4a12      	ldr	r2, [pc, #72]	; (4017a0 <vPortValidateInterruptPriority+0x54>)
  401756:	5c9b      	ldrb	r3, [r3, r2]
  401758:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40175a:	4a12      	ldr	r2, [pc, #72]	; (4017a4 <vPortValidateInterruptPriority+0x58>)
  40175c:	7812      	ldrb	r2, [r2, #0]
  40175e:	429a      	cmp	r2, r3
  401760:	d90a      	bls.n	401778 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401762:	f04f 0380 	mov.w	r3, #128	; 0x80
  401766:	b672      	cpsid	i
  401768:	f383 8811 	msr	BASEPRI, r3
  40176c:	f3bf 8f6f 	isb	sy
  401770:	f3bf 8f4f 	dsb	sy
  401774:	b662      	cpsie	i
  401776:	e7fe      	b.n	401776 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401778:	4b0b      	ldr	r3, [pc, #44]	; (4017a8 <vPortValidateInterruptPriority+0x5c>)
  40177a:	681b      	ldr	r3, [r3, #0]
  40177c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401780:	4a0a      	ldr	r2, [pc, #40]	; (4017ac <vPortValidateInterruptPriority+0x60>)
  401782:	6812      	ldr	r2, [r2, #0]
  401784:	4293      	cmp	r3, r2
  401786:	d90a      	bls.n	40179e <vPortValidateInterruptPriority+0x52>
  401788:	f04f 0380 	mov.w	r3, #128	; 0x80
  40178c:	b672      	cpsid	i
  40178e:	f383 8811 	msr	BASEPRI, r3
  401792:	f3bf 8f6f 	isb	sy
  401796:	f3bf 8f4f 	dsb	sy
  40179a:	b662      	cpsie	i
  40179c:	e7fe      	b.n	40179c <vPortValidateInterruptPriority+0x50>
  40179e:	4770      	bx	lr
  4017a0:	e000e3f0 	.word	0xe000e3f0
  4017a4:	20400c70 	.word	0x20400c70
  4017a8:	e000ed0c 	.word	0xe000ed0c
  4017ac:	20400c74 	.word	0x20400c74

004017b0 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4017b0:	b510      	push	{r4, lr}
  4017b2:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4017b4:	4b06      	ldr	r3, [pc, #24]	; (4017d0 <pvPortMalloc+0x20>)
  4017b6:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4017b8:	4620      	mov	r0, r4
  4017ba:	4b06      	ldr	r3, [pc, #24]	; (4017d4 <pvPortMalloc+0x24>)
  4017bc:	4798      	blx	r3
  4017be:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4017c0:	4b05      	ldr	r3, [pc, #20]	; (4017d8 <pvPortMalloc+0x28>)
  4017c2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4017c4:	b10c      	cbz	r4, 4017ca <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4017c6:	4620      	mov	r0, r4
  4017c8:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  4017ca:	4b04      	ldr	r3, [pc, #16]	; (4017dc <pvPortMalloc+0x2c>)
  4017cc:	4798      	blx	r3
	return pvReturn;
  4017ce:	e7fa      	b.n	4017c6 <pvPortMalloc+0x16>
  4017d0:	00402459 	.word	0x00402459
  4017d4:	0040441d 	.word	0x0040441d
  4017d8:	004025c1 	.word	0x004025c1
  4017dc:	0040348f 	.word	0x0040348f

004017e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  4017e0:	b148      	cbz	r0, 4017f6 <vPortFree+0x16>
{
  4017e2:	b510      	push	{r4, lr}
  4017e4:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  4017e6:	4b04      	ldr	r3, [pc, #16]	; (4017f8 <vPortFree+0x18>)
  4017e8:	4798      	blx	r3
		{
			free( pv );
  4017ea:	4620      	mov	r0, r4
  4017ec:	4b03      	ldr	r3, [pc, #12]	; (4017fc <vPortFree+0x1c>)
  4017ee:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  4017f0:	4b03      	ldr	r3, [pc, #12]	; (401800 <vPortFree+0x20>)
  4017f2:	4798      	blx	r3
  4017f4:	bd10      	pop	{r4, pc}
  4017f6:	4770      	bx	lr
  4017f8:	00402459 	.word	0x00402459
  4017fc:	0040442d 	.word	0x0040442d
  401800:	004025c1 	.word	0x004025c1

00401804 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401804:	b538      	push	{r3, r4, r5, lr}
  401806:	4604      	mov	r4, r0
  401808:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40180a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40180c:	b95a      	cbnz	r2, 401826 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40180e:	6803      	ldr	r3, [r0, #0]
  401810:	2b00      	cmp	r3, #0
  401812:	d12e      	bne.n	401872 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401814:	6840      	ldr	r0, [r0, #4]
  401816:	4b1b      	ldr	r3, [pc, #108]	; (401884 <prvCopyDataToQueue+0x80>)
  401818:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40181a:	2300      	movs	r3, #0
  40181c:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40181e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401820:	3301      	adds	r3, #1
  401822:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401824:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401826:	b96d      	cbnz	r5, 401844 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401828:	6880      	ldr	r0, [r0, #8]
  40182a:	4b17      	ldr	r3, [pc, #92]	; (401888 <prvCopyDataToQueue+0x84>)
  40182c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40182e:	68a3      	ldr	r3, [r4, #8]
  401830:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401832:	4413      	add	r3, r2
  401834:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401836:	6862      	ldr	r2, [r4, #4]
  401838:	4293      	cmp	r3, r2
  40183a:	d31c      	bcc.n	401876 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40183c:	6823      	ldr	r3, [r4, #0]
  40183e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401840:	2000      	movs	r0, #0
  401842:	e7ec      	b.n	40181e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401844:	68c0      	ldr	r0, [r0, #12]
  401846:	4b10      	ldr	r3, [pc, #64]	; (401888 <prvCopyDataToQueue+0x84>)
  401848:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  40184a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40184c:	425b      	negs	r3, r3
  40184e:	68e2      	ldr	r2, [r4, #12]
  401850:	441a      	add	r2, r3
  401852:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401854:	6821      	ldr	r1, [r4, #0]
  401856:	428a      	cmp	r2, r1
  401858:	d202      	bcs.n	401860 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40185a:	6862      	ldr	r2, [r4, #4]
  40185c:	4413      	add	r3, r2
  40185e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401860:	2d02      	cmp	r5, #2
  401862:	d10a      	bne.n	40187a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401864:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401866:	b153      	cbz	r3, 40187e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40186a:	3b01      	subs	r3, #1
  40186c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40186e:	2000      	movs	r0, #0
  401870:	e7d5      	b.n	40181e <prvCopyDataToQueue+0x1a>
  401872:	2000      	movs	r0, #0
  401874:	e7d3      	b.n	40181e <prvCopyDataToQueue+0x1a>
  401876:	2000      	movs	r0, #0
  401878:	e7d1      	b.n	40181e <prvCopyDataToQueue+0x1a>
  40187a:	2000      	movs	r0, #0
  40187c:	e7cf      	b.n	40181e <prvCopyDataToQueue+0x1a>
  40187e:	2000      	movs	r0, #0
  401880:	e7cd      	b.n	40181e <prvCopyDataToQueue+0x1a>
  401882:	bf00      	nop
  401884:	00402b79 	.word	0x00402b79
  401888:	0040499d 	.word	0x0040499d

0040188c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  40188c:	b530      	push	{r4, r5, lr}
  40188e:	b083      	sub	sp, #12
  401890:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401892:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401894:	b174      	cbz	r4, 4018b4 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401896:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401898:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40189a:	429a      	cmp	r2, r3
  40189c:	d315      	bcc.n	4018ca <prvNotifyQueueSetContainer+0x3e>
  40189e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018a2:	b672      	cpsid	i
  4018a4:	f383 8811 	msr	BASEPRI, r3
  4018a8:	f3bf 8f6f 	isb	sy
  4018ac:	f3bf 8f4f 	dsb	sy
  4018b0:	b662      	cpsie	i
  4018b2:	e7fe      	b.n	4018b2 <prvNotifyQueueSetContainer+0x26>
  4018b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018b8:	b672      	cpsid	i
  4018ba:	f383 8811 	msr	BASEPRI, r3
  4018be:	f3bf 8f6f 	isb	sy
  4018c2:	f3bf 8f4f 	dsb	sy
  4018c6:	b662      	cpsie	i
  4018c8:	e7fe      	b.n	4018c8 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4018ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4018cc:	4293      	cmp	r3, r2
  4018ce:	d803      	bhi.n	4018d8 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  4018d0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4018d2:	4628      	mov	r0, r5
  4018d4:	b003      	add	sp, #12
  4018d6:	bd30      	pop	{r4, r5, pc}
  4018d8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4018da:	a901      	add	r1, sp, #4
  4018dc:	4620      	mov	r0, r4
  4018de:	4b0b      	ldr	r3, [pc, #44]	; (40190c <prvNotifyQueueSetContainer+0x80>)
  4018e0:	4798      	blx	r3
  4018e2:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4018e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4018e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018ea:	d10a      	bne.n	401902 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4018ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4018ee:	2b00      	cmp	r3, #0
  4018f0:	d0ef      	beq.n	4018d2 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4018f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018f6:	4b06      	ldr	r3, [pc, #24]	; (401910 <prvNotifyQueueSetContainer+0x84>)
  4018f8:	4798      	blx	r3
  4018fa:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4018fc:	bf18      	it	ne
  4018fe:	2501      	movne	r5, #1
  401900:	e7e7      	b.n	4018d2 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401902:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401904:	3301      	adds	r3, #1
  401906:	64a3      	str	r3, [r4, #72]	; 0x48
  401908:	e7e3      	b.n	4018d2 <prvNotifyQueueSetContainer+0x46>
  40190a:	bf00      	nop
  40190c:	00401805 	.word	0x00401805
  401910:	0040294d 	.word	0x0040294d

00401914 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401914:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401916:	b172      	cbz	r2, 401936 <prvCopyDataFromQueue+0x22>
{
  401918:	b510      	push	{r4, lr}
  40191a:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40191c:	68c4      	ldr	r4, [r0, #12]
  40191e:	4414      	add	r4, r2
  401920:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401922:	6840      	ldr	r0, [r0, #4]
  401924:	4284      	cmp	r4, r0
  401926:	d301      	bcc.n	40192c <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401928:	6818      	ldr	r0, [r3, #0]
  40192a:	60d8      	str	r0, [r3, #12]
  40192c:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40192e:	68d9      	ldr	r1, [r3, #12]
  401930:	4b01      	ldr	r3, [pc, #4]	; (401938 <prvCopyDataFromQueue+0x24>)
  401932:	4798      	blx	r3
  401934:	bd10      	pop	{r4, pc}
  401936:	4770      	bx	lr
  401938:	0040499d 	.word	0x0040499d

0040193c <prvUnlockQueue>:
{
  40193c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40193e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401940:	4b22      	ldr	r3, [pc, #136]	; (4019cc <prvUnlockQueue+0x90>)
  401942:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401944:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401946:	2b00      	cmp	r3, #0
  401948:	dd1b      	ble.n	401982 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40194a:	4d21      	ldr	r5, [pc, #132]	; (4019d0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  40194c:	4f21      	ldr	r7, [pc, #132]	; (4019d4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40194e:	4e22      	ldr	r6, [pc, #136]	; (4019d8 <prvUnlockQueue+0x9c>)
  401950:	e00b      	b.n	40196a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401952:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401954:	b1ab      	cbz	r3, 401982 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401956:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40195a:	47b0      	blx	r6
  40195c:	b978      	cbnz	r0, 40197e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40195e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401960:	3b01      	subs	r3, #1
  401962:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401964:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401966:	2b00      	cmp	r3, #0
  401968:	dd0b      	ble.n	401982 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40196a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40196c:	2b00      	cmp	r3, #0
  40196e:	d0f0      	beq.n	401952 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401970:	2100      	movs	r1, #0
  401972:	4620      	mov	r0, r4
  401974:	47a8      	blx	r5
  401976:	2801      	cmp	r0, #1
  401978:	d1f1      	bne.n	40195e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40197a:	47b8      	blx	r7
  40197c:	e7ef      	b.n	40195e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40197e:	47b8      	blx	r7
  401980:	e7ed      	b.n	40195e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401982:	f04f 33ff 	mov.w	r3, #4294967295
  401986:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401988:	4b14      	ldr	r3, [pc, #80]	; (4019dc <prvUnlockQueue+0xa0>)
  40198a:	4798      	blx	r3
	taskENTER_CRITICAL();
  40198c:	4b0f      	ldr	r3, [pc, #60]	; (4019cc <prvUnlockQueue+0x90>)
  40198e:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401990:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401992:	2b00      	cmp	r3, #0
  401994:	dd14      	ble.n	4019c0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401996:	6923      	ldr	r3, [r4, #16]
  401998:	b193      	cbz	r3, 4019c0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40199a:	f104 0610 	add.w	r6, r4, #16
  40199e:	4d0e      	ldr	r5, [pc, #56]	; (4019d8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4019a0:	4f0c      	ldr	r7, [pc, #48]	; (4019d4 <prvUnlockQueue+0x98>)
  4019a2:	e007      	b.n	4019b4 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4019a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4019a6:	3b01      	subs	r3, #1
  4019a8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4019aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4019ac:	2b00      	cmp	r3, #0
  4019ae:	dd07      	ble.n	4019c0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4019b0:	6923      	ldr	r3, [r4, #16]
  4019b2:	b12b      	cbz	r3, 4019c0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4019b4:	4630      	mov	r0, r6
  4019b6:	47a8      	blx	r5
  4019b8:	2800      	cmp	r0, #0
  4019ba:	d0f3      	beq.n	4019a4 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4019bc:	47b8      	blx	r7
  4019be:	e7f1      	b.n	4019a4 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4019c0:	f04f 33ff 	mov.w	r3, #4294967295
  4019c4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4019c6:	4b05      	ldr	r3, [pc, #20]	; (4019dc <prvUnlockQueue+0xa0>)
  4019c8:	4798      	blx	r3
  4019ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4019cc:	00401555 	.word	0x00401555
  4019d0:	0040188d 	.word	0x0040188d
  4019d4:	00402aa9 	.word	0x00402aa9
  4019d8:	0040294d 	.word	0x0040294d
  4019dc:	004015a1 	.word	0x004015a1

004019e0 <xQueueGenericReset>:
{
  4019e0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  4019e2:	b308      	cbz	r0, 401a28 <xQueueGenericReset+0x48>
  4019e4:	4604      	mov	r4, r0
  4019e6:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4019e8:	4b1d      	ldr	r3, [pc, #116]	; (401a60 <xQueueGenericReset+0x80>)
  4019ea:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4019ec:	6822      	ldr	r2, [r4, #0]
  4019ee:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4019f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4019f2:	fb03 f301 	mul.w	r3, r3, r1
  4019f6:	18d0      	adds	r0, r2, r3
  4019f8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4019fa:	2000      	movs	r0, #0
  4019fc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4019fe:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401a00:	1a5b      	subs	r3, r3, r1
  401a02:	4413      	add	r3, r2
  401a04:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401a06:	f04f 33ff 	mov.w	r3, #4294967295
  401a0a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401a0c:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401a0e:	b9fd      	cbnz	r5, 401a50 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401a10:	6923      	ldr	r3, [r4, #16]
  401a12:	b12b      	cbz	r3, 401a20 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401a14:	f104 0010 	add.w	r0, r4, #16
  401a18:	4b12      	ldr	r3, [pc, #72]	; (401a64 <xQueueGenericReset+0x84>)
  401a1a:	4798      	blx	r3
  401a1c:	2801      	cmp	r0, #1
  401a1e:	d00e      	beq.n	401a3e <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401a20:	4b11      	ldr	r3, [pc, #68]	; (401a68 <xQueueGenericReset+0x88>)
  401a22:	4798      	blx	r3
}
  401a24:	2001      	movs	r0, #1
  401a26:	bd38      	pop	{r3, r4, r5, pc}
  401a28:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a2c:	b672      	cpsid	i
  401a2e:	f383 8811 	msr	BASEPRI, r3
  401a32:	f3bf 8f6f 	isb	sy
  401a36:	f3bf 8f4f 	dsb	sy
  401a3a:	b662      	cpsie	i
  401a3c:	e7fe      	b.n	401a3c <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a42:	4b0a      	ldr	r3, [pc, #40]	; (401a6c <xQueueGenericReset+0x8c>)
  401a44:	601a      	str	r2, [r3, #0]
  401a46:	f3bf 8f4f 	dsb	sy
  401a4a:	f3bf 8f6f 	isb	sy
  401a4e:	e7e7      	b.n	401a20 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401a50:	f104 0010 	add.w	r0, r4, #16
  401a54:	4d06      	ldr	r5, [pc, #24]	; (401a70 <xQueueGenericReset+0x90>)
  401a56:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401a58:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a5c:	47a8      	blx	r5
  401a5e:	e7df      	b.n	401a20 <xQueueGenericReset+0x40>
  401a60:	00401555 	.word	0x00401555
  401a64:	0040294d 	.word	0x0040294d
  401a68:	004015a1 	.word	0x004015a1
  401a6c:	e000ed04 	.word	0xe000ed04
  401a70:	00401409 	.word	0x00401409

00401a74 <xQueueGenericCreate>:
{
  401a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401a76:	b950      	cbnz	r0, 401a8e <xQueueGenericCreate+0x1a>
  401a78:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a7c:	b672      	cpsid	i
  401a7e:	f383 8811 	msr	BASEPRI, r3
  401a82:	f3bf 8f6f 	isb	sy
  401a86:	f3bf 8f4f 	dsb	sy
  401a8a:	b662      	cpsie	i
  401a8c:	e7fe      	b.n	401a8c <xQueueGenericCreate+0x18>
  401a8e:	4606      	mov	r6, r0
  401a90:	4617      	mov	r7, r2
  401a92:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401a94:	b189      	cbz	r1, 401aba <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a96:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401a9a:	3059      	adds	r0, #89	; 0x59
  401a9c:	4b12      	ldr	r3, [pc, #72]	; (401ae8 <xQueueGenericCreate+0x74>)
  401a9e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401aa0:	4604      	mov	r4, r0
  401aa2:	b9e8      	cbnz	r0, 401ae0 <xQueueGenericCreate+0x6c>
  401aa4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401aa8:	b672      	cpsid	i
  401aaa:	f383 8811 	msr	BASEPRI, r3
  401aae:	f3bf 8f6f 	isb	sy
  401ab2:	f3bf 8f4f 	dsb	sy
  401ab6:	b662      	cpsie	i
  401ab8:	e7fe      	b.n	401ab8 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401aba:	2058      	movs	r0, #88	; 0x58
  401abc:	4b0a      	ldr	r3, [pc, #40]	; (401ae8 <xQueueGenericCreate+0x74>)
  401abe:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401ac0:	4604      	mov	r4, r0
  401ac2:	2800      	cmp	r0, #0
  401ac4:	d0ee      	beq.n	401aa4 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401ac6:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401ac8:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401aca:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401acc:	2101      	movs	r1, #1
  401ace:	4620      	mov	r0, r4
  401ad0:	4b06      	ldr	r3, [pc, #24]	; (401aec <xQueueGenericCreate+0x78>)
  401ad2:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401ad4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401ad8:	2300      	movs	r3, #0
  401ada:	6563      	str	r3, [r4, #84]	; 0x54
}
  401adc:	4620      	mov	r0, r4
  401ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401ae0:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401ae4:	6003      	str	r3, [r0, #0]
  401ae6:	e7ef      	b.n	401ac8 <xQueueGenericCreate+0x54>
  401ae8:	004017b1 	.word	0x004017b1
  401aec:	004019e1 	.word	0x004019e1

00401af0 <xQueueGenericSend>:
{
  401af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401af4:	b085      	sub	sp, #20
  401af6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401af8:	b1b8      	cbz	r0, 401b2a <xQueueGenericSend+0x3a>
  401afa:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401afc:	b301      	cbz	r1, 401b40 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401afe:	2b02      	cmp	r3, #2
  401b00:	d02c      	beq.n	401b5c <xQueueGenericSend+0x6c>
  401b02:	461d      	mov	r5, r3
  401b04:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401b06:	4b66      	ldr	r3, [pc, #408]	; (401ca0 <xQueueGenericSend+0x1b0>)
  401b08:	4798      	blx	r3
  401b0a:	2800      	cmp	r0, #0
  401b0c:	d134      	bne.n	401b78 <xQueueGenericSend+0x88>
  401b0e:	9b01      	ldr	r3, [sp, #4]
  401b10:	2b00      	cmp	r3, #0
  401b12:	d038      	beq.n	401b86 <xQueueGenericSend+0x96>
  401b14:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b18:	b672      	cpsid	i
  401b1a:	f383 8811 	msr	BASEPRI, r3
  401b1e:	f3bf 8f6f 	isb	sy
  401b22:	f3bf 8f4f 	dsb	sy
  401b26:	b662      	cpsie	i
  401b28:	e7fe      	b.n	401b28 <xQueueGenericSend+0x38>
  401b2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b2e:	b672      	cpsid	i
  401b30:	f383 8811 	msr	BASEPRI, r3
  401b34:	f3bf 8f6f 	isb	sy
  401b38:	f3bf 8f4f 	dsb	sy
  401b3c:	b662      	cpsie	i
  401b3e:	e7fe      	b.n	401b3e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b40:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401b42:	2a00      	cmp	r2, #0
  401b44:	d0db      	beq.n	401afe <xQueueGenericSend+0xe>
  401b46:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b4a:	b672      	cpsid	i
  401b4c:	f383 8811 	msr	BASEPRI, r3
  401b50:	f3bf 8f6f 	isb	sy
  401b54:	f3bf 8f4f 	dsb	sy
  401b58:	b662      	cpsie	i
  401b5a:	e7fe      	b.n	401b5a <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401b5c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401b5e:	2a01      	cmp	r2, #1
  401b60:	d0cf      	beq.n	401b02 <xQueueGenericSend+0x12>
  401b62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b66:	b672      	cpsid	i
  401b68:	f383 8811 	msr	BASEPRI, r3
  401b6c:	f3bf 8f6f 	isb	sy
  401b70:	f3bf 8f4f 	dsb	sy
  401b74:	b662      	cpsie	i
  401b76:	e7fe      	b.n	401b76 <xQueueGenericSend+0x86>
  401b78:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401b7a:	4e4a      	ldr	r6, [pc, #296]	; (401ca4 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401b7c:	f8df a150 	ldr.w	sl, [pc, #336]	; 401cd0 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401b80:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401cb0 <xQueueGenericSend+0x1c0>
  401b84:	e042      	b.n	401c0c <xQueueGenericSend+0x11c>
  401b86:	2700      	movs	r7, #0
  401b88:	e7f7      	b.n	401b7a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401b8a:	462a      	mov	r2, r5
  401b8c:	4641      	mov	r1, r8
  401b8e:	4620      	mov	r0, r4
  401b90:	4b45      	ldr	r3, [pc, #276]	; (401ca8 <xQueueGenericSend+0x1b8>)
  401b92:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401b94:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401b96:	b19b      	cbz	r3, 401bc0 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401b98:	4629      	mov	r1, r5
  401b9a:	4620      	mov	r0, r4
  401b9c:	4b43      	ldr	r3, [pc, #268]	; (401cac <xQueueGenericSend+0x1bc>)
  401b9e:	4798      	blx	r3
  401ba0:	2801      	cmp	r0, #1
  401ba2:	d107      	bne.n	401bb4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401ba4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401ba8:	4b41      	ldr	r3, [pc, #260]	; (401cb0 <xQueueGenericSend+0x1c0>)
  401baa:	601a      	str	r2, [r3, #0]
  401bac:	f3bf 8f4f 	dsb	sy
  401bb0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401bb4:	4b3f      	ldr	r3, [pc, #252]	; (401cb4 <xQueueGenericSend+0x1c4>)
  401bb6:	4798      	blx	r3
				return pdPASS;
  401bb8:	2001      	movs	r0, #1
}
  401bba:	b005      	add	sp, #20
  401bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401bc2:	b173      	cbz	r3, 401be2 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401bc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401bc8:	4b3b      	ldr	r3, [pc, #236]	; (401cb8 <xQueueGenericSend+0x1c8>)
  401bca:	4798      	blx	r3
  401bcc:	2801      	cmp	r0, #1
  401bce:	d1f1      	bne.n	401bb4 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bd4:	4b36      	ldr	r3, [pc, #216]	; (401cb0 <xQueueGenericSend+0x1c0>)
  401bd6:	601a      	str	r2, [r3, #0]
  401bd8:	f3bf 8f4f 	dsb	sy
  401bdc:	f3bf 8f6f 	isb	sy
  401be0:	e7e8      	b.n	401bb4 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401be2:	2800      	cmp	r0, #0
  401be4:	d0e6      	beq.n	401bb4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bea:	4b31      	ldr	r3, [pc, #196]	; (401cb0 <xQueueGenericSend+0x1c0>)
  401bec:	601a      	str	r2, [r3, #0]
  401bee:	f3bf 8f4f 	dsb	sy
  401bf2:	f3bf 8f6f 	isb	sy
  401bf6:	e7dd      	b.n	401bb4 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401bf8:	4b2e      	ldr	r3, [pc, #184]	; (401cb4 <xQueueGenericSend+0x1c4>)
  401bfa:	4798      	blx	r3
					return errQUEUE_FULL;
  401bfc:	2000      	movs	r0, #0
  401bfe:	e7dc      	b.n	401bba <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401c00:	4620      	mov	r0, r4
  401c02:	4b2e      	ldr	r3, [pc, #184]	; (401cbc <xQueueGenericSend+0x1cc>)
  401c04:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401c06:	4b2e      	ldr	r3, [pc, #184]	; (401cc0 <xQueueGenericSend+0x1d0>)
  401c08:	4798      	blx	r3
  401c0a:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401c0c:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401c0e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401c10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401c12:	429a      	cmp	r2, r3
  401c14:	d3b9      	bcc.n	401b8a <xQueueGenericSend+0x9a>
  401c16:	2d02      	cmp	r5, #2
  401c18:	d0b7      	beq.n	401b8a <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401c1a:	9b01      	ldr	r3, [sp, #4]
  401c1c:	2b00      	cmp	r3, #0
  401c1e:	d0eb      	beq.n	401bf8 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401c20:	b90f      	cbnz	r7, 401c26 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401c22:	a802      	add	r0, sp, #8
  401c24:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401c26:	4b23      	ldr	r3, [pc, #140]	; (401cb4 <xQueueGenericSend+0x1c4>)
  401c28:	4798      	blx	r3
		vTaskSuspendAll();
  401c2a:	4b26      	ldr	r3, [pc, #152]	; (401cc4 <xQueueGenericSend+0x1d4>)
  401c2c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401c2e:	47b0      	blx	r6
  401c30:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401c32:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c36:	d101      	bne.n	401c3c <xQueueGenericSend+0x14c>
  401c38:	2300      	movs	r3, #0
  401c3a:	6463      	str	r3, [r4, #68]	; 0x44
  401c3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c42:	d101      	bne.n	401c48 <xQueueGenericSend+0x158>
  401c44:	2300      	movs	r3, #0
  401c46:	64a3      	str	r3, [r4, #72]	; 0x48
  401c48:	4b1a      	ldr	r3, [pc, #104]	; (401cb4 <xQueueGenericSend+0x1c4>)
  401c4a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401c4c:	a901      	add	r1, sp, #4
  401c4e:	a802      	add	r0, sp, #8
  401c50:	4b1d      	ldr	r3, [pc, #116]	; (401cc8 <xQueueGenericSend+0x1d8>)
  401c52:	4798      	blx	r3
  401c54:	b9e0      	cbnz	r0, 401c90 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401c56:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401c58:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401c5c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401c5e:	4b15      	ldr	r3, [pc, #84]	; (401cb4 <xQueueGenericSend+0x1c4>)
  401c60:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401c62:	45bb      	cmp	fp, r7
  401c64:	d1cc      	bne.n	401c00 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401c66:	9901      	ldr	r1, [sp, #4]
  401c68:	f104 0010 	add.w	r0, r4, #16
  401c6c:	4b17      	ldr	r3, [pc, #92]	; (401ccc <xQueueGenericSend+0x1dc>)
  401c6e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401c70:	4620      	mov	r0, r4
  401c72:	4b12      	ldr	r3, [pc, #72]	; (401cbc <xQueueGenericSend+0x1cc>)
  401c74:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401c76:	4b12      	ldr	r3, [pc, #72]	; (401cc0 <xQueueGenericSend+0x1d0>)
  401c78:	4798      	blx	r3
  401c7a:	2800      	cmp	r0, #0
  401c7c:	d1c5      	bne.n	401c0a <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401c7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401c82:	f8c9 3000 	str.w	r3, [r9]
  401c86:	f3bf 8f4f 	dsb	sy
  401c8a:	f3bf 8f6f 	isb	sy
  401c8e:	e7bc      	b.n	401c0a <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401c90:	4620      	mov	r0, r4
  401c92:	4b0a      	ldr	r3, [pc, #40]	; (401cbc <xQueueGenericSend+0x1cc>)
  401c94:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401c96:	4b0a      	ldr	r3, [pc, #40]	; (401cc0 <xQueueGenericSend+0x1d0>)
  401c98:	4798      	blx	r3
			return errQUEUE_FULL;
  401c9a:	2000      	movs	r0, #0
  401c9c:	e78d      	b.n	401bba <xQueueGenericSend+0xca>
  401c9e:	bf00      	nop
  401ca0:	00402ab5 	.word	0x00402ab5
  401ca4:	00401555 	.word	0x00401555
  401ca8:	00401805 	.word	0x00401805
  401cac:	0040188d 	.word	0x0040188d
  401cb0:	e000ed04 	.word	0xe000ed04
  401cb4:	004015a1 	.word	0x004015a1
  401cb8:	0040294d 	.word	0x0040294d
  401cbc:	0040193d 	.word	0x0040193d
  401cc0:	004025c1 	.word	0x004025c1
  401cc4:	00402459 	.word	0x00402459
  401cc8:	00402a15 	.word	0x00402a15
  401ccc:	00402849 	.word	0x00402849
  401cd0:	004029e5 	.word	0x004029e5

00401cd4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401cd4:	2800      	cmp	r0, #0
  401cd6:	d036      	beq.n	401d46 <xQueueGenericSendFromISR+0x72>
{
  401cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cdc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401cde:	2900      	cmp	r1, #0
  401ce0:	d03c      	beq.n	401d5c <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401ce2:	2b02      	cmp	r3, #2
  401ce4:	d048      	beq.n	401d78 <xQueueGenericSendFromISR+0xa4>
  401ce6:	461e      	mov	r6, r3
  401ce8:	4615      	mov	r5, r2
  401cea:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401cec:	4b35      	ldr	r3, [pc, #212]	; (401dc4 <xQueueGenericSendFromISR+0xf0>)
  401cee:	4798      	blx	r3
	__asm volatile
  401cf0:	f3ef 8711 	mrs	r7, BASEPRI
  401cf4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cf8:	b672      	cpsid	i
  401cfa:	f383 8811 	msr	BASEPRI, r3
  401cfe:	f3bf 8f6f 	isb	sy
  401d02:	f3bf 8f4f 	dsb	sy
  401d06:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401d08:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401d0a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401d0c:	429a      	cmp	r2, r3
  401d0e:	d301      	bcc.n	401d14 <xQueueGenericSendFromISR+0x40>
  401d10:	2e02      	cmp	r6, #2
  401d12:	d14f      	bne.n	401db4 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401d14:	4632      	mov	r2, r6
  401d16:	4641      	mov	r1, r8
  401d18:	4620      	mov	r0, r4
  401d1a:	4b2b      	ldr	r3, [pc, #172]	; (401dc8 <xQueueGenericSendFromISR+0xf4>)
  401d1c:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401d1e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d20:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d24:	d141      	bne.n	401daa <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401d26:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401d28:	2b00      	cmp	r3, #0
  401d2a:	d033      	beq.n	401d94 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401d2c:	4631      	mov	r1, r6
  401d2e:	4620      	mov	r0, r4
  401d30:	4b26      	ldr	r3, [pc, #152]	; (401dcc <xQueueGenericSendFromISR+0xf8>)
  401d32:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401d34:	2d00      	cmp	r5, #0
  401d36:	d03f      	beq.n	401db8 <xQueueGenericSendFromISR+0xe4>
  401d38:	2801      	cmp	r0, #1
  401d3a:	d13d      	bne.n	401db8 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401d3c:	6028      	str	r0, [r5, #0]
	__asm volatile
  401d3e:	f387 8811 	msr	BASEPRI, r7
}
  401d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401d46:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d4a:	b672      	cpsid	i
  401d4c:	f383 8811 	msr	BASEPRI, r3
  401d50:	f3bf 8f6f 	isb	sy
  401d54:	f3bf 8f4f 	dsb	sy
  401d58:	b662      	cpsie	i
  401d5a:	e7fe      	b.n	401d5a <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401d5c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401d5e:	2800      	cmp	r0, #0
  401d60:	d0bf      	beq.n	401ce2 <xQueueGenericSendFromISR+0xe>
  401d62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d66:	b672      	cpsid	i
  401d68:	f383 8811 	msr	BASEPRI, r3
  401d6c:	f3bf 8f6f 	isb	sy
  401d70:	f3bf 8f4f 	dsb	sy
  401d74:	b662      	cpsie	i
  401d76:	e7fe      	b.n	401d76 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d78:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401d7a:	2801      	cmp	r0, #1
  401d7c:	d0b3      	beq.n	401ce6 <xQueueGenericSendFromISR+0x12>
  401d7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d82:	b672      	cpsid	i
  401d84:	f383 8811 	msr	BASEPRI, r3
  401d88:	f3bf 8f6f 	isb	sy
  401d8c:	f3bf 8f4f 	dsb	sy
  401d90:	b662      	cpsie	i
  401d92:	e7fe      	b.n	401d92 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401d94:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d96:	b18b      	cbz	r3, 401dbc <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401d98:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d9c:	4b0c      	ldr	r3, [pc, #48]	; (401dd0 <xQueueGenericSendFromISR+0xfc>)
  401d9e:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401da0:	b175      	cbz	r5, 401dc0 <xQueueGenericSendFromISR+0xec>
  401da2:	b168      	cbz	r0, 401dc0 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401da4:	2001      	movs	r0, #1
  401da6:	6028      	str	r0, [r5, #0]
  401da8:	e7c9      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401daa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401dac:	3301      	adds	r3, #1
  401dae:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401db0:	2001      	movs	r0, #1
  401db2:	e7c4      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401db4:	2000      	movs	r0, #0
  401db6:	e7c2      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401db8:	2001      	movs	r0, #1
  401dba:	e7c0      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
  401dbc:	2001      	movs	r0, #1
  401dbe:	e7be      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
  401dc0:	2001      	movs	r0, #1
  401dc2:	e7bc      	b.n	401d3e <xQueueGenericSendFromISR+0x6a>
  401dc4:	0040174d 	.word	0x0040174d
  401dc8:	00401805 	.word	0x00401805
  401dcc:	0040188d 	.word	0x0040188d
  401dd0:	0040294d 	.word	0x0040294d

00401dd4 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  401dd4:	b170      	cbz	r0, 401df4 <xQueueGiveFromISR+0x20>
{
  401dd6:	b570      	push	{r4, r5, r6, lr}
  401dd8:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  401dda:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401ddc:	b1ab      	cbz	r3, 401e0a <xQueueGiveFromISR+0x36>
  401dde:	f04f 0380 	mov.w	r3, #128	; 0x80
  401de2:	b672      	cpsid	i
  401de4:	f383 8811 	msr	BASEPRI, r3
  401de8:	f3bf 8f6f 	isb	sy
  401dec:	f3bf 8f4f 	dsb	sy
  401df0:	b662      	cpsie	i
  401df2:	e7fe      	b.n	401df2 <xQueueGiveFromISR+0x1e>
  401df4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401df8:	b672      	cpsid	i
  401dfa:	f383 8811 	msr	BASEPRI, r3
  401dfe:	f3bf 8f6f 	isb	sy
  401e02:	f3bf 8f4f 	dsb	sy
  401e06:	b662      	cpsie	i
  401e08:	e7fe      	b.n	401e08 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401e0a:	6803      	ldr	r3, [r0, #0]
  401e0c:	b333      	cbz	r3, 401e5c <xQueueGiveFromISR+0x88>
  401e0e:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401e10:	4b25      	ldr	r3, [pc, #148]	; (401ea8 <xQueueGiveFromISR+0xd4>)
  401e12:	4798      	blx	r3
	__asm volatile
  401e14:	f3ef 8611 	mrs	r6, BASEPRI
  401e18:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e1c:	b672      	cpsid	i
  401e1e:	f383 8811 	msr	BASEPRI, r3
  401e22:	f3bf 8f6f 	isb	sy
  401e26:	f3bf 8f4f 	dsb	sy
  401e2a:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401e2c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e30:	429a      	cmp	r2, r3
  401e32:	d231      	bcs.n	401e98 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401e34:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e36:	3301      	adds	r3, #1
  401e38:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  401e3a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e40:	d125      	bne.n	401e8e <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  401e42:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401e44:	b1c3      	cbz	r3, 401e78 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401e46:	2100      	movs	r1, #0
  401e48:	4620      	mov	r0, r4
  401e4a:	4b18      	ldr	r3, [pc, #96]	; (401eac <xQueueGiveFromISR+0xd8>)
  401e4c:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401e4e:	b32d      	cbz	r5, 401e9c <xQueueGiveFromISR+0xc8>
  401e50:	2801      	cmp	r0, #1
  401e52:	d123      	bne.n	401e9c <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401e54:	6028      	str	r0, [r5, #0]
	__asm volatile
  401e56:	f386 8811 	msr	BASEPRI, r6
}
  401e5a:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401e5c:	6843      	ldr	r3, [r0, #4]
  401e5e:	2b00      	cmp	r3, #0
  401e60:	d0d5      	beq.n	401e0e <xQueueGiveFromISR+0x3a>
	__asm volatile
  401e62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e66:	b672      	cpsid	i
  401e68:	f383 8811 	msr	BASEPRI, r3
  401e6c:	f3bf 8f6f 	isb	sy
  401e70:	f3bf 8f4f 	dsb	sy
  401e74:	b662      	cpsie	i
  401e76:	e7fe      	b.n	401e76 <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401e7a:	b18b      	cbz	r3, 401ea0 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401e7c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401e80:	4b0b      	ldr	r3, [pc, #44]	; (401eb0 <xQueueGiveFromISR+0xdc>)
  401e82:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401e84:	b175      	cbz	r5, 401ea4 <xQueueGiveFromISR+0xd0>
  401e86:	b168      	cbz	r0, 401ea4 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401e88:	2001      	movs	r0, #1
  401e8a:	6028      	str	r0, [r5, #0]
  401e8c:	e7e3      	b.n	401e56 <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  401e8e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e90:	3301      	adds	r3, #1
  401e92:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401e94:	2001      	movs	r0, #1
  401e96:	e7de      	b.n	401e56 <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  401e98:	2000      	movs	r0, #0
  401e9a:	e7dc      	b.n	401e56 <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401e9c:	2001      	movs	r0, #1
  401e9e:	e7da      	b.n	401e56 <xQueueGiveFromISR+0x82>
  401ea0:	2001      	movs	r0, #1
  401ea2:	e7d8      	b.n	401e56 <xQueueGiveFromISR+0x82>
  401ea4:	2001      	movs	r0, #1
  401ea6:	e7d6      	b.n	401e56 <xQueueGiveFromISR+0x82>
  401ea8:	0040174d 	.word	0x0040174d
  401eac:	0040188d 	.word	0x0040188d
  401eb0:	0040294d 	.word	0x0040294d

00401eb4 <xQueueGenericReceive>:
{
  401eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401eb8:	b084      	sub	sp, #16
  401eba:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401ebc:	b198      	cbz	r0, 401ee6 <xQueueGenericReceive+0x32>
  401ebe:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401ec0:	b1e1      	cbz	r1, 401efc <xQueueGenericReceive+0x48>
  401ec2:	4698      	mov	r8, r3
  401ec4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401ec6:	4b61      	ldr	r3, [pc, #388]	; (40204c <xQueueGenericReceive+0x198>)
  401ec8:	4798      	blx	r3
  401eca:	bb28      	cbnz	r0, 401f18 <xQueueGenericReceive+0x64>
  401ecc:	9b01      	ldr	r3, [sp, #4]
  401ece:	b353      	cbz	r3, 401f26 <xQueueGenericReceive+0x72>
  401ed0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ed4:	b672      	cpsid	i
  401ed6:	f383 8811 	msr	BASEPRI, r3
  401eda:	f3bf 8f6f 	isb	sy
  401ede:	f3bf 8f4f 	dsb	sy
  401ee2:	b662      	cpsie	i
  401ee4:	e7fe      	b.n	401ee4 <xQueueGenericReceive+0x30>
  401ee6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401eea:	b672      	cpsid	i
  401eec:	f383 8811 	msr	BASEPRI, r3
  401ef0:	f3bf 8f6f 	isb	sy
  401ef4:	f3bf 8f4f 	dsb	sy
  401ef8:	b662      	cpsie	i
  401efa:	e7fe      	b.n	401efa <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401efc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401efe:	2a00      	cmp	r2, #0
  401f00:	d0df      	beq.n	401ec2 <xQueueGenericReceive+0xe>
  401f02:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f06:	b672      	cpsid	i
  401f08:	f383 8811 	msr	BASEPRI, r3
  401f0c:	f3bf 8f6f 	isb	sy
  401f10:	f3bf 8f4f 	dsb	sy
  401f14:	b662      	cpsie	i
  401f16:	e7fe      	b.n	401f16 <xQueueGenericReceive+0x62>
  401f18:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401f1a:	4d4d      	ldr	r5, [pc, #308]	; (402050 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401f1c:	f8df a160 	ldr.w	sl, [pc, #352]	; 402080 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401f20:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402060 <xQueueGenericReceive+0x1ac>
  401f24:	e04b      	b.n	401fbe <xQueueGenericReceive+0x10a>
  401f26:	2600      	movs	r6, #0
  401f28:	e7f7      	b.n	401f1a <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401f2a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401f2c:	4639      	mov	r1, r7
  401f2e:	4620      	mov	r0, r4
  401f30:	4b48      	ldr	r3, [pc, #288]	; (402054 <xQueueGenericReceive+0x1a0>)
  401f32:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401f34:	f1b8 0f00 	cmp.w	r8, #0
  401f38:	d11d      	bne.n	401f76 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  401f3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401f3c:	3b01      	subs	r3, #1
  401f3e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401f40:	6823      	ldr	r3, [r4, #0]
  401f42:	b913      	cbnz	r3, 401f4a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401f44:	4b44      	ldr	r3, [pc, #272]	; (402058 <xQueueGenericReceive+0x1a4>)
  401f46:	4798      	blx	r3
  401f48:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f4a:	6923      	ldr	r3, [r4, #16]
  401f4c:	b16b      	cbz	r3, 401f6a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401f4e:	f104 0010 	add.w	r0, r4, #16
  401f52:	4b42      	ldr	r3, [pc, #264]	; (40205c <xQueueGenericReceive+0x1a8>)
  401f54:	4798      	blx	r3
  401f56:	2801      	cmp	r0, #1
  401f58:	d107      	bne.n	401f6a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f5e:	4b40      	ldr	r3, [pc, #256]	; (402060 <xQueueGenericReceive+0x1ac>)
  401f60:	601a      	str	r2, [r3, #0]
  401f62:	f3bf 8f4f 	dsb	sy
  401f66:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401f6a:	4b3e      	ldr	r3, [pc, #248]	; (402064 <xQueueGenericReceive+0x1b0>)
  401f6c:	4798      	blx	r3
				return pdPASS;
  401f6e:	2001      	movs	r0, #1
}
  401f70:	b004      	add	sp, #16
  401f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401f76:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f7a:	2b00      	cmp	r3, #0
  401f7c:	d0f5      	beq.n	401f6a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f7e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f82:	4b36      	ldr	r3, [pc, #216]	; (40205c <xQueueGenericReceive+0x1a8>)
  401f84:	4798      	blx	r3
  401f86:	2800      	cmp	r0, #0
  401f88:	d0ef      	beq.n	401f6a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401f8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f8e:	4b34      	ldr	r3, [pc, #208]	; (402060 <xQueueGenericReceive+0x1ac>)
  401f90:	601a      	str	r2, [r3, #0]
  401f92:	f3bf 8f4f 	dsb	sy
  401f96:	f3bf 8f6f 	isb	sy
  401f9a:	e7e6      	b.n	401f6a <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401f9c:	4b31      	ldr	r3, [pc, #196]	; (402064 <xQueueGenericReceive+0x1b0>)
  401f9e:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401fa0:	2000      	movs	r0, #0
  401fa2:	e7e5      	b.n	401f70 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401fa4:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401fa6:	6860      	ldr	r0, [r4, #4]
  401fa8:	4b2f      	ldr	r3, [pc, #188]	; (402068 <xQueueGenericReceive+0x1b4>)
  401faa:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401fac:	4b2d      	ldr	r3, [pc, #180]	; (402064 <xQueueGenericReceive+0x1b0>)
  401fae:	4798      	blx	r3
  401fb0:	e030      	b.n	402014 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401fb2:	4620      	mov	r0, r4
  401fb4:	4b2d      	ldr	r3, [pc, #180]	; (40206c <xQueueGenericReceive+0x1b8>)
  401fb6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401fb8:	4b2d      	ldr	r3, [pc, #180]	; (402070 <xQueueGenericReceive+0x1bc>)
  401fba:	4798      	blx	r3
  401fbc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401fbe:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401fc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401fc2:	2b00      	cmp	r3, #0
  401fc4:	d1b1      	bne.n	401f2a <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  401fc6:	9b01      	ldr	r3, [sp, #4]
  401fc8:	2b00      	cmp	r3, #0
  401fca:	d0e7      	beq.n	401f9c <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401fcc:	b90e      	cbnz	r6, 401fd2 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401fce:	a802      	add	r0, sp, #8
  401fd0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401fd2:	4b24      	ldr	r3, [pc, #144]	; (402064 <xQueueGenericReceive+0x1b0>)
  401fd4:	4798      	blx	r3
		vTaskSuspendAll();
  401fd6:	4b27      	ldr	r3, [pc, #156]	; (402074 <xQueueGenericReceive+0x1c0>)
  401fd8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401fda:	47a8      	blx	r5
  401fdc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401fde:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fe2:	d101      	bne.n	401fe8 <xQueueGenericReceive+0x134>
  401fe4:	2300      	movs	r3, #0
  401fe6:	6463      	str	r3, [r4, #68]	; 0x44
  401fe8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401fea:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fee:	d101      	bne.n	401ff4 <xQueueGenericReceive+0x140>
  401ff0:	2300      	movs	r3, #0
  401ff2:	64a3      	str	r3, [r4, #72]	; 0x48
  401ff4:	4b1b      	ldr	r3, [pc, #108]	; (402064 <xQueueGenericReceive+0x1b0>)
  401ff6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401ff8:	a901      	add	r1, sp, #4
  401ffa:	a802      	add	r0, sp, #8
  401ffc:	4b1e      	ldr	r3, [pc, #120]	; (402078 <xQueueGenericReceive+0x1c4>)
  401ffe:	4798      	blx	r3
  402000:	b9e8      	cbnz	r0, 40203e <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402002:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402004:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402006:	4b17      	ldr	r3, [pc, #92]	; (402064 <xQueueGenericReceive+0x1b0>)
  402008:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40200a:	2e00      	cmp	r6, #0
  40200c:	d1d1      	bne.n	401fb2 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40200e:	6823      	ldr	r3, [r4, #0]
  402010:	2b00      	cmp	r3, #0
  402012:	d0c7      	beq.n	401fa4 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402014:	9901      	ldr	r1, [sp, #4]
  402016:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40201a:	4b18      	ldr	r3, [pc, #96]	; (40207c <xQueueGenericReceive+0x1c8>)
  40201c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40201e:	4620      	mov	r0, r4
  402020:	4b12      	ldr	r3, [pc, #72]	; (40206c <xQueueGenericReceive+0x1b8>)
  402022:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402024:	4b12      	ldr	r3, [pc, #72]	; (402070 <xQueueGenericReceive+0x1bc>)
  402026:	4798      	blx	r3
  402028:	2800      	cmp	r0, #0
  40202a:	d1c7      	bne.n	401fbc <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  40202c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402030:	f8c9 3000 	str.w	r3, [r9]
  402034:	f3bf 8f4f 	dsb	sy
  402038:	f3bf 8f6f 	isb	sy
  40203c:	e7be      	b.n	401fbc <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  40203e:	4620      	mov	r0, r4
  402040:	4b0a      	ldr	r3, [pc, #40]	; (40206c <xQueueGenericReceive+0x1b8>)
  402042:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402044:	4b0a      	ldr	r3, [pc, #40]	; (402070 <xQueueGenericReceive+0x1bc>)
  402046:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402048:	2000      	movs	r0, #0
  40204a:	e791      	b.n	401f70 <xQueueGenericReceive+0xbc>
  40204c:	00402ab5 	.word	0x00402ab5
  402050:	00401555 	.word	0x00401555
  402054:	00401915 	.word	0x00401915
  402058:	00402c35 	.word	0x00402c35
  40205c:	0040294d 	.word	0x0040294d
  402060:	e000ed04 	.word	0xe000ed04
  402064:	004015a1 	.word	0x004015a1
  402068:	00402ad5 	.word	0x00402ad5
  40206c:	0040193d 	.word	0x0040193d
  402070:	004025c1 	.word	0x004025c1
  402074:	00402459 	.word	0x00402459
  402078:	00402a15 	.word	0x00402a15
  40207c:	00402849 	.word	0x00402849
  402080:	004029e5 	.word	0x004029e5

00402084 <vQueueAddToRegistry>:
	{
  402084:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402086:	4b0b      	ldr	r3, [pc, #44]	; (4020b4 <vQueueAddToRegistry+0x30>)
  402088:	681b      	ldr	r3, [r3, #0]
  40208a:	b153      	cbz	r3, 4020a2 <vQueueAddToRegistry+0x1e>
  40208c:	2301      	movs	r3, #1
  40208e:	4c09      	ldr	r4, [pc, #36]	; (4020b4 <vQueueAddToRegistry+0x30>)
  402090:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402094:	b132      	cbz	r2, 4020a4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402096:	3301      	adds	r3, #1
  402098:	2b08      	cmp	r3, #8
  40209a:	d1f9      	bne.n	402090 <vQueueAddToRegistry+0xc>
	}
  40209c:	f85d 4b04 	ldr.w	r4, [sp], #4
  4020a0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4020a2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4020a4:	4a03      	ldr	r2, [pc, #12]	; (4020b4 <vQueueAddToRegistry+0x30>)
  4020a6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4020aa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4020ae:	6058      	str	r0, [r3, #4]
				break;
  4020b0:	e7f4      	b.n	40209c <vQueueAddToRegistry+0x18>
  4020b2:	bf00      	nop
  4020b4:	20400e00 	.word	0x20400e00

004020b8 <vQueueWaitForMessageRestricted>:
	{
  4020b8:	b570      	push	{r4, r5, r6, lr}
  4020ba:	4604      	mov	r4, r0
  4020bc:	460d      	mov	r5, r1
  4020be:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4020c0:	4b0f      	ldr	r3, [pc, #60]	; (402100 <vQueueWaitForMessageRestricted+0x48>)
  4020c2:	4798      	blx	r3
  4020c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4020c6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020ca:	d00b      	beq.n	4020e4 <vQueueWaitForMessageRestricted+0x2c>
  4020cc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4020ce:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020d2:	d00a      	beq.n	4020ea <vQueueWaitForMessageRestricted+0x32>
  4020d4:	4b0b      	ldr	r3, [pc, #44]	; (402104 <vQueueWaitForMessageRestricted+0x4c>)
  4020d6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4020d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4020da:	b14b      	cbz	r3, 4020f0 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4020dc:	4620      	mov	r0, r4
  4020de:	4b0a      	ldr	r3, [pc, #40]	; (402108 <vQueueWaitForMessageRestricted+0x50>)
  4020e0:	4798      	blx	r3
  4020e2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4020e4:	2300      	movs	r3, #0
  4020e6:	6463      	str	r3, [r4, #68]	; 0x44
  4020e8:	e7f0      	b.n	4020cc <vQueueWaitForMessageRestricted+0x14>
  4020ea:	2300      	movs	r3, #0
  4020ec:	64a3      	str	r3, [r4, #72]	; 0x48
  4020ee:	e7f1      	b.n	4020d4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4020f0:	4632      	mov	r2, r6
  4020f2:	4629      	mov	r1, r5
  4020f4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4020f8:	4b04      	ldr	r3, [pc, #16]	; (40210c <vQueueWaitForMessageRestricted+0x54>)
  4020fa:	4798      	blx	r3
  4020fc:	e7ee      	b.n	4020dc <vQueueWaitForMessageRestricted+0x24>
  4020fe:	bf00      	nop
  402100:	00401555 	.word	0x00401555
  402104:	004015a1 	.word	0x004015a1
  402108:	0040193d 	.word	0x0040193d
  40210c:	004028cd 	.word	0x004028cd

00402110 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402110:	4b08      	ldr	r3, [pc, #32]	; (402134 <prvResetNextTaskUnblockTime+0x24>)
  402112:	681b      	ldr	r3, [r3, #0]
  402114:	681b      	ldr	r3, [r3, #0]
  402116:	b13b      	cbz	r3, 402128 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402118:	4b06      	ldr	r3, [pc, #24]	; (402134 <prvResetNextTaskUnblockTime+0x24>)
  40211a:	681b      	ldr	r3, [r3, #0]
  40211c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40211e:	68db      	ldr	r3, [r3, #12]
  402120:	685a      	ldr	r2, [r3, #4]
  402122:	4b05      	ldr	r3, [pc, #20]	; (402138 <prvResetNextTaskUnblockTime+0x28>)
  402124:	601a      	str	r2, [r3, #0]
  402126:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402128:	f04f 32ff 	mov.w	r2, #4294967295
  40212c:	4b02      	ldr	r3, [pc, #8]	; (402138 <prvResetNextTaskUnblockTime+0x28>)
  40212e:	601a      	str	r2, [r3, #0]
  402130:	4770      	bx	lr
  402132:	bf00      	nop
  402134:	20400c7c 	.word	0x20400c7c
  402138:	20400d28 	.word	0x20400d28

0040213c <prvAddCurrentTaskToDelayedList>:
{
  40213c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40213e:	4b0f      	ldr	r3, [pc, #60]	; (40217c <prvAddCurrentTaskToDelayedList+0x40>)
  402140:	681b      	ldr	r3, [r3, #0]
  402142:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402144:	4b0e      	ldr	r3, [pc, #56]	; (402180 <prvAddCurrentTaskToDelayedList+0x44>)
  402146:	681b      	ldr	r3, [r3, #0]
  402148:	4298      	cmp	r0, r3
  40214a:	d30e      	bcc.n	40216a <prvAddCurrentTaskToDelayedList+0x2e>
  40214c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40214e:	4b0d      	ldr	r3, [pc, #52]	; (402184 <prvAddCurrentTaskToDelayedList+0x48>)
  402150:	6818      	ldr	r0, [r3, #0]
  402152:	4b0a      	ldr	r3, [pc, #40]	; (40217c <prvAddCurrentTaskToDelayedList+0x40>)
  402154:	6819      	ldr	r1, [r3, #0]
  402156:	3104      	adds	r1, #4
  402158:	4b0b      	ldr	r3, [pc, #44]	; (402188 <prvAddCurrentTaskToDelayedList+0x4c>)
  40215a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  40215c:	4b0b      	ldr	r3, [pc, #44]	; (40218c <prvAddCurrentTaskToDelayedList+0x50>)
  40215e:	681b      	ldr	r3, [r3, #0]
  402160:	429c      	cmp	r4, r3
  402162:	d201      	bcs.n	402168 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402164:	4b09      	ldr	r3, [pc, #36]	; (40218c <prvAddCurrentTaskToDelayedList+0x50>)
  402166:	601c      	str	r4, [r3, #0]
  402168:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40216a:	4b09      	ldr	r3, [pc, #36]	; (402190 <prvAddCurrentTaskToDelayedList+0x54>)
  40216c:	6818      	ldr	r0, [r3, #0]
  40216e:	4b03      	ldr	r3, [pc, #12]	; (40217c <prvAddCurrentTaskToDelayedList+0x40>)
  402170:	6819      	ldr	r1, [r3, #0]
  402172:	3104      	adds	r1, #4
  402174:	4b04      	ldr	r3, [pc, #16]	; (402188 <prvAddCurrentTaskToDelayedList+0x4c>)
  402176:	4798      	blx	r3
  402178:	bd10      	pop	{r4, pc}
  40217a:	bf00      	nop
  40217c:	20400c78 	.word	0x20400c78
  402180:	20400d70 	.word	0x20400d70
  402184:	20400c7c 	.word	0x20400c7c
  402188:	0040143d 	.word	0x0040143d
  40218c:	20400d28 	.word	0x20400d28
  402190:	20400c80 	.word	0x20400c80

00402194 <xTaskGenericCreate>:
{
  402194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402198:	b083      	sub	sp, #12
  40219a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40219c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4021a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4021a2:	b160      	cbz	r0, 4021be <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4021a4:	2d04      	cmp	r5, #4
  4021a6:	d915      	bls.n	4021d4 <xTaskGenericCreate+0x40>
  4021a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021ac:	b672      	cpsid	i
  4021ae:	f383 8811 	msr	BASEPRI, r3
  4021b2:	f3bf 8f6f 	isb	sy
  4021b6:	f3bf 8f4f 	dsb	sy
  4021ba:	b662      	cpsie	i
  4021bc:	e7fe      	b.n	4021bc <xTaskGenericCreate+0x28>
  4021be:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021c2:	b672      	cpsid	i
  4021c4:	f383 8811 	msr	BASEPRI, r3
  4021c8:	f3bf 8f6f 	isb	sy
  4021cc:	f3bf 8f4f 	dsb	sy
  4021d0:	b662      	cpsie	i
  4021d2:	e7fe      	b.n	4021d2 <xTaskGenericCreate+0x3e>
  4021d4:	9001      	str	r0, [sp, #4]
  4021d6:	4698      	mov	r8, r3
  4021d8:	4691      	mov	r9, r2
  4021da:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4021dc:	b936      	cbnz	r6, 4021ec <xTaskGenericCreate+0x58>
  4021de:	0090      	lsls	r0, r2, #2
  4021e0:	4b62      	ldr	r3, [pc, #392]	; (40236c <xTaskGenericCreate+0x1d8>)
  4021e2:	4798      	blx	r3
		if( pxStack != NULL )
  4021e4:	4606      	mov	r6, r0
  4021e6:	2800      	cmp	r0, #0
  4021e8:	f000 809e 	beq.w	402328 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4021ec:	2058      	movs	r0, #88	; 0x58
  4021ee:	4b5f      	ldr	r3, [pc, #380]	; (40236c <xTaskGenericCreate+0x1d8>)
  4021f0:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4021f2:	4604      	mov	r4, r0
  4021f4:	2800      	cmp	r0, #0
  4021f6:	f000 8094 	beq.w	402322 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4021fa:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4021fc:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402200:	21a5      	movs	r1, #165	; 0xa5
  402202:	4630      	mov	r0, r6
  402204:	4b5a      	ldr	r3, [pc, #360]	; (402370 <xTaskGenericCreate+0x1dc>)
  402206:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402208:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  40220c:	444e      	add	r6, r9
  40220e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402210:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402214:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402218:	783b      	ldrb	r3, [r7, #0]
  40221a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  40221e:	783b      	ldrb	r3, [r7, #0]
  402220:	2b00      	cmp	r3, #0
  402222:	f040 8084 	bne.w	40232e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402226:	2700      	movs	r7, #0
  402228:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  40222c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  40222e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402230:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402232:	f104 0904 	add.w	r9, r4, #4
  402236:	4648      	mov	r0, r9
  402238:	f8df b184 	ldr.w	fp, [pc, #388]	; 4023c0 <xTaskGenericCreate+0x22c>
  40223c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40223e:	f104 0018 	add.w	r0, r4, #24
  402242:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402244:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402246:	f1c5 0305 	rsb	r3, r5, #5
  40224a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40224c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40224e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402250:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402254:	4642      	mov	r2, r8
  402256:	9901      	ldr	r1, [sp, #4]
  402258:	4630      	mov	r0, r6
  40225a:	4b46      	ldr	r3, [pc, #280]	; (402374 <xTaskGenericCreate+0x1e0>)
  40225c:	4798      	blx	r3
  40225e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402260:	f1ba 0f00 	cmp.w	sl, #0
  402264:	d001      	beq.n	40226a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402266:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40226a:	4b43      	ldr	r3, [pc, #268]	; (402378 <xTaskGenericCreate+0x1e4>)
  40226c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40226e:	4a43      	ldr	r2, [pc, #268]	; (40237c <xTaskGenericCreate+0x1e8>)
  402270:	6813      	ldr	r3, [r2, #0]
  402272:	3301      	adds	r3, #1
  402274:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402276:	4b42      	ldr	r3, [pc, #264]	; (402380 <xTaskGenericCreate+0x1ec>)
  402278:	681b      	ldr	r3, [r3, #0]
  40227a:	2b00      	cmp	r3, #0
  40227c:	d166      	bne.n	40234c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  40227e:	4b40      	ldr	r3, [pc, #256]	; (402380 <xTaskGenericCreate+0x1ec>)
  402280:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402282:	6813      	ldr	r3, [r2, #0]
  402284:	2b01      	cmp	r3, #1
  402286:	d121      	bne.n	4022cc <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402288:	4f3e      	ldr	r7, [pc, #248]	; (402384 <xTaskGenericCreate+0x1f0>)
  40228a:	4638      	mov	r0, r7
  40228c:	4e3e      	ldr	r6, [pc, #248]	; (402388 <xTaskGenericCreate+0x1f4>)
  40228e:	47b0      	blx	r6
  402290:	f107 0014 	add.w	r0, r7, #20
  402294:	47b0      	blx	r6
  402296:	f107 0028 	add.w	r0, r7, #40	; 0x28
  40229a:	47b0      	blx	r6
  40229c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4022a0:	47b0      	blx	r6
  4022a2:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4022a6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4022a8:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4023c4 <xTaskGenericCreate+0x230>
  4022ac:	4640      	mov	r0, r8
  4022ae:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4022b0:	4f36      	ldr	r7, [pc, #216]	; (40238c <xTaskGenericCreate+0x1f8>)
  4022b2:	4638      	mov	r0, r7
  4022b4:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4022b6:	4836      	ldr	r0, [pc, #216]	; (402390 <xTaskGenericCreate+0x1fc>)
  4022b8:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4022ba:	4836      	ldr	r0, [pc, #216]	; (402394 <xTaskGenericCreate+0x200>)
  4022bc:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4022be:	4836      	ldr	r0, [pc, #216]	; (402398 <xTaskGenericCreate+0x204>)
  4022c0:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4022c2:	4b36      	ldr	r3, [pc, #216]	; (40239c <xTaskGenericCreate+0x208>)
  4022c4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4022c8:	4b35      	ldr	r3, [pc, #212]	; (4023a0 <xTaskGenericCreate+0x20c>)
  4022ca:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4022cc:	4a35      	ldr	r2, [pc, #212]	; (4023a4 <xTaskGenericCreate+0x210>)
  4022ce:	6813      	ldr	r3, [r2, #0]
  4022d0:	3301      	adds	r3, #1
  4022d2:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4022d4:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4022d6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4022d8:	4a33      	ldr	r2, [pc, #204]	; (4023a8 <xTaskGenericCreate+0x214>)
  4022da:	6811      	ldr	r1, [r2, #0]
  4022dc:	2301      	movs	r3, #1
  4022de:	4083      	lsls	r3, r0
  4022e0:	430b      	orrs	r3, r1
  4022e2:	6013      	str	r3, [r2, #0]
  4022e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4022e8:	4649      	mov	r1, r9
  4022ea:	4b26      	ldr	r3, [pc, #152]	; (402384 <xTaskGenericCreate+0x1f0>)
  4022ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4022f0:	4b2e      	ldr	r3, [pc, #184]	; (4023ac <xTaskGenericCreate+0x218>)
  4022f2:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4022f4:	4b2e      	ldr	r3, [pc, #184]	; (4023b0 <xTaskGenericCreate+0x21c>)
  4022f6:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4022f8:	4b2e      	ldr	r3, [pc, #184]	; (4023b4 <xTaskGenericCreate+0x220>)
  4022fa:	681b      	ldr	r3, [r3, #0]
  4022fc:	2b00      	cmp	r3, #0
  4022fe:	d031      	beq.n	402364 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402300:	4b1f      	ldr	r3, [pc, #124]	; (402380 <xTaskGenericCreate+0x1ec>)
  402302:	681b      	ldr	r3, [r3, #0]
  402304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402306:	429d      	cmp	r5, r3
  402308:	d92e      	bls.n	402368 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  40230a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40230e:	4b2a      	ldr	r3, [pc, #168]	; (4023b8 <xTaskGenericCreate+0x224>)
  402310:	601a      	str	r2, [r3, #0]
  402312:	f3bf 8f4f 	dsb	sy
  402316:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  40231a:	2001      	movs	r0, #1
}
  40231c:	b003      	add	sp, #12
  40231e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402322:	4630      	mov	r0, r6
  402324:	4b25      	ldr	r3, [pc, #148]	; (4023bc <xTaskGenericCreate+0x228>)
  402326:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402328:	f04f 30ff 	mov.w	r0, #4294967295
  40232c:	e7f6      	b.n	40231c <xTaskGenericCreate+0x188>
  40232e:	463b      	mov	r3, r7
  402330:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402334:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402336:	7859      	ldrb	r1, [r3, #1]
  402338:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  40233c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402340:	2900      	cmp	r1, #0
  402342:	f43f af70 	beq.w	402226 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402346:	42bb      	cmp	r3, r7
  402348:	d1f5      	bne.n	402336 <xTaskGenericCreate+0x1a2>
  40234a:	e76c      	b.n	402226 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  40234c:	4b19      	ldr	r3, [pc, #100]	; (4023b4 <xTaskGenericCreate+0x220>)
  40234e:	681b      	ldr	r3, [r3, #0]
  402350:	2b00      	cmp	r3, #0
  402352:	d1bb      	bne.n	4022cc <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402354:	4b0a      	ldr	r3, [pc, #40]	; (402380 <xTaskGenericCreate+0x1ec>)
  402356:	681b      	ldr	r3, [r3, #0]
  402358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40235a:	429d      	cmp	r5, r3
  40235c:	d3b6      	bcc.n	4022cc <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40235e:	4b08      	ldr	r3, [pc, #32]	; (402380 <xTaskGenericCreate+0x1ec>)
  402360:	601c      	str	r4, [r3, #0]
  402362:	e7b3      	b.n	4022cc <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402364:	2001      	movs	r0, #1
  402366:	e7d9      	b.n	40231c <xTaskGenericCreate+0x188>
  402368:	2001      	movs	r0, #1
	return xReturn;
  40236a:	e7d7      	b.n	40231c <xTaskGenericCreate+0x188>
  40236c:	004017b1 	.word	0x004017b1
  402370:	00404ad1 	.word	0x00404ad1
  402374:	00401509 	.word	0x00401509
  402378:	00401555 	.word	0x00401555
  40237c:	20400ce8 	.word	0x20400ce8
  402380:	20400c78 	.word	0x20400c78
  402384:	20400c84 	.word	0x20400c84
  402388:	00401409 	.word	0x00401409
  40238c:	20400d14 	.word	0x20400d14
  402390:	20400d30 	.word	0x20400d30
  402394:	20400d5c 	.word	0x20400d5c
  402398:	20400d48 	.word	0x20400d48
  40239c:	20400c7c 	.word	0x20400c7c
  4023a0:	20400c80 	.word	0x20400c80
  4023a4:	20400cf4 	.word	0x20400cf4
  4023a8:	20400cfc 	.word	0x20400cfc
  4023ac:	00401425 	.word	0x00401425
  4023b0:	004015a1 	.word	0x004015a1
  4023b4:	20400d44 	.word	0x20400d44
  4023b8:	e000ed04 	.word	0xe000ed04
  4023bc:	004017e1 	.word	0x004017e1
  4023c0:	0040141f 	.word	0x0040141f
  4023c4:	20400d00 	.word	0x20400d00

004023c8 <vTaskStartScheduler>:
{
  4023c8:	b510      	push	{r4, lr}
  4023ca:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4023cc:	2300      	movs	r3, #0
  4023ce:	9303      	str	r3, [sp, #12]
  4023d0:	9302      	str	r3, [sp, #8]
  4023d2:	9301      	str	r3, [sp, #4]
  4023d4:	9300      	str	r3, [sp, #0]
  4023d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4023da:	4917      	ldr	r1, [pc, #92]	; (402438 <vTaskStartScheduler+0x70>)
  4023dc:	4817      	ldr	r0, [pc, #92]	; (40243c <vTaskStartScheduler+0x74>)
  4023de:	4c18      	ldr	r4, [pc, #96]	; (402440 <vTaskStartScheduler+0x78>)
  4023e0:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4023e2:	2801      	cmp	r0, #1
  4023e4:	d00b      	beq.n	4023fe <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  4023e6:	bb20      	cbnz	r0, 402432 <vTaskStartScheduler+0x6a>
  4023e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023ec:	b672      	cpsid	i
  4023ee:	f383 8811 	msr	BASEPRI, r3
  4023f2:	f3bf 8f6f 	isb	sy
  4023f6:	f3bf 8f4f 	dsb	sy
  4023fa:	b662      	cpsie	i
  4023fc:	e7fe      	b.n	4023fc <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  4023fe:	4b11      	ldr	r3, [pc, #68]	; (402444 <vTaskStartScheduler+0x7c>)
  402400:	4798      	blx	r3
	if( xReturn == pdPASS )
  402402:	2801      	cmp	r0, #1
  402404:	d1ef      	bne.n	4023e6 <vTaskStartScheduler+0x1e>
  402406:	f04f 0380 	mov.w	r3, #128	; 0x80
  40240a:	b672      	cpsid	i
  40240c:	f383 8811 	msr	BASEPRI, r3
  402410:	f3bf 8f6f 	isb	sy
  402414:	f3bf 8f4f 	dsb	sy
  402418:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  40241a:	f04f 32ff 	mov.w	r2, #4294967295
  40241e:	4b0a      	ldr	r3, [pc, #40]	; (402448 <vTaskStartScheduler+0x80>)
  402420:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402422:	2201      	movs	r2, #1
  402424:	4b09      	ldr	r3, [pc, #36]	; (40244c <vTaskStartScheduler+0x84>)
  402426:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402428:	2200      	movs	r2, #0
  40242a:	4b09      	ldr	r3, [pc, #36]	; (402450 <vTaskStartScheduler+0x88>)
  40242c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40242e:	4b09      	ldr	r3, [pc, #36]	; (402454 <vTaskStartScheduler+0x8c>)
  402430:	4798      	blx	r3
}
  402432:	b004      	add	sp, #16
  402434:	bd10      	pop	{r4, pc}
  402436:	bf00      	nop
  402438:	0040a98c 	.word	0x0040a98c
  40243c:	004026e1 	.word	0x004026e1
  402440:	00402195 	.word	0x00402195
  402444:	00402d21 	.word	0x00402d21
  402448:	20400d28 	.word	0x20400d28
  40244c:	20400d44 	.word	0x20400d44
  402450:	20400d70 	.word	0x20400d70
  402454:	00401689 	.word	0x00401689

00402458 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402458:	4a02      	ldr	r2, [pc, #8]	; (402464 <vTaskSuspendAll+0xc>)
  40245a:	6813      	ldr	r3, [r2, #0]
  40245c:	3301      	adds	r3, #1
  40245e:	6013      	str	r3, [r2, #0]
  402460:	4770      	bx	lr
  402462:	bf00      	nop
  402464:	20400cf0 	.word	0x20400cf0

00402468 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402468:	4b01      	ldr	r3, [pc, #4]	; (402470 <xTaskGetTickCount+0x8>)
  40246a:	6818      	ldr	r0, [r3, #0]
}
  40246c:	4770      	bx	lr
  40246e:	bf00      	nop
  402470:	20400d70 	.word	0x20400d70

00402474 <xTaskIncrementTick>:
{
  402474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402478:	4b42      	ldr	r3, [pc, #264]	; (402584 <xTaskIncrementTick+0x110>)
  40247a:	681b      	ldr	r3, [r3, #0]
  40247c:	2b00      	cmp	r3, #0
  40247e:	d178      	bne.n	402572 <xTaskIncrementTick+0xfe>
		++xTickCount;
  402480:	4b41      	ldr	r3, [pc, #260]	; (402588 <xTaskIncrementTick+0x114>)
  402482:	681a      	ldr	r2, [r3, #0]
  402484:	3201      	adds	r2, #1
  402486:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402488:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40248a:	b9d6      	cbnz	r6, 4024c2 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  40248c:	4b3f      	ldr	r3, [pc, #252]	; (40258c <xTaskIncrementTick+0x118>)
  40248e:	681b      	ldr	r3, [r3, #0]
  402490:	681b      	ldr	r3, [r3, #0]
  402492:	b153      	cbz	r3, 4024aa <xTaskIncrementTick+0x36>
  402494:	f04f 0380 	mov.w	r3, #128	; 0x80
  402498:	b672      	cpsid	i
  40249a:	f383 8811 	msr	BASEPRI, r3
  40249e:	f3bf 8f6f 	isb	sy
  4024a2:	f3bf 8f4f 	dsb	sy
  4024a6:	b662      	cpsie	i
  4024a8:	e7fe      	b.n	4024a8 <xTaskIncrementTick+0x34>
  4024aa:	4a38      	ldr	r2, [pc, #224]	; (40258c <xTaskIncrementTick+0x118>)
  4024ac:	6811      	ldr	r1, [r2, #0]
  4024ae:	4b38      	ldr	r3, [pc, #224]	; (402590 <xTaskIncrementTick+0x11c>)
  4024b0:	6818      	ldr	r0, [r3, #0]
  4024b2:	6010      	str	r0, [r2, #0]
  4024b4:	6019      	str	r1, [r3, #0]
  4024b6:	4a37      	ldr	r2, [pc, #220]	; (402594 <xTaskIncrementTick+0x120>)
  4024b8:	6813      	ldr	r3, [r2, #0]
  4024ba:	3301      	adds	r3, #1
  4024bc:	6013      	str	r3, [r2, #0]
  4024be:	4b36      	ldr	r3, [pc, #216]	; (402598 <xTaskIncrementTick+0x124>)
  4024c0:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4024c2:	4b36      	ldr	r3, [pc, #216]	; (40259c <xTaskIncrementTick+0x128>)
  4024c4:	681b      	ldr	r3, [r3, #0]
  4024c6:	429e      	cmp	r6, r3
  4024c8:	d218      	bcs.n	4024fc <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4024ca:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4024cc:	4b34      	ldr	r3, [pc, #208]	; (4025a0 <xTaskIncrementTick+0x12c>)
  4024ce:	681b      	ldr	r3, [r3, #0]
  4024d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4024d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4024d6:	4a33      	ldr	r2, [pc, #204]	; (4025a4 <xTaskIncrementTick+0x130>)
  4024d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4024dc:	2b02      	cmp	r3, #2
  4024de:	bf28      	it	cs
  4024e0:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4024e2:	4b31      	ldr	r3, [pc, #196]	; (4025a8 <xTaskIncrementTick+0x134>)
  4024e4:	681b      	ldr	r3, [r3, #0]
  4024e6:	b90b      	cbnz	r3, 4024ec <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4024e8:	4b30      	ldr	r3, [pc, #192]	; (4025ac <xTaskIncrementTick+0x138>)
  4024ea:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4024ec:	4b30      	ldr	r3, [pc, #192]	; (4025b0 <xTaskIncrementTick+0x13c>)
  4024ee:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4024f0:	2b00      	cmp	r3, #0
}
  4024f2:	bf0c      	ite	eq
  4024f4:	4620      	moveq	r0, r4
  4024f6:	2001      	movne	r0, #1
  4024f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4024fc:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4024fe:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40258c <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402502:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4025bc <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  402506:	4f2b      	ldr	r7, [pc, #172]	; (4025b4 <xTaskIncrementTick+0x140>)
  402508:	e01f      	b.n	40254a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40250a:	f04f 32ff 	mov.w	r2, #4294967295
  40250e:	4b23      	ldr	r3, [pc, #140]	; (40259c <xTaskIncrementTick+0x128>)
  402510:	601a      	str	r2, [r3, #0]
						break;
  402512:	e7db      	b.n	4024cc <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402514:	4a21      	ldr	r2, [pc, #132]	; (40259c <xTaskIncrementTick+0x128>)
  402516:	6013      	str	r3, [r2, #0]
							break;
  402518:	e7d8      	b.n	4024cc <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40251a:	f105 0018 	add.w	r0, r5, #24
  40251e:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402520:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402522:	683a      	ldr	r2, [r7, #0]
  402524:	2301      	movs	r3, #1
  402526:	4083      	lsls	r3, r0
  402528:	4313      	orrs	r3, r2
  40252a:	603b      	str	r3, [r7, #0]
  40252c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402530:	4651      	mov	r1, sl
  402532:	4b1c      	ldr	r3, [pc, #112]	; (4025a4 <xTaskIncrementTick+0x130>)
  402534:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402538:	4b1f      	ldr	r3, [pc, #124]	; (4025b8 <xTaskIncrementTick+0x144>)
  40253a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40253c:	4b18      	ldr	r3, [pc, #96]	; (4025a0 <xTaskIncrementTick+0x12c>)
  40253e:	681b      	ldr	r3, [r3, #0]
  402540:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402544:	429a      	cmp	r2, r3
  402546:	bf28      	it	cs
  402548:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40254a:	f8d9 3000 	ldr.w	r3, [r9]
  40254e:	681b      	ldr	r3, [r3, #0]
  402550:	2b00      	cmp	r3, #0
  402552:	d0da      	beq.n	40250a <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402554:	f8d9 3000 	ldr.w	r3, [r9]
  402558:	68db      	ldr	r3, [r3, #12]
  40255a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40255c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40255e:	429e      	cmp	r6, r3
  402560:	d3d8      	bcc.n	402514 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402562:	f105 0a04 	add.w	sl, r5, #4
  402566:	4650      	mov	r0, sl
  402568:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40256a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40256c:	2b00      	cmp	r3, #0
  40256e:	d1d4      	bne.n	40251a <xTaskIncrementTick+0xa6>
  402570:	e7d6      	b.n	402520 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402572:	4a0d      	ldr	r2, [pc, #52]	; (4025a8 <xTaskIncrementTick+0x134>)
  402574:	6813      	ldr	r3, [r2, #0]
  402576:	3301      	adds	r3, #1
  402578:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40257a:	4b0c      	ldr	r3, [pc, #48]	; (4025ac <xTaskIncrementTick+0x138>)
  40257c:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40257e:	2400      	movs	r4, #0
  402580:	e7b4      	b.n	4024ec <xTaskIncrementTick+0x78>
  402582:	bf00      	nop
  402584:	20400cf0 	.word	0x20400cf0
  402588:	20400d70 	.word	0x20400d70
  40258c:	20400c7c 	.word	0x20400c7c
  402590:	20400c80 	.word	0x20400c80
  402594:	20400d2c 	.word	0x20400d2c
  402598:	00402111 	.word	0x00402111
  40259c:	20400d28 	.word	0x20400d28
  4025a0:	20400c78 	.word	0x20400c78
  4025a4:	20400c84 	.word	0x20400c84
  4025a8:	20400cec 	.word	0x20400cec
  4025ac:	0040348d 	.word	0x0040348d
  4025b0:	20400d74 	.word	0x20400d74
  4025b4:	20400cfc 	.word	0x20400cfc
  4025b8:	00401425 	.word	0x00401425
  4025bc:	00401471 	.word	0x00401471

004025c0 <xTaskResumeAll>:
{
  4025c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4025c4:	4b38      	ldr	r3, [pc, #224]	; (4026a8 <xTaskResumeAll+0xe8>)
  4025c6:	681b      	ldr	r3, [r3, #0]
  4025c8:	b953      	cbnz	r3, 4025e0 <xTaskResumeAll+0x20>
  4025ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025ce:	b672      	cpsid	i
  4025d0:	f383 8811 	msr	BASEPRI, r3
  4025d4:	f3bf 8f6f 	isb	sy
  4025d8:	f3bf 8f4f 	dsb	sy
  4025dc:	b662      	cpsie	i
  4025de:	e7fe      	b.n	4025de <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4025e0:	4b32      	ldr	r3, [pc, #200]	; (4026ac <xTaskResumeAll+0xec>)
  4025e2:	4798      	blx	r3
		--uxSchedulerSuspended;
  4025e4:	4b30      	ldr	r3, [pc, #192]	; (4026a8 <xTaskResumeAll+0xe8>)
  4025e6:	681a      	ldr	r2, [r3, #0]
  4025e8:	3a01      	subs	r2, #1
  4025ea:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4025ec:	681b      	ldr	r3, [r3, #0]
  4025ee:	2b00      	cmp	r3, #0
  4025f0:	d155      	bne.n	40269e <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4025f2:	4b2f      	ldr	r3, [pc, #188]	; (4026b0 <xTaskResumeAll+0xf0>)
  4025f4:	681b      	ldr	r3, [r3, #0]
  4025f6:	2b00      	cmp	r3, #0
  4025f8:	d132      	bne.n	402660 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4025fa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4025fc:	4b2d      	ldr	r3, [pc, #180]	; (4026b4 <xTaskResumeAll+0xf4>)
  4025fe:	4798      	blx	r3
}
  402600:	4620      	mov	r0, r4
  402602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402606:	68fb      	ldr	r3, [r7, #12]
  402608:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40260a:	f104 0018 	add.w	r0, r4, #24
  40260e:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402610:	f104 0804 	add.w	r8, r4, #4
  402614:	4640      	mov	r0, r8
  402616:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402618:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40261a:	682a      	ldr	r2, [r5, #0]
  40261c:	2301      	movs	r3, #1
  40261e:	4083      	lsls	r3, r0
  402620:	4313      	orrs	r3, r2
  402622:	602b      	str	r3, [r5, #0]
  402624:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402628:	4641      	mov	r1, r8
  40262a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40262e:	4b22      	ldr	r3, [pc, #136]	; (4026b8 <xTaskResumeAll+0xf8>)
  402630:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402632:	4b22      	ldr	r3, [pc, #136]	; (4026bc <xTaskResumeAll+0xfc>)
  402634:	681b      	ldr	r3, [r3, #0]
  402636:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40263a:	429a      	cmp	r2, r3
  40263c:	d20c      	bcs.n	402658 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40263e:	683b      	ldr	r3, [r7, #0]
  402640:	2b00      	cmp	r3, #0
  402642:	d1e0      	bne.n	402606 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402644:	4b1e      	ldr	r3, [pc, #120]	; (4026c0 <xTaskResumeAll+0x100>)
  402646:	681b      	ldr	r3, [r3, #0]
  402648:	b1db      	cbz	r3, 402682 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40264a:	4b1d      	ldr	r3, [pc, #116]	; (4026c0 <xTaskResumeAll+0x100>)
  40264c:	681b      	ldr	r3, [r3, #0]
  40264e:	b1c3      	cbz	r3, 402682 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402650:	4e1c      	ldr	r6, [pc, #112]	; (4026c4 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402652:	4d1d      	ldr	r5, [pc, #116]	; (4026c8 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402654:	4c1a      	ldr	r4, [pc, #104]	; (4026c0 <xTaskResumeAll+0x100>)
  402656:	e00e      	b.n	402676 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402658:	2201      	movs	r2, #1
  40265a:	4b1b      	ldr	r3, [pc, #108]	; (4026c8 <xTaskResumeAll+0x108>)
  40265c:	601a      	str	r2, [r3, #0]
  40265e:	e7ee      	b.n	40263e <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402660:	4f1a      	ldr	r7, [pc, #104]	; (4026cc <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402662:	4e1b      	ldr	r6, [pc, #108]	; (4026d0 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402664:	4d1b      	ldr	r5, [pc, #108]	; (4026d4 <xTaskResumeAll+0x114>)
  402666:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4026dc <xTaskResumeAll+0x11c>
  40266a:	e7e8      	b.n	40263e <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  40266c:	6823      	ldr	r3, [r4, #0]
  40266e:	3b01      	subs	r3, #1
  402670:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402672:	6823      	ldr	r3, [r4, #0]
  402674:	b12b      	cbz	r3, 402682 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402676:	47b0      	blx	r6
  402678:	2800      	cmp	r0, #0
  40267a:	d0f7      	beq.n	40266c <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  40267c:	2301      	movs	r3, #1
  40267e:	602b      	str	r3, [r5, #0]
  402680:	e7f4      	b.n	40266c <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402682:	4b11      	ldr	r3, [pc, #68]	; (4026c8 <xTaskResumeAll+0x108>)
  402684:	681b      	ldr	r3, [r3, #0]
  402686:	2b01      	cmp	r3, #1
  402688:	d10b      	bne.n	4026a2 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40268a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40268e:	4b12      	ldr	r3, [pc, #72]	; (4026d8 <xTaskResumeAll+0x118>)
  402690:	601a      	str	r2, [r3, #0]
  402692:	f3bf 8f4f 	dsb	sy
  402696:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40269a:	2401      	movs	r4, #1
  40269c:	e7ae      	b.n	4025fc <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40269e:	2400      	movs	r4, #0
  4026a0:	e7ac      	b.n	4025fc <xTaskResumeAll+0x3c>
  4026a2:	2400      	movs	r4, #0
  4026a4:	e7aa      	b.n	4025fc <xTaskResumeAll+0x3c>
  4026a6:	bf00      	nop
  4026a8:	20400cf0 	.word	0x20400cf0
  4026ac:	00401555 	.word	0x00401555
  4026b0:	20400ce8 	.word	0x20400ce8
  4026b4:	004015a1 	.word	0x004015a1
  4026b8:	00401425 	.word	0x00401425
  4026bc:	20400c78 	.word	0x20400c78
  4026c0:	20400cec 	.word	0x20400cec
  4026c4:	00402475 	.word	0x00402475
  4026c8:	20400d74 	.word	0x20400d74
  4026cc:	20400d30 	.word	0x20400d30
  4026d0:	00401471 	.word	0x00401471
  4026d4:	20400cfc 	.word	0x20400cfc
  4026d8:	e000ed04 	.word	0xe000ed04
  4026dc:	20400c84 	.word	0x20400c84

004026e0 <prvIdleTask>:
{
  4026e0:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4026e2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 40276c <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4026e6:	4e19      	ldr	r6, [pc, #100]	; (40274c <prvIdleTask+0x6c>)
				taskYIELD();
  4026e8:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402770 <prvIdleTask+0x90>
  4026ec:	e02a      	b.n	402744 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4026ee:	4b18      	ldr	r3, [pc, #96]	; (402750 <prvIdleTask+0x70>)
  4026f0:	681b      	ldr	r3, [r3, #0]
  4026f2:	2b01      	cmp	r3, #1
  4026f4:	d81e      	bhi.n	402734 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4026f6:	682b      	ldr	r3, [r5, #0]
  4026f8:	2b00      	cmp	r3, #0
  4026fa:	d0f8      	beq.n	4026ee <prvIdleTask+0xe>
			vTaskSuspendAll();
  4026fc:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4026fe:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402700:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402702:	2c00      	cmp	r4, #0
  402704:	d0f7      	beq.n	4026f6 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402706:	4b13      	ldr	r3, [pc, #76]	; (402754 <prvIdleTask+0x74>)
  402708:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40270a:	68f3      	ldr	r3, [r6, #12]
  40270c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40270e:	1d20      	adds	r0, r4, #4
  402710:	4b11      	ldr	r3, [pc, #68]	; (402758 <prvIdleTask+0x78>)
  402712:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402714:	4a11      	ldr	r2, [pc, #68]	; (40275c <prvIdleTask+0x7c>)
  402716:	6813      	ldr	r3, [r2, #0]
  402718:	3b01      	subs	r3, #1
  40271a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40271c:	682b      	ldr	r3, [r5, #0]
  40271e:	3b01      	subs	r3, #1
  402720:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402722:	4b0f      	ldr	r3, [pc, #60]	; (402760 <prvIdleTask+0x80>)
  402724:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402726:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402728:	f8df a048 	ldr.w	sl, [pc, #72]	; 402774 <prvIdleTask+0x94>
  40272c:	47d0      	blx	sl
		vPortFree( pxTCB );
  40272e:	4620      	mov	r0, r4
  402730:	47d0      	blx	sl
  402732:	e7e0      	b.n	4026f6 <prvIdleTask+0x16>
				taskYIELD();
  402734:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402738:	f8c9 3000 	str.w	r3, [r9]
  40273c:	f3bf 8f4f 	dsb	sy
  402740:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402744:	4d07      	ldr	r5, [pc, #28]	; (402764 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402746:	4f08      	ldr	r7, [pc, #32]	; (402768 <prvIdleTask+0x88>)
  402748:	e7d5      	b.n	4026f6 <prvIdleTask+0x16>
  40274a:	bf00      	nop
  40274c:	20400d5c 	.word	0x20400d5c
  402750:	20400c84 	.word	0x20400c84
  402754:	00401555 	.word	0x00401555
  402758:	00401471 	.word	0x00401471
  40275c:	20400ce8 	.word	0x20400ce8
  402760:	004015a1 	.word	0x004015a1
  402764:	20400cf8 	.word	0x20400cf8
  402768:	004025c1 	.word	0x004025c1
  40276c:	00402459 	.word	0x00402459
  402770:	e000ed04 	.word	0xe000ed04
  402774:	004017e1 	.word	0x004017e1

00402778 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402778:	4b2d      	ldr	r3, [pc, #180]	; (402830 <vTaskSwitchContext+0xb8>)
  40277a:	681b      	ldr	r3, [r3, #0]
  40277c:	2b00      	cmp	r3, #0
  40277e:	d12c      	bne.n	4027da <vTaskSwitchContext+0x62>
{
  402780:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402782:	2200      	movs	r2, #0
  402784:	4b2b      	ldr	r3, [pc, #172]	; (402834 <vTaskSwitchContext+0xbc>)
  402786:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402788:	4b2b      	ldr	r3, [pc, #172]	; (402838 <vTaskSwitchContext+0xc0>)
  40278a:	681b      	ldr	r3, [r3, #0]
  40278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40278e:	681a      	ldr	r2, [r3, #0]
  402790:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402794:	d103      	bne.n	40279e <vTaskSwitchContext+0x26>
  402796:	685a      	ldr	r2, [r3, #4]
  402798:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40279c:	d021      	beq.n	4027e2 <vTaskSwitchContext+0x6a>
  40279e:	4b26      	ldr	r3, [pc, #152]	; (402838 <vTaskSwitchContext+0xc0>)
  4027a0:	6818      	ldr	r0, [r3, #0]
  4027a2:	6819      	ldr	r1, [r3, #0]
  4027a4:	3134      	adds	r1, #52	; 0x34
  4027a6:	4b25      	ldr	r3, [pc, #148]	; (40283c <vTaskSwitchContext+0xc4>)
  4027a8:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4027aa:	4b25      	ldr	r3, [pc, #148]	; (402840 <vTaskSwitchContext+0xc8>)
  4027ac:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4027ae:	fab3 f383 	clz	r3, r3
  4027b2:	b2db      	uxtb	r3, r3
  4027b4:	f1c3 031f 	rsb	r3, r3, #31
  4027b8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4027bc:	4a21      	ldr	r2, [pc, #132]	; (402844 <vTaskSwitchContext+0xcc>)
  4027be:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4027c2:	b9ba      	cbnz	r2, 4027f4 <vTaskSwitchContext+0x7c>
	__asm volatile
  4027c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027c8:	b672      	cpsid	i
  4027ca:	f383 8811 	msr	BASEPRI, r3
  4027ce:	f3bf 8f6f 	isb	sy
  4027d2:	f3bf 8f4f 	dsb	sy
  4027d6:	b662      	cpsie	i
  4027d8:	e7fe      	b.n	4027d8 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4027da:	2201      	movs	r2, #1
  4027dc:	4b15      	ldr	r3, [pc, #84]	; (402834 <vTaskSwitchContext+0xbc>)
  4027de:	601a      	str	r2, [r3, #0]
  4027e0:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4027e2:	689a      	ldr	r2, [r3, #8]
  4027e4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4027e8:	d1d9      	bne.n	40279e <vTaskSwitchContext+0x26>
  4027ea:	68db      	ldr	r3, [r3, #12]
  4027ec:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4027f0:	d1d5      	bne.n	40279e <vTaskSwitchContext+0x26>
  4027f2:	e7da      	b.n	4027aa <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4027f4:	4a13      	ldr	r2, [pc, #76]	; (402844 <vTaskSwitchContext+0xcc>)
  4027f6:	0099      	lsls	r1, r3, #2
  4027f8:	18c8      	adds	r0, r1, r3
  4027fa:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4027fe:	6844      	ldr	r4, [r0, #4]
  402800:	6864      	ldr	r4, [r4, #4]
  402802:	6044      	str	r4, [r0, #4]
  402804:	4419      	add	r1, r3
  402806:	4602      	mov	r2, r0
  402808:	3208      	adds	r2, #8
  40280a:	4294      	cmp	r4, r2
  40280c:	d009      	beq.n	402822 <vTaskSwitchContext+0xaa>
  40280e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402812:	4a0c      	ldr	r2, [pc, #48]	; (402844 <vTaskSwitchContext+0xcc>)
  402814:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402818:	685b      	ldr	r3, [r3, #4]
  40281a:	68da      	ldr	r2, [r3, #12]
  40281c:	4b06      	ldr	r3, [pc, #24]	; (402838 <vTaskSwitchContext+0xc0>)
  40281e:	601a      	str	r2, [r3, #0]
  402820:	bd10      	pop	{r4, pc}
  402822:	6860      	ldr	r0, [r4, #4]
  402824:	4a07      	ldr	r2, [pc, #28]	; (402844 <vTaskSwitchContext+0xcc>)
  402826:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40282a:	6050      	str	r0, [r2, #4]
  40282c:	e7ef      	b.n	40280e <vTaskSwitchContext+0x96>
  40282e:	bf00      	nop
  402830:	20400cf0 	.word	0x20400cf0
  402834:	20400d74 	.word	0x20400d74
  402838:	20400c78 	.word	0x20400c78
  40283c:	00403475 	.word	0x00403475
  402840:	20400cfc 	.word	0x20400cfc
  402844:	20400c84 	.word	0x20400c84

00402848 <vTaskPlaceOnEventList>:
{
  402848:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40284a:	b1e0      	cbz	r0, 402886 <vTaskPlaceOnEventList+0x3e>
  40284c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40284e:	4d17      	ldr	r5, [pc, #92]	; (4028ac <vTaskPlaceOnEventList+0x64>)
  402850:	6829      	ldr	r1, [r5, #0]
  402852:	3118      	adds	r1, #24
  402854:	4b16      	ldr	r3, [pc, #88]	; (4028b0 <vTaskPlaceOnEventList+0x68>)
  402856:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402858:	6828      	ldr	r0, [r5, #0]
  40285a:	3004      	adds	r0, #4
  40285c:	4b15      	ldr	r3, [pc, #84]	; (4028b4 <vTaskPlaceOnEventList+0x6c>)
  40285e:	4798      	blx	r3
  402860:	b940      	cbnz	r0, 402874 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402862:	682a      	ldr	r2, [r5, #0]
  402864:	4914      	ldr	r1, [pc, #80]	; (4028b8 <vTaskPlaceOnEventList+0x70>)
  402866:	680b      	ldr	r3, [r1, #0]
  402868:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40286a:	2201      	movs	r2, #1
  40286c:	4082      	lsls	r2, r0
  40286e:	ea23 0302 	bic.w	r3, r3, r2
  402872:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402874:	f1b4 3fff 	cmp.w	r4, #4294967295
  402878:	d010      	beq.n	40289c <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40287a:	4b10      	ldr	r3, [pc, #64]	; (4028bc <vTaskPlaceOnEventList+0x74>)
  40287c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40287e:	4420      	add	r0, r4
  402880:	4b0f      	ldr	r3, [pc, #60]	; (4028c0 <vTaskPlaceOnEventList+0x78>)
  402882:	4798      	blx	r3
  402884:	bd38      	pop	{r3, r4, r5, pc}
  402886:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288a:	b672      	cpsid	i
  40288c:	f383 8811 	msr	BASEPRI, r3
  402890:	f3bf 8f6f 	isb	sy
  402894:	f3bf 8f4f 	dsb	sy
  402898:	b662      	cpsie	i
  40289a:	e7fe      	b.n	40289a <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40289c:	4b03      	ldr	r3, [pc, #12]	; (4028ac <vTaskPlaceOnEventList+0x64>)
  40289e:	6819      	ldr	r1, [r3, #0]
  4028a0:	3104      	adds	r1, #4
  4028a2:	4808      	ldr	r0, [pc, #32]	; (4028c4 <vTaskPlaceOnEventList+0x7c>)
  4028a4:	4b08      	ldr	r3, [pc, #32]	; (4028c8 <vTaskPlaceOnEventList+0x80>)
  4028a6:	4798      	blx	r3
  4028a8:	bd38      	pop	{r3, r4, r5, pc}
  4028aa:	bf00      	nop
  4028ac:	20400c78 	.word	0x20400c78
  4028b0:	0040143d 	.word	0x0040143d
  4028b4:	00401471 	.word	0x00401471
  4028b8:	20400cfc 	.word	0x20400cfc
  4028bc:	20400d70 	.word	0x20400d70
  4028c0:	0040213d 	.word	0x0040213d
  4028c4:	20400d48 	.word	0x20400d48
  4028c8:	00401425 	.word	0x00401425

004028cc <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  4028cc:	b1e8      	cbz	r0, 40290a <vTaskPlaceOnEventListRestricted+0x3e>
	{
  4028ce:	b570      	push	{r4, r5, r6, lr}
  4028d0:	4615      	mov	r5, r2
  4028d2:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4028d4:	4e16      	ldr	r6, [pc, #88]	; (402930 <vTaskPlaceOnEventListRestricted+0x64>)
  4028d6:	6831      	ldr	r1, [r6, #0]
  4028d8:	3118      	adds	r1, #24
  4028da:	4b16      	ldr	r3, [pc, #88]	; (402934 <vTaskPlaceOnEventListRestricted+0x68>)
  4028dc:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4028de:	6830      	ldr	r0, [r6, #0]
  4028e0:	3004      	adds	r0, #4
  4028e2:	4b15      	ldr	r3, [pc, #84]	; (402938 <vTaskPlaceOnEventListRestricted+0x6c>)
  4028e4:	4798      	blx	r3
  4028e6:	b940      	cbnz	r0, 4028fa <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4028e8:	6832      	ldr	r2, [r6, #0]
  4028ea:	4914      	ldr	r1, [pc, #80]	; (40293c <vTaskPlaceOnEventListRestricted+0x70>)
  4028ec:	680b      	ldr	r3, [r1, #0]
  4028ee:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4028f0:	2201      	movs	r2, #1
  4028f2:	4082      	lsls	r2, r0
  4028f4:	ea23 0302 	bic.w	r3, r3, r2
  4028f8:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4028fa:	2d01      	cmp	r5, #1
  4028fc:	d010      	beq.n	402920 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4028fe:	4b10      	ldr	r3, [pc, #64]	; (402940 <vTaskPlaceOnEventListRestricted+0x74>)
  402900:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402902:	4420      	add	r0, r4
  402904:	4b0f      	ldr	r3, [pc, #60]	; (402944 <vTaskPlaceOnEventListRestricted+0x78>)
  402906:	4798      	blx	r3
  402908:	bd70      	pop	{r4, r5, r6, pc}
  40290a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40290e:	b672      	cpsid	i
  402910:	f383 8811 	msr	BASEPRI, r3
  402914:	f3bf 8f6f 	isb	sy
  402918:	f3bf 8f4f 	dsb	sy
  40291c:	b662      	cpsie	i
  40291e:	e7fe      	b.n	40291e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402920:	4b03      	ldr	r3, [pc, #12]	; (402930 <vTaskPlaceOnEventListRestricted+0x64>)
  402922:	6819      	ldr	r1, [r3, #0]
  402924:	3104      	adds	r1, #4
  402926:	4808      	ldr	r0, [pc, #32]	; (402948 <vTaskPlaceOnEventListRestricted+0x7c>)
  402928:	4b02      	ldr	r3, [pc, #8]	; (402934 <vTaskPlaceOnEventListRestricted+0x68>)
  40292a:	4798      	blx	r3
  40292c:	bd70      	pop	{r4, r5, r6, pc}
  40292e:	bf00      	nop
  402930:	20400c78 	.word	0x20400c78
  402934:	00401425 	.word	0x00401425
  402938:	00401471 	.word	0x00401471
  40293c:	20400cfc 	.word	0x20400cfc
  402940:	20400d70 	.word	0x20400d70
  402944:	0040213d 	.word	0x0040213d
  402948:	20400d48 	.word	0x20400d48

0040294c <xTaskRemoveFromEventList>:
{
  40294c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40294e:	68c3      	ldr	r3, [r0, #12]
  402950:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402952:	b324      	cbz	r4, 40299e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402954:	f104 0518 	add.w	r5, r4, #24
  402958:	4628      	mov	r0, r5
  40295a:	4b1a      	ldr	r3, [pc, #104]	; (4029c4 <xTaskRemoveFromEventList+0x78>)
  40295c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40295e:	4b1a      	ldr	r3, [pc, #104]	; (4029c8 <xTaskRemoveFromEventList+0x7c>)
  402960:	681b      	ldr	r3, [r3, #0]
  402962:	bb3b      	cbnz	r3, 4029b4 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402964:	1d25      	adds	r5, r4, #4
  402966:	4628      	mov	r0, r5
  402968:	4b16      	ldr	r3, [pc, #88]	; (4029c4 <xTaskRemoveFromEventList+0x78>)
  40296a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  40296c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40296e:	4a17      	ldr	r2, [pc, #92]	; (4029cc <xTaskRemoveFromEventList+0x80>)
  402970:	6811      	ldr	r1, [r2, #0]
  402972:	2301      	movs	r3, #1
  402974:	4083      	lsls	r3, r0
  402976:	430b      	orrs	r3, r1
  402978:	6013      	str	r3, [r2, #0]
  40297a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40297e:	4629      	mov	r1, r5
  402980:	4b13      	ldr	r3, [pc, #76]	; (4029d0 <xTaskRemoveFromEventList+0x84>)
  402982:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402986:	4b13      	ldr	r3, [pc, #76]	; (4029d4 <xTaskRemoveFromEventList+0x88>)
  402988:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40298a:	4b13      	ldr	r3, [pc, #76]	; (4029d8 <xTaskRemoveFromEventList+0x8c>)
  40298c:	681b      	ldr	r3, [r3, #0]
  40298e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402992:	429a      	cmp	r2, r3
  402994:	d913      	bls.n	4029be <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402996:	2001      	movs	r0, #1
  402998:	4b10      	ldr	r3, [pc, #64]	; (4029dc <xTaskRemoveFromEventList+0x90>)
  40299a:	6018      	str	r0, [r3, #0]
  40299c:	bd38      	pop	{r3, r4, r5, pc}
  40299e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029a2:	b672      	cpsid	i
  4029a4:	f383 8811 	msr	BASEPRI, r3
  4029a8:	f3bf 8f6f 	isb	sy
  4029ac:	f3bf 8f4f 	dsb	sy
  4029b0:	b662      	cpsie	i
  4029b2:	e7fe      	b.n	4029b2 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4029b4:	4629      	mov	r1, r5
  4029b6:	480a      	ldr	r0, [pc, #40]	; (4029e0 <xTaskRemoveFromEventList+0x94>)
  4029b8:	4b06      	ldr	r3, [pc, #24]	; (4029d4 <xTaskRemoveFromEventList+0x88>)
  4029ba:	4798      	blx	r3
  4029bc:	e7e5      	b.n	40298a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4029be:	2000      	movs	r0, #0
}
  4029c0:	bd38      	pop	{r3, r4, r5, pc}
  4029c2:	bf00      	nop
  4029c4:	00401471 	.word	0x00401471
  4029c8:	20400cf0 	.word	0x20400cf0
  4029cc:	20400cfc 	.word	0x20400cfc
  4029d0:	20400c84 	.word	0x20400c84
  4029d4:	00401425 	.word	0x00401425
  4029d8:	20400c78 	.word	0x20400c78
  4029dc:	20400d74 	.word	0x20400d74
  4029e0:	20400d30 	.word	0x20400d30

004029e4 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4029e4:	b130      	cbz	r0, 4029f4 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4029e6:	4a09      	ldr	r2, [pc, #36]	; (402a0c <vTaskSetTimeOutState+0x28>)
  4029e8:	6812      	ldr	r2, [r2, #0]
  4029ea:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4029ec:	4a08      	ldr	r2, [pc, #32]	; (402a10 <vTaskSetTimeOutState+0x2c>)
  4029ee:	6812      	ldr	r2, [r2, #0]
  4029f0:	6042      	str	r2, [r0, #4]
  4029f2:	4770      	bx	lr
  4029f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029f8:	b672      	cpsid	i
  4029fa:	f383 8811 	msr	BASEPRI, r3
  4029fe:	f3bf 8f6f 	isb	sy
  402a02:	f3bf 8f4f 	dsb	sy
  402a06:	b662      	cpsie	i
  402a08:	e7fe      	b.n	402a08 <vTaskSetTimeOutState+0x24>
  402a0a:	bf00      	nop
  402a0c:	20400d2c 	.word	0x20400d2c
  402a10:	20400d70 	.word	0x20400d70

00402a14 <xTaskCheckForTimeOut>:
{
  402a14:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402a16:	b1c0      	cbz	r0, 402a4a <xTaskCheckForTimeOut+0x36>
  402a18:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402a1a:	b309      	cbz	r1, 402a60 <xTaskCheckForTimeOut+0x4c>
  402a1c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402a1e:	4b1d      	ldr	r3, [pc, #116]	; (402a94 <xTaskCheckForTimeOut+0x80>)
  402a20:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402a22:	4b1d      	ldr	r3, [pc, #116]	; (402a98 <xTaskCheckForTimeOut+0x84>)
  402a24:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402a26:	682b      	ldr	r3, [r5, #0]
  402a28:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a2c:	d02e      	beq.n	402a8c <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402a2e:	491b      	ldr	r1, [pc, #108]	; (402a9c <xTaskCheckForTimeOut+0x88>)
  402a30:	6809      	ldr	r1, [r1, #0]
  402a32:	6820      	ldr	r0, [r4, #0]
  402a34:	4288      	cmp	r0, r1
  402a36:	d002      	beq.n	402a3e <xTaskCheckForTimeOut+0x2a>
  402a38:	6861      	ldr	r1, [r4, #4]
  402a3a:	428a      	cmp	r2, r1
  402a3c:	d228      	bcs.n	402a90 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402a3e:	6861      	ldr	r1, [r4, #4]
  402a40:	1a50      	subs	r0, r2, r1
  402a42:	4283      	cmp	r3, r0
  402a44:	d817      	bhi.n	402a76 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402a46:	2401      	movs	r4, #1
  402a48:	e01c      	b.n	402a84 <xTaskCheckForTimeOut+0x70>
  402a4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a4e:	b672      	cpsid	i
  402a50:	f383 8811 	msr	BASEPRI, r3
  402a54:	f3bf 8f6f 	isb	sy
  402a58:	f3bf 8f4f 	dsb	sy
  402a5c:	b662      	cpsie	i
  402a5e:	e7fe      	b.n	402a5e <xTaskCheckForTimeOut+0x4a>
  402a60:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a64:	b672      	cpsid	i
  402a66:	f383 8811 	msr	BASEPRI, r3
  402a6a:	f3bf 8f6f 	isb	sy
  402a6e:	f3bf 8f4f 	dsb	sy
  402a72:	b662      	cpsie	i
  402a74:	e7fe      	b.n	402a74 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402a76:	1a9b      	subs	r3, r3, r2
  402a78:	440b      	add	r3, r1
  402a7a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402a7c:	4620      	mov	r0, r4
  402a7e:	4b08      	ldr	r3, [pc, #32]	; (402aa0 <xTaskCheckForTimeOut+0x8c>)
  402a80:	4798      	blx	r3
			xReturn = pdFALSE;
  402a82:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402a84:	4b07      	ldr	r3, [pc, #28]	; (402aa4 <xTaskCheckForTimeOut+0x90>)
  402a86:	4798      	blx	r3
}
  402a88:	4620      	mov	r0, r4
  402a8a:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402a8c:	2400      	movs	r4, #0
  402a8e:	e7f9      	b.n	402a84 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402a90:	2401      	movs	r4, #1
  402a92:	e7f7      	b.n	402a84 <xTaskCheckForTimeOut+0x70>
  402a94:	00401555 	.word	0x00401555
  402a98:	20400d70 	.word	0x20400d70
  402a9c:	20400d2c 	.word	0x20400d2c
  402aa0:	004029e5 	.word	0x004029e5
  402aa4:	004015a1 	.word	0x004015a1

00402aa8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402aa8:	2201      	movs	r2, #1
  402aaa:	4b01      	ldr	r3, [pc, #4]	; (402ab0 <vTaskMissedYield+0x8>)
  402aac:	601a      	str	r2, [r3, #0]
  402aae:	4770      	bx	lr
  402ab0:	20400d74 	.word	0x20400d74

00402ab4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402ab4:	4b05      	ldr	r3, [pc, #20]	; (402acc <xTaskGetSchedulerState+0x18>)
  402ab6:	681b      	ldr	r3, [r3, #0]
  402ab8:	b133      	cbz	r3, 402ac8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402aba:	4b05      	ldr	r3, [pc, #20]	; (402ad0 <xTaskGetSchedulerState+0x1c>)
  402abc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402abe:	2b00      	cmp	r3, #0
  402ac0:	bf0c      	ite	eq
  402ac2:	2002      	moveq	r0, #2
  402ac4:	2000      	movne	r0, #0
  402ac6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402ac8:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402aca:	4770      	bx	lr
  402acc:	20400d44 	.word	0x20400d44
  402ad0:	20400cf0 	.word	0x20400cf0

00402ad4 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402ad4:	2800      	cmp	r0, #0
  402ad6:	d044      	beq.n	402b62 <vTaskPriorityInherit+0x8e>
	{
  402ad8:	b538      	push	{r3, r4, r5, lr}
  402ada:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402adc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402ade:	4921      	ldr	r1, [pc, #132]	; (402b64 <vTaskPriorityInherit+0x90>)
  402ae0:	6809      	ldr	r1, [r1, #0]
  402ae2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402ae4:	428a      	cmp	r2, r1
  402ae6:	d214      	bcs.n	402b12 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402ae8:	6981      	ldr	r1, [r0, #24]
  402aea:	2900      	cmp	r1, #0
  402aec:	db05      	blt.n	402afa <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402aee:	491d      	ldr	r1, [pc, #116]	; (402b64 <vTaskPriorityInherit+0x90>)
  402af0:	6809      	ldr	r1, [r1, #0]
  402af2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402af4:	f1c1 0105 	rsb	r1, r1, #5
  402af8:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402afa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402afe:	491a      	ldr	r1, [pc, #104]	; (402b68 <vTaskPriorityInherit+0x94>)
  402b00:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402b04:	6961      	ldr	r1, [r4, #20]
  402b06:	4291      	cmp	r1, r2
  402b08:	d004      	beq.n	402b14 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402b0a:	4a16      	ldr	r2, [pc, #88]	; (402b64 <vTaskPriorityInherit+0x90>)
  402b0c:	6812      	ldr	r2, [r2, #0]
  402b0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402b10:	62e2      	str	r2, [r4, #44]	; 0x2c
  402b12:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402b14:	1d25      	adds	r5, r4, #4
  402b16:	4628      	mov	r0, r5
  402b18:	4b14      	ldr	r3, [pc, #80]	; (402b6c <vTaskPriorityInherit+0x98>)
  402b1a:	4798      	blx	r3
  402b1c:	b970      	cbnz	r0, 402b3c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402b1e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402b20:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402b24:	4a10      	ldr	r2, [pc, #64]	; (402b68 <vTaskPriorityInherit+0x94>)
  402b26:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402b2a:	b93a      	cbnz	r2, 402b3c <vTaskPriorityInherit+0x68>
  402b2c:	4810      	ldr	r0, [pc, #64]	; (402b70 <vTaskPriorityInherit+0x9c>)
  402b2e:	6802      	ldr	r2, [r0, #0]
  402b30:	2101      	movs	r1, #1
  402b32:	fa01 f303 	lsl.w	r3, r1, r3
  402b36:	ea22 0303 	bic.w	r3, r2, r3
  402b3a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402b3c:	4b09      	ldr	r3, [pc, #36]	; (402b64 <vTaskPriorityInherit+0x90>)
  402b3e:	681b      	ldr	r3, [r3, #0]
  402b40:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402b42:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402b44:	4a0a      	ldr	r2, [pc, #40]	; (402b70 <vTaskPriorityInherit+0x9c>)
  402b46:	6811      	ldr	r1, [r2, #0]
  402b48:	2301      	movs	r3, #1
  402b4a:	4083      	lsls	r3, r0
  402b4c:	430b      	orrs	r3, r1
  402b4e:	6013      	str	r3, [r2, #0]
  402b50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402b54:	4629      	mov	r1, r5
  402b56:	4b04      	ldr	r3, [pc, #16]	; (402b68 <vTaskPriorityInherit+0x94>)
  402b58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402b5c:	4b05      	ldr	r3, [pc, #20]	; (402b74 <vTaskPriorityInherit+0xa0>)
  402b5e:	4798      	blx	r3
  402b60:	bd38      	pop	{r3, r4, r5, pc}
  402b62:	4770      	bx	lr
  402b64:	20400c78 	.word	0x20400c78
  402b68:	20400c84 	.word	0x20400c84
  402b6c:	00401471 	.word	0x00401471
  402b70:	20400cfc 	.word	0x20400cfc
  402b74:	00401425 	.word	0x00401425

00402b78 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402b78:	2800      	cmp	r0, #0
  402b7a:	d04d      	beq.n	402c18 <xTaskPriorityDisinherit+0xa0>
	{
  402b7c:	b538      	push	{r3, r4, r5, lr}
  402b7e:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402b80:	4a27      	ldr	r2, [pc, #156]	; (402c20 <xTaskPriorityDisinherit+0xa8>)
  402b82:	6812      	ldr	r2, [r2, #0]
  402b84:	4290      	cmp	r0, r2
  402b86:	d00a      	beq.n	402b9e <xTaskPriorityDisinherit+0x26>
  402b88:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b8c:	b672      	cpsid	i
  402b8e:	f383 8811 	msr	BASEPRI, r3
  402b92:	f3bf 8f6f 	isb	sy
  402b96:	f3bf 8f4f 	dsb	sy
  402b9a:	b662      	cpsie	i
  402b9c:	e7fe      	b.n	402b9c <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402b9e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402ba0:	b952      	cbnz	r2, 402bb8 <xTaskPriorityDisinherit+0x40>
  402ba2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ba6:	b672      	cpsid	i
  402ba8:	f383 8811 	msr	BASEPRI, r3
  402bac:	f3bf 8f6f 	isb	sy
  402bb0:	f3bf 8f4f 	dsb	sy
  402bb4:	b662      	cpsie	i
  402bb6:	e7fe      	b.n	402bb6 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402bb8:	3a01      	subs	r2, #1
  402bba:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402bbc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402bbe:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402bc0:	4288      	cmp	r0, r1
  402bc2:	d02b      	beq.n	402c1c <xTaskPriorityDisinherit+0xa4>
  402bc4:	bb52      	cbnz	r2, 402c1c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402bc6:	1d25      	adds	r5, r4, #4
  402bc8:	4628      	mov	r0, r5
  402bca:	4b16      	ldr	r3, [pc, #88]	; (402c24 <xTaskPriorityDisinherit+0xac>)
  402bcc:	4798      	blx	r3
  402bce:	b968      	cbnz	r0, 402bec <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402bd0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402bd2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402bd6:	4b14      	ldr	r3, [pc, #80]	; (402c28 <xTaskPriorityDisinherit+0xb0>)
  402bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402bdc:	b933      	cbnz	r3, 402bec <xTaskPriorityDisinherit+0x74>
  402bde:	4813      	ldr	r0, [pc, #76]	; (402c2c <xTaskPriorityDisinherit+0xb4>)
  402be0:	6803      	ldr	r3, [r0, #0]
  402be2:	2201      	movs	r2, #1
  402be4:	408a      	lsls	r2, r1
  402be6:	ea23 0302 	bic.w	r3, r3, r2
  402bea:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402bec:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402bee:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402bf0:	f1c0 0305 	rsb	r3, r0, #5
  402bf4:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402bf6:	4a0d      	ldr	r2, [pc, #52]	; (402c2c <xTaskPriorityDisinherit+0xb4>)
  402bf8:	6811      	ldr	r1, [r2, #0]
  402bfa:	2401      	movs	r4, #1
  402bfc:	fa04 f300 	lsl.w	r3, r4, r0
  402c00:	430b      	orrs	r3, r1
  402c02:	6013      	str	r3, [r2, #0]
  402c04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402c08:	4629      	mov	r1, r5
  402c0a:	4b07      	ldr	r3, [pc, #28]	; (402c28 <xTaskPriorityDisinherit+0xb0>)
  402c0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c10:	4b07      	ldr	r3, [pc, #28]	; (402c30 <xTaskPriorityDisinherit+0xb8>)
  402c12:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402c14:	4620      	mov	r0, r4
  402c16:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402c18:	2000      	movs	r0, #0
  402c1a:	4770      	bx	lr
  402c1c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402c1e:	bd38      	pop	{r3, r4, r5, pc}
  402c20:	20400c78 	.word	0x20400c78
  402c24:	00401471 	.word	0x00401471
  402c28:	20400c84 	.word	0x20400c84
  402c2c:	20400cfc 	.word	0x20400cfc
  402c30:	00401425 	.word	0x00401425

00402c34 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402c34:	4b05      	ldr	r3, [pc, #20]	; (402c4c <pvTaskIncrementMutexHeldCount+0x18>)
  402c36:	681b      	ldr	r3, [r3, #0]
  402c38:	b123      	cbz	r3, 402c44 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402c3a:	4b04      	ldr	r3, [pc, #16]	; (402c4c <pvTaskIncrementMutexHeldCount+0x18>)
  402c3c:	681a      	ldr	r2, [r3, #0]
  402c3e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402c40:	3301      	adds	r3, #1
  402c42:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402c44:	4b01      	ldr	r3, [pc, #4]	; (402c4c <pvTaskIncrementMutexHeldCount+0x18>)
  402c46:	6818      	ldr	r0, [r3, #0]
	}
  402c48:	4770      	bx	lr
  402c4a:	bf00      	nop
  402c4c:	20400c78 	.word	0x20400c78

00402c50 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402c50:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402c52:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402c54:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402c56:	4291      	cmp	r1, r2
  402c58:	d80c      	bhi.n	402c74 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402c5a:	1ad2      	subs	r2, r2, r3
  402c5c:	6983      	ldr	r3, [r0, #24]
  402c5e:	429a      	cmp	r2, r3
  402c60:	d301      	bcc.n	402c66 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402c62:	2001      	movs	r0, #1
  402c64:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402c66:	1d01      	adds	r1, r0, #4
  402c68:	4b09      	ldr	r3, [pc, #36]	; (402c90 <prvInsertTimerInActiveList+0x40>)
  402c6a:	6818      	ldr	r0, [r3, #0]
  402c6c:	4b09      	ldr	r3, [pc, #36]	; (402c94 <prvInsertTimerInActiveList+0x44>)
  402c6e:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402c70:	2000      	movs	r0, #0
  402c72:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402c74:	429a      	cmp	r2, r3
  402c76:	d203      	bcs.n	402c80 <prvInsertTimerInActiveList+0x30>
  402c78:	4299      	cmp	r1, r3
  402c7a:	d301      	bcc.n	402c80 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402c7c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402c7e:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402c80:	1d01      	adds	r1, r0, #4
  402c82:	4b05      	ldr	r3, [pc, #20]	; (402c98 <prvInsertTimerInActiveList+0x48>)
  402c84:	6818      	ldr	r0, [r3, #0]
  402c86:	4b03      	ldr	r3, [pc, #12]	; (402c94 <prvInsertTimerInActiveList+0x44>)
  402c88:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402c8a:	2000      	movs	r0, #0
  402c8c:	bd08      	pop	{r3, pc}
  402c8e:	bf00      	nop
  402c90:	20400d7c 	.word	0x20400d7c
  402c94:	0040143d 	.word	0x0040143d
  402c98:	20400d78 	.word	0x20400d78

00402c9c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402c9c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402c9e:	4b15      	ldr	r3, [pc, #84]	; (402cf4 <prvCheckForValidListAndQueue+0x58>)
  402ca0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402ca2:	4b15      	ldr	r3, [pc, #84]	; (402cf8 <prvCheckForValidListAndQueue+0x5c>)
  402ca4:	681b      	ldr	r3, [r3, #0]
  402ca6:	b113      	cbz	r3, 402cae <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402ca8:	4b14      	ldr	r3, [pc, #80]	; (402cfc <prvCheckForValidListAndQueue+0x60>)
  402caa:	4798      	blx	r3
  402cac:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402cae:	4d14      	ldr	r5, [pc, #80]	; (402d00 <prvCheckForValidListAndQueue+0x64>)
  402cb0:	4628      	mov	r0, r5
  402cb2:	4e14      	ldr	r6, [pc, #80]	; (402d04 <prvCheckForValidListAndQueue+0x68>)
  402cb4:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402cb6:	4c14      	ldr	r4, [pc, #80]	; (402d08 <prvCheckForValidListAndQueue+0x6c>)
  402cb8:	4620      	mov	r0, r4
  402cba:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402cbc:	4b13      	ldr	r3, [pc, #76]	; (402d0c <prvCheckForValidListAndQueue+0x70>)
  402cbe:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402cc0:	4b13      	ldr	r3, [pc, #76]	; (402d10 <prvCheckForValidListAndQueue+0x74>)
  402cc2:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402cc4:	2200      	movs	r2, #0
  402cc6:	2110      	movs	r1, #16
  402cc8:	2005      	movs	r0, #5
  402cca:	4b12      	ldr	r3, [pc, #72]	; (402d14 <prvCheckForValidListAndQueue+0x78>)
  402ccc:	4798      	blx	r3
  402cce:	4b0a      	ldr	r3, [pc, #40]	; (402cf8 <prvCheckForValidListAndQueue+0x5c>)
  402cd0:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402cd2:	b118      	cbz	r0, 402cdc <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402cd4:	4910      	ldr	r1, [pc, #64]	; (402d18 <prvCheckForValidListAndQueue+0x7c>)
  402cd6:	4b11      	ldr	r3, [pc, #68]	; (402d1c <prvCheckForValidListAndQueue+0x80>)
  402cd8:	4798      	blx	r3
  402cda:	e7e5      	b.n	402ca8 <prvCheckForValidListAndQueue+0xc>
  402cdc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ce0:	b672      	cpsid	i
  402ce2:	f383 8811 	msr	BASEPRI, r3
  402ce6:	f3bf 8f6f 	isb	sy
  402cea:	f3bf 8f4f 	dsb	sy
  402cee:	b662      	cpsie	i
  402cf0:	e7fe      	b.n	402cf0 <prvCheckForValidListAndQueue+0x54>
  402cf2:	bf00      	nop
  402cf4:	00401555 	.word	0x00401555
  402cf8:	20400dac 	.word	0x20400dac
  402cfc:	004015a1 	.word	0x004015a1
  402d00:	20400d80 	.word	0x20400d80
  402d04:	00401409 	.word	0x00401409
  402d08:	20400d94 	.word	0x20400d94
  402d0c:	20400d78 	.word	0x20400d78
  402d10:	20400d7c 	.word	0x20400d7c
  402d14:	00401a75 	.word	0x00401a75
  402d18:	0040a994 	.word	0x0040a994
  402d1c:	00402085 	.word	0x00402085

00402d20 <xTimerCreateTimerTask>:
{
  402d20:	b510      	push	{r4, lr}
  402d22:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402d24:	4b0f      	ldr	r3, [pc, #60]	; (402d64 <xTimerCreateTimerTask+0x44>)
  402d26:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402d28:	4b0f      	ldr	r3, [pc, #60]	; (402d68 <xTimerCreateTimerTask+0x48>)
  402d2a:	681b      	ldr	r3, [r3, #0]
  402d2c:	b173      	cbz	r3, 402d4c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402d2e:	2300      	movs	r3, #0
  402d30:	9303      	str	r3, [sp, #12]
  402d32:	9302      	str	r3, [sp, #8]
  402d34:	9301      	str	r3, [sp, #4]
  402d36:	2204      	movs	r2, #4
  402d38:	9200      	str	r2, [sp, #0]
  402d3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402d3e:	490b      	ldr	r1, [pc, #44]	; (402d6c <xTimerCreateTimerTask+0x4c>)
  402d40:	480b      	ldr	r0, [pc, #44]	; (402d70 <xTimerCreateTimerTask+0x50>)
  402d42:	4c0c      	ldr	r4, [pc, #48]	; (402d74 <xTimerCreateTimerTask+0x54>)
  402d44:	47a0      	blx	r4
	configASSERT( xReturn );
  402d46:	b108      	cbz	r0, 402d4c <xTimerCreateTimerTask+0x2c>
}
  402d48:	b004      	add	sp, #16
  402d4a:	bd10      	pop	{r4, pc}
  402d4c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d50:	b672      	cpsid	i
  402d52:	f383 8811 	msr	BASEPRI, r3
  402d56:	f3bf 8f6f 	isb	sy
  402d5a:	f3bf 8f4f 	dsb	sy
  402d5e:	b662      	cpsie	i
  402d60:	e7fe      	b.n	402d60 <xTimerCreateTimerTask+0x40>
  402d62:	bf00      	nop
  402d64:	00402c9d 	.word	0x00402c9d
  402d68:	20400dac 	.word	0x20400dac
  402d6c:	0040a99c 	.word	0x0040a99c
  402d70:	00402ea1 	.word	0x00402ea1
  402d74:	00402195 	.word	0x00402195

00402d78 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402d78:	b1d8      	cbz	r0, 402db2 <xTimerGenericCommand+0x3a>
{
  402d7a:	b530      	push	{r4, r5, lr}
  402d7c:	b085      	sub	sp, #20
  402d7e:	4615      	mov	r5, r2
  402d80:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402d82:	4a15      	ldr	r2, [pc, #84]	; (402dd8 <xTimerGenericCommand+0x60>)
  402d84:	6810      	ldr	r0, [r2, #0]
  402d86:	b320      	cbz	r0, 402dd2 <xTimerGenericCommand+0x5a>
  402d88:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402d8a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402d8c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402d8e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402d90:	2905      	cmp	r1, #5
  402d92:	dc19      	bgt.n	402dc8 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402d94:	4b11      	ldr	r3, [pc, #68]	; (402ddc <xTimerGenericCommand+0x64>)
  402d96:	4798      	blx	r3
  402d98:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402d9a:	f04f 0300 	mov.w	r3, #0
  402d9e:	bf0c      	ite	eq
  402da0:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402da2:	461a      	movne	r2, r3
  402da4:	4669      	mov	r1, sp
  402da6:	480c      	ldr	r0, [pc, #48]	; (402dd8 <xTimerGenericCommand+0x60>)
  402da8:	6800      	ldr	r0, [r0, #0]
  402daa:	4c0d      	ldr	r4, [pc, #52]	; (402de0 <xTimerGenericCommand+0x68>)
  402dac:	47a0      	blx	r4
}
  402dae:	b005      	add	sp, #20
  402db0:	bd30      	pop	{r4, r5, pc}
  402db2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402db6:	b672      	cpsid	i
  402db8:	f383 8811 	msr	BASEPRI, r3
  402dbc:	f3bf 8f6f 	isb	sy
  402dc0:	f3bf 8f4f 	dsb	sy
  402dc4:	b662      	cpsie	i
  402dc6:	e7fe      	b.n	402dc6 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402dc8:	2300      	movs	r3, #0
  402dca:	4669      	mov	r1, sp
  402dcc:	4c05      	ldr	r4, [pc, #20]	; (402de4 <xTimerGenericCommand+0x6c>)
  402dce:	47a0      	blx	r4
  402dd0:	e7ed      	b.n	402dae <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402dd2:	2000      	movs	r0, #0
	return xReturn;
  402dd4:	e7eb      	b.n	402dae <xTimerGenericCommand+0x36>
  402dd6:	bf00      	nop
  402dd8:	20400dac 	.word	0x20400dac
  402ddc:	00402ab5 	.word	0x00402ab5
  402de0:	00401af1 	.word	0x00401af1
  402de4:	00401cd5 	.word	0x00401cd5

00402de8 <prvSampleTimeNow>:
{
  402de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402dec:	b082      	sub	sp, #8
  402dee:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402df0:	4b24      	ldr	r3, [pc, #144]	; (402e84 <prvSampleTimeNow+0x9c>)
  402df2:	4798      	blx	r3
  402df4:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402df6:	4b24      	ldr	r3, [pc, #144]	; (402e88 <prvSampleTimeNow+0xa0>)
  402df8:	681b      	ldr	r3, [r3, #0]
  402dfa:	4298      	cmp	r0, r3
  402dfc:	d31b      	bcc.n	402e36 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402dfe:	2300      	movs	r3, #0
  402e00:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402e04:	4b20      	ldr	r3, [pc, #128]	; (402e88 <prvSampleTimeNow+0xa0>)
  402e06:	601f      	str	r7, [r3, #0]
}
  402e08:	4638      	mov	r0, r7
  402e0a:	b002      	add	sp, #8
  402e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402e10:	2100      	movs	r1, #0
  402e12:	9100      	str	r1, [sp, #0]
  402e14:	460b      	mov	r3, r1
  402e16:	4652      	mov	r2, sl
  402e18:	4620      	mov	r0, r4
  402e1a:	4c1c      	ldr	r4, [pc, #112]	; (402e8c <prvSampleTimeNow+0xa4>)
  402e1c:	47a0      	blx	r4
				configASSERT( xResult );
  402e1e:	b960      	cbnz	r0, 402e3a <prvSampleTimeNow+0x52>
  402e20:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e24:	b672      	cpsid	i
  402e26:	f383 8811 	msr	BASEPRI, r3
  402e2a:	f3bf 8f6f 	isb	sy
  402e2e:	f3bf 8f4f 	dsb	sy
  402e32:	b662      	cpsie	i
  402e34:	e7fe      	b.n	402e34 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402e36:	4d16      	ldr	r5, [pc, #88]	; (402e90 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402e38:	4e16      	ldr	r6, [pc, #88]	; (402e94 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402e3a:	682b      	ldr	r3, [r5, #0]
  402e3c:	681a      	ldr	r2, [r3, #0]
  402e3e:	b1c2      	cbz	r2, 402e72 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402e40:	68db      	ldr	r3, [r3, #12]
  402e42:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402e46:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402e48:	f104 0904 	add.w	r9, r4, #4
  402e4c:	4648      	mov	r0, r9
  402e4e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402e50:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402e52:	4620      	mov	r0, r4
  402e54:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402e56:	69e3      	ldr	r3, [r4, #28]
  402e58:	2b01      	cmp	r3, #1
  402e5a:	d1ee      	bne.n	402e3a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402e5c:	69a3      	ldr	r3, [r4, #24]
  402e5e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402e60:	459a      	cmp	sl, r3
  402e62:	d2d5      	bcs.n	402e10 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402e64:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402e66:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402e68:	4649      	mov	r1, r9
  402e6a:	6828      	ldr	r0, [r5, #0]
  402e6c:	4b0a      	ldr	r3, [pc, #40]	; (402e98 <prvSampleTimeNow+0xb0>)
  402e6e:	4798      	blx	r3
  402e70:	e7e3      	b.n	402e3a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402e72:	4a0a      	ldr	r2, [pc, #40]	; (402e9c <prvSampleTimeNow+0xb4>)
  402e74:	6810      	ldr	r0, [r2, #0]
  402e76:	4906      	ldr	r1, [pc, #24]	; (402e90 <prvSampleTimeNow+0xa8>)
  402e78:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402e7a:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402e7c:	2301      	movs	r3, #1
  402e7e:	f8c8 3000 	str.w	r3, [r8]
  402e82:	e7bf      	b.n	402e04 <prvSampleTimeNow+0x1c>
  402e84:	00402469 	.word	0x00402469
  402e88:	20400da8 	.word	0x20400da8
  402e8c:	00402d79 	.word	0x00402d79
  402e90:	20400d78 	.word	0x20400d78
  402e94:	00401471 	.word	0x00401471
  402e98:	0040143d 	.word	0x0040143d
  402e9c:	20400d7c 	.word	0x20400d7c

00402ea0 <prvTimerTask>:
{
  402ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ea4:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402ea6:	4e75      	ldr	r6, [pc, #468]	; (40307c <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402ea8:	4f75      	ldr	r7, [pc, #468]	; (403080 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402eaa:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4030a8 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402eae:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4030ac <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402eb2:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402eb4:	681a      	ldr	r2, [r3, #0]
  402eb6:	2a00      	cmp	r2, #0
  402eb8:	f000 80ce 	beq.w	403058 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402ebc:	68db      	ldr	r3, [r3, #12]
  402ebe:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402ec0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402ec2:	a804      	add	r0, sp, #16
  402ec4:	4b6f      	ldr	r3, [pc, #444]	; (403084 <prvTimerTask+0x1e4>)
  402ec6:	4798      	blx	r3
  402ec8:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402eca:	9b04      	ldr	r3, [sp, #16]
  402ecc:	2b00      	cmp	r3, #0
  402ece:	d144      	bne.n	402f5a <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402ed0:	42a0      	cmp	r0, r4
  402ed2:	d212      	bcs.n	402efa <prvTimerTask+0x5a>
  402ed4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402ed6:	1b61      	subs	r1, r4, r5
  402ed8:	4b6b      	ldr	r3, [pc, #428]	; (403088 <prvTimerTask+0x1e8>)
  402eda:	6818      	ldr	r0, [r3, #0]
  402edc:	4b6b      	ldr	r3, [pc, #428]	; (40308c <prvTimerTask+0x1ec>)
  402ede:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402ee0:	4b6b      	ldr	r3, [pc, #428]	; (403090 <prvTimerTask+0x1f0>)
  402ee2:	4798      	blx	r3
  402ee4:	2800      	cmp	r0, #0
  402ee6:	d13a      	bne.n	402f5e <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402eec:	f8c9 3000 	str.w	r3, [r9]
  402ef0:	f3bf 8f4f 	dsb	sy
  402ef4:	f3bf 8f6f 	isb	sy
  402ef8:	e031      	b.n	402f5e <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402efa:	4b65      	ldr	r3, [pc, #404]	; (403090 <prvTimerTask+0x1f0>)
  402efc:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402efe:	6833      	ldr	r3, [r6, #0]
  402f00:	68db      	ldr	r3, [r3, #12]
  402f02:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f06:	f10a 0004 	add.w	r0, sl, #4
  402f0a:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402f0c:	f8da 301c 	ldr.w	r3, [sl, #28]
  402f10:	2b01      	cmp	r3, #1
  402f12:	d004      	beq.n	402f1e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402f14:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402f18:	4650      	mov	r0, sl
  402f1a:	4798      	blx	r3
  402f1c:	e01f      	b.n	402f5e <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402f1e:	f8da 1018 	ldr.w	r1, [sl, #24]
  402f22:	4623      	mov	r3, r4
  402f24:	462a      	mov	r2, r5
  402f26:	4421      	add	r1, r4
  402f28:	4650      	mov	r0, sl
  402f2a:	4d5a      	ldr	r5, [pc, #360]	; (403094 <prvTimerTask+0x1f4>)
  402f2c:	47a8      	blx	r5
  402f2e:	2801      	cmp	r0, #1
  402f30:	d1f0      	bne.n	402f14 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402f32:	2100      	movs	r1, #0
  402f34:	9100      	str	r1, [sp, #0]
  402f36:	460b      	mov	r3, r1
  402f38:	4622      	mov	r2, r4
  402f3a:	4650      	mov	r0, sl
  402f3c:	4c56      	ldr	r4, [pc, #344]	; (403098 <prvTimerTask+0x1f8>)
  402f3e:	47a0      	blx	r4
			configASSERT( xResult );
  402f40:	2800      	cmp	r0, #0
  402f42:	d1e7      	bne.n	402f14 <prvTimerTask+0x74>
  402f44:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f48:	b672      	cpsid	i
  402f4a:	f383 8811 	msr	BASEPRI, r3
  402f4e:	f3bf 8f6f 	isb	sy
  402f52:	f3bf 8f4f 	dsb	sy
  402f56:	b662      	cpsie	i
  402f58:	e7fe      	b.n	402f58 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402f5a:	4b4d      	ldr	r3, [pc, #308]	; (403090 <prvTimerTask+0x1f0>)
  402f5c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402f5e:	4d4a      	ldr	r5, [pc, #296]	; (403088 <prvTimerTask+0x1e8>)
  402f60:	4c4e      	ldr	r4, [pc, #312]	; (40309c <prvTimerTask+0x1fc>)
  402f62:	e006      	b.n	402f72 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402f64:	9907      	ldr	r1, [sp, #28]
  402f66:	9806      	ldr	r0, [sp, #24]
  402f68:	9b05      	ldr	r3, [sp, #20]
  402f6a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402f6c:	9b04      	ldr	r3, [sp, #16]
  402f6e:	2b00      	cmp	r3, #0
  402f70:	da09      	bge.n	402f86 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402f72:	2300      	movs	r3, #0
  402f74:	461a      	mov	r2, r3
  402f76:	a904      	add	r1, sp, #16
  402f78:	6828      	ldr	r0, [r5, #0]
  402f7a:	47a0      	blx	r4
  402f7c:	2800      	cmp	r0, #0
  402f7e:	d098      	beq.n	402eb2 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402f80:	9b04      	ldr	r3, [sp, #16]
  402f82:	2b00      	cmp	r3, #0
  402f84:	dbee      	blt.n	402f64 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402f86:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402f8a:	f8da 3014 	ldr.w	r3, [sl, #20]
  402f8e:	b113      	cbz	r3, 402f96 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f90:	f10a 0004 	add.w	r0, sl, #4
  402f94:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402f96:	a803      	add	r0, sp, #12
  402f98:	4b3a      	ldr	r3, [pc, #232]	; (403084 <prvTimerTask+0x1e4>)
  402f9a:	4798      	blx	r3
			switch( xMessage.xMessageID )
  402f9c:	9b04      	ldr	r3, [sp, #16]
  402f9e:	2b09      	cmp	r3, #9
  402fa0:	d8e7      	bhi.n	402f72 <prvTimerTask+0xd2>
  402fa2:	a201      	add	r2, pc, #4	; (adr r2, 402fa8 <prvTimerTask+0x108>)
  402fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fa8:	00402fd1 	.word	0x00402fd1
  402fac:	00402fd1 	.word	0x00402fd1
  402fb0:	00402fd1 	.word	0x00402fd1
  402fb4:	00402f73 	.word	0x00402f73
  402fb8:	00403025 	.word	0x00403025
  402fbc:	00403051 	.word	0x00403051
  402fc0:	00402fd1 	.word	0x00402fd1
  402fc4:	00402fd1 	.word	0x00402fd1
  402fc8:	00402f73 	.word	0x00402f73
  402fcc:	00403025 	.word	0x00403025
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402fd0:	9c05      	ldr	r4, [sp, #20]
  402fd2:	f8da 1018 	ldr.w	r1, [sl, #24]
  402fd6:	4623      	mov	r3, r4
  402fd8:	4602      	mov	r2, r0
  402fda:	4421      	add	r1, r4
  402fdc:	4650      	mov	r0, sl
  402fde:	4c2d      	ldr	r4, [pc, #180]	; (403094 <prvTimerTask+0x1f4>)
  402fe0:	47a0      	blx	r4
  402fe2:	2801      	cmp	r0, #1
  402fe4:	d1bc      	bne.n	402f60 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402fe6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402fea:	4650      	mov	r0, sl
  402fec:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402fee:	f8da 301c 	ldr.w	r3, [sl, #28]
  402ff2:	2b01      	cmp	r3, #1
  402ff4:	d1b4      	bne.n	402f60 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402ff6:	f8da 2018 	ldr.w	r2, [sl, #24]
  402ffa:	2100      	movs	r1, #0
  402ffc:	9100      	str	r1, [sp, #0]
  402ffe:	460b      	mov	r3, r1
  403000:	9805      	ldr	r0, [sp, #20]
  403002:	4402      	add	r2, r0
  403004:	4650      	mov	r0, sl
  403006:	4c24      	ldr	r4, [pc, #144]	; (403098 <prvTimerTask+0x1f8>)
  403008:	47a0      	blx	r4
							configASSERT( xResult );
  40300a:	2800      	cmp	r0, #0
  40300c:	d1a8      	bne.n	402f60 <prvTimerTask+0xc0>
  40300e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403012:	b672      	cpsid	i
  403014:	f383 8811 	msr	BASEPRI, r3
  403018:	f3bf 8f6f 	isb	sy
  40301c:	f3bf 8f4f 	dsb	sy
  403020:	b662      	cpsie	i
  403022:	e7fe      	b.n	403022 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403024:	9905      	ldr	r1, [sp, #20]
  403026:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40302a:	b131      	cbz	r1, 40303a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40302c:	4603      	mov	r3, r0
  40302e:	4602      	mov	r2, r0
  403030:	4401      	add	r1, r0
  403032:	4650      	mov	r0, sl
  403034:	4c17      	ldr	r4, [pc, #92]	; (403094 <prvTimerTask+0x1f4>)
  403036:	47a0      	blx	r4
  403038:	e792      	b.n	402f60 <prvTimerTask+0xc0>
  40303a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40303e:	b672      	cpsid	i
  403040:	f383 8811 	msr	BASEPRI, r3
  403044:	f3bf 8f6f 	isb	sy
  403048:	f3bf 8f4f 	dsb	sy
  40304c:	b662      	cpsie	i
  40304e:	e7fe      	b.n	40304e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403050:	4650      	mov	r0, sl
  403052:	4b13      	ldr	r3, [pc, #76]	; (4030a0 <prvTimerTask+0x200>)
  403054:	4798      	blx	r3
  403056:	e783      	b.n	402f60 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403058:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40305a:	a804      	add	r0, sp, #16
  40305c:	4b09      	ldr	r3, [pc, #36]	; (403084 <prvTimerTask+0x1e4>)
  40305e:	4798      	blx	r3
  403060:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403062:	9b04      	ldr	r3, [sp, #16]
  403064:	2b00      	cmp	r3, #0
  403066:	f47f af78 	bne.w	402f5a <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40306a:	4b0e      	ldr	r3, [pc, #56]	; (4030a4 <prvTimerTask+0x204>)
  40306c:	681b      	ldr	r3, [r3, #0]
  40306e:	681a      	ldr	r2, [r3, #0]
  403070:	fab2 f282 	clz	r2, r2
  403074:	0952      	lsrs	r2, r2, #5
  403076:	2400      	movs	r4, #0
  403078:	e72d      	b.n	402ed6 <prvTimerTask+0x36>
  40307a:	bf00      	nop
  40307c:	20400d78 	.word	0x20400d78
  403080:	00402459 	.word	0x00402459
  403084:	00402de9 	.word	0x00402de9
  403088:	20400dac 	.word	0x20400dac
  40308c:	004020b9 	.word	0x004020b9
  403090:	004025c1 	.word	0x004025c1
  403094:	00402c51 	.word	0x00402c51
  403098:	00402d79 	.word	0x00402d79
  40309c:	00401eb5 	.word	0x00401eb5
  4030a0:	004017e1 	.word	0x004017e1
  4030a4:	20400d7c 	.word	0x20400d7c
  4030a8:	e000ed04 	.word	0xe000ed04
  4030ac:	00401471 	.word	0x00401471

004030b0 <but_callback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

void but_callback(void) {
  4030b0:	b500      	push	{lr}
  4030b2:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4030b4:	a902      	add	r1, sp, #8
  4030b6:	2300      	movs	r3, #0
  4030b8:	f841 3d04 	str.w	r3, [r1, #-4]!
	xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
  4030bc:	4b03      	ldr	r3, [pc, #12]	; (4030cc <but_callback+0x1c>)
  4030be:	6818      	ldr	r0, [r3, #0]
  4030c0:	4b03      	ldr	r3, [pc, #12]	; (4030d0 <but_callback+0x20>)
  4030c2:	4798      	blx	r3
}
  4030c4:	b003      	add	sp, #12
  4030c6:	f85d fb04 	ldr.w	pc, [sp], #4
  4030ca:	bf00      	nop
  4030cc:	20400db4 	.word	0x20400db4
  4030d0:	00401dd5 	.word	0x00401dd5

004030d4 <echo_callback>:

void echo_callback(void){
  4030d4:	b510      	push	{r4, lr}
  4030d6:	b082      	sub	sp, #8
	if(pio_get(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK) == 1){
  4030d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4030dc:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030e0:	4815      	ldr	r0, [pc, #84]	; (403138 <echo_callback+0x64>)
  4030e2:	4b16      	ldr	r3, [pc, #88]	; (40313c <echo_callback+0x68>)
  4030e4:	4798      	blx	r3
  4030e6:	2801      	cmp	r0, #1
  4030e8:	d00d      	beq.n	403106 <echo_callback+0x32>
		RTT_init(8200, 8200, 0);
	}
	else{
		uint32_t ticks;
		ticks = rtt_read_timer_value(RTT);
  4030ea:	4815      	ldr	r0, [pc, #84]	; (403140 <echo_callback+0x6c>)
  4030ec:	4b15      	ldr	r3, [pc, #84]	; (403144 <echo_callback+0x70>)
  4030ee:	4798      	blx	r3
  4030f0:	a902      	add	r1, sp, #8
  4030f2:	f841 0d04 	str.w	r0, [r1, #-4]!
		xQueueSendFromISR(xQueue, &ticks, 0);
  4030f6:	2300      	movs	r3, #0
  4030f8:	461a      	mov	r2, r3
  4030fa:	4813      	ldr	r0, [pc, #76]	; (403148 <echo_callback+0x74>)
  4030fc:	6800      	ldr	r0, [r0, #0]
  4030fe:	4c13      	ldr	r4, [pc, #76]	; (40314c <echo_callback+0x78>)
  403100:	47a0      	blx	r4
	}
}
  403102:	b002      	add	sp, #8
  403104:	bd10      	pop	{r4, pc}

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  403106:	4c0e      	ldr	r4, [pc, #56]	; (403140 <echo_callback+0x6c>)
  403108:	2100      	movs	r1, #0
  40310a:	4620      	mov	r0, r4
  40310c:	4b10      	ldr	r3, [pc, #64]	; (403150 <echo_callback+0x7c>)
  40310e:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  403110:	2103      	movs	r1, #3
  403112:	4620      	mov	r0, r4
  403114:	4b0f      	ldr	r3, [pc, #60]	; (403154 <echo_callback+0x80>)
  403116:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403118:	4b0f      	ldr	r3, [pc, #60]	; (403158 <echo_callback+0x84>)
  40311a:	2208      	movs	r2, #8
  40311c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403120:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403124:	2180      	movs	r1, #128	; 0x80
  403126:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40312a:	601a      	str	r2, [r3, #0]

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  40312c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  403130:	4620      	mov	r0, r4
  403132:	4b0a      	ldr	r3, [pc, #40]	; (40315c <echo_callback+0x88>)
  403134:	4798      	blx	r3
  403136:	e7e4      	b.n	403102 <echo_callback+0x2e>
  403138:	400e1200 	.word	0x400e1200
  40313c:	00400baf 	.word	0x00400baf
  403140:	400e1830 	.word	0x400e1830
  403144:	00400201 	.word	0x00400201
  403148:	20400db0 	.word	0x20400db0
  40314c:	00401cd5 	.word	0x00401cd5
  403150:	004001c1 	.word	0x004001c1
  403154:	004001ad 	.word	0x004001ad
  403158:	e000e100 	.word	0xe000e100
  40315c:	004001ed 	.word	0x004001ed

00403160 <task_oled>:
static void task_oled(void *pvParameters) {
  403160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403164:	ed2d 8b04 	vpush	{d8-d9}
  403168:	b08b      	sub	sp, #44	; 0x2c
	gfx_mono_ssd1306_init();
  40316a:	4b3d      	ldr	r3, [pc, #244]	; (403260 <task_oled+0x100>)
  40316c:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE) {
  40316e:	f8df a148 	ldr.w	sl, [pc, #328]	; 4032b8 <task_oled+0x158>
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  403172:	f8df b148 	ldr.w	fp, [pc, #328]	; 4032bc <task_oled+0x15c>
				distance = (((float) ticks) * 340.0) / (2.0 * 8200.0);
  403176:	f04f 0800 	mov.w	r8, #0
  40317a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 4032c0 <task_oled+0x160>
  40317e:	a736      	add	r7, pc, #216	; (adr r7, 403258 <task_oled+0xf8>)
  403180:	e9d7 6700 	ldrd	r6, r7, [r7]
				distance = distance * 100;
  403184:	ed9f 9a37 	vldr	s18, [pc, #220]	; 403264 <task_oled+0x104>
				if(distance > 200){
  403188:	eddf 8a37 	vldr	s17, [pc, #220]	; 403268 <task_oled+0x108>
		if (xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE) {
  40318c:	4c37      	ldr	r4, [pc, #220]	; (40326c <task_oled+0x10c>)
  40318e:	2500      	movs	r5, #0
  403190:	462b      	mov	r3, r5
  403192:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  403196:	4629      	mov	r1, r5
  403198:	f8da 0000 	ldr.w	r0, [sl]
  40319c:	47a0      	blx	r4
  40319e:	2801      	cmp	r0, #1
  4031a0:	d1f6      	bne.n	403190 <task_oled+0x30>
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  4031a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4031a6:	4658      	mov	r0, fp
  4031a8:	4b31      	ldr	r3, [pc, #196]	; (403270 <task_oled+0x110>)
  4031aa:	4798      	blx	r3
			delay_us(10);
  4031ac:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4031b0:	4b30      	ldr	r3, [pc, #192]	; (403274 <task_oled+0x114>)
  4031b2:	4798      	blx	r3
			pio_clear(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  4031b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4031b8:	4658      	mov	r0, fp
  4031ba:	4b2f      	ldr	r3, [pc, #188]	; (403278 <task_oled+0x118>)
  4031bc:	4798      	blx	r3
			if (xQueueReceive(xQueue, &ticks, ( TickType_t ) 500) == pdTRUE) {
  4031be:	2300      	movs	r3, #0
  4031c0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4031c4:	a909      	add	r1, sp, #36	; 0x24
  4031c6:	482d      	ldr	r0, [pc, #180]	; (40327c <task_oled+0x11c>)
  4031c8:	6800      	ldr	r0, [r0, #0]
  4031ca:	47a0      	blx	r4
  4031cc:	2801      	cmp	r0, #1
  4031ce:	d1de      	bne.n	40318e <task_oled+0x2e>
				distance = (((float) ticks) * 340.0) / (2.0 * 8200.0);
  4031d0:	4c2b      	ldr	r4, [pc, #172]	; (403280 <task_oled+0x120>)
  4031d2:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
  4031d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4031da:	ee17 0a90 	vmov	r0, s15
  4031de:	47a0      	blx	r4
  4031e0:	4642      	mov	r2, r8
  4031e2:	464b      	mov	r3, r9
  4031e4:	4d27      	ldr	r5, [pc, #156]	; (403284 <task_oled+0x124>)
  4031e6:	47a8      	blx	r5
  4031e8:	4632      	mov	r2, r6
  4031ea:	463b      	mov	r3, r7
  4031ec:	4d26      	ldr	r5, [pc, #152]	; (403288 <task_oled+0x128>)
  4031ee:	47a8      	blx	r5
  4031f0:	4b26      	ldr	r3, [pc, #152]	; (40328c <task_oled+0x12c>)
  4031f2:	4798      	blx	r3
				distance = distance * 100;
  4031f4:	ee07 0a90 	vmov	s15, r0
  4031f8:	ee27 8a89 	vmul.f32	s16, s15, s18
				printf("Distancia: %f cm\n", distance);
  4031fc:	ee18 0a10 	vmov	r0, s16
  403200:	47a0      	blx	r4
  403202:	4604      	mov	r4, r0
  403204:	460d      	mov	r5, r1
  403206:	4602      	mov	r2, r0
  403208:	460b      	mov	r3, r1
  40320a:	4821      	ldr	r0, [pc, #132]	; (403290 <task_oled+0x130>)
  40320c:	4921      	ldr	r1, [pc, #132]	; (403294 <task_oled+0x134>)
  40320e:	4788      	blx	r1
				sprintf(str, "%6.3f", distance);
  403210:	4622      	mov	r2, r4
  403212:	462b      	mov	r3, r5
  403214:	4920      	ldr	r1, [pc, #128]	; (403298 <task_oled+0x138>)
  403216:	a801      	add	r0, sp, #4
  403218:	4c20      	ldr	r4, [pc, #128]	; (40329c <task_oled+0x13c>)
  40321a:	47a0      	blx	r4
				gfx_mono_draw_string(str, 25, 12, &sysfont);
  40321c:	4d20      	ldr	r5, [pc, #128]	; (4032a0 <task_oled+0x140>)
  40321e:	462b      	mov	r3, r5
  403220:	220c      	movs	r2, #12
  403222:	2119      	movs	r1, #25
  403224:	a801      	add	r0, sp, #4
  403226:	4c1f      	ldr	r4, [pc, #124]	; (4032a4 <task_oled+0x144>)
  403228:	47a0      	blx	r4
				gfx_mono_draw_string(" cm  ", 65, 12, &sysfont);
  40322a:	462b      	mov	r3, r5
  40322c:	220c      	movs	r2, #12
  40322e:	2141      	movs	r1, #65	; 0x41
  403230:	481d      	ldr	r0, [pc, #116]	; (4032a8 <task_oled+0x148>)
  403232:	47a0      	blx	r4
				if(distance > 200){
  403234:	eeb4 8ae8 	vcmpe.f32	s16, s17
  403238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
					xSemaphoreGive(xSemaphoreAlert);
  40323c:	f04f 0300 	mov.w	r3, #0
  403240:	461a      	mov	r2, r3
  403242:	4619      	mov	r1, r3
  403244:	bfcc      	ite	gt
  403246:	4819      	ldrgt	r0, [pc, #100]	; (4032ac <task_oled+0x14c>)
					xSemaphoreGive(xSemaphoreNotAlert);
  403248:	4819      	ldrle	r0, [pc, #100]	; (4032b0 <task_oled+0x150>)
  40324a:	6800      	ldr	r0, [r0, #0]
  40324c:	4c19      	ldr	r4, [pc, #100]	; (4032b4 <task_oled+0x154>)
  40324e:	47a0      	blx	r4
  403250:	e79c      	b.n	40318c <task_oled+0x2c>
  403252:	bf00      	nop
  403254:	f3af 8000 	nop.w
  403258:	00000000 	.word	0x00000000
  40325c:	40d00400 	.word	0x40d00400
  403260:	004005d9 	.word	0x004005d9
  403264:	42c80000 	.word	0x42c80000
  403268:	43480000 	.word	0x43480000
  40326c:	00401eb5 	.word	0x00401eb5
  403270:	00400ba7 	.word	0x00400ba7
  403274:	20400001 	.word	0x20400001
  403278:	00400bab 	.word	0x00400bab
  40327c:	20400db0 	.word	0x20400db0
  403280:	00403b51 	.word	0x00403b51
  403284:	00403bf9 	.word	0x00403bf9
  403288:	00403e4d 	.word	0x00403e4d
  40328c:	0040401d 	.word	0x0040401d
  403290:	0040aa24 	.word	0x0040aa24
  403294:	00404b85 	.word	0x00404b85
  403298:	0040aa38 	.word	0x0040aa38
  40329c:	00404e1d 	.word	0x00404e1d
  4032a0:	2040000c 	.word	0x2040000c
  4032a4:	00400541 	.word	0x00400541
  4032a8:	0040aa40 	.word	0x0040aa40
  4032ac:	20400db8 	.word	0x20400db8
  4032b0:	20400dbc 	.word	0x20400dbc
  4032b4:	00401af1 	.word	0x00401af1
  4032b8:	20400db4 	.word	0x20400db4
  4032bc:	400e1400 	.word	0x400e1400
  4032c0:	40754000 	.word	0x40754000

004032c4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4032c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4032c6:	b083      	sub	sp, #12
  4032c8:	4605      	mov	r5, r0
  4032ca:	460c      	mov	r4, r1
	uint32_t val = 0;
  4032cc:	2300      	movs	r3, #0
  4032ce:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4032d0:	4b2a      	ldr	r3, [pc, #168]	; (40337c <usart_serial_getchar+0xb8>)
  4032d2:	4298      	cmp	r0, r3
  4032d4:	d013      	beq.n	4032fe <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4032d6:	4b2a      	ldr	r3, [pc, #168]	; (403380 <usart_serial_getchar+0xbc>)
  4032d8:	4298      	cmp	r0, r3
  4032da:	d018      	beq.n	40330e <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4032dc:	4b29      	ldr	r3, [pc, #164]	; (403384 <usart_serial_getchar+0xc0>)
  4032de:	4298      	cmp	r0, r3
  4032e0:	d01d      	beq.n	40331e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4032e2:	4b29      	ldr	r3, [pc, #164]	; (403388 <usart_serial_getchar+0xc4>)
  4032e4:	429d      	cmp	r5, r3
  4032e6:	d022      	beq.n	40332e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4032e8:	4b28      	ldr	r3, [pc, #160]	; (40338c <usart_serial_getchar+0xc8>)
  4032ea:	429d      	cmp	r5, r3
  4032ec:	d027      	beq.n	40333e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4032ee:	4b28      	ldr	r3, [pc, #160]	; (403390 <usart_serial_getchar+0xcc>)
  4032f0:	429d      	cmp	r5, r3
  4032f2:	d02e      	beq.n	403352 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4032f4:	4b27      	ldr	r3, [pc, #156]	; (403394 <usart_serial_getchar+0xd0>)
  4032f6:	429d      	cmp	r5, r3
  4032f8:	d035      	beq.n	403366 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4032fa:	b003      	add	sp, #12
  4032fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4032fe:	461f      	mov	r7, r3
  403300:	4e25      	ldr	r6, [pc, #148]	; (403398 <usart_serial_getchar+0xd4>)
  403302:	4621      	mov	r1, r4
  403304:	4638      	mov	r0, r7
  403306:	47b0      	blx	r6
  403308:	2800      	cmp	r0, #0
  40330a:	d1fa      	bne.n	403302 <usart_serial_getchar+0x3e>
  40330c:	e7e9      	b.n	4032e2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40330e:	461f      	mov	r7, r3
  403310:	4e21      	ldr	r6, [pc, #132]	; (403398 <usart_serial_getchar+0xd4>)
  403312:	4621      	mov	r1, r4
  403314:	4638      	mov	r0, r7
  403316:	47b0      	blx	r6
  403318:	2800      	cmp	r0, #0
  40331a:	d1fa      	bne.n	403312 <usart_serial_getchar+0x4e>
  40331c:	e7e4      	b.n	4032e8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40331e:	461f      	mov	r7, r3
  403320:	4e1d      	ldr	r6, [pc, #116]	; (403398 <usart_serial_getchar+0xd4>)
  403322:	4621      	mov	r1, r4
  403324:	4638      	mov	r0, r7
  403326:	47b0      	blx	r6
  403328:	2800      	cmp	r0, #0
  40332a:	d1fa      	bne.n	403322 <usart_serial_getchar+0x5e>
  40332c:	e7df      	b.n	4032ee <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40332e:	461f      	mov	r7, r3
  403330:	4e19      	ldr	r6, [pc, #100]	; (403398 <usart_serial_getchar+0xd4>)
  403332:	4621      	mov	r1, r4
  403334:	4638      	mov	r0, r7
  403336:	47b0      	blx	r6
  403338:	2800      	cmp	r0, #0
  40333a:	d1fa      	bne.n	403332 <usart_serial_getchar+0x6e>
  40333c:	e7da      	b.n	4032f4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40333e:	461e      	mov	r6, r3
  403340:	4d16      	ldr	r5, [pc, #88]	; (40339c <usart_serial_getchar+0xd8>)
  403342:	a901      	add	r1, sp, #4
  403344:	4630      	mov	r0, r6
  403346:	47a8      	blx	r5
  403348:	2800      	cmp	r0, #0
  40334a:	d1fa      	bne.n	403342 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  40334c:	9b01      	ldr	r3, [sp, #4]
  40334e:	7023      	strb	r3, [r4, #0]
  403350:	e7d3      	b.n	4032fa <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403352:	461e      	mov	r6, r3
  403354:	4d11      	ldr	r5, [pc, #68]	; (40339c <usart_serial_getchar+0xd8>)
  403356:	a901      	add	r1, sp, #4
  403358:	4630      	mov	r0, r6
  40335a:	47a8      	blx	r5
  40335c:	2800      	cmp	r0, #0
  40335e:	d1fa      	bne.n	403356 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403360:	9b01      	ldr	r3, [sp, #4]
  403362:	7023      	strb	r3, [r4, #0]
  403364:	e7c9      	b.n	4032fa <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403366:	461e      	mov	r6, r3
  403368:	4d0c      	ldr	r5, [pc, #48]	; (40339c <usart_serial_getchar+0xd8>)
  40336a:	a901      	add	r1, sp, #4
  40336c:	4630      	mov	r0, r6
  40336e:	47a8      	blx	r5
  403370:	2800      	cmp	r0, #0
  403372:	d1fa      	bne.n	40336a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403374:	9b01      	ldr	r3, [sp, #4]
  403376:	7023      	strb	r3, [r4, #0]
}
  403378:	e7bf      	b.n	4032fa <usart_serial_getchar+0x36>
  40337a:	bf00      	nop
  40337c:	400e0800 	.word	0x400e0800
  403380:	400e0a00 	.word	0x400e0a00
  403384:	400e1a00 	.word	0x400e1a00
  403388:	400e1c00 	.word	0x400e1c00
  40338c:	40024000 	.word	0x40024000
  403390:	40028000 	.word	0x40028000
  403394:	4002c000 	.word	0x4002c000
  403398:	00401033 	.word	0x00401033
  40339c:	0040113f 	.word	0x0040113f

004033a0 <usart_serial_putchar>:
{
  4033a0:	b570      	push	{r4, r5, r6, lr}
  4033a2:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4033a4:	4b2a      	ldr	r3, [pc, #168]	; (403450 <usart_serial_putchar+0xb0>)
  4033a6:	4298      	cmp	r0, r3
  4033a8:	d013      	beq.n	4033d2 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4033aa:	4b2a      	ldr	r3, [pc, #168]	; (403454 <usart_serial_putchar+0xb4>)
  4033ac:	4298      	cmp	r0, r3
  4033ae:	d019      	beq.n	4033e4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4033b0:	4b29      	ldr	r3, [pc, #164]	; (403458 <usart_serial_putchar+0xb8>)
  4033b2:	4298      	cmp	r0, r3
  4033b4:	d01f      	beq.n	4033f6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4033b6:	4b29      	ldr	r3, [pc, #164]	; (40345c <usart_serial_putchar+0xbc>)
  4033b8:	4298      	cmp	r0, r3
  4033ba:	d025      	beq.n	403408 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4033bc:	4b28      	ldr	r3, [pc, #160]	; (403460 <usart_serial_putchar+0xc0>)
  4033be:	4298      	cmp	r0, r3
  4033c0:	d02b      	beq.n	40341a <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4033c2:	4b28      	ldr	r3, [pc, #160]	; (403464 <usart_serial_putchar+0xc4>)
  4033c4:	4298      	cmp	r0, r3
  4033c6:	d031      	beq.n	40342c <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4033c8:	4b27      	ldr	r3, [pc, #156]	; (403468 <usart_serial_putchar+0xc8>)
  4033ca:	4298      	cmp	r0, r3
  4033cc:	d037      	beq.n	40343e <usart_serial_putchar+0x9e>
	return 0;
  4033ce:	2000      	movs	r0, #0
}
  4033d0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033d2:	461e      	mov	r6, r3
  4033d4:	4d25      	ldr	r5, [pc, #148]	; (40346c <usart_serial_putchar+0xcc>)
  4033d6:	4621      	mov	r1, r4
  4033d8:	4630      	mov	r0, r6
  4033da:	47a8      	blx	r5
  4033dc:	2800      	cmp	r0, #0
  4033de:	d1fa      	bne.n	4033d6 <usart_serial_putchar+0x36>
		return 1;
  4033e0:	2001      	movs	r0, #1
  4033e2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033e4:	461e      	mov	r6, r3
  4033e6:	4d21      	ldr	r5, [pc, #132]	; (40346c <usart_serial_putchar+0xcc>)
  4033e8:	4621      	mov	r1, r4
  4033ea:	4630      	mov	r0, r6
  4033ec:	47a8      	blx	r5
  4033ee:	2800      	cmp	r0, #0
  4033f0:	d1fa      	bne.n	4033e8 <usart_serial_putchar+0x48>
		return 1;
  4033f2:	2001      	movs	r0, #1
  4033f4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4033f6:	461e      	mov	r6, r3
  4033f8:	4d1c      	ldr	r5, [pc, #112]	; (40346c <usart_serial_putchar+0xcc>)
  4033fa:	4621      	mov	r1, r4
  4033fc:	4630      	mov	r0, r6
  4033fe:	47a8      	blx	r5
  403400:	2800      	cmp	r0, #0
  403402:	d1fa      	bne.n	4033fa <usart_serial_putchar+0x5a>
		return 1;
  403404:	2001      	movs	r0, #1
  403406:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403408:	461e      	mov	r6, r3
  40340a:	4d18      	ldr	r5, [pc, #96]	; (40346c <usart_serial_putchar+0xcc>)
  40340c:	4621      	mov	r1, r4
  40340e:	4630      	mov	r0, r6
  403410:	47a8      	blx	r5
  403412:	2800      	cmp	r0, #0
  403414:	d1fa      	bne.n	40340c <usart_serial_putchar+0x6c>
		return 1;
  403416:	2001      	movs	r0, #1
  403418:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40341a:	461e      	mov	r6, r3
  40341c:	4d14      	ldr	r5, [pc, #80]	; (403470 <usart_serial_putchar+0xd0>)
  40341e:	4621      	mov	r1, r4
  403420:	4630      	mov	r0, r6
  403422:	47a8      	blx	r5
  403424:	2800      	cmp	r0, #0
  403426:	d1fa      	bne.n	40341e <usart_serial_putchar+0x7e>
		return 1;
  403428:	2001      	movs	r0, #1
  40342a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40342c:	461e      	mov	r6, r3
  40342e:	4d10      	ldr	r5, [pc, #64]	; (403470 <usart_serial_putchar+0xd0>)
  403430:	4621      	mov	r1, r4
  403432:	4630      	mov	r0, r6
  403434:	47a8      	blx	r5
  403436:	2800      	cmp	r0, #0
  403438:	d1fa      	bne.n	403430 <usart_serial_putchar+0x90>
		return 1;
  40343a:	2001      	movs	r0, #1
  40343c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40343e:	461e      	mov	r6, r3
  403440:	4d0b      	ldr	r5, [pc, #44]	; (403470 <usart_serial_putchar+0xd0>)
  403442:	4621      	mov	r1, r4
  403444:	4630      	mov	r0, r6
  403446:	47a8      	blx	r5
  403448:	2800      	cmp	r0, #0
  40344a:	d1fa      	bne.n	403442 <usart_serial_putchar+0xa2>
		return 1;
  40344c:	2001      	movs	r0, #1
  40344e:	bd70      	pop	{r4, r5, r6, pc}
  403450:	400e0800 	.word	0x400e0800
  403454:	400e0a00 	.word	0x400e0a00
  403458:	400e1a00 	.word	0x400e1a00
  40345c:	400e1c00 	.word	0x400e1c00
  403460:	40024000 	.word	0x40024000
  403464:	40028000 	.word	0x40028000
  403468:	4002c000 	.word	0x4002c000
  40346c:	00401021 	.word	0x00401021
  403470:	00401129 	.word	0x00401129

00403474 <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  403474:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403476:	460a      	mov	r2, r1
  403478:	4601      	mov	r1, r0
  40347a:	4802      	ldr	r0, [pc, #8]	; (403484 <vApplicationStackOverflowHook+0x10>)
  40347c:	4b02      	ldr	r3, [pc, #8]	; (403488 <vApplicationStackOverflowHook+0x14>)
  40347e:	4798      	blx	r3
  403480:	e7fe      	b.n	403480 <vApplicationStackOverflowHook+0xc>
  403482:	bf00      	nop
  403484:	0040aa48 	.word	0x0040aa48
  403488:	00404b85 	.word	0x00404b85

0040348c <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  40348c:	4770      	bx	lr

0040348e <vApplicationMallocFailedHook>:
  40348e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403492:	b672      	cpsid	i
  403494:	f383 8811 	msr	BASEPRI, r3
  403498:	f3bf 8f6f 	isb	sy
  40349c:	f3bf 8f4f 	dsb	sy
  4034a0:	b662      	cpsie	i
  4034a2:	e7fe      	b.n	4034a2 <vApplicationMallocFailedHook+0x14>

004034a4 <set_buzzer>:
void set_buzzer() {
  4034a4:	b508      	push	{r3, lr}
	pio_set(BUZZER_PIO, BUZZER_PIO_IDX_MASK);
  4034a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4034aa:	4802      	ldr	r0, [pc, #8]	; (4034b4 <set_buzzer+0x10>)
  4034ac:	4b02      	ldr	r3, [pc, #8]	; (4034b8 <set_buzzer+0x14>)
  4034ae:	4798      	blx	r3
  4034b0:	bd08      	pop	{r3, pc}
  4034b2:	bf00      	nop
  4034b4:	400e1400 	.word	0x400e1400
  4034b8:	00400ba7 	.word	0x00400ba7

004034bc <clear_buzzer>:
void clear_buzzer() {
  4034bc:	b508      	push	{r3, lr}
	pio_clear(BUZZER_PIO, BUZZER_PIO_IDX_MASK);
  4034be:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4034c2:	4802      	ldr	r0, [pc, #8]	; (4034cc <clear_buzzer+0x10>)
  4034c4:	4b02      	ldr	r3, [pc, #8]	; (4034d0 <clear_buzzer+0x14>)
  4034c6:	4798      	blx	r3
  4034c8:	bd08      	pop	{r3, pc}
  4034ca:	bf00      	nop
  4034cc:	400e1400 	.word	0x400e1400
  4034d0:	00400bab 	.word	0x00400bab

004034d4 <tone>:
void tone(int freq, int tempo) {
  4034d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (freq == 0) {
  4034d8:	b9c8      	cbnz	r0, 40350e <tone+0x3a>
		delay_ms(tempo);
  4034da:	b199      	cbz	r1, 403504 <tone+0x30>
  4034dc:	17cd      	asrs	r5, r1, #31
  4034de:	4b2a      	ldr	r3, [pc, #168]	; (403588 <tone+0xb4>)
  4034e0:	fba1 0103 	umull	r0, r1, r1, r3
  4034e4:	fb03 1105 	mla	r1, r3, r5, r1
  4034e8:	f241 722c 	movw	r2, #5932	; 0x172c
  4034ec:	2300      	movs	r3, #0
  4034ee:	f241 742b 	movw	r4, #5931	; 0x172b
  4034f2:	2500      	movs	r5, #0
  4034f4:	1900      	adds	r0, r0, r4
  4034f6:	4169      	adcs	r1, r5
  4034f8:	4c24      	ldr	r4, [pc, #144]	; (40358c <tone+0xb8>)
  4034fa:	47a0      	blx	r4
  4034fc:	4b24      	ldr	r3, [pc, #144]	; (403590 <tone+0xbc>)
  4034fe:	4798      	blx	r3
  403500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403504:	2033      	movs	r0, #51	; 0x33
  403506:	4b22      	ldr	r3, [pc, #136]	; (403590 <tone+0xbc>)
  403508:	4798      	blx	r3
  40350a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40350e:	4603      	mov	r3, r0
	int fim = freq * tempo / 1000;
  403510:	fb01 f000 	mul.w	r0, r1, r0
  403514:	4e1f      	ldr	r6, [pc, #124]	; (403594 <tone+0xc0>)
  403516:	fb86 2600 	smull	r2, r6, r6, r0
  40351a:	17c1      	asrs	r1, r0, #31
  40351c:	ebc1 16a6 	rsb	r6, r1, r6, asr #6
	int periodo = 1000000 / freq;
  403520:	4f1d      	ldr	r7, [pc, #116]	; (403598 <tone+0xc4>)
  403522:	fb97 f7f3 	sdiv	r7, r7, r3
	for (i = 0; i < fim; i++) {
  403526:	2e00      	cmp	r6, #0
  403528:	dd2c      	ble.n	403584 <tone+0xb0>
		delay_us(periodo / 2);
  40352a:	4638      	mov	r0, r7
  40352c:	2f00      	cmp	r7, #0
  40352e:	bfb8      	it	lt
  403530:	1c78      	addlt	r0, r7, #1
  403532:	1040      	asrs	r0, r0, #1
  403534:	17c5      	asrs	r5, r0, #31
  403536:	4b14      	ldr	r3, [pc, #80]	; (403588 <tone+0xb4>)
  403538:	fba0 0103 	umull	r0, r1, r0, r3
  40353c:	fb03 1105 	mla	r1, r3, r5, r1
  403540:	4a16      	ldr	r2, [pc, #88]	; (40359c <tone+0xc8>)
  403542:	2300      	movs	r3, #0
  403544:	4c16      	ldr	r4, [pc, #88]	; (4035a0 <tone+0xcc>)
  403546:	2500      	movs	r5, #0
  403548:	1900      	adds	r0, r0, r4
  40354a:	4169      	adcs	r1, r5
  40354c:	4c0f      	ldr	r4, [pc, #60]	; (40358c <tone+0xb8>)
  40354e:	47a0      	blx	r4
  403550:	4682      	mov	sl, r0
  403552:	2400      	movs	r4, #0
		set_buzzer();
  403554:	f8df 904c 	ldr.w	r9, [pc, #76]	; 4035a4 <tone+0xd0>
		delay_us(periodo / 2);
  403558:	4d0d      	ldr	r5, [pc, #52]	; (403590 <tone+0xbc>)
		clear_buzzer();
  40355a:	f8df 804c 	ldr.w	r8, [pc, #76]	; 4035a8 <tone+0xd4>
  40355e:	e007      	b.n	403570 <tone+0x9c>
		delay_us(periodo / 2);
  403560:	2033      	movs	r0, #51	; 0x33
  403562:	47a8      	blx	r5
		clear_buzzer();
  403564:	47c0      	blx	r8
		delay_us(periodo / 2);
  403566:	2033      	movs	r0, #51	; 0x33
  403568:	47a8      	blx	r5
	for (i = 0; i < fim; i++) {
  40356a:	3401      	adds	r4, #1
  40356c:	42a6      	cmp	r6, r4
  40356e:	d009      	beq.n	403584 <tone+0xb0>
		set_buzzer();
  403570:	47c8      	blx	r9
		delay_us(periodo / 2);
  403572:	1c7b      	adds	r3, r7, #1
  403574:	2b02      	cmp	r3, #2
  403576:	d9f3      	bls.n	403560 <tone+0x8c>
  403578:	4650      	mov	r0, sl
  40357a:	47a8      	blx	r5
		clear_buzzer();
  40357c:	47c0      	blx	r8
		delay_us(periodo / 2);
  40357e:	4650      	mov	r0, sl
  403580:	47a8      	blx	r5
  403582:	e7f2      	b.n	40356a <tone+0x96>
  403584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403588:	11e1a300 	.word	0x11e1a300
  40358c:	004040bd 	.word	0x004040bd
  403590:	20400001 	.word	0x20400001
  403594:	10624dd3 	.word	0x10624dd3
  403598:	000f4240 	.word	0x000f4240
  40359c:	005a83e0 	.word	0x005a83e0
  4035a0:	005a83df 	.word	0x005a83df
  4035a4:	004034a5 	.word	0x004034a5
  4035a8:	004034bd 	.word	0x004034bd

004035ac <task_alarm>:
static void task_alarm(void *pvParameters){
  4035ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if(xSemaphoreTake(xSemaphoreAlert, ( TickType_t ) 500) == pdTRUE){
  4035ae:	4f0d      	ldr	r7, [pc, #52]	; (4035e4 <task_alarm+0x38>)
  4035b0:	4c0d      	ldr	r4, [pc, #52]	; (4035e8 <task_alarm+0x3c>)
				tone(1000, 1000);
  4035b2:	4e0e      	ldr	r6, [pc, #56]	; (4035ec <task_alarm+0x40>)
  4035b4:	e00b      	b.n	4035ce <task_alarm+0x22>
  4035b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4035ba:	4608      	mov	r0, r1
  4035bc:	47b0      	blx	r6
				if(xSemaphoreTake(xSemaphoreNotAlert, ( TickType_t ) 500) == pdTRUE){
  4035be:	2300      	movs	r3, #0
  4035c0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4035c4:	4619      	mov	r1, r3
  4035c6:	6828      	ldr	r0, [r5, #0]
  4035c8:	47a0      	blx	r4
  4035ca:	2801      	cmp	r0, #1
  4035cc:	d1f3      	bne.n	4035b6 <task_alarm+0xa>
			if(xSemaphoreTake(xSemaphoreAlert, ( TickType_t ) 500) == pdTRUE){
  4035ce:	2300      	movs	r3, #0
  4035d0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4035d4:	4619      	mov	r1, r3
  4035d6:	6838      	ldr	r0, [r7, #0]
  4035d8:	47a0      	blx	r4
  4035da:	2801      	cmp	r0, #1
  4035dc:	d1f7      	bne.n	4035ce <task_alarm+0x22>
				if(xSemaphoreTake(xSemaphoreNotAlert, ( TickType_t ) 500) == pdTRUE){
  4035de:	4d04      	ldr	r5, [pc, #16]	; (4035f0 <task_alarm+0x44>)
  4035e0:	e7e9      	b.n	4035b6 <task_alarm+0xa>
  4035e2:	bf00      	nop
  4035e4:	20400db8 	.word	0x20400db8
  4035e8:	00401eb5 	.word	0x00401eb5
  4035ec:	004034d5 	.word	0x004034d5
  4035f0:	20400dbc 	.word	0x20400dbc

004035f4 <main>:


/************************************************************************/
/* main                                                                 */
/************************************************************************/
int main(void) {
  4035f4:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  4035f8:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  4035fa:	4b78      	ldr	r3, [pc, #480]	; (4037dc <main+0x1e8>)
  4035fc:	4798      	blx	r3
	board_init();
  4035fe:	4b78      	ldr	r3, [pc, #480]	; (4037e0 <main+0x1ec>)
  403600:	4798      	blx	r3
	
	/* Create semaphore */
	xSemaphore = xSemaphoreCreateBinary();
  403602:	2203      	movs	r2, #3
  403604:	2100      	movs	r1, #0
  403606:	2001      	movs	r0, #1
  403608:	4c76      	ldr	r4, [pc, #472]	; (4037e4 <main+0x1f0>)
  40360a:	47a0      	blx	r4
  40360c:	4b76      	ldr	r3, [pc, #472]	; (4037e8 <main+0x1f4>)
  40360e:	6018      	str	r0, [r3, #0]

	xSemaphoreAlert = xSemaphoreCreateBinary();
  403610:	2203      	movs	r2, #3
  403612:	2100      	movs	r1, #0
  403614:	2001      	movs	r0, #1
  403616:	47a0      	blx	r4
  403618:	4b74      	ldr	r3, [pc, #464]	; (4037ec <main+0x1f8>)
  40361a:	6018      	str	r0, [r3, #0]

	xSemaphoreNotAlert = xSemaphoreCreateBinary();
  40361c:	2203      	movs	r2, #3
  40361e:	2100      	movs	r1, #0
  403620:	2001      	movs	r0, #1
  403622:	47a0      	blx	r4
  403624:	4b72      	ldr	r3, [pc, #456]	; (4037f0 <main+0x1fc>)
  403626:	6018      	str	r0, [r3, #0]

	/* Create queue */
	xQueue = xQueueCreate(32, sizeof(uint32_t));
  403628:	2200      	movs	r2, #0
  40362a:	2104      	movs	r1, #4
  40362c:	2020      	movs	r0, #32
  40362e:	47a0      	blx	r4
  403630:	4b70      	ldr	r3, [pc, #448]	; (4037f4 <main+0x200>)
  403632:	6018      	str	r0, [r3, #0]

	if (xQueue == NULL) {
  403634:	2800      	cmp	r0, #0
  403636:	f000 80c0 	beq.w	4037ba <main+0x1c6>
		printf("Failed to create queue\r\n");
	}

	if (xSemaphore == NULL) {
  40363a:	4b6b      	ldr	r3, [pc, #428]	; (4037e8 <main+0x1f4>)
  40363c:	681b      	ldr	r3, [r3, #0]
  40363e:	2b00      	cmp	r3, #0
  403640:	f000 80bf 	beq.w	4037c2 <main+0x1ce>
		printf("Failed to create semaphore\r\n");
	}

	if (xSemaphoreAlert == NULL) {
  403644:	4b69      	ldr	r3, [pc, #420]	; (4037ec <main+0x1f8>)
  403646:	681b      	ldr	r3, [r3, #0]
  403648:	2b00      	cmp	r3, #0
  40364a:	f000 80be 	beq.w	4037ca <main+0x1d6>
		printf("Failed to create semaphore\r\n");
	}

	if (xSemaphoreNotAlert == NULL) {
  40364e:	4b68      	ldr	r3, [pc, #416]	; (4037f0 <main+0x1fc>)
  403650:	681b      	ldr	r3, [r3, #0]
  403652:	2b00      	cmp	r3, #0
  403654:	f000 80bd 	beq.w	4037d2 <main+0x1de>
	pmc_enable_periph_clk(BUT_PIO_ID);
  403658:	200a      	movs	r0, #10
  40365a:	4d67      	ldr	r5, [pc, #412]	; (4037f8 <main+0x204>)
  40365c:	47a8      	blx	r5
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40365e:	4c67      	ldr	r4, [pc, #412]	; (4037fc <main+0x208>)
  403660:	2309      	movs	r3, #9
  403662:	f44f 6200 	mov.w	r2, #2048	; 0x800
  403666:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40366a:	4620      	mov	r0, r4
  40366c:	f8df a208 	ldr.w	sl, [pc, #520]	; 403878 <main+0x284>
  403670:	47d0      	blx	sl
	pio_set_debounce_filter(BUT_PIO, BUT_PIO_PIN_MASK, 60);
  403672:	223c      	movs	r2, #60	; 0x3c
  403674:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403678:	4620      	mov	r0, r4
  40367a:	4b61      	ldr	r3, [pc, #388]	; (403800 <main+0x20c>)
  40367c:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
  40367e:	4b61      	ldr	r3, [pc, #388]	; (403804 <main+0x210>)
  403680:	9300      	str	r3, [sp, #0]
  403682:	2350      	movs	r3, #80	; 0x50
  403684:	f44f 6200 	mov.w	r2, #2048	; 0x800
  403688:	210a      	movs	r1, #10
  40368a:	4620      	mov	r0, r4
  40368c:	f8df 91ec 	ldr.w	r9, [pc, #492]	; 40387c <main+0x288>
  403690:	47c8      	blx	r9
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
  403692:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403696:	4620      	mov	r0, r4
  403698:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 403880 <main+0x28c>
  40369c:	47c0      	blx	r8
	pio_get_interrupt_status(BUT_PIO);
  40369e:	4620      	mov	r0, r4
  4036a0:	f8df b1e0 	ldr.w	fp, [pc, #480]	; 403884 <main+0x290>
  4036a4:	47d8      	blx	fp
  4036a6:	4c58      	ldr	r4, [pc, #352]	; (403808 <main+0x214>)
  4036a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4036ac:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4036ae:	2780      	movs	r7, #128	; 0x80
  4036b0:	f884 730a 	strb.w	r7, [r4, #778]	; 0x30a
	pmc_enable_periph_clk(ECHO_PIO_ID);
  4036b4:	200c      	movs	r0, #12
  4036b6:	47a8      	blx	r5
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  4036b8:	4e54      	ldr	r6, [pc, #336]	; (40380c <main+0x218>)
  4036ba:	2300      	movs	r3, #0
  4036bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4036c0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4036c4:	4630      	mov	r0, r6
  4036c6:	47d0      	blx	sl
	pio_handler_set(ECHO_PIO, ECHO_PIO_ID, ECHO_PIO_IDX_MASK, PIO_IT_EDGE, echo_callback);
  4036c8:	4b51      	ldr	r3, [pc, #324]	; (403810 <main+0x21c>)
  4036ca:	9300      	str	r3, [sp, #0]
  4036cc:	2340      	movs	r3, #64	; 0x40
  4036ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4036d2:	210c      	movs	r1, #12
  4036d4:	4630      	mov	r0, r6
  4036d6:	47c8      	blx	r9
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  4036d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4036dc:	4630      	mov	r0, r6
  4036de:	47c0      	blx	r8
	pio_get_interrupt_status(ECHO_PIO);
  4036e0:	4630      	mov	r0, r6
  4036e2:	47d8      	blx	fp
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4036e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4036e8:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4036ea:	f884 730c 	strb.w	r7, [r4, #780]	; 0x30c
	pmc_enable_periph_clk(TRIGGER_PIO_ID);
  4036ee:	2010      	movs	r0, #16
  4036f0:	47a8      	blx	r5
	pio_set_output(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK, 0, 0, 0);
  4036f2:	4f48      	ldr	r7, [pc, #288]	; (403814 <main+0x220>)
  4036f4:	2400      	movs	r4, #0
  4036f6:	9400      	str	r4, [sp, #0]
  4036f8:	4623      	mov	r3, r4
  4036fa:	4622      	mov	r2, r4
  4036fc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403700:	4638      	mov	r0, r7
  403702:	4e45      	ldr	r6, [pc, #276]	; (403818 <main+0x224>)
  403704:	47b0      	blx	r6
	pmc_enable_periph_clk(BUZZER_PIO_ID);
  403706:	2010      	movs	r0, #16
  403708:	47a8      	blx	r5
	pio_set_output(BUZZER_PIO, BUZZER_PIO_IDX_MASK, 0, 0, 0);
  40370a:	9400      	str	r4, [sp, #0]
  40370c:	4623      	mov	r3, r4
  40370e:	4622      	mov	r2, r4
  403710:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403714:	4638      	mov	r0, r7
  403716:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403718:	4e40      	ldr	r6, [pc, #256]	; (40381c <main+0x228>)
  40371a:	4b41      	ldr	r3, [pc, #260]	; (403820 <main+0x22c>)
  40371c:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40371e:	4a41      	ldr	r2, [pc, #260]	; (403824 <main+0x230>)
  403720:	4b41      	ldr	r3, [pc, #260]	; (403828 <main+0x234>)
  403722:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403724:	4a41      	ldr	r2, [pc, #260]	; (40382c <main+0x238>)
  403726:	4b42      	ldr	r3, [pc, #264]	; (403830 <main+0x23c>)
  403728:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40372a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40372e:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403730:	23c0      	movs	r3, #192	; 0xc0
  403732:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403734:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403738:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40373a:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40373c:	9408      	str	r4, [sp, #32]
  40373e:	200e      	movs	r0, #14
  403740:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  403742:	4a3c      	ldr	r2, [pc, #240]	; (403834 <main+0x240>)
  403744:	a904      	add	r1, sp, #16
  403746:	4630      	mov	r0, r6
  403748:	4b3b      	ldr	r3, [pc, #236]	; (403838 <main+0x244>)
  40374a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40374c:	4630      	mov	r0, r6
  40374e:	4b3b      	ldr	r3, [pc, #236]	; (40383c <main+0x248>)
  403750:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403752:	4630      	mov	r0, r6
  403754:	4b3a      	ldr	r3, [pc, #232]	; (403840 <main+0x24c>)
  403756:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403758:	4e3a      	ldr	r6, [pc, #232]	; (403844 <main+0x250>)
  40375a:	6833      	ldr	r3, [r6, #0]
  40375c:	4621      	mov	r1, r4
  40375e:	6898      	ldr	r0, [r3, #8]
  403760:	4d39      	ldr	r5, [pc, #228]	; (403848 <main+0x254>)
  403762:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403764:	6833      	ldr	r3, [r6, #0]
  403766:	4621      	mov	r1, r4
  403768:	6858      	ldr	r0, [r3, #4]
  40376a:	47a8      	blx	r5
	setbuf(stdout, NULL);
  40376c:	6833      	ldr	r3, [r6, #0]
  40376e:	4621      	mov	r1, r4
  403770:	6898      	ldr	r0, [r3, #8]
  403772:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();

	/* Create task to control oled */
	if (xTaskCreate(task_oled, "oled", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403774:	9403      	str	r4, [sp, #12]
  403776:	9402      	str	r4, [sp, #8]
  403778:	9401      	str	r4, [sp, #4]
  40377a:	9400      	str	r4, [sp, #0]
  40377c:	4623      	mov	r3, r4
  40377e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403782:	4932      	ldr	r1, [pc, #200]	; (40384c <main+0x258>)
  403784:	4832      	ldr	r0, [pc, #200]	; (403850 <main+0x25c>)
  403786:	4c33      	ldr	r4, [pc, #204]	; (403854 <main+0x260>)
  403788:	47a0      	blx	r4
  40378a:	2801      	cmp	r0, #1
  40378c:	d002      	beq.n	403794 <main+0x1a0>
		printf("Failed to create oled task\r\n");
  40378e:	4832      	ldr	r0, [pc, #200]	; (403858 <main+0x264>)
  403790:	4b32      	ldr	r3, [pc, #200]	; (40385c <main+0x268>)
  403792:	4798      	blx	r3
	}

	/* Create task to control alarm */
	if (xTaskCreate(task_alarm, "alarm", TASK_ALARM_STACK_SIZE, NULL, TASK_ALARM_STACK_PRIORITY, NULL) != pdPASS) {
  403794:	2300      	movs	r3, #0
  403796:	9303      	str	r3, [sp, #12]
  403798:	9302      	str	r3, [sp, #8]
  40379a:	9301      	str	r3, [sp, #4]
  40379c:	9300      	str	r3, [sp, #0]
  40379e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4037a2:	492f      	ldr	r1, [pc, #188]	; (403860 <main+0x26c>)
  4037a4:	482f      	ldr	r0, [pc, #188]	; (403864 <main+0x270>)
  4037a6:	4c2b      	ldr	r4, [pc, #172]	; (403854 <main+0x260>)
  4037a8:	47a0      	blx	r4
  4037aa:	2801      	cmp	r0, #1
  4037ac:	d002      	beq.n	4037b4 <main+0x1c0>
		printf("Failed to create alarm task\r\n");
  4037ae:	482e      	ldr	r0, [pc, #184]	; (403868 <main+0x274>)
  4037b0:	4b2a      	ldr	r3, [pc, #168]	; (40385c <main+0x268>)
  4037b2:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  4037b4:	4b2d      	ldr	r3, [pc, #180]	; (40386c <main+0x278>)
  4037b6:	4798      	blx	r3
  4037b8:	e7fe      	b.n	4037b8 <main+0x1c4>
		printf("Failed to create queue\r\n");
  4037ba:	482d      	ldr	r0, [pc, #180]	; (403870 <main+0x27c>)
  4037bc:	4b27      	ldr	r3, [pc, #156]	; (40385c <main+0x268>)
  4037be:	4798      	blx	r3
  4037c0:	e73b      	b.n	40363a <main+0x46>
		printf("Failed to create semaphore\r\n");
  4037c2:	482c      	ldr	r0, [pc, #176]	; (403874 <main+0x280>)
  4037c4:	4b25      	ldr	r3, [pc, #148]	; (40385c <main+0x268>)
  4037c6:	4798      	blx	r3
  4037c8:	e73c      	b.n	403644 <main+0x50>
		printf("Failed to create semaphore\r\n");
  4037ca:	482a      	ldr	r0, [pc, #168]	; (403874 <main+0x280>)
  4037cc:	4b23      	ldr	r3, [pc, #140]	; (40385c <main+0x268>)
  4037ce:	4798      	blx	r3
  4037d0:	e73d      	b.n	40364e <main+0x5a>
		printf("Failed to create semaphore\r\n");
  4037d2:	4828      	ldr	r0, [pc, #160]	; (403874 <main+0x280>)
  4037d4:	4b21      	ldr	r3, [pc, #132]	; (40385c <main+0x268>)
  4037d6:	4798      	blx	r3
  4037d8:	e73e      	b.n	403658 <main+0x64>
  4037da:	bf00      	nop
  4037dc:	004008f9 	.word	0x004008f9
  4037e0:	004009f5 	.word	0x004009f5
  4037e4:	00401a75 	.word	0x00401a75
  4037e8:	20400db4 	.word	0x20400db4
  4037ec:	20400db8 	.word	0x20400db8
  4037f0:	20400dbc 	.word	0x20400dbc
  4037f4:	20400db0 	.word	0x20400db0
  4037f8:	00400fcd 	.word	0x00400fcd
  4037fc:	400e0e00 	.word	0x400e0e00
  403800:	00400b8d 	.word	0x00400b8d
  403804:	004030b1 	.word	0x004030b1
  403808:	e000e100 	.word	0xe000e100
  40380c:	400e1200 	.word	0x400e1200
  403810:	004030d5 	.word	0x004030d5
  403814:	400e1400 	.word	0x400e1400
  403818:	00400c91 	.word	0x00400c91
  40381c:	40028000 	.word	0x40028000
  403820:	20400dfc 	.word	0x20400dfc
  403824:	004033a1 	.word	0x004033a1
  403828:	20400df8 	.word	0x20400df8
  40382c:	004032c5 	.word	0x004032c5
  403830:	20400df4 	.word	0x20400df4
  403834:	08f0d180 	.word	0x08f0d180
  403838:	004010c9 	.word	0x004010c9
  40383c:	0040111d 	.word	0x0040111d
  403840:	00401123 	.word	0x00401123
  403844:	20400024 	.word	0x20400024
  403848:	00404c7d 	.word	0x00404c7d
  40384c:	0040a9d8 	.word	0x0040a9d8
  403850:	00403161 	.word	0x00403161
  403854:	00402195 	.word	0x00402195
  403858:	0040a9e0 	.word	0x0040a9e0
  40385c:	00404c49 	.word	0x00404c49
  403860:	0040a9fc 	.word	0x0040a9fc
  403864:	004035ad 	.word	0x004035ad
  403868:	0040aa04 	.word	0x0040aa04
  40386c:	004023c9 	.word	0x004023c9
  403870:	0040a9a4 	.word	0x0040a9a4
  403874:	0040a9bc 	.word	0x0040a9bc
  403878:	00400cb9 	.word	0x00400cb9
  40387c:	00400dd9 	.word	0x00400dd9
  403880:	00400d7b 	.word	0x00400d7b
  403884:	00400d7f 	.word	0x00400d7f

00403888 <__aeabi_drsub>:
  403888:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40388c:	e002      	b.n	403894 <__adddf3>
  40388e:	bf00      	nop

00403890 <__aeabi_dsub>:
  403890:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403894 <__adddf3>:
  403894:	b530      	push	{r4, r5, lr}
  403896:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40389a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40389e:	ea94 0f05 	teq	r4, r5
  4038a2:	bf08      	it	eq
  4038a4:	ea90 0f02 	teqeq	r0, r2
  4038a8:	bf1f      	itttt	ne
  4038aa:	ea54 0c00 	orrsne.w	ip, r4, r0
  4038ae:	ea55 0c02 	orrsne.w	ip, r5, r2
  4038b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4038b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4038ba:	f000 80e2 	beq.w	403a82 <__adddf3+0x1ee>
  4038be:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4038c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4038c6:	bfb8      	it	lt
  4038c8:	426d      	neglt	r5, r5
  4038ca:	dd0c      	ble.n	4038e6 <__adddf3+0x52>
  4038cc:	442c      	add	r4, r5
  4038ce:	ea80 0202 	eor.w	r2, r0, r2
  4038d2:	ea81 0303 	eor.w	r3, r1, r3
  4038d6:	ea82 0000 	eor.w	r0, r2, r0
  4038da:	ea83 0101 	eor.w	r1, r3, r1
  4038de:	ea80 0202 	eor.w	r2, r0, r2
  4038e2:	ea81 0303 	eor.w	r3, r1, r3
  4038e6:	2d36      	cmp	r5, #54	; 0x36
  4038e8:	bf88      	it	hi
  4038ea:	bd30      	pophi	{r4, r5, pc}
  4038ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4038f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4038f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4038f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4038fc:	d002      	beq.n	403904 <__adddf3+0x70>
  4038fe:	4240      	negs	r0, r0
  403900:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403904:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403908:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40390c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403910:	d002      	beq.n	403918 <__adddf3+0x84>
  403912:	4252      	negs	r2, r2
  403914:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403918:	ea94 0f05 	teq	r4, r5
  40391c:	f000 80a7 	beq.w	403a6e <__adddf3+0x1da>
  403920:	f1a4 0401 	sub.w	r4, r4, #1
  403924:	f1d5 0e20 	rsbs	lr, r5, #32
  403928:	db0d      	blt.n	403946 <__adddf3+0xb2>
  40392a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40392e:	fa22 f205 	lsr.w	r2, r2, r5
  403932:	1880      	adds	r0, r0, r2
  403934:	f141 0100 	adc.w	r1, r1, #0
  403938:	fa03 f20e 	lsl.w	r2, r3, lr
  40393c:	1880      	adds	r0, r0, r2
  40393e:	fa43 f305 	asr.w	r3, r3, r5
  403942:	4159      	adcs	r1, r3
  403944:	e00e      	b.n	403964 <__adddf3+0xd0>
  403946:	f1a5 0520 	sub.w	r5, r5, #32
  40394a:	f10e 0e20 	add.w	lr, lr, #32
  40394e:	2a01      	cmp	r2, #1
  403950:	fa03 fc0e 	lsl.w	ip, r3, lr
  403954:	bf28      	it	cs
  403956:	f04c 0c02 	orrcs.w	ip, ip, #2
  40395a:	fa43 f305 	asr.w	r3, r3, r5
  40395e:	18c0      	adds	r0, r0, r3
  403960:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403964:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403968:	d507      	bpl.n	40397a <__adddf3+0xe6>
  40396a:	f04f 0e00 	mov.w	lr, #0
  40396e:	f1dc 0c00 	rsbs	ip, ip, #0
  403972:	eb7e 0000 	sbcs.w	r0, lr, r0
  403976:	eb6e 0101 	sbc.w	r1, lr, r1
  40397a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40397e:	d31b      	bcc.n	4039b8 <__adddf3+0x124>
  403980:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403984:	d30c      	bcc.n	4039a0 <__adddf3+0x10c>
  403986:	0849      	lsrs	r1, r1, #1
  403988:	ea5f 0030 	movs.w	r0, r0, rrx
  40398c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403990:	f104 0401 	add.w	r4, r4, #1
  403994:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403998:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40399c:	f080 809a 	bcs.w	403ad4 <__adddf3+0x240>
  4039a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4039a4:	bf08      	it	eq
  4039a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4039aa:	f150 0000 	adcs.w	r0, r0, #0
  4039ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4039b2:	ea41 0105 	orr.w	r1, r1, r5
  4039b6:	bd30      	pop	{r4, r5, pc}
  4039b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4039bc:	4140      	adcs	r0, r0
  4039be:	eb41 0101 	adc.w	r1, r1, r1
  4039c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4039c6:	f1a4 0401 	sub.w	r4, r4, #1
  4039ca:	d1e9      	bne.n	4039a0 <__adddf3+0x10c>
  4039cc:	f091 0f00 	teq	r1, #0
  4039d0:	bf04      	itt	eq
  4039d2:	4601      	moveq	r1, r0
  4039d4:	2000      	moveq	r0, #0
  4039d6:	fab1 f381 	clz	r3, r1
  4039da:	bf08      	it	eq
  4039dc:	3320      	addeq	r3, #32
  4039de:	f1a3 030b 	sub.w	r3, r3, #11
  4039e2:	f1b3 0220 	subs.w	r2, r3, #32
  4039e6:	da0c      	bge.n	403a02 <__adddf3+0x16e>
  4039e8:	320c      	adds	r2, #12
  4039ea:	dd08      	ble.n	4039fe <__adddf3+0x16a>
  4039ec:	f102 0c14 	add.w	ip, r2, #20
  4039f0:	f1c2 020c 	rsb	r2, r2, #12
  4039f4:	fa01 f00c 	lsl.w	r0, r1, ip
  4039f8:	fa21 f102 	lsr.w	r1, r1, r2
  4039fc:	e00c      	b.n	403a18 <__adddf3+0x184>
  4039fe:	f102 0214 	add.w	r2, r2, #20
  403a02:	bfd8      	it	le
  403a04:	f1c2 0c20 	rsble	ip, r2, #32
  403a08:	fa01 f102 	lsl.w	r1, r1, r2
  403a0c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403a10:	bfdc      	itt	le
  403a12:	ea41 010c 	orrle.w	r1, r1, ip
  403a16:	4090      	lslle	r0, r2
  403a18:	1ae4      	subs	r4, r4, r3
  403a1a:	bfa2      	ittt	ge
  403a1c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403a20:	4329      	orrge	r1, r5
  403a22:	bd30      	popge	{r4, r5, pc}
  403a24:	ea6f 0404 	mvn.w	r4, r4
  403a28:	3c1f      	subs	r4, #31
  403a2a:	da1c      	bge.n	403a66 <__adddf3+0x1d2>
  403a2c:	340c      	adds	r4, #12
  403a2e:	dc0e      	bgt.n	403a4e <__adddf3+0x1ba>
  403a30:	f104 0414 	add.w	r4, r4, #20
  403a34:	f1c4 0220 	rsb	r2, r4, #32
  403a38:	fa20 f004 	lsr.w	r0, r0, r4
  403a3c:	fa01 f302 	lsl.w	r3, r1, r2
  403a40:	ea40 0003 	orr.w	r0, r0, r3
  403a44:	fa21 f304 	lsr.w	r3, r1, r4
  403a48:	ea45 0103 	orr.w	r1, r5, r3
  403a4c:	bd30      	pop	{r4, r5, pc}
  403a4e:	f1c4 040c 	rsb	r4, r4, #12
  403a52:	f1c4 0220 	rsb	r2, r4, #32
  403a56:	fa20 f002 	lsr.w	r0, r0, r2
  403a5a:	fa01 f304 	lsl.w	r3, r1, r4
  403a5e:	ea40 0003 	orr.w	r0, r0, r3
  403a62:	4629      	mov	r1, r5
  403a64:	bd30      	pop	{r4, r5, pc}
  403a66:	fa21 f004 	lsr.w	r0, r1, r4
  403a6a:	4629      	mov	r1, r5
  403a6c:	bd30      	pop	{r4, r5, pc}
  403a6e:	f094 0f00 	teq	r4, #0
  403a72:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403a76:	bf06      	itte	eq
  403a78:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403a7c:	3401      	addeq	r4, #1
  403a7e:	3d01      	subne	r5, #1
  403a80:	e74e      	b.n	403920 <__adddf3+0x8c>
  403a82:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403a86:	bf18      	it	ne
  403a88:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403a8c:	d029      	beq.n	403ae2 <__adddf3+0x24e>
  403a8e:	ea94 0f05 	teq	r4, r5
  403a92:	bf08      	it	eq
  403a94:	ea90 0f02 	teqeq	r0, r2
  403a98:	d005      	beq.n	403aa6 <__adddf3+0x212>
  403a9a:	ea54 0c00 	orrs.w	ip, r4, r0
  403a9e:	bf04      	itt	eq
  403aa0:	4619      	moveq	r1, r3
  403aa2:	4610      	moveq	r0, r2
  403aa4:	bd30      	pop	{r4, r5, pc}
  403aa6:	ea91 0f03 	teq	r1, r3
  403aaa:	bf1e      	ittt	ne
  403aac:	2100      	movne	r1, #0
  403aae:	2000      	movne	r0, #0
  403ab0:	bd30      	popne	{r4, r5, pc}
  403ab2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403ab6:	d105      	bne.n	403ac4 <__adddf3+0x230>
  403ab8:	0040      	lsls	r0, r0, #1
  403aba:	4149      	adcs	r1, r1
  403abc:	bf28      	it	cs
  403abe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403ac2:	bd30      	pop	{r4, r5, pc}
  403ac4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403ac8:	bf3c      	itt	cc
  403aca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403ace:	bd30      	popcc	{r4, r5, pc}
  403ad0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403ad4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403ad8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403adc:	f04f 0000 	mov.w	r0, #0
  403ae0:	bd30      	pop	{r4, r5, pc}
  403ae2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403ae6:	bf1a      	itte	ne
  403ae8:	4619      	movne	r1, r3
  403aea:	4610      	movne	r0, r2
  403aec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403af0:	bf1c      	itt	ne
  403af2:	460b      	movne	r3, r1
  403af4:	4602      	movne	r2, r0
  403af6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403afa:	bf06      	itte	eq
  403afc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403b00:	ea91 0f03 	teqeq	r1, r3
  403b04:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403b08:	bd30      	pop	{r4, r5, pc}
  403b0a:	bf00      	nop

00403b0c <__aeabi_ui2d>:
  403b0c:	f090 0f00 	teq	r0, #0
  403b10:	bf04      	itt	eq
  403b12:	2100      	moveq	r1, #0
  403b14:	4770      	bxeq	lr
  403b16:	b530      	push	{r4, r5, lr}
  403b18:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403b1c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403b20:	f04f 0500 	mov.w	r5, #0
  403b24:	f04f 0100 	mov.w	r1, #0
  403b28:	e750      	b.n	4039cc <__adddf3+0x138>
  403b2a:	bf00      	nop

00403b2c <__aeabi_i2d>:
  403b2c:	f090 0f00 	teq	r0, #0
  403b30:	bf04      	itt	eq
  403b32:	2100      	moveq	r1, #0
  403b34:	4770      	bxeq	lr
  403b36:	b530      	push	{r4, r5, lr}
  403b38:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403b3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403b40:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403b44:	bf48      	it	mi
  403b46:	4240      	negmi	r0, r0
  403b48:	f04f 0100 	mov.w	r1, #0
  403b4c:	e73e      	b.n	4039cc <__adddf3+0x138>
  403b4e:	bf00      	nop

00403b50 <__aeabi_f2d>:
  403b50:	0042      	lsls	r2, r0, #1
  403b52:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403b56:	ea4f 0131 	mov.w	r1, r1, rrx
  403b5a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403b5e:	bf1f      	itttt	ne
  403b60:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403b64:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403b68:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403b6c:	4770      	bxne	lr
  403b6e:	f092 0f00 	teq	r2, #0
  403b72:	bf14      	ite	ne
  403b74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403b78:	4770      	bxeq	lr
  403b7a:	b530      	push	{r4, r5, lr}
  403b7c:	f44f 7460 	mov.w	r4, #896	; 0x380
  403b80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403b84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403b88:	e720      	b.n	4039cc <__adddf3+0x138>
  403b8a:	bf00      	nop

00403b8c <__aeabi_ul2d>:
  403b8c:	ea50 0201 	orrs.w	r2, r0, r1
  403b90:	bf08      	it	eq
  403b92:	4770      	bxeq	lr
  403b94:	b530      	push	{r4, r5, lr}
  403b96:	f04f 0500 	mov.w	r5, #0
  403b9a:	e00a      	b.n	403bb2 <__aeabi_l2d+0x16>

00403b9c <__aeabi_l2d>:
  403b9c:	ea50 0201 	orrs.w	r2, r0, r1
  403ba0:	bf08      	it	eq
  403ba2:	4770      	bxeq	lr
  403ba4:	b530      	push	{r4, r5, lr}
  403ba6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403baa:	d502      	bpl.n	403bb2 <__aeabi_l2d+0x16>
  403bac:	4240      	negs	r0, r0
  403bae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403bb2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403bb6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403bba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403bbe:	f43f aedc 	beq.w	40397a <__adddf3+0xe6>
  403bc2:	f04f 0203 	mov.w	r2, #3
  403bc6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403bca:	bf18      	it	ne
  403bcc:	3203      	addne	r2, #3
  403bce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403bd2:	bf18      	it	ne
  403bd4:	3203      	addne	r2, #3
  403bd6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403bda:	f1c2 0320 	rsb	r3, r2, #32
  403bde:	fa00 fc03 	lsl.w	ip, r0, r3
  403be2:	fa20 f002 	lsr.w	r0, r0, r2
  403be6:	fa01 fe03 	lsl.w	lr, r1, r3
  403bea:	ea40 000e 	orr.w	r0, r0, lr
  403bee:	fa21 f102 	lsr.w	r1, r1, r2
  403bf2:	4414      	add	r4, r2
  403bf4:	e6c1      	b.n	40397a <__adddf3+0xe6>
  403bf6:	bf00      	nop

00403bf8 <__aeabi_dmul>:
  403bf8:	b570      	push	{r4, r5, r6, lr}
  403bfa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403bfe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403c02:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403c06:	bf1d      	ittte	ne
  403c08:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403c0c:	ea94 0f0c 	teqne	r4, ip
  403c10:	ea95 0f0c 	teqne	r5, ip
  403c14:	f000 f8de 	bleq	403dd4 <__aeabi_dmul+0x1dc>
  403c18:	442c      	add	r4, r5
  403c1a:	ea81 0603 	eor.w	r6, r1, r3
  403c1e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403c22:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403c26:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403c2a:	bf18      	it	ne
  403c2c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403c30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403c34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403c38:	d038      	beq.n	403cac <__aeabi_dmul+0xb4>
  403c3a:	fba0 ce02 	umull	ip, lr, r0, r2
  403c3e:	f04f 0500 	mov.w	r5, #0
  403c42:	fbe1 e502 	umlal	lr, r5, r1, r2
  403c46:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403c4a:	fbe0 e503 	umlal	lr, r5, r0, r3
  403c4e:	f04f 0600 	mov.w	r6, #0
  403c52:	fbe1 5603 	umlal	r5, r6, r1, r3
  403c56:	f09c 0f00 	teq	ip, #0
  403c5a:	bf18      	it	ne
  403c5c:	f04e 0e01 	orrne.w	lr, lr, #1
  403c60:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403c64:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403c68:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403c6c:	d204      	bcs.n	403c78 <__aeabi_dmul+0x80>
  403c6e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  403c72:	416d      	adcs	r5, r5
  403c74:	eb46 0606 	adc.w	r6, r6, r6
  403c78:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403c7c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403c80:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403c84:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403c88:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403c8c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403c90:	bf88      	it	hi
  403c92:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403c96:	d81e      	bhi.n	403cd6 <__aeabi_dmul+0xde>
  403c98:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403c9c:	bf08      	it	eq
  403c9e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  403ca2:	f150 0000 	adcs.w	r0, r0, #0
  403ca6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403caa:	bd70      	pop	{r4, r5, r6, pc}
  403cac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403cb0:	ea46 0101 	orr.w	r1, r6, r1
  403cb4:	ea40 0002 	orr.w	r0, r0, r2
  403cb8:	ea81 0103 	eor.w	r1, r1, r3
  403cbc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403cc0:	bfc2      	ittt	gt
  403cc2:	ebd4 050c 	rsbsgt	r5, r4, ip
  403cc6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403cca:	bd70      	popgt	{r4, r5, r6, pc}
  403ccc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403cd0:	f04f 0e00 	mov.w	lr, #0
  403cd4:	3c01      	subs	r4, #1
  403cd6:	f300 80ab 	bgt.w	403e30 <__aeabi_dmul+0x238>
  403cda:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403cde:	bfde      	ittt	le
  403ce0:	2000      	movle	r0, #0
  403ce2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403ce6:	bd70      	pople	{r4, r5, r6, pc}
  403ce8:	f1c4 0400 	rsb	r4, r4, #0
  403cec:	3c20      	subs	r4, #32
  403cee:	da35      	bge.n	403d5c <__aeabi_dmul+0x164>
  403cf0:	340c      	adds	r4, #12
  403cf2:	dc1b      	bgt.n	403d2c <__aeabi_dmul+0x134>
  403cf4:	f104 0414 	add.w	r4, r4, #20
  403cf8:	f1c4 0520 	rsb	r5, r4, #32
  403cfc:	fa00 f305 	lsl.w	r3, r0, r5
  403d00:	fa20 f004 	lsr.w	r0, r0, r4
  403d04:	fa01 f205 	lsl.w	r2, r1, r5
  403d08:	ea40 0002 	orr.w	r0, r0, r2
  403d0c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403d10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403d14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403d18:	fa21 f604 	lsr.w	r6, r1, r4
  403d1c:	eb42 0106 	adc.w	r1, r2, r6
  403d20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403d24:	bf08      	it	eq
  403d26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403d2a:	bd70      	pop	{r4, r5, r6, pc}
  403d2c:	f1c4 040c 	rsb	r4, r4, #12
  403d30:	f1c4 0520 	rsb	r5, r4, #32
  403d34:	fa00 f304 	lsl.w	r3, r0, r4
  403d38:	fa20 f005 	lsr.w	r0, r0, r5
  403d3c:	fa01 f204 	lsl.w	r2, r1, r4
  403d40:	ea40 0002 	orr.w	r0, r0, r2
  403d44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403d48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403d4c:	f141 0100 	adc.w	r1, r1, #0
  403d50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403d54:	bf08      	it	eq
  403d56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403d5a:	bd70      	pop	{r4, r5, r6, pc}
  403d5c:	f1c4 0520 	rsb	r5, r4, #32
  403d60:	fa00 f205 	lsl.w	r2, r0, r5
  403d64:	ea4e 0e02 	orr.w	lr, lr, r2
  403d68:	fa20 f304 	lsr.w	r3, r0, r4
  403d6c:	fa01 f205 	lsl.w	r2, r1, r5
  403d70:	ea43 0302 	orr.w	r3, r3, r2
  403d74:	fa21 f004 	lsr.w	r0, r1, r4
  403d78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403d7c:	fa21 f204 	lsr.w	r2, r1, r4
  403d80:	ea20 0002 	bic.w	r0, r0, r2
  403d84:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403d88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403d8c:	bf08      	it	eq
  403d8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403d92:	bd70      	pop	{r4, r5, r6, pc}
  403d94:	f094 0f00 	teq	r4, #0
  403d98:	d10f      	bne.n	403dba <__aeabi_dmul+0x1c2>
  403d9a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403d9e:	0040      	lsls	r0, r0, #1
  403da0:	eb41 0101 	adc.w	r1, r1, r1
  403da4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403da8:	bf08      	it	eq
  403daa:	3c01      	subeq	r4, #1
  403dac:	d0f7      	beq.n	403d9e <__aeabi_dmul+0x1a6>
  403dae:	ea41 0106 	orr.w	r1, r1, r6
  403db2:	f095 0f00 	teq	r5, #0
  403db6:	bf18      	it	ne
  403db8:	4770      	bxne	lr
  403dba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403dbe:	0052      	lsls	r2, r2, #1
  403dc0:	eb43 0303 	adc.w	r3, r3, r3
  403dc4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403dc8:	bf08      	it	eq
  403dca:	3d01      	subeq	r5, #1
  403dcc:	d0f7      	beq.n	403dbe <__aeabi_dmul+0x1c6>
  403dce:	ea43 0306 	orr.w	r3, r3, r6
  403dd2:	4770      	bx	lr
  403dd4:	ea94 0f0c 	teq	r4, ip
  403dd8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403ddc:	bf18      	it	ne
  403dde:	ea95 0f0c 	teqne	r5, ip
  403de2:	d00c      	beq.n	403dfe <__aeabi_dmul+0x206>
  403de4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403de8:	bf18      	it	ne
  403dea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403dee:	d1d1      	bne.n	403d94 <__aeabi_dmul+0x19c>
  403df0:	ea81 0103 	eor.w	r1, r1, r3
  403df4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403df8:	f04f 0000 	mov.w	r0, #0
  403dfc:	bd70      	pop	{r4, r5, r6, pc}
  403dfe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403e02:	bf06      	itte	eq
  403e04:	4610      	moveq	r0, r2
  403e06:	4619      	moveq	r1, r3
  403e08:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403e0c:	d019      	beq.n	403e42 <__aeabi_dmul+0x24a>
  403e0e:	ea94 0f0c 	teq	r4, ip
  403e12:	d102      	bne.n	403e1a <__aeabi_dmul+0x222>
  403e14:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403e18:	d113      	bne.n	403e42 <__aeabi_dmul+0x24a>
  403e1a:	ea95 0f0c 	teq	r5, ip
  403e1e:	d105      	bne.n	403e2c <__aeabi_dmul+0x234>
  403e20:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403e24:	bf1c      	itt	ne
  403e26:	4610      	movne	r0, r2
  403e28:	4619      	movne	r1, r3
  403e2a:	d10a      	bne.n	403e42 <__aeabi_dmul+0x24a>
  403e2c:	ea81 0103 	eor.w	r1, r1, r3
  403e30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403e34:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403e38:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403e3c:	f04f 0000 	mov.w	r0, #0
  403e40:	bd70      	pop	{r4, r5, r6, pc}
  403e42:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403e46:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403e4a:	bd70      	pop	{r4, r5, r6, pc}

00403e4c <__aeabi_ddiv>:
  403e4c:	b570      	push	{r4, r5, r6, lr}
  403e4e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403e52:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403e56:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403e5a:	bf1d      	ittte	ne
  403e5c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403e60:	ea94 0f0c 	teqne	r4, ip
  403e64:	ea95 0f0c 	teqne	r5, ip
  403e68:	f000 f8a7 	bleq	403fba <__aeabi_ddiv+0x16e>
  403e6c:	eba4 0405 	sub.w	r4, r4, r5
  403e70:	ea81 0e03 	eor.w	lr, r1, r3
  403e74:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403e78:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403e7c:	f000 8088 	beq.w	403f90 <__aeabi_ddiv+0x144>
  403e80:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403e84:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403e88:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403e8c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403e90:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403e94:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403e98:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403e9c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403ea0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403ea4:	429d      	cmp	r5, r3
  403ea6:	bf08      	it	eq
  403ea8:	4296      	cmpeq	r6, r2
  403eaa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403eae:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403eb2:	d202      	bcs.n	403eba <__aeabi_ddiv+0x6e>
  403eb4:	085b      	lsrs	r3, r3, #1
  403eb6:	ea4f 0232 	mov.w	r2, r2, rrx
  403eba:	1ab6      	subs	r6, r6, r2
  403ebc:	eb65 0503 	sbc.w	r5, r5, r3
  403ec0:	085b      	lsrs	r3, r3, #1
  403ec2:	ea4f 0232 	mov.w	r2, r2, rrx
  403ec6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403eca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403ece:	ebb6 0e02 	subs.w	lr, r6, r2
  403ed2:	eb75 0e03 	sbcs.w	lr, r5, r3
  403ed6:	bf22      	ittt	cs
  403ed8:	1ab6      	subcs	r6, r6, r2
  403eda:	4675      	movcs	r5, lr
  403edc:	ea40 000c 	orrcs.w	r0, r0, ip
  403ee0:	085b      	lsrs	r3, r3, #1
  403ee2:	ea4f 0232 	mov.w	r2, r2, rrx
  403ee6:	ebb6 0e02 	subs.w	lr, r6, r2
  403eea:	eb75 0e03 	sbcs.w	lr, r5, r3
  403eee:	bf22      	ittt	cs
  403ef0:	1ab6      	subcs	r6, r6, r2
  403ef2:	4675      	movcs	r5, lr
  403ef4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403ef8:	085b      	lsrs	r3, r3, #1
  403efa:	ea4f 0232 	mov.w	r2, r2, rrx
  403efe:	ebb6 0e02 	subs.w	lr, r6, r2
  403f02:	eb75 0e03 	sbcs.w	lr, r5, r3
  403f06:	bf22      	ittt	cs
  403f08:	1ab6      	subcs	r6, r6, r2
  403f0a:	4675      	movcs	r5, lr
  403f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403f10:	085b      	lsrs	r3, r3, #1
  403f12:	ea4f 0232 	mov.w	r2, r2, rrx
  403f16:	ebb6 0e02 	subs.w	lr, r6, r2
  403f1a:	eb75 0e03 	sbcs.w	lr, r5, r3
  403f1e:	bf22      	ittt	cs
  403f20:	1ab6      	subcs	r6, r6, r2
  403f22:	4675      	movcs	r5, lr
  403f24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403f28:	ea55 0e06 	orrs.w	lr, r5, r6
  403f2c:	d018      	beq.n	403f60 <__aeabi_ddiv+0x114>
  403f2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403f32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403f36:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403f3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403f3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403f42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403f46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403f4a:	d1c0      	bne.n	403ece <__aeabi_ddiv+0x82>
  403f4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403f50:	d10b      	bne.n	403f6a <__aeabi_ddiv+0x11e>
  403f52:	ea41 0100 	orr.w	r1, r1, r0
  403f56:	f04f 0000 	mov.w	r0, #0
  403f5a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403f5e:	e7b6      	b.n	403ece <__aeabi_ddiv+0x82>
  403f60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403f64:	bf04      	itt	eq
  403f66:	4301      	orreq	r1, r0
  403f68:	2000      	moveq	r0, #0
  403f6a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403f6e:	bf88      	it	hi
  403f70:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403f74:	f63f aeaf 	bhi.w	403cd6 <__aeabi_dmul+0xde>
  403f78:	ebb5 0c03 	subs.w	ip, r5, r3
  403f7c:	bf04      	itt	eq
  403f7e:	ebb6 0c02 	subseq.w	ip, r6, r2
  403f82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403f86:	f150 0000 	adcs.w	r0, r0, #0
  403f8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403f8e:	bd70      	pop	{r4, r5, r6, pc}
  403f90:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403f94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403f98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403f9c:	bfc2      	ittt	gt
  403f9e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403fa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403fa6:	bd70      	popgt	{r4, r5, r6, pc}
  403fa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403fac:	f04f 0e00 	mov.w	lr, #0
  403fb0:	3c01      	subs	r4, #1
  403fb2:	e690      	b.n	403cd6 <__aeabi_dmul+0xde>
  403fb4:	ea45 0e06 	orr.w	lr, r5, r6
  403fb8:	e68d      	b.n	403cd6 <__aeabi_dmul+0xde>
  403fba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403fbe:	ea94 0f0c 	teq	r4, ip
  403fc2:	bf08      	it	eq
  403fc4:	ea95 0f0c 	teqeq	r5, ip
  403fc8:	f43f af3b 	beq.w	403e42 <__aeabi_dmul+0x24a>
  403fcc:	ea94 0f0c 	teq	r4, ip
  403fd0:	d10a      	bne.n	403fe8 <__aeabi_ddiv+0x19c>
  403fd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403fd6:	f47f af34 	bne.w	403e42 <__aeabi_dmul+0x24a>
  403fda:	ea95 0f0c 	teq	r5, ip
  403fde:	f47f af25 	bne.w	403e2c <__aeabi_dmul+0x234>
  403fe2:	4610      	mov	r0, r2
  403fe4:	4619      	mov	r1, r3
  403fe6:	e72c      	b.n	403e42 <__aeabi_dmul+0x24a>
  403fe8:	ea95 0f0c 	teq	r5, ip
  403fec:	d106      	bne.n	403ffc <__aeabi_ddiv+0x1b0>
  403fee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403ff2:	f43f aefd 	beq.w	403df0 <__aeabi_dmul+0x1f8>
  403ff6:	4610      	mov	r0, r2
  403ff8:	4619      	mov	r1, r3
  403ffa:	e722      	b.n	403e42 <__aeabi_dmul+0x24a>
  403ffc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404000:	bf18      	it	ne
  404002:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404006:	f47f aec5 	bne.w	403d94 <__aeabi_dmul+0x19c>
  40400a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40400e:	f47f af0d 	bne.w	403e2c <__aeabi_dmul+0x234>
  404012:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404016:	f47f aeeb 	bne.w	403df0 <__aeabi_dmul+0x1f8>
  40401a:	e712      	b.n	403e42 <__aeabi_dmul+0x24a>

0040401c <__aeabi_d2f>:
  40401c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404020:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404024:	bf24      	itt	cs
  404026:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40402a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40402e:	d90d      	bls.n	40404c <__aeabi_d2f+0x30>
  404030:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404034:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404038:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40403c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404040:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404044:	bf08      	it	eq
  404046:	f020 0001 	biceq.w	r0, r0, #1
  40404a:	4770      	bx	lr
  40404c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404050:	d121      	bne.n	404096 <__aeabi_d2f+0x7a>
  404052:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  404056:	bfbc      	itt	lt
  404058:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40405c:	4770      	bxlt	lr
  40405e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404062:	ea4f 5252 	mov.w	r2, r2, lsr #21
  404066:	f1c2 0218 	rsb	r2, r2, #24
  40406a:	f1c2 0c20 	rsb	ip, r2, #32
  40406e:	fa10 f30c 	lsls.w	r3, r0, ip
  404072:	fa20 f002 	lsr.w	r0, r0, r2
  404076:	bf18      	it	ne
  404078:	f040 0001 	orrne.w	r0, r0, #1
  40407c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404080:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  404084:	fa03 fc0c 	lsl.w	ip, r3, ip
  404088:	ea40 000c 	orr.w	r0, r0, ip
  40408c:	fa23 f302 	lsr.w	r3, r3, r2
  404090:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404094:	e7cc      	b.n	404030 <__aeabi_d2f+0x14>
  404096:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40409a:	d107      	bne.n	4040ac <__aeabi_d2f+0x90>
  40409c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4040a0:	bf1e      	ittt	ne
  4040a2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4040a6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4040aa:	4770      	bxne	lr
  4040ac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4040b0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4040b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4040b8:	4770      	bx	lr
  4040ba:	bf00      	nop

004040bc <__aeabi_uldivmod>:
  4040bc:	b953      	cbnz	r3, 4040d4 <__aeabi_uldivmod+0x18>
  4040be:	b94a      	cbnz	r2, 4040d4 <__aeabi_uldivmod+0x18>
  4040c0:	2900      	cmp	r1, #0
  4040c2:	bf08      	it	eq
  4040c4:	2800      	cmpeq	r0, #0
  4040c6:	bf1c      	itt	ne
  4040c8:	f04f 31ff 	movne.w	r1, #4294967295
  4040cc:	f04f 30ff 	movne.w	r0, #4294967295
  4040d0:	f000 b97a 	b.w	4043c8 <__aeabi_idiv0>
  4040d4:	f1ad 0c08 	sub.w	ip, sp, #8
  4040d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4040dc:	f000 f806 	bl	4040ec <__udivmoddi4>
  4040e0:	f8dd e004 	ldr.w	lr, [sp, #4]
  4040e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040e8:	b004      	add	sp, #16
  4040ea:	4770      	bx	lr

004040ec <__udivmoddi4>:
  4040ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040f0:	468c      	mov	ip, r1
  4040f2:	460d      	mov	r5, r1
  4040f4:	4604      	mov	r4, r0
  4040f6:	9e08      	ldr	r6, [sp, #32]
  4040f8:	2b00      	cmp	r3, #0
  4040fa:	d151      	bne.n	4041a0 <__udivmoddi4+0xb4>
  4040fc:	428a      	cmp	r2, r1
  4040fe:	4617      	mov	r7, r2
  404100:	d96d      	bls.n	4041de <__udivmoddi4+0xf2>
  404102:	fab2 fe82 	clz	lr, r2
  404106:	f1be 0f00 	cmp.w	lr, #0
  40410a:	d00b      	beq.n	404124 <__udivmoddi4+0x38>
  40410c:	f1ce 0c20 	rsb	ip, lr, #32
  404110:	fa01 f50e 	lsl.w	r5, r1, lr
  404114:	fa20 fc0c 	lsr.w	ip, r0, ip
  404118:	fa02 f70e 	lsl.w	r7, r2, lr
  40411c:	ea4c 0c05 	orr.w	ip, ip, r5
  404120:	fa00 f40e 	lsl.w	r4, r0, lr
  404124:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404128:	0c25      	lsrs	r5, r4, #16
  40412a:	fbbc f8fa 	udiv	r8, ip, sl
  40412e:	fa1f f987 	uxth.w	r9, r7
  404132:	fb0a cc18 	mls	ip, sl, r8, ip
  404136:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40413a:	fb08 f309 	mul.w	r3, r8, r9
  40413e:	42ab      	cmp	r3, r5
  404140:	d90a      	bls.n	404158 <__udivmoddi4+0x6c>
  404142:	19ed      	adds	r5, r5, r7
  404144:	f108 32ff 	add.w	r2, r8, #4294967295
  404148:	f080 8123 	bcs.w	404392 <__udivmoddi4+0x2a6>
  40414c:	42ab      	cmp	r3, r5
  40414e:	f240 8120 	bls.w	404392 <__udivmoddi4+0x2a6>
  404152:	f1a8 0802 	sub.w	r8, r8, #2
  404156:	443d      	add	r5, r7
  404158:	1aed      	subs	r5, r5, r3
  40415a:	b2a4      	uxth	r4, r4
  40415c:	fbb5 f0fa 	udiv	r0, r5, sl
  404160:	fb0a 5510 	mls	r5, sl, r0, r5
  404164:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404168:	fb00 f909 	mul.w	r9, r0, r9
  40416c:	45a1      	cmp	r9, r4
  40416e:	d909      	bls.n	404184 <__udivmoddi4+0x98>
  404170:	19e4      	adds	r4, r4, r7
  404172:	f100 33ff 	add.w	r3, r0, #4294967295
  404176:	f080 810a 	bcs.w	40438e <__udivmoddi4+0x2a2>
  40417a:	45a1      	cmp	r9, r4
  40417c:	f240 8107 	bls.w	40438e <__udivmoddi4+0x2a2>
  404180:	3802      	subs	r0, #2
  404182:	443c      	add	r4, r7
  404184:	eba4 0409 	sub.w	r4, r4, r9
  404188:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40418c:	2100      	movs	r1, #0
  40418e:	2e00      	cmp	r6, #0
  404190:	d061      	beq.n	404256 <__udivmoddi4+0x16a>
  404192:	fa24 f40e 	lsr.w	r4, r4, lr
  404196:	2300      	movs	r3, #0
  404198:	6034      	str	r4, [r6, #0]
  40419a:	6073      	str	r3, [r6, #4]
  40419c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041a0:	428b      	cmp	r3, r1
  4041a2:	d907      	bls.n	4041b4 <__udivmoddi4+0xc8>
  4041a4:	2e00      	cmp	r6, #0
  4041a6:	d054      	beq.n	404252 <__udivmoddi4+0x166>
  4041a8:	2100      	movs	r1, #0
  4041aa:	e886 0021 	stmia.w	r6, {r0, r5}
  4041ae:	4608      	mov	r0, r1
  4041b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041b4:	fab3 f183 	clz	r1, r3
  4041b8:	2900      	cmp	r1, #0
  4041ba:	f040 808e 	bne.w	4042da <__udivmoddi4+0x1ee>
  4041be:	42ab      	cmp	r3, r5
  4041c0:	d302      	bcc.n	4041c8 <__udivmoddi4+0xdc>
  4041c2:	4282      	cmp	r2, r0
  4041c4:	f200 80fa 	bhi.w	4043bc <__udivmoddi4+0x2d0>
  4041c8:	1a84      	subs	r4, r0, r2
  4041ca:	eb65 0503 	sbc.w	r5, r5, r3
  4041ce:	2001      	movs	r0, #1
  4041d0:	46ac      	mov	ip, r5
  4041d2:	2e00      	cmp	r6, #0
  4041d4:	d03f      	beq.n	404256 <__udivmoddi4+0x16a>
  4041d6:	e886 1010 	stmia.w	r6, {r4, ip}
  4041da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041de:	b912      	cbnz	r2, 4041e6 <__udivmoddi4+0xfa>
  4041e0:	2701      	movs	r7, #1
  4041e2:	fbb7 f7f2 	udiv	r7, r7, r2
  4041e6:	fab7 fe87 	clz	lr, r7
  4041ea:	f1be 0f00 	cmp.w	lr, #0
  4041ee:	d134      	bne.n	40425a <__udivmoddi4+0x16e>
  4041f0:	1beb      	subs	r3, r5, r7
  4041f2:	0c3a      	lsrs	r2, r7, #16
  4041f4:	fa1f fc87 	uxth.w	ip, r7
  4041f8:	2101      	movs	r1, #1
  4041fa:	fbb3 f8f2 	udiv	r8, r3, r2
  4041fe:	0c25      	lsrs	r5, r4, #16
  404200:	fb02 3318 	mls	r3, r2, r8, r3
  404204:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404208:	fb0c f308 	mul.w	r3, ip, r8
  40420c:	42ab      	cmp	r3, r5
  40420e:	d907      	bls.n	404220 <__udivmoddi4+0x134>
  404210:	19ed      	adds	r5, r5, r7
  404212:	f108 30ff 	add.w	r0, r8, #4294967295
  404216:	d202      	bcs.n	40421e <__udivmoddi4+0x132>
  404218:	42ab      	cmp	r3, r5
  40421a:	f200 80d1 	bhi.w	4043c0 <__udivmoddi4+0x2d4>
  40421e:	4680      	mov	r8, r0
  404220:	1aed      	subs	r5, r5, r3
  404222:	b2a3      	uxth	r3, r4
  404224:	fbb5 f0f2 	udiv	r0, r5, r2
  404228:	fb02 5510 	mls	r5, r2, r0, r5
  40422c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404230:	fb0c fc00 	mul.w	ip, ip, r0
  404234:	45a4      	cmp	ip, r4
  404236:	d907      	bls.n	404248 <__udivmoddi4+0x15c>
  404238:	19e4      	adds	r4, r4, r7
  40423a:	f100 33ff 	add.w	r3, r0, #4294967295
  40423e:	d202      	bcs.n	404246 <__udivmoddi4+0x15a>
  404240:	45a4      	cmp	ip, r4
  404242:	f200 80b8 	bhi.w	4043b6 <__udivmoddi4+0x2ca>
  404246:	4618      	mov	r0, r3
  404248:	eba4 040c 	sub.w	r4, r4, ip
  40424c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404250:	e79d      	b.n	40418e <__udivmoddi4+0xa2>
  404252:	4631      	mov	r1, r6
  404254:	4630      	mov	r0, r6
  404256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40425a:	f1ce 0420 	rsb	r4, lr, #32
  40425e:	fa05 f30e 	lsl.w	r3, r5, lr
  404262:	fa07 f70e 	lsl.w	r7, r7, lr
  404266:	fa20 f804 	lsr.w	r8, r0, r4
  40426a:	0c3a      	lsrs	r2, r7, #16
  40426c:	fa25 f404 	lsr.w	r4, r5, r4
  404270:	ea48 0803 	orr.w	r8, r8, r3
  404274:	fbb4 f1f2 	udiv	r1, r4, r2
  404278:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40427c:	fb02 4411 	mls	r4, r2, r1, r4
  404280:	fa1f fc87 	uxth.w	ip, r7
  404284:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404288:	fb01 f30c 	mul.w	r3, r1, ip
  40428c:	42ab      	cmp	r3, r5
  40428e:	fa00 f40e 	lsl.w	r4, r0, lr
  404292:	d909      	bls.n	4042a8 <__udivmoddi4+0x1bc>
  404294:	19ed      	adds	r5, r5, r7
  404296:	f101 30ff 	add.w	r0, r1, #4294967295
  40429a:	f080 808a 	bcs.w	4043b2 <__udivmoddi4+0x2c6>
  40429e:	42ab      	cmp	r3, r5
  4042a0:	f240 8087 	bls.w	4043b2 <__udivmoddi4+0x2c6>
  4042a4:	3902      	subs	r1, #2
  4042a6:	443d      	add	r5, r7
  4042a8:	1aeb      	subs	r3, r5, r3
  4042aa:	fa1f f588 	uxth.w	r5, r8
  4042ae:	fbb3 f0f2 	udiv	r0, r3, r2
  4042b2:	fb02 3310 	mls	r3, r2, r0, r3
  4042b6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4042ba:	fb00 f30c 	mul.w	r3, r0, ip
  4042be:	42ab      	cmp	r3, r5
  4042c0:	d907      	bls.n	4042d2 <__udivmoddi4+0x1e6>
  4042c2:	19ed      	adds	r5, r5, r7
  4042c4:	f100 38ff 	add.w	r8, r0, #4294967295
  4042c8:	d26f      	bcs.n	4043aa <__udivmoddi4+0x2be>
  4042ca:	42ab      	cmp	r3, r5
  4042cc:	d96d      	bls.n	4043aa <__udivmoddi4+0x2be>
  4042ce:	3802      	subs	r0, #2
  4042d0:	443d      	add	r5, r7
  4042d2:	1aeb      	subs	r3, r5, r3
  4042d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4042d8:	e78f      	b.n	4041fa <__udivmoddi4+0x10e>
  4042da:	f1c1 0720 	rsb	r7, r1, #32
  4042de:	fa22 f807 	lsr.w	r8, r2, r7
  4042e2:	408b      	lsls	r3, r1
  4042e4:	fa05 f401 	lsl.w	r4, r5, r1
  4042e8:	ea48 0303 	orr.w	r3, r8, r3
  4042ec:	fa20 fe07 	lsr.w	lr, r0, r7
  4042f0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4042f4:	40fd      	lsrs	r5, r7
  4042f6:	ea4e 0e04 	orr.w	lr, lr, r4
  4042fa:	fbb5 f9fc 	udiv	r9, r5, ip
  4042fe:	ea4f 441e 	mov.w	r4, lr, lsr #16
  404302:	fb0c 5519 	mls	r5, ip, r9, r5
  404306:	fa1f f883 	uxth.w	r8, r3
  40430a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40430e:	fb09 f408 	mul.w	r4, r9, r8
  404312:	42ac      	cmp	r4, r5
  404314:	fa02 f201 	lsl.w	r2, r2, r1
  404318:	fa00 fa01 	lsl.w	sl, r0, r1
  40431c:	d908      	bls.n	404330 <__udivmoddi4+0x244>
  40431e:	18ed      	adds	r5, r5, r3
  404320:	f109 30ff 	add.w	r0, r9, #4294967295
  404324:	d243      	bcs.n	4043ae <__udivmoddi4+0x2c2>
  404326:	42ac      	cmp	r4, r5
  404328:	d941      	bls.n	4043ae <__udivmoddi4+0x2c2>
  40432a:	f1a9 0902 	sub.w	r9, r9, #2
  40432e:	441d      	add	r5, r3
  404330:	1b2d      	subs	r5, r5, r4
  404332:	fa1f fe8e 	uxth.w	lr, lr
  404336:	fbb5 f0fc 	udiv	r0, r5, ip
  40433a:	fb0c 5510 	mls	r5, ip, r0, r5
  40433e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  404342:	fb00 f808 	mul.w	r8, r0, r8
  404346:	45a0      	cmp	r8, r4
  404348:	d907      	bls.n	40435a <__udivmoddi4+0x26e>
  40434a:	18e4      	adds	r4, r4, r3
  40434c:	f100 35ff 	add.w	r5, r0, #4294967295
  404350:	d229      	bcs.n	4043a6 <__udivmoddi4+0x2ba>
  404352:	45a0      	cmp	r8, r4
  404354:	d927      	bls.n	4043a6 <__udivmoddi4+0x2ba>
  404356:	3802      	subs	r0, #2
  404358:	441c      	add	r4, r3
  40435a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40435e:	eba4 0408 	sub.w	r4, r4, r8
  404362:	fba0 8902 	umull	r8, r9, r0, r2
  404366:	454c      	cmp	r4, r9
  404368:	46c6      	mov	lr, r8
  40436a:	464d      	mov	r5, r9
  40436c:	d315      	bcc.n	40439a <__udivmoddi4+0x2ae>
  40436e:	d012      	beq.n	404396 <__udivmoddi4+0x2aa>
  404370:	b156      	cbz	r6, 404388 <__udivmoddi4+0x29c>
  404372:	ebba 030e 	subs.w	r3, sl, lr
  404376:	eb64 0405 	sbc.w	r4, r4, r5
  40437a:	fa04 f707 	lsl.w	r7, r4, r7
  40437e:	40cb      	lsrs	r3, r1
  404380:	431f      	orrs	r7, r3
  404382:	40cc      	lsrs	r4, r1
  404384:	6037      	str	r7, [r6, #0]
  404386:	6074      	str	r4, [r6, #4]
  404388:	2100      	movs	r1, #0
  40438a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40438e:	4618      	mov	r0, r3
  404390:	e6f8      	b.n	404184 <__udivmoddi4+0x98>
  404392:	4690      	mov	r8, r2
  404394:	e6e0      	b.n	404158 <__udivmoddi4+0x6c>
  404396:	45c2      	cmp	sl, r8
  404398:	d2ea      	bcs.n	404370 <__udivmoddi4+0x284>
  40439a:	ebb8 0e02 	subs.w	lr, r8, r2
  40439e:	eb69 0503 	sbc.w	r5, r9, r3
  4043a2:	3801      	subs	r0, #1
  4043a4:	e7e4      	b.n	404370 <__udivmoddi4+0x284>
  4043a6:	4628      	mov	r0, r5
  4043a8:	e7d7      	b.n	40435a <__udivmoddi4+0x26e>
  4043aa:	4640      	mov	r0, r8
  4043ac:	e791      	b.n	4042d2 <__udivmoddi4+0x1e6>
  4043ae:	4681      	mov	r9, r0
  4043b0:	e7be      	b.n	404330 <__udivmoddi4+0x244>
  4043b2:	4601      	mov	r1, r0
  4043b4:	e778      	b.n	4042a8 <__udivmoddi4+0x1bc>
  4043b6:	3802      	subs	r0, #2
  4043b8:	443c      	add	r4, r7
  4043ba:	e745      	b.n	404248 <__udivmoddi4+0x15c>
  4043bc:	4608      	mov	r0, r1
  4043be:	e708      	b.n	4041d2 <__udivmoddi4+0xe6>
  4043c0:	f1a8 0802 	sub.w	r8, r8, #2
  4043c4:	443d      	add	r5, r7
  4043c6:	e72b      	b.n	404220 <__udivmoddi4+0x134>

004043c8 <__aeabi_idiv0>:
  4043c8:	4770      	bx	lr
  4043ca:	bf00      	nop

004043cc <__libc_init_array>:
  4043cc:	b570      	push	{r4, r5, r6, lr}
  4043ce:	4e0f      	ldr	r6, [pc, #60]	; (40440c <__libc_init_array+0x40>)
  4043d0:	4d0f      	ldr	r5, [pc, #60]	; (404410 <__libc_init_array+0x44>)
  4043d2:	1b76      	subs	r6, r6, r5
  4043d4:	10b6      	asrs	r6, r6, #2
  4043d6:	bf18      	it	ne
  4043d8:	2400      	movne	r4, #0
  4043da:	d005      	beq.n	4043e8 <__libc_init_array+0x1c>
  4043dc:	3401      	adds	r4, #1
  4043de:	f855 3b04 	ldr.w	r3, [r5], #4
  4043e2:	4798      	blx	r3
  4043e4:	42a6      	cmp	r6, r4
  4043e6:	d1f9      	bne.n	4043dc <__libc_init_array+0x10>
  4043e8:	4e0a      	ldr	r6, [pc, #40]	; (404414 <__libc_init_array+0x48>)
  4043ea:	4d0b      	ldr	r5, [pc, #44]	; (404418 <__libc_init_array+0x4c>)
  4043ec:	1b76      	subs	r6, r6, r5
  4043ee:	f006 fc8b 	bl	40ad08 <_init>
  4043f2:	10b6      	asrs	r6, r6, #2
  4043f4:	bf18      	it	ne
  4043f6:	2400      	movne	r4, #0
  4043f8:	d006      	beq.n	404408 <__libc_init_array+0x3c>
  4043fa:	3401      	adds	r4, #1
  4043fc:	f855 3b04 	ldr.w	r3, [r5], #4
  404400:	4798      	blx	r3
  404402:	42a6      	cmp	r6, r4
  404404:	d1f9      	bne.n	4043fa <__libc_init_array+0x2e>
  404406:	bd70      	pop	{r4, r5, r6, pc}
  404408:	bd70      	pop	{r4, r5, r6, pc}
  40440a:	bf00      	nop
  40440c:	0040ad14 	.word	0x0040ad14
  404410:	0040ad14 	.word	0x0040ad14
  404414:	0040ad1c 	.word	0x0040ad1c
  404418:	0040ad14 	.word	0x0040ad14

0040441c <malloc>:
  40441c:	4b02      	ldr	r3, [pc, #8]	; (404428 <malloc+0xc>)
  40441e:	4601      	mov	r1, r0
  404420:	6818      	ldr	r0, [r3, #0]
  404422:	f000 b80b 	b.w	40443c <_malloc_r>
  404426:	bf00      	nop
  404428:	20400024 	.word	0x20400024

0040442c <free>:
  40442c:	4b02      	ldr	r3, [pc, #8]	; (404438 <free+0xc>)
  40442e:	4601      	mov	r1, r0
  404430:	6818      	ldr	r0, [r3, #0]
  404432:	f004 bc7d 	b.w	408d30 <_free_r>
  404436:	bf00      	nop
  404438:	20400024 	.word	0x20400024

0040443c <_malloc_r>:
  40443c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404440:	f101 060b 	add.w	r6, r1, #11
  404444:	2e16      	cmp	r6, #22
  404446:	b083      	sub	sp, #12
  404448:	4605      	mov	r5, r0
  40444a:	f240 809e 	bls.w	40458a <_malloc_r+0x14e>
  40444e:	f036 0607 	bics.w	r6, r6, #7
  404452:	f100 80bd 	bmi.w	4045d0 <_malloc_r+0x194>
  404456:	42b1      	cmp	r1, r6
  404458:	f200 80ba 	bhi.w	4045d0 <_malloc_r+0x194>
  40445c:	f000 fb86 	bl	404b6c <__malloc_lock>
  404460:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404464:	f0c0 8293 	bcc.w	40498e <_malloc_r+0x552>
  404468:	0a73      	lsrs	r3, r6, #9
  40446a:	f000 80b8 	beq.w	4045de <_malloc_r+0x1a2>
  40446e:	2b04      	cmp	r3, #4
  404470:	f200 8179 	bhi.w	404766 <_malloc_r+0x32a>
  404474:	09b3      	lsrs	r3, r6, #6
  404476:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40447a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40447e:	00c3      	lsls	r3, r0, #3
  404480:	4fbf      	ldr	r7, [pc, #764]	; (404780 <_malloc_r+0x344>)
  404482:	443b      	add	r3, r7
  404484:	f1a3 0108 	sub.w	r1, r3, #8
  404488:	685c      	ldr	r4, [r3, #4]
  40448a:	42a1      	cmp	r1, r4
  40448c:	d106      	bne.n	40449c <_malloc_r+0x60>
  40448e:	e00c      	b.n	4044aa <_malloc_r+0x6e>
  404490:	2a00      	cmp	r2, #0
  404492:	f280 80aa 	bge.w	4045ea <_malloc_r+0x1ae>
  404496:	68e4      	ldr	r4, [r4, #12]
  404498:	42a1      	cmp	r1, r4
  40449a:	d006      	beq.n	4044aa <_malloc_r+0x6e>
  40449c:	6863      	ldr	r3, [r4, #4]
  40449e:	f023 0303 	bic.w	r3, r3, #3
  4044a2:	1b9a      	subs	r2, r3, r6
  4044a4:	2a0f      	cmp	r2, #15
  4044a6:	ddf3      	ble.n	404490 <_malloc_r+0x54>
  4044a8:	4670      	mov	r0, lr
  4044aa:	693c      	ldr	r4, [r7, #16]
  4044ac:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404794 <_malloc_r+0x358>
  4044b0:	4574      	cmp	r4, lr
  4044b2:	f000 81ab 	beq.w	40480c <_malloc_r+0x3d0>
  4044b6:	6863      	ldr	r3, [r4, #4]
  4044b8:	f023 0303 	bic.w	r3, r3, #3
  4044bc:	1b9a      	subs	r2, r3, r6
  4044be:	2a0f      	cmp	r2, #15
  4044c0:	f300 8190 	bgt.w	4047e4 <_malloc_r+0x3a8>
  4044c4:	2a00      	cmp	r2, #0
  4044c6:	f8c7 e014 	str.w	lr, [r7, #20]
  4044ca:	f8c7 e010 	str.w	lr, [r7, #16]
  4044ce:	f280 809d 	bge.w	40460c <_malloc_r+0x1d0>
  4044d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4044d6:	f080 8161 	bcs.w	40479c <_malloc_r+0x360>
  4044da:	08db      	lsrs	r3, r3, #3
  4044dc:	f103 0c01 	add.w	ip, r3, #1
  4044e0:	1099      	asrs	r1, r3, #2
  4044e2:	687a      	ldr	r2, [r7, #4]
  4044e4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4044e8:	f8c4 8008 	str.w	r8, [r4, #8]
  4044ec:	2301      	movs	r3, #1
  4044ee:	408b      	lsls	r3, r1
  4044f0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4044f4:	4313      	orrs	r3, r2
  4044f6:	3908      	subs	r1, #8
  4044f8:	60e1      	str	r1, [r4, #12]
  4044fa:	607b      	str	r3, [r7, #4]
  4044fc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404500:	f8c8 400c 	str.w	r4, [r8, #12]
  404504:	1082      	asrs	r2, r0, #2
  404506:	2401      	movs	r4, #1
  404508:	4094      	lsls	r4, r2
  40450a:	429c      	cmp	r4, r3
  40450c:	f200 808b 	bhi.w	404626 <_malloc_r+0x1ea>
  404510:	421c      	tst	r4, r3
  404512:	d106      	bne.n	404522 <_malloc_r+0xe6>
  404514:	f020 0003 	bic.w	r0, r0, #3
  404518:	0064      	lsls	r4, r4, #1
  40451a:	421c      	tst	r4, r3
  40451c:	f100 0004 	add.w	r0, r0, #4
  404520:	d0fa      	beq.n	404518 <_malloc_r+0xdc>
  404522:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404526:	46cc      	mov	ip, r9
  404528:	4680      	mov	r8, r0
  40452a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40452e:	459c      	cmp	ip, r3
  404530:	d107      	bne.n	404542 <_malloc_r+0x106>
  404532:	e16d      	b.n	404810 <_malloc_r+0x3d4>
  404534:	2a00      	cmp	r2, #0
  404536:	f280 817b 	bge.w	404830 <_malloc_r+0x3f4>
  40453a:	68db      	ldr	r3, [r3, #12]
  40453c:	459c      	cmp	ip, r3
  40453e:	f000 8167 	beq.w	404810 <_malloc_r+0x3d4>
  404542:	6859      	ldr	r1, [r3, #4]
  404544:	f021 0103 	bic.w	r1, r1, #3
  404548:	1b8a      	subs	r2, r1, r6
  40454a:	2a0f      	cmp	r2, #15
  40454c:	ddf2      	ble.n	404534 <_malloc_r+0xf8>
  40454e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404552:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404556:	9300      	str	r3, [sp, #0]
  404558:	199c      	adds	r4, r3, r6
  40455a:	4628      	mov	r0, r5
  40455c:	f046 0601 	orr.w	r6, r6, #1
  404560:	f042 0501 	orr.w	r5, r2, #1
  404564:	605e      	str	r6, [r3, #4]
  404566:	f8c8 c00c 	str.w	ip, [r8, #12]
  40456a:	f8cc 8008 	str.w	r8, [ip, #8]
  40456e:	617c      	str	r4, [r7, #20]
  404570:	613c      	str	r4, [r7, #16]
  404572:	f8c4 e00c 	str.w	lr, [r4, #12]
  404576:	f8c4 e008 	str.w	lr, [r4, #8]
  40457a:	6065      	str	r5, [r4, #4]
  40457c:	505a      	str	r2, [r3, r1]
  40457e:	f000 fafb 	bl	404b78 <__malloc_unlock>
  404582:	9b00      	ldr	r3, [sp, #0]
  404584:	f103 0408 	add.w	r4, r3, #8
  404588:	e01e      	b.n	4045c8 <_malloc_r+0x18c>
  40458a:	2910      	cmp	r1, #16
  40458c:	d820      	bhi.n	4045d0 <_malloc_r+0x194>
  40458e:	f000 faed 	bl	404b6c <__malloc_lock>
  404592:	2610      	movs	r6, #16
  404594:	2318      	movs	r3, #24
  404596:	2002      	movs	r0, #2
  404598:	4f79      	ldr	r7, [pc, #484]	; (404780 <_malloc_r+0x344>)
  40459a:	443b      	add	r3, r7
  40459c:	f1a3 0208 	sub.w	r2, r3, #8
  4045a0:	685c      	ldr	r4, [r3, #4]
  4045a2:	4294      	cmp	r4, r2
  4045a4:	f000 813d 	beq.w	404822 <_malloc_r+0x3e6>
  4045a8:	6863      	ldr	r3, [r4, #4]
  4045aa:	68e1      	ldr	r1, [r4, #12]
  4045ac:	68a6      	ldr	r6, [r4, #8]
  4045ae:	f023 0303 	bic.w	r3, r3, #3
  4045b2:	4423      	add	r3, r4
  4045b4:	4628      	mov	r0, r5
  4045b6:	685a      	ldr	r2, [r3, #4]
  4045b8:	60f1      	str	r1, [r6, #12]
  4045ba:	f042 0201 	orr.w	r2, r2, #1
  4045be:	608e      	str	r6, [r1, #8]
  4045c0:	605a      	str	r2, [r3, #4]
  4045c2:	f000 fad9 	bl	404b78 <__malloc_unlock>
  4045c6:	3408      	adds	r4, #8
  4045c8:	4620      	mov	r0, r4
  4045ca:	b003      	add	sp, #12
  4045cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045d0:	2400      	movs	r4, #0
  4045d2:	230c      	movs	r3, #12
  4045d4:	4620      	mov	r0, r4
  4045d6:	602b      	str	r3, [r5, #0]
  4045d8:	b003      	add	sp, #12
  4045da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045de:	2040      	movs	r0, #64	; 0x40
  4045e0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4045e4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4045e8:	e74a      	b.n	404480 <_malloc_r+0x44>
  4045ea:	4423      	add	r3, r4
  4045ec:	68e1      	ldr	r1, [r4, #12]
  4045ee:	685a      	ldr	r2, [r3, #4]
  4045f0:	68a6      	ldr	r6, [r4, #8]
  4045f2:	f042 0201 	orr.w	r2, r2, #1
  4045f6:	60f1      	str	r1, [r6, #12]
  4045f8:	4628      	mov	r0, r5
  4045fa:	608e      	str	r6, [r1, #8]
  4045fc:	605a      	str	r2, [r3, #4]
  4045fe:	f000 fabb 	bl	404b78 <__malloc_unlock>
  404602:	3408      	adds	r4, #8
  404604:	4620      	mov	r0, r4
  404606:	b003      	add	sp, #12
  404608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40460c:	4423      	add	r3, r4
  40460e:	4628      	mov	r0, r5
  404610:	685a      	ldr	r2, [r3, #4]
  404612:	f042 0201 	orr.w	r2, r2, #1
  404616:	605a      	str	r2, [r3, #4]
  404618:	f000 faae 	bl	404b78 <__malloc_unlock>
  40461c:	3408      	adds	r4, #8
  40461e:	4620      	mov	r0, r4
  404620:	b003      	add	sp, #12
  404622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404626:	68bc      	ldr	r4, [r7, #8]
  404628:	6863      	ldr	r3, [r4, #4]
  40462a:	f023 0803 	bic.w	r8, r3, #3
  40462e:	45b0      	cmp	r8, r6
  404630:	d304      	bcc.n	40463c <_malloc_r+0x200>
  404632:	eba8 0306 	sub.w	r3, r8, r6
  404636:	2b0f      	cmp	r3, #15
  404638:	f300 8085 	bgt.w	404746 <_malloc_r+0x30a>
  40463c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404798 <_malloc_r+0x35c>
  404640:	4b50      	ldr	r3, [pc, #320]	; (404784 <_malloc_r+0x348>)
  404642:	f8d9 2000 	ldr.w	r2, [r9]
  404646:	681b      	ldr	r3, [r3, #0]
  404648:	3201      	adds	r2, #1
  40464a:	4433      	add	r3, r6
  40464c:	eb04 0a08 	add.w	sl, r4, r8
  404650:	f000 8155 	beq.w	4048fe <_malloc_r+0x4c2>
  404654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404658:	330f      	adds	r3, #15
  40465a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40465e:	f02b 0b0f 	bic.w	fp, fp, #15
  404662:	4659      	mov	r1, fp
  404664:	4628      	mov	r0, r5
  404666:	f000 faf7 	bl	404c58 <_sbrk_r>
  40466a:	1c41      	adds	r1, r0, #1
  40466c:	4602      	mov	r2, r0
  40466e:	f000 80fc 	beq.w	40486a <_malloc_r+0x42e>
  404672:	4582      	cmp	sl, r0
  404674:	f200 80f7 	bhi.w	404866 <_malloc_r+0x42a>
  404678:	4b43      	ldr	r3, [pc, #268]	; (404788 <_malloc_r+0x34c>)
  40467a:	6819      	ldr	r1, [r3, #0]
  40467c:	4459      	add	r1, fp
  40467e:	6019      	str	r1, [r3, #0]
  404680:	f000 814d 	beq.w	40491e <_malloc_r+0x4e2>
  404684:	f8d9 0000 	ldr.w	r0, [r9]
  404688:	3001      	adds	r0, #1
  40468a:	bf1b      	ittet	ne
  40468c:	eba2 0a0a 	subne.w	sl, r2, sl
  404690:	4451      	addne	r1, sl
  404692:	f8c9 2000 	streq.w	r2, [r9]
  404696:	6019      	strne	r1, [r3, #0]
  404698:	f012 0107 	ands.w	r1, r2, #7
  40469c:	f000 8115 	beq.w	4048ca <_malloc_r+0x48e>
  4046a0:	f1c1 0008 	rsb	r0, r1, #8
  4046a4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4046a8:	4402      	add	r2, r0
  4046aa:	3108      	adds	r1, #8
  4046ac:	eb02 090b 	add.w	r9, r2, fp
  4046b0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4046b4:	eba1 0909 	sub.w	r9, r1, r9
  4046b8:	4649      	mov	r1, r9
  4046ba:	4628      	mov	r0, r5
  4046bc:	9301      	str	r3, [sp, #4]
  4046be:	9200      	str	r2, [sp, #0]
  4046c0:	f000 faca 	bl	404c58 <_sbrk_r>
  4046c4:	1c43      	adds	r3, r0, #1
  4046c6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4046ca:	f000 8143 	beq.w	404954 <_malloc_r+0x518>
  4046ce:	1a80      	subs	r0, r0, r2
  4046d0:	4448      	add	r0, r9
  4046d2:	f040 0001 	orr.w	r0, r0, #1
  4046d6:	6819      	ldr	r1, [r3, #0]
  4046d8:	60ba      	str	r2, [r7, #8]
  4046da:	4449      	add	r1, r9
  4046dc:	42bc      	cmp	r4, r7
  4046de:	6050      	str	r0, [r2, #4]
  4046e0:	6019      	str	r1, [r3, #0]
  4046e2:	d017      	beq.n	404714 <_malloc_r+0x2d8>
  4046e4:	f1b8 0f0f 	cmp.w	r8, #15
  4046e8:	f240 80fb 	bls.w	4048e2 <_malloc_r+0x4a6>
  4046ec:	6860      	ldr	r0, [r4, #4]
  4046ee:	f1a8 020c 	sub.w	r2, r8, #12
  4046f2:	f022 0207 	bic.w	r2, r2, #7
  4046f6:	eb04 0e02 	add.w	lr, r4, r2
  4046fa:	f000 0001 	and.w	r0, r0, #1
  4046fe:	f04f 0c05 	mov.w	ip, #5
  404702:	4310      	orrs	r0, r2
  404704:	2a0f      	cmp	r2, #15
  404706:	6060      	str	r0, [r4, #4]
  404708:	f8ce c004 	str.w	ip, [lr, #4]
  40470c:	f8ce c008 	str.w	ip, [lr, #8]
  404710:	f200 8117 	bhi.w	404942 <_malloc_r+0x506>
  404714:	4b1d      	ldr	r3, [pc, #116]	; (40478c <_malloc_r+0x350>)
  404716:	68bc      	ldr	r4, [r7, #8]
  404718:	681a      	ldr	r2, [r3, #0]
  40471a:	4291      	cmp	r1, r2
  40471c:	bf88      	it	hi
  40471e:	6019      	strhi	r1, [r3, #0]
  404720:	4b1b      	ldr	r3, [pc, #108]	; (404790 <_malloc_r+0x354>)
  404722:	681a      	ldr	r2, [r3, #0]
  404724:	4291      	cmp	r1, r2
  404726:	6862      	ldr	r2, [r4, #4]
  404728:	bf88      	it	hi
  40472a:	6019      	strhi	r1, [r3, #0]
  40472c:	f022 0203 	bic.w	r2, r2, #3
  404730:	4296      	cmp	r6, r2
  404732:	eba2 0306 	sub.w	r3, r2, r6
  404736:	d801      	bhi.n	40473c <_malloc_r+0x300>
  404738:	2b0f      	cmp	r3, #15
  40473a:	dc04      	bgt.n	404746 <_malloc_r+0x30a>
  40473c:	4628      	mov	r0, r5
  40473e:	f000 fa1b 	bl	404b78 <__malloc_unlock>
  404742:	2400      	movs	r4, #0
  404744:	e740      	b.n	4045c8 <_malloc_r+0x18c>
  404746:	19a2      	adds	r2, r4, r6
  404748:	f043 0301 	orr.w	r3, r3, #1
  40474c:	f046 0601 	orr.w	r6, r6, #1
  404750:	6066      	str	r6, [r4, #4]
  404752:	4628      	mov	r0, r5
  404754:	60ba      	str	r2, [r7, #8]
  404756:	6053      	str	r3, [r2, #4]
  404758:	f000 fa0e 	bl	404b78 <__malloc_unlock>
  40475c:	3408      	adds	r4, #8
  40475e:	4620      	mov	r0, r4
  404760:	b003      	add	sp, #12
  404762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404766:	2b14      	cmp	r3, #20
  404768:	d971      	bls.n	40484e <_malloc_r+0x412>
  40476a:	2b54      	cmp	r3, #84	; 0x54
  40476c:	f200 80a3 	bhi.w	4048b6 <_malloc_r+0x47a>
  404770:	0b33      	lsrs	r3, r6, #12
  404772:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404776:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40477a:	00c3      	lsls	r3, r0, #3
  40477c:	e680      	b.n	404480 <_malloc_r+0x44>
  40477e:	bf00      	nop
  404780:	20400450 	.word	0x20400450
  404784:	20400df0 	.word	0x20400df0
  404788:	20400dc0 	.word	0x20400dc0
  40478c:	20400de8 	.word	0x20400de8
  404790:	20400dec 	.word	0x20400dec
  404794:	20400458 	.word	0x20400458
  404798:	20400858 	.word	0x20400858
  40479c:	0a5a      	lsrs	r2, r3, #9
  40479e:	2a04      	cmp	r2, #4
  4047a0:	d95b      	bls.n	40485a <_malloc_r+0x41e>
  4047a2:	2a14      	cmp	r2, #20
  4047a4:	f200 80ae 	bhi.w	404904 <_malloc_r+0x4c8>
  4047a8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4047ac:	00c9      	lsls	r1, r1, #3
  4047ae:	325b      	adds	r2, #91	; 0x5b
  4047b0:	eb07 0c01 	add.w	ip, r7, r1
  4047b4:	5879      	ldr	r1, [r7, r1]
  4047b6:	f1ac 0c08 	sub.w	ip, ip, #8
  4047ba:	458c      	cmp	ip, r1
  4047bc:	f000 8088 	beq.w	4048d0 <_malloc_r+0x494>
  4047c0:	684a      	ldr	r2, [r1, #4]
  4047c2:	f022 0203 	bic.w	r2, r2, #3
  4047c6:	4293      	cmp	r3, r2
  4047c8:	d273      	bcs.n	4048b2 <_malloc_r+0x476>
  4047ca:	6889      	ldr	r1, [r1, #8]
  4047cc:	458c      	cmp	ip, r1
  4047ce:	d1f7      	bne.n	4047c0 <_malloc_r+0x384>
  4047d0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4047d4:	687b      	ldr	r3, [r7, #4]
  4047d6:	60e2      	str	r2, [r4, #12]
  4047d8:	f8c4 c008 	str.w	ip, [r4, #8]
  4047dc:	6094      	str	r4, [r2, #8]
  4047de:	f8cc 400c 	str.w	r4, [ip, #12]
  4047e2:	e68f      	b.n	404504 <_malloc_r+0xc8>
  4047e4:	19a1      	adds	r1, r4, r6
  4047e6:	f046 0c01 	orr.w	ip, r6, #1
  4047ea:	f042 0601 	orr.w	r6, r2, #1
  4047ee:	f8c4 c004 	str.w	ip, [r4, #4]
  4047f2:	4628      	mov	r0, r5
  4047f4:	6179      	str	r1, [r7, #20]
  4047f6:	6139      	str	r1, [r7, #16]
  4047f8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4047fc:	f8c1 e008 	str.w	lr, [r1, #8]
  404800:	604e      	str	r6, [r1, #4]
  404802:	50e2      	str	r2, [r4, r3]
  404804:	f000 f9b8 	bl	404b78 <__malloc_unlock>
  404808:	3408      	adds	r4, #8
  40480a:	e6dd      	b.n	4045c8 <_malloc_r+0x18c>
  40480c:	687b      	ldr	r3, [r7, #4]
  40480e:	e679      	b.n	404504 <_malloc_r+0xc8>
  404810:	f108 0801 	add.w	r8, r8, #1
  404814:	f018 0f03 	tst.w	r8, #3
  404818:	f10c 0c08 	add.w	ip, ip, #8
  40481c:	f47f ae85 	bne.w	40452a <_malloc_r+0xee>
  404820:	e02d      	b.n	40487e <_malloc_r+0x442>
  404822:	68dc      	ldr	r4, [r3, #12]
  404824:	42a3      	cmp	r3, r4
  404826:	bf08      	it	eq
  404828:	3002      	addeq	r0, #2
  40482a:	f43f ae3e 	beq.w	4044aa <_malloc_r+0x6e>
  40482e:	e6bb      	b.n	4045a8 <_malloc_r+0x16c>
  404830:	4419      	add	r1, r3
  404832:	461c      	mov	r4, r3
  404834:	684a      	ldr	r2, [r1, #4]
  404836:	68db      	ldr	r3, [r3, #12]
  404838:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40483c:	f042 0201 	orr.w	r2, r2, #1
  404840:	604a      	str	r2, [r1, #4]
  404842:	4628      	mov	r0, r5
  404844:	60f3      	str	r3, [r6, #12]
  404846:	609e      	str	r6, [r3, #8]
  404848:	f000 f996 	bl	404b78 <__malloc_unlock>
  40484c:	e6bc      	b.n	4045c8 <_malloc_r+0x18c>
  40484e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404852:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404856:	00c3      	lsls	r3, r0, #3
  404858:	e612      	b.n	404480 <_malloc_r+0x44>
  40485a:	099a      	lsrs	r2, r3, #6
  40485c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404860:	00c9      	lsls	r1, r1, #3
  404862:	3238      	adds	r2, #56	; 0x38
  404864:	e7a4      	b.n	4047b0 <_malloc_r+0x374>
  404866:	42bc      	cmp	r4, r7
  404868:	d054      	beq.n	404914 <_malloc_r+0x4d8>
  40486a:	68bc      	ldr	r4, [r7, #8]
  40486c:	6862      	ldr	r2, [r4, #4]
  40486e:	f022 0203 	bic.w	r2, r2, #3
  404872:	e75d      	b.n	404730 <_malloc_r+0x2f4>
  404874:	f859 3908 	ldr.w	r3, [r9], #-8
  404878:	4599      	cmp	r9, r3
  40487a:	f040 8086 	bne.w	40498a <_malloc_r+0x54e>
  40487e:	f010 0f03 	tst.w	r0, #3
  404882:	f100 30ff 	add.w	r0, r0, #4294967295
  404886:	d1f5      	bne.n	404874 <_malloc_r+0x438>
  404888:	687b      	ldr	r3, [r7, #4]
  40488a:	ea23 0304 	bic.w	r3, r3, r4
  40488e:	607b      	str	r3, [r7, #4]
  404890:	0064      	lsls	r4, r4, #1
  404892:	429c      	cmp	r4, r3
  404894:	f63f aec7 	bhi.w	404626 <_malloc_r+0x1ea>
  404898:	2c00      	cmp	r4, #0
  40489a:	f43f aec4 	beq.w	404626 <_malloc_r+0x1ea>
  40489e:	421c      	tst	r4, r3
  4048a0:	4640      	mov	r0, r8
  4048a2:	f47f ae3e 	bne.w	404522 <_malloc_r+0xe6>
  4048a6:	0064      	lsls	r4, r4, #1
  4048a8:	421c      	tst	r4, r3
  4048aa:	f100 0004 	add.w	r0, r0, #4
  4048ae:	d0fa      	beq.n	4048a6 <_malloc_r+0x46a>
  4048b0:	e637      	b.n	404522 <_malloc_r+0xe6>
  4048b2:	468c      	mov	ip, r1
  4048b4:	e78c      	b.n	4047d0 <_malloc_r+0x394>
  4048b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4048ba:	d815      	bhi.n	4048e8 <_malloc_r+0x4ac>
  4048bc:	0bf3      	lsrs	r3, r6, #15
  4048be:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4048c2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4048c6:	00c3      	lsls	r3, r0, #3
  4048c8:	e5da      	b.n	404480 <_malloc_r+0x44>
  4048ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4048ce:	e6ed      	b.n	4046ac <_malloc_r+0x270>
  4048d0:	687b      	ldr	r3, [r7, #4]
  4048d2:	1092      	asrs	r2, r2, #2
  4048d4:	2101      	movs	r1, #1
  4048d6:	fa01 f202 	lsl.w	r2, r1, r2
  4048da:	4313      	orrs	r3, r2
  4048dc:	607b      	str	r3, [r7, #4]
  4048de:	4662      	mov	r2, ip
  4048e0:	e779      	b.n	4047d6 <_malloc_r+0x39a>
  4048e2:	2301      	movs	r3, #1
  4048e4:	6053      	str	r3, [r2, #4]
  4048e6:	e729      	b.n	40473c <_malloc_r+0x300>
  4048e8:	f240 5254 	movw	r2, #1364	; 0x554
  4048ec:	4293      	cmp	r3, r2
  4048ee:	d822      	bhi.n	404936 <_malloc_r+0x4fa>
  4048f0:	0cb3      	lsrs	r3, r6, #18
  4048f2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4048f6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4048fa:	00c3      	lsls	r3, r0, #3
  4048fc:	e5c0      	b.n	404480 <_malloc_r+0x44>
  4048fe:	f103 0b10 	add.w	fp, r3, #16
  404902:	e6ae      	b.n	404662 <_malloc_r+0x226>
  404904:	2a54      	cmp	r2, #84	; 0x54
  404906:	d829      	bhi.n	40495c <_malloc_r+0x520>
  404908:	0b1a      	lsrs	r2, r3, #12
  40490a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40490e:	00c9      	lsls	r1, r1, #3
  404910:	326e      	adds	r2, #110	; 0x6e
  404912:	e74d      	b.n	4047b0 <_malloc_r+0x374>
  404914:	4b20      	ldr	r3, [pc, #128]	; (404998 <_malloc_r+0x55c>)
  404916:	6819      	ldr	r1, [r3, #0]
  404918:	4459      	add	r1, fp
  40491a:	6019      	str	r1, [r3, #0]
  40491c:	e6b2      	b.n	404684 <_malloc_r+0x248>
  40491e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404922:	2800      	cmp	r0, #0
  404924:	f47f aeae 	bne.w	404684 <_malloc_r+0x248>
  404928:	eb08 030b 	add.w	r3, r8, fp
  40492c:	68ba      	ldr	r2, [r7, #8]
  40492e:	f043 0301 	orr.w	r3, r3, #1
  404932:	6053      	str	r3, [r2, #4]
  404934:	e6ee      	b.n	404714 <_malloc_r+0x2d8>
  404936:	207f      	movs	r0, #127	; 0x7f
  404938:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40493c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404940:	e59e      	b.n	404480 <_malloc_r+0x44>
  404942:	f104 0108 	add.w	r1, r4, #8
  404946:	4628      	mov	r0, r5
  404948:	9300      	str	r3, [sp, #0]
  40494a:	f004 f9f1 	bl	408d30 <_free_r>
  40494e:	9b00      	ldr	r3, [sp, #0]
  404950:	6819      	ldr	r1, [r3, #0]
  404952:	e6df      	b.n	404714 <_malloc_r+0x2d8>
  404954:	2001      	movs	r0, #1
  404956:	f04f 0900 	mov.w	r9, #0
  40495a:	e6bc      	b.n	4046d6 <_malloc_r+0x29a>
  40495c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404960:	d805      	bhi.n	40496e <_malloc_r+0x532>
  404962:	0bda      	lsrs	r2, r3, #15
  404964:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404968:	00c9      	lsls	r1, r1, #3
  40496a:	3277      	adds	r2, #119	; 0x77
  40496c:	e720      	b.n	4047b0 <_malloc_r+0x374>
  40496e:	f240 5154 	movw	r1, #1364	; 0x554
  404972:	428a      	cmp	r2, r1
  404974:	d805      	bhi.n	404982 <_malloc_r+0x546>
  404976:	0c9a      	lsrs	r2, r3, #18
  404978:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40497c:	00c9      	lsls	r1, r1, #3
  40497e:	327c      	adds	r2, #124	; 0x7c
  404980:	e716      	b.n	4047b0 <_malloc_r+0x374>
  404982:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404986:	227e      	movs	r2, #126	; 0x7e
  404988:	e712      	b.n	4047b0 <_malloc_r+0x374>
  40498a:	687b      	ldr	r3, [r7, #4]
  40498c:	e780      	b.n	404890 <_malloc_r+0x454>
  40498e:	08f0      	lsrs	r0, r6, #3
  404990:	f106 0308 	add.w	r3, r6, #8
  404994:	e600      	b.n	404598 <_malloc_r+0x15c>
  404996:	bf00      	nop
  404998:	20400dc0 	.word	0x20400dc0

0040499c <memcpy>:
  40499c:	4684      	mov	ip, r0
  40499e:	ea41 0300 	orr.w	r3, r1, r0
  4049a2:	f013 0303 	ands.w	r3, r3, #3
  4049a6:	d16d      	bne.n	404a84 <memcpy+0xe8>
  4049a8:	3a40      	subs	r2, #64	; 0x40
  4049aa:	d341      	bcc.n	404a30 <memcpy+0x94>
  4049ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b0:	f840 3b04 	str.w	r3, [r0], #4
  4049b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b8:	f840 3b04 	str.w	r3, [r0], #4
  4049bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c0:	f840 3b04 	str.w	r3, [r0], #4
  4049c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c8:	f840 3b04 	str.w	r3, [r0], #4
  4049cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d0:	f840 3b04 	str.w	r3, [r0], #4
  4049d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d8:	f840 3b04 	str.w	r3, [r0], #4
  4049dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e0:	f840 3b04 	str.w	r3, [r0], #4
  4049e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e8:	f840 3b04 	str.w	r3, [r0], #4
  4049ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f0:	f840 3b04 	str.w	r3, [r0], #4
  4049f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f8:	f840 3b04 	str.w	r3, [r0], #4
  4049fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404a00:	f840 3b04 	str.w	r3, [r0], #4
  404a04:	f851 3b04 	ldr.w	r3, [r1], #4
  404a08:	f840 3b04 	str.w	r3, [r0], #4
  404a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  404a10:	f840 3b04 	str.w	r3, [r0], #4
  404a14:	f851 3b04 	ldr.w	r3, [r1], #4
  404a18:	f840 3b04 	str.w	r3, [r0], #4
  404a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  404a20:	f840 3b04 	str.w	r3, [r0], #4
  404a24:	f851 3b04 	ldr.w	r3, [r1], #4
  404a28:	f840 3b04 	str.w	r3, [r0], #4
  404a2c:	3a40      	subs	r2, #64	; 0x40
  404a2e:	d2bd      	bcs.n	4049ac <memcpy+0x10>
  404a30:	3230      	adds	r2, #48	; 0x30
  404a32:	d311      	bcc.n	404a58 <memcpy+0xbc>
  404a34:	f851 3b04 	ldr.w	r3, [r1], #4
  404a38:	f840 3b04 	str.w	r3, [r0], #4
  404a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  404a40:	f840 3b04 	str.w	r3, [r0], #4
  404a44:	f851 3b04 	ldr.w	r3, [r1], #4
  404a48:	f840 3b04 	str.w	r3, [r0], #4
  404a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  404a50:	f840 3b04 	str.w	r3, [r0], #4
  404a54:	3a10      	subs	r2, #16
  404a56:	d2ed      	bcs.n	404a34 <memcpy+0x98>
  404a58:	320c      	adds	r2, #12
  404a5a:	d305      	bcc.n	404a68 <memcpy+0xcc>
  404a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  404a60:	f840 3b04 	str.w	r3, [r0], #4
  404a64:	3a04      	subs	r2, #4
  404a66:	d2f9      	bcs.n	404a5c <memcpy+0xc0>
  404a68:	3204      	adds	r2, #4
  404a6a:	d008      	beq.n	404a7e <memcpy+0xe2>
  404a6c:	07d2      	lsls	r2, r2, #31
  404a6e:	bf1c      	itt	ne
  404a70:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a74:	f800 3b01 	strbne.w	r3, [r0], #1
  404a78:	d301      	bcc.n	404a7e <memcpy+0xe2>
  404a7a:	880b      	ldrh	r3, [r1, #0]
  404a7c:	8003      	strh	r3, [r0, #0]
  404a7e:	4660      	mov	r0, ip
  404a80:	4770      	bx	lr
  404a82:	bf00      	nop
  404a84:	2a08      	cmp	r2, #8
  404a86:	d313      	bcc.n	404ab0 <memcpy+0x114>
  404a88:	078b      	lsls	r3, r1, #30
  404a8a:	d08d      	beq.n	4049a8 <memcpy+0xc>
  404a8c:	f010 0303 	ands.w	r3, r0, #3
  404a90:	d08a      	beq.n	4049a8 <memcpy+0xc>
  404a92:	f1c3 0304 	rsb	r3, r3, #4
  404a96:	1ad2      	subs	r2, r2, r3
  404a98:	07db      	lsls	r3, r3, #31
  404a9a:	bf1c      	itt	ne
  404a9c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404aa0:	f800 3b01 	strbne.w	r3, [r0], #1
  404aa4:	d380      	bcc.n	4049a8 <memcpy+0xc>
  404aa6:	f831 3b02 	ldrh.w	r3, [r1], #2
  404aaa:	f820 3b02 	strh.w	r3, [r0], #2
  404aae:	e77b      	b.n	4049a8 <memcpy+0xc>
  404ab0:	3a04      	subs	r2, #4
  404ab2:	d3d9      	bcc.n	404a68 <memcpy+0xcc>
  404ab4:	3a01      	subs	r2, #1
  404ab6:	f811 3b01 	ldrb.w	r3, [r1], #1
  404aba:	f800 3b01 	strb.w	r3, [r0], #1
  404abe:	d2f9      	bcs.n	404ab4 <memcpy+0x118>
  404ac0:	780b      	ldrb	r3, [r1, #0]
  404ac2:	7003      	strb	r3, [r0, #0]
  404ac4:	784b      	ldrb	r3, [r1, #1]
  404ac6:	7043      	strb	r3, [r0, #1]
  404ac8:	788b      	ldrb	r3, [r1, #2]
  404aca:	7083      	strb	r3, [r0, #2]
  404acc:	4660      	mov	r0, ip
  404ace:	4770      	bx	lr

00404ad0 <memset>:
  404ad0:	b470      	push	{r4, r5, r6}
  404ad2:	0786      	lsls	r6, r0, #30
  404ad4:	d046      	beq.n	404b64 <memset+0x94>
  404ad6:	1e54      	subs	r4, r2, #1
  404ad8:	2a00      	cmp	r2, #0
  404ada:	d041      	beq.n	404b60 <memset+0x90>
  404adc:	b2ca      	uxtb	r2, r1
  404ade:	4603      	mov	r3, r0
  404ae0:	e002      	b.n	404ae8 <memset+0x18>
  404ae2:	f114 34ff 	adds.w	r4, r4, #4294967295
  404ae6:	d33b      	bcc.n	404b60 <memset+0x90>
  404ae8:	f803 2b01 	strb.w	r2, [r3], #1
  404aec:	079d      	lsls	r5, r3, #30
  404aee:	d1f8      	bne.n	404ae2 <memset+0x12>
  404af0:	2c03      	cmp	r4, #3
  404af2:	d92e      	bls.n	404b52 <memset+0x82>
  404af4:	b2cd      	uxtb	r5, r1
  404af6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404afa:	2c0f      	cmp	r4, #15
  404afc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404b00:	d919      	bls.n	404b36 <memset+0x66>
  404b02:	f103 0210 	add.w	r2, r3, #16
  404b06:	4626      	mov	r6, r4
  404b08:	3e10      	subs	r6, #16
  404b0a:	2e0f      	cmp	r6, #15
  404b0c:	f842 5c10 	str.w	r5, [r2, #-16]
  404b10:	f842 5c0c 	str.w	r5, [r2, #-12]
  404b14:	f842 5c08 	str.w	r5, [r2, #-8]
  404b18:	f842 5c04 	str.w	r5, [r2, #-4]
  404b1c:	f102 0210 	add.w	r2, r2, #16
  404b20:	d8f2      	bhi.n	404b08 <memset+0x38>
  404b22:	f1a4 0210 	sub.w	r2, r4, #16
  404b26:	f022 020f 	bic.w	r2, r2, #15
  404b2a:	f004 040f 	and.w	r4, r4, #15
  404b2e:	3210      	adds	r2, #16
  404b30:	2c03      	cmp	r4, #3
  404b32:	4413      	add	r3, r2
  404b34:	d90d      	bls.n	404b52 <memset+0x82>
  404b36:	461e      	mov	r6, r3
  404b38:	4622      	mov	r2, r4
  404b3a:	3a04      	subs	r2, #4
  404b3c:	2a03      	cmp	r2, #3
  404b3e:	f846 5b04 	str.w	r5, [r6], #4
  404b42:	d8fa      	bhi.n	404b3a <memset+0x6a>
  404b44:	1f22      	subs	r2, r4, #4
  404b46:	f022 0203 	bic.w	r2, r2, #3
  404b4a:	3204      	adds	r2, #4
  404b4c:	4413      	add	r3, r2
  404b4e:	f004 0403 	and.w	r4, r4, #3
  404b52:	b12c      	cbz	r4, 404b60 <memset+0x90>
  404b54:	b2c9      	uxtb	r1, r1
  404b56:	441c      	add	r4, r3
  404b58:	f803 1b01 	strb.w	r1, [r3], #1
  404b5c:	429c      	cmp	r4, r3
  404b5e:	d1fb      	bne.n	404b58 <memset+0x88>
  404b60:	bc70      	pop	{r4, r5, r6}
  404b62:	4770      	bx	lr
  404b64:	4614      	mov	r4, r2
  404b66:	4603      	mov	r3, r0
  404b68:	e7c2      	b.n	404af0 <memset+0x20>
  404b6a:	bf00      	nop

00404b6c <__malloc_lock>:
  404b6c:	4801      	ldr	r0, [pc, #4]	; (404b74 <__malloc_lock+0x8>)
  404b6e:	f004 bb79 	b.w	409264 <__retarget_lock_acquire_recursive>
  404b72:	bf00      	nop
  404b74:	20400e50 	.word	0x20400e50

00404b78 <__malloc_unlock>:
  404b78:	4801      	ldr	r0, [pc, #4]	; (404b80 <__malloc_unlock+0x8>)
  404b7a:	f004 bb75 	b.w	409268 <__retarget_lock_release_recursive>
  404b7e:	bf00      	nop
  404b80:	20400e50 	.word	0x20400e50

00404b84 <printf>:
  404b84:	b40f      	push	{r0, r1, r2, r3}
  404b86:	b500      	push	{lr}
  404b88:	4907      	ldr	r1, [pc, #28]	; (404ba8 <printf+0x24>)
  404b8a:	b083      	sub	sp, #12
  404b8c:	ab04      	add	r3, sp, #16
  404b8e:	6808      	ldr	r0, [r1, #0]
  404b90:	f853 2b04 	ldr.w	r2, [r3], #4
  404b94:	6881      	ldr	r1, [r0, #8]
  404b96:	9301      	str	r3, [sp, #4]
  404b98:	f001 fc0e 	bl	4063b8 <_vfprintf_r>
  404b9c:	b003      	add	sp, #12
  404b9e:	f85d eb04 	ldr.w	lr, [sp], #4
  404ba2:	b004      	add	sp, #16
  404ba4:	4770      	bx	lr
  404ba6:	bf00      	nop
  404ba8:	20400024 	.word	0x20400024

00404bac <_puts_r>:
  404bac:	b5f0      	push	{r4, r5, r6, r7, lr}
  404bae:	4605      	mov	r5, r0
  404bb0:	b089      	sub	sp, #36	; 0x24
  404bb2:	4608      	mov	r0, r1
  404bb4:	460c      	mov	r4, r1
  404bb6:	f000 f963 	bl	404e80 <strlen>
  404bba:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404bbc:	4f21      	ldr	r7, [pc, #132]	; (404c44 <_puts_r+0x98>)
  404bbe:	9404      	str	r4, [sp, #16]
  404bc0:	2601      	movs	r6, #1
  404bc2:	1c44      	adds	r4, r0, #1
  404bc4:	a904      	add	r1, sp, #16
  404bc6:	2202      	movs	r2, #2
  404bc8:	9403      	str	r4, [sp, #12]
  404bca:	9005      	str	r0, [sp, #20]
  404bcc:	68ac      	ldr	r4, [r5, #8]
  404bce:	9706      	str	r7, [sp, #24]
  404bd0:	9607      	str	r6, [sp, #28]
  404bd2:	9101      	str	r1, [sp, #4]
  404bd4:	9202      	str	r2, [sp, #8]
  404bd6:	b353      	cbz	r3, 404c2e <_puts_r+0x82>
  404bd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404bda:	f013 0f01 	tst.w	r3, #1
  404bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404be2:	b29a      	uxth	r2, r3
  404be4:	d101      	bne.n	404bea <_puts_r+0x3e>
  404be6:	0590      	lsls	r0, r2, #22
  404be8:	d525      	bpl.n	404c36 <_puts_r+0x8a>
  404bea:	0491      	lsls	r1, r2, #18
  404bec:	d406      	bmi.n	404bfc <_puts_r+0x50>
  404bee:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404bf0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404bf4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404bf8:	81a3      	strh	r3, [r4, #12]
  404bfa:	6662      	str	r2, [r4, #100]	; 0x64
  404bfc:	4628      	mov	r0, r5
  404bfe:	aa01      	add	r2, sp, #4
  404c00:	4621      	mov	r1, r4
  404c02:	f004 f97b 	bl	408efc <__sfvwrite_r>
  404c06:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404c08:	2800      	cmp	r0, #0
  404c0a:	bf0c      	ite	eq
  404c0c:	250a      	moveq	r5, #10
  404c0e:	f04f 35ff 	movne.w	r5, #4294967295
  404c12:	07da      	lsls	r2, r3, #31
  404c14:	d402      	bmi.n	404c1c <_puts_r+0x70>
  404c16:	89a3      	ldrh	r3, [r4, #12]
  404c18:	059b      	lsls	r3, r3, #22
  404c1a:	d502      	bpl.n	404c22 <_puts_r+0x76>
  404c1c:	4628      	mov	r0, r5
  404c1e:	b009      	add	sp, #36	; 0x24
  404c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404c22:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404c24:	f004 fb20 	bl	409268 <__retarget_lock_release_recursive>
  404c28:	4628      	mov	r0, r5
  404c2a:	b009      	add	sp, #36	; 0x24
  404c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404c2e:	4628      	mov	r0, r5
  404c30:	f003 ffdc 	bl	408bec <__sinit>
  404c34:	e7d0      	b.n	404bd8 <_puts_r+0x2c>
  404c36:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404c38:	f004 fb14 	bl	409264 <__retarget_lock_acquire_recursive>
  404c3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c40:	b29a      	uxth	r2, r3
  404c42:	e7d2      	b.n	404bea <_puts_r+0x3e>
  404c44:	0040aa34 	.word	0x0040aa34

00404c48 <puts>:
  404c48:	4b02      	ldr	r3, [pc, #8]	; (404c54 <puts+0xc>)
  404c4a:	4601      	mov	r1, r0
  404c4c:	6818      	ldr	r0, [r3, #0]
  404c4e:	f7ff bfad 	b.w	404bac <_puts_r>
  404c52:	bf00      	nop
  404c54:	20400024 	.word	0x20400024

00404c58 <_sbrk_r>:
  404c58:	b538      	push	{r3, r4, r5, lr}
  404c5a:	4c07      	ldr	r4, [pc, #28]	; (404c78 <_sbrk_r+0x20>)
  404c5c:	2300      	movs	r3, #0
  404c5e:	4605      	mov	r5, r0
  404c60:	4608      	mov	r0, r1
  404c62:	6023      	str	r3, [r4, #0]
  404c64:	f7fc fba8 	bl	4013b8 <_sbrk>
  404c68:	1c43      	adds	r3, r0, #1
  404c6a:	d000      	beq.n	404c6e <_sbrk_r+0x16>
  404c6c:	bd38      	pop	{r3, r4, r5, pc}
  404c6e:	6823      	ldr	r3, [r4, #0]
  404c70:	2b00      	cmp	r3, #0
  404c72:	d0fb      	beq.n	404c6c <_sbrk_r+0x14>
  404c74:	602b      	str	r3, [r5, #0]
  404c76:	bd38      	pop	{r3, r4, r5, pc}
  404c78:	20400e64 	.word	0x20400e64

00404c7c <setbuf>:
  404c7c:	2900      	cmp	r1, #0
  404c7e:	bf0c      	ite	eq
  404c80:	2202      	moveq	r2, #2
  404c82:	2200      	movne	r2, #0
  404c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404c88:	f000 b800 	b.w	404c8c <setvbuf>

00404c8c <setvbuf>:
  404c8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404c90:	4c61      	ldr	r4, [pc, #388]	; (404e18 <setvbuf+0x18c>)
  404c92:	6825      	ldr	r5, [r4, #0]
  404c94:	b083      	sub	sp, #12
  404c96:	4604      	mov	r4, r0
  404c98:	460f      	mov	r7, r1
  404c9a:	4690      	mov	r8, r2
  404c9c:	461e      	mov	r6, r3
  404c9e:	b115      	cbz	r5, 404ca6 <setvbuf+0x1a>
  404ca0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404ca2:	2b00      	cmp	r3, #0
  404ca4:	d064      	beq.n	404d70 <setvbuf+0xe4>
  404ca6:	f1b8 0f02 	cmp.w	r8, #2
  404caa:	d006      	beq.n	404cba <setvbuf+0x2e>
  404cac:	f1b8 0f01 	cmp.w	r8, #1
  404cb0:	f200 809f 	bhi.w	404df2 <setvbuf+0x166>
  404cb4:	2e00      	cmp	r6, #0
  404cb6:	f2c0 809c 	blt.w	404df2 <setvbuf+0x166>
  404cba:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404cbc:	07d8      	lsls	r0, r3, #31
  404cbe:	d534      	bpl.n	404d2a <setvbuf+0x9e>
  404cc0:	4621      	mov	r1, r4
  404cc2:	4628      	mov	r0, r5
  404cc4:	f003 ff3a 	bl	408b3c <_fflush_r>
  404cc8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404cca:	b141      	cbz	r1, 404cde <setvbuf+0x52>
  404ccc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404cd0:	4299      	cmp	r1, r3
  404cd2:	d002      	beq.n	404cda <setvbuf+0x4e>
  404cd4:	4628      	mov	r0, r5
  404cd6:	f004 f82b 	bl	408d30 <_free_r>
  404cda:	2300      	movs	r3, #0
  404cdc:	6323      	str	r3, [r4, #48]	; 0x30
  404cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ce2:	2200      	movs	r2, #0
  404ce4:	61a2      	str	r2, [r4, #24]
  404ce6:	6062      	str	r2, [r4, #4]
  404ce8:	061a      	lsls	r2, r3, #24
  404cea:	d43a      	bmi.n	404d62 <setvbuf+0xd6>
  404cec:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404cf0:	f023 0303 	bic.w	r3, r3, #3
  404cf4:	f1b8 0f02 	cmp.w	r8, #2
  404cf8:	81a3      	strh	r3, [r4, #12]
  404cfa:	d01d      	beq.n	404d38 <setvbuf+0xac>
  404cfc:	ab01      	add	r3, sp, #4
  404cfe:	466a      	mov	r2, sp
  404d00:	4621      	mov	r1, r4
  404d02:	4628      	mov	r0, r5
  404d04:	f004 fab2 	bl	40926c <__swhatbuf_r>
  404d08:	89a3      	ldrh	r3, [r4, #12]
  404d0a:	4318      	orrs	r0, r3
  404d0c:	81a0      	strh	r0, [r4, #12]
  404d0e:	2e00      	cmp	r6, #0
  404d10:	d132      	bne.n	404d78 <setvbuf+0xec>
  404d12:	9e00      	ldr	r6, [sp, #0]
  404d14:	4630      	mov	r0, r6
  404d16:	f7ff fb81 	bl	40441c <malloc>
  404d1a:	4607      	mov	r7, r0
  404d1c:	2800      	cmp	r0, #0
  404d1e:	d06b      	beq.n	404df8 <setvbuf+0x16c>
  404d20:	89a3      	ldrh	r3, [r4, #12]
  404d22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d26:	81a3      	strh	r3, [r4, #12]
  404d28:	e028      	b.n	404d7c <setvbuf+0xf0>
  404d2a:	89a3      	ldrh	r3, [r4, #12]
  404d2c:	0599      	lsls	r1, r3, #22
  404d2e:	d4c7      	bmi.n	404cc0 <setvbuf+0x34>
  404d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404d32:	f004 fa97 	bl	409264 <__retarget_lock_acquire_recursive>
  404d36:	e7c3      	b.n	404cc0 <setvbuf+0x34>
  404d38:	2500      	movs	r5, #0
  404d3a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404d3c:	2600      	movs	r6, #0
  404d3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404d42:	f043 0302 	orr.w	r3, r3, #2
  404d46:	2001      	movs	r0, #1
  404d48:	60a6      	str	r6, [r4, #8]
  404d4a:	07ce      	lsls	r6, r1, #31
  404d4c:	81a3      	strh	r3, [r4, #12]
  404d4e:	6022      	str	r2, [r4, #0]
  404d50:	6122      	str	r2, [r4, #16]
  404d52:	6160      	str	r0, [r4, #20]
  404d54:	d401      	bmi.n	404d5a <setvbuf+0xce>
  404d56:	0598      	lsls	r0, r3, #22
  404d58:	d53e      	bpl.n	404dd8 <setvbuf+0x14c>
  404d5a:	4628      	mov	r0, r5
  404d5c:	b003      	add	sp, #12
  404d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404d62:	6921      	ldr	r1, [r4, #16]
  404d64:	4628      	mov	r0, r5
  404d66:	f003 ffe3 	bl	408d30 <_free_r>
  404d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d6e:	e7bd      	b.n	404cec <setvbuf+0x60>
  404d70:	4628      	mov	r0, r5
  404d72:	f003 ff3b 	bl	408bec <__sinit>
  404d76:	e796      	b.n	404ca6 <setvbuf+0x1a>
  404d78:	2f00      	cmp	r7, #0
  404d7a:	d0cb      	beq.n	404d14 <setvbuf+0x88>
  404d7c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404d7e:	2b00      	cmp	r3, #0
  404d80:	d033      	beq.n	404dea <setvbuf+0x15e>
  404d82:	9b00      	ldr	r3, [sp, #0]
  404d84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404d88:	6027      	str	r7, [r4, #0]
  404d8a:	429e      	cmp	r6, r3
  404d8c:	bf1c      	itt	ne
  404d8e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404d92:	81a2      	strhne	r2, [r4, #12]
  404d94:	f1b8 0f01 	cmp.w	r8, #1
  404d98:	bf04      	itt	eq
  404d9a:	f042 0201 	orreq.w	r2, r2, #1
  404d9e:	81a2      	strheq	r2, [r4, #12]
  404da0:	b292      	uxth	r2, r2
  404da2:	f012 0308 	ands.w	r3, r2, #8
  404da6:	6127      	str	r7, [r4, #16]
  404da8:	6166      	str	r6, [r4, #20]
  404daa:	d00e      	beq.n	404dca <setvbuf+0x13e>
  404dac:	07d1      	lsls	r1, r2, #31
  404dae:	d51a      	bpl.n	404de6 <setvbuf+0x15a>
  404db0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404db2:	4276      	negs	r6, r6
  404db4:	2300      	movs	r3, #0
  404db6:	f015 0501 	ands.w	r5, r5, #1
  404dba:	61a6      	str	r6, [r4, #24]
  404dbc:	60a3      	str	r3, [r4, #8]
  404dbe:	d009      	beq.n	404dd4 <setvbuf+0x148>
  404dc0:	2500      	movs	r5, #0
  404dc2:	4628      	mov	r0, r5
  404dc4:	b003      	add	sp, #12
  404dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404dca:	60a3      	str	r3, [r4, #8]
  404dcc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404dce:	f015 0501 	ands.w	r5, r5, #1
  404dd2:	d1f5      	bne.n	404dc0 <setvbuf+0x134>
  404dd4:	0593      	lsls	r3, r2, #22
  404dd6:	d4c0      	bmi.n	404d5a <setvbuf+0xce>
  404dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404dda:	f004 fa45 	bl	409268 <__retarget_lock_release_recursive>
  404dde:	4628      	mov	r0, r5
  404de0:	b003      	add	sp, #12
  404de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404de6:	60a6      	str	r6, [r4, #8]
  404de8:	e7f0      	b.n	404dcc <setvbuf+0x140>
  404dea:	4628      	mov	r0, r5
  404dec:	f003 fefe 	bl	408bec <__sinit>
  404df0:	e7c7      	b.n	404d82 <setvbuf+0xf6>
  404df2:	f04f 35ff 	mov.w	r5, #4294967295
  404df6:	e7b0      	b.n	404d5a <setvbuf+0xce>
  404df8:	f8dd 9000 	ldr.w	r9, [sp]
  404dfc:	45b1      	cmp	r9, r6
  404dfe:	d004      	beq.n	404e0a <setvbuf+0x17e>
  404e00:	4648      	mov	r0, r9
  404e02:	f7ff fb0b 	bl	40441c <malloc>
  404e06:	4607      	mov	r7, r0
  404e08:	b920      	cbnz	r0, 404e14 <setvbuf+0x188>
  404e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e0e:	f04f 35ff 	mov.w	r5, #4294967295
  404e12:	e792      	b.n	404d3a <setvbuf+0xae>
  404e14:	464e      	mov	r6, r9
  404e16:	e783      	b.n	404d20 <setvbuf+0x94>
  404e18:	20400024 	.word	0x20400024

00404e1c <sprintf>:
  404e1c:	b40e      	push	{r1, r2, r3}
  404e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e20:	b09c      	sub	sp, #112	; 0x70
  404e22:	ab21      	add	r3, sp, #132	; 0x84
  404e24:	490f      	ldr	r1, [pc, #60]	; (404e64 <sprintf+0x48>)
  404e26:	f853 2b04 	ldr.w	r2, [r3], #4
  404e2a:	9301      	str	r3, [sp, #4]
  404e2c:	4605      	mov	r5, r0
  404e2e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  404e32:	6808      	ldr	r0, [r1, #0]
  404e34:	9502      	str	r5, [sp, #8]
  404e36:	f44f 7702 	mov.w	r7, #520	; 0x208
  404e3a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  404e3e:	a902      	add	r1, sp, #8
  404e40:	9506      	str	r5, [sp, #24]
  404e42:	f8ad 7014 	strh.w	r7, [sp, #20]
  404e46:	9404      	str	r4, [sp, #16]
  404e48:	9407      	str	r4, [sp, #28]
  404e4a:	f8ad 6016 	strh.w	r6, [sp, #22]
  404e4e:	f000 f885 	bl	404f5c <_svfprintf_r>
  404e52:	9b02      	ldr	r3, [sp, #8]
  404e54:	2200      	movs	r2, #0
  404e56:	701a      	strb	r2, [r3, #0]
  404e58:	b01c      	add	sp, #112	; 0x70
  404e5a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404e5e:	b003      	add	sp, #12
  404e60:	4770      	bx	lr
  404e62:	bf00      	nop
  404e64:	20400024 	.word	0x20400024
	...

00404e80 <strlen>:
  404e80:	f890 f000 	pld	[r0]
  404e84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404e88:	f020 0107 	bic.w	r1, r0, #7
  404e8c:	f06f 0c00 	mvn.w	ip, #0
  404e90:	f010 0407 	ands.w	r4, r0, #7
  404e94:	f891 f020 	pld	[r1, #32]
  404e98:	f040 8049 	bne.w	404f2e <strlen+0xae>
  404e9c:	f04f 0400 	mov.w	r4, #0
  404ea0:	f06f 0007 	mvn.w	r0, #7
  404ea4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ea8:	f891 f040 	pld	[r1, #64]	; 0x40
  404eac:	f100 0008 	add.w	r0, r0, #8
  404eb0:	fa82 f24c 	uadd8	r2, r2, ip
  404eb4:	faa4 f28c 	sel	r2, r4, ip
  404eb8:	fa83 f34c 	uadd8	r3, r3, ip
  404ebc:	faa2 f38c 	sel	r3, r2, ip
  404ec0:	bb4b      	cbnz	r3, 404f16 <strlen+0x96>
  404ec2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404ec6:	fa82 f24c 	uadd8	r2, r2, ip
  404eca:	f100 0008 	add.w	r0, r0, #8
  404ece:	faa4 f28c 	sel	r2, r4, ip
  404ed2:	fa83 f34c 	uadd8	r3, r3, ip
  404ed6:	faa2 f38c 	sel	r3, r2, ip
  404eda:	b9e3      	cbnz	r3, 404f16 <strlen+0x96>
  404edc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404ee0:	fa82 f24c 	uadd8	r2, r2, ip
  404ee4:	f100 0008 	add.w	r0, r0, #8
  404ee8:	faa4 f28c 	sel	r2, r4, ip
  404eec:	fa83 f34c 	uadd8	r3, r3, ip
  404ef0:	faa2 f38c 	sel	r3, r2, ip
  404ef4:	b97b      	cbnz	r3, 404f16 <strlen+0x96>
  404ef6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404efa:	f101 0120 	add.w	r1, r1, #32
  404efe:	fa82 f24c 	uadd8	r2, r2, ip
  404f02:	f100 0008 	add.w	r0, r0, #8
  404f06:	faa4 f28c 	sel	r2, r4, ip
  404f0a:	fa83 f34c 	uadd8	r3, r3, ip
  404f0e:	faa2 f38c 	sel	r3, r2, ip
  404f12:	2b00      	cmp	r3, #0
  404f14:	d0c6      	beq.n	404ea4 <strlen+0x24>
  404f16:	2a00      	cmp	r2, #0
  404f18:	bf04      	itt	eq
  404f1a:	3004      	addeq	r0, #4
  404f1c:	461a      	moveq	r2, r3
  404f1e:	ba12      	rev	r2, r2
  404f20:	fab2 f282 	clz	r2, r2
  404f24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404f28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404f2c:	4770      	bx	lr
  404f2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404f32:	f004 0503 	and.w	r5, r4, #3
  404f36:	f1c4 0000 	rsb	r0, r4, #0
  404f3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404f3e:	f014 0f04 	tst.w	r4, #4
  404f42:	f891 f040 	pld	[r1, #64]	; 0x40
  404f46:	fa0c f505 	lsl.w	r5, ip, r5
  404f4a:	ea62 0205 	orn	r2, r2, r5
  404f4e:	bf1c      	itt	ne
  404f50:	ea63 0305 	ornne	r3, r3, r5
  404f54:	4662      	movne	r2, ip
  404f56:	f04f 0400 	mov.w	r4, #0
  404f5a:	e7a9      	b.n	404eb0 <strlen+0x30>

00404f5c <_svfprintf_r>:
  404f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f60:	b0c3      	sub	sp, #268	; 0x10c
  404f62:	460c      	mov	r4, r1
  404f64:	910b      	str	r1, [sp, #44]	; 0x2c
  404f66:	4692      	mov	sl, r2
  404f68:	930f      	str	r3, [sp, #60]	; 0x3c
  404f6a:	900c      	str	r0, [sp, #48]	; 0x30
  404f6c:	f004 f968 	bl	409240 <_localeconv_r>
  404f70:	6803      	ldr	r3, [r0, #0]
  404f72:	931a      	str	r3, [sp, #104]	; 0x68
  404f74:	4618      	mov	r0, r3
  404f76:	f7ff ff83 	bl	404e80 <strlen>
  404f7a:	89a3      	ldrh	r3, [r4, #12]
  404f7c:	9019      	str	r0, [sp, #100]	; 0x64
  404f7e:	0619      	lsls	r1, r3, #24
  404f80:	d503      	bpl.n	404f8a <_svfprintf_r+0x2e>
  404f82:	6923      	ldr	r3, [r4, #16]
  404f84:	2b00      	cmp	r3, #0
  404f86:	f001 8003 	beq.w	405f90 <_svfprintf_r+0x1034>
  404f8a:	2300      	movs	r3, #0
  404f8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404f90:	9313      	str	r3, [sp, #76]	; 0x4c
  404f92:	9315      	str	r3, [sp, #84]	; 0x54
  404f94:	9314      	str	r3, [sp, #80]	; 0x50
  404f96:	9327      	str	r3, [sp, #156]	; 0x9c
  404f98:	9326      	str	r3, [sp, #152]	; 0x98
  404f9a:	9318      	str	r3, [sp, #96]	; 0x60
  404f9c:	931b      	str	r3, [sp, #108]	; 0x6c
  404f9e:	9309      	str	r3, [sp, #36]	; 0x24
  404fa0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  404fa4:	46c8      	mov	r8, r9
  404fa6:	9316      	str	r3, [sp, #88]	; 0x58
  404fa8:	9317      	str	r3, [sp, #92]	; 0x5c
  404faa:	f89a 3000 	ldrb.w	r3, [sl]
  404fae:	4654      	mov	r4, sl
  404fb0:	b1e3      	cbz	r3, 404fec <_svfprintf_r+0x90>
  404fb2:	2b25      	cmp	r3, #37	; 0x25
  404fb4:	d102      	bne.n	404fbc <_svfprintf_r+0x60>
  404fb6:	e019      	b.n	404fec <_svfprintf_r+0x90>
  404fb8:	2b25      	cmp	r3, #37	; 0x25
  404fba:	d003      	beq.n	404fc4 <_svfprintf_r+0x68>
  404fbc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404fc0:	2b00      	cmp	r3, #0
  404fc2:	d1f9      	bne.n	404fb8 <_svfprintf_r+0x5c>
  404fc4:	eba4 050a 	sub.w	r5, r4, sl
  404fc8:	b185      	cbz	r5, 404fec <_svfprintf_r+0x90>
  404fca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fcc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fce:	f8c8 a000 	str.w	sl, [r8]
  404fd2:	3301      	adds	r3, #1
  404fd4:	442a      	add	r2, r5
  404fd6:	2b07      	cmp	r3, #7
  404fd8:	f8c8 5004 	str.w	r5, [r8, #4]
  404fdc:	9227      	str	r2, [sp, #156]	; 0x9c
  404fde:	9326      	str	r3, [sp, #152]	; 0x98
  404fe0:	dc7f      	bgt.n	4050e2 <_svfprintf_r+0x186>
  404fe2:	f108 0808 	add.w	r8, r8, #8
  404fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404fe8:	442b      	add	r3, r5
  404fea:	9309      	str	r3, [sp, #36]	; 0x24
  404fec:	7823      	ldrb	r3, [r4, #0]
  404fee:	2b00      	cmp	r3, #0
  404ff0:	d07f      	beq.n	4050f2 <_svfprintf_r+0x196>
  404ff2:	2300      	movs	r3, #0
  404ff4:	461a      	mov	r2, r3
  404ff6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404ffa:	4619      	mov	r1, r3
  404ffc:	930d      	str	r3, [sp, #52]	; 0x34
  404ffe:	469b      	mov	fp, r3
  405000:	f04f 30ff 	mov.w	r0, #4294967295
  405004:	7863      	ldrb	r3, [r4, #1]
  405006:	900a      	str	r0, [sp, #40]	; 0x28
  405008:	f104 0a01 	add.w	sl, r4, #1
  40500c:	f10a 0a01 	add.w	sl, sl, #1
  405010:	f1a3 0020 	sub.w	r0, r3, #32
  405014:	2858      	cmp	r0, #88	; 0x58
  405016:	f200 83c1 	bhi.w	40579c <_svfprintf_r+0x840>
  40501a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40501e:	0238      	.short	0x0238
  405020:	03bf03bf 	.word	0x03bf03bf
  405024:	03bf0240 	.word	0x03bf0240
  405028:	03bf03bf 	.word	0x03bf03bf
  40502c:	03bf03bf 	.word	0x03bf03bf
  405030:	024503bf 	.word	0x024503bf
  405034:	03bf0203 	.word	0x03bf0203
  405038:	026b005d 	.word	0x026b005d
  40503c:	028603bf 	.word	0x028603bf
  405040:	039d039d 	.word	0x039d039d
  405044:	039d039d 	.word	0x039d039d
  405048:	039d039d 	.word	0x039d039d
  40504c:	039d039d 	.word	0x039d039d
  405050:	03bf039d 	.word	0x03bf039d
  405054:	03bf03bf 	.word	0x03bf03bf
  405058:	03bf03bf 	.word	0x03bf03bf
  40505c:	03bf03bf 	.word	0x03bf03bf
  405060:	03bf03bf 	.word	0x03bf03bf
  405064:	033703bf 	.word	0x033703bf
  405068:	03bf0357 	.word	0x03bf0357
  40506c:	03bf0357 	.word	0x03bf0357
  405070:	03bf03bf 	.word	0x03bf03bf
  405074:	039803bf 	.word	0x039803bf
  405078:	03bf03bf 	.word	0x03bf03bf
  40507c:	03bf03ad 	.word	0x03bf03ad
  405080:	03bf03bf 	.word	0x03bf03bf
  405084:	03bf03bf 	.word	0x03bf03bf
  405088:	03bf0259 	.word	0x03bf0259
  40508c:	031e03bf 	.word	0x031e03bf
  405090:	03bf03bf 	.word	0x03bf03bf
  405094:	03bf03bf 	.word	0x03bf03bf
  405098:	03bf03bf 	.word	0x03bf03bf
  40509c:	03bf03bf 	.word	0x03bf03bf
  4050a0:	03bf03bf 	.word	0x03bf03bf
  4050a4:	02db02c6 	.word	0x02db02c6
  4050a8:	03570357 	.word	0x03570357
  4050ac:	028b0357 	.word	0x028b0357
  4050b0:	03bf02db 	.word	0x03bf02db
  4050b4:	029003bf 	.word	0x029003bf
  4050b8:	029d03bf 	.word	0x029d03bf
  4050bc:	02b401cc 	.word	0x02b401cc
  4050c0:	03bf0208 	.word	0x03bf0208
  4050c4:	03bf01e1 	.word	0x03bf01e1
  4050c8:	03bf007e 	.word	0x03bf007e
  4050cc:	020d03bf 	.word	0x020d03bf
  4050d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4050d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4050d4:	4240      	negs	r0, r0
  4050d6:	900d      	str	r0, [sp, #52]	; 0x34
  4050d8:	f04b 0b04 	orr.w	fp, fp, #4
  4050dc:	f89a 3000 	ldrb.w	r3, [sl]
  4050e0:	e794      	b.n	40500c <_svfprintf_r+0xb0>
  4050e2:	aa25      	add	r2, sp, #148	; 0x94
  4050e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050e8:	f004 fed2 	bl	409e90 <__ssprint_r>
  4050ec:	b940      	cbnz	r0, 405100 <_svfprintf_r+0x1a4>
  4050ee:	46c8      	mov	r8, r9
  4050f0:	e779      	b.n	404fe6 <_svfprintf_r+0x8a>
  4050f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4050f4:	b123      	cbz	r3, 405100 <_svfprintf_r+0x1a4>
  4050f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050fa:	aa25      	add	r2, sp, #148	; 0x94
  4050fc:	f004 fec8 	bl	409e90 <__ssprint_r>
  405100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405102:	899b      	ldrh	r3, [r3, #12]
  405104:	f013 0f40 	tst.w	r3, #64	; 0x40
  405108:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40510a:	bf18      	it	ne
  40510c:	f04f 33ff 	movne.w	r3, #4294967295
  405110:	9309      	str	r3, [sp, #36]	; 0x24
  405112:	9809      	ldr	r0, [sp, #36]	; 0x24
  405114:	b043      	add	sp, #268	; 0x10c
  405116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40511a:	f01b 0f20 	tst.w	fp, #32
  40511e:	9311      	str	r3, [sp, #68]	; 0x44
  405120:	f040 81dd 	bne.w	4054de <_svfprintf_r+0x582>
  405124:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405126:	f01b 0f10 	tst.w	fp, #16
  40512a:	4613      	mov	r3, r2
  40512c:	f040 856e 	bne.w	405c0c <_svfprintf_r+0xcb0>
  405130:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405134:	f000 856a 	beq.w	405c0c <_svfprintf_r+0xcb0>
  405138:	8814      	ldrh	r4, [r2, #0]
  40513a:	3204      	adds	r2, #4
  40513c:	2500      	movs	r5, #0
  40513e:	2301      	movs	r3, #1
  405140:	920f      	str	r2, [sp, #60]	; 0x3c
  405142:	2700      	movs	r7, #0
  405144:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405148:	990a      	ldr	r1, [sp, #40]	; 0x28
  40514a:	1c4a      	adds	r2, r1, #1
  40514c:	f000 8265 	beq.w	40561a <_svfprintf_r+0x6be>
  405150:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405154:	9207      	str	r2, [sp, #28]
  405156:	ea54 0205 	orrs.w	r2, r4, r5
  40515a:	f040 8264 	bne.w	405626 <_svfprintf_r+0x6ca>
  40515e:	2900      	cmp	r1, #0
  405160:	f040 843c 	bne.w	4059dc <_svfprintf_r+0xa80>
  405164:	2b00      	cmp	r3, #0
  405166:	f040 84d7 	bne.w	405b18 <_svfprintf_r+0xbbc>
  40516a:	f01b 0301 	ands.w	r3, fp, #1
  40516e:	930e      	str	r3, [sp, #56]	; 0x38
  405170:	f000 8604 	beq.w	405d7c <_svfprintf_r+0xe20>
  405174:	ae42      	add	r6, sp, #264	; 0x108
  405176:	2330      	movs	r3, #48	; 0x30
  405178:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40517c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40517e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405180:	4293      	cmp	r3, r2
  405182:	bfb8      	it	lt
  405184:	4613      	movlt	r3, r2
  405186:	9308      	str	r3, [sp, #32]
  405188:	2300      	movs	r3, #0
  40518a:	9312      	str	r3, [sp, #72]	; 0x48
  40518c:	b117      	cbz	r7, 405194 <_svfprintf_r+0x238>
  40518e:	9b08      	ldr	r3, [sp, #32]
  405190:	3301      	adds	r3, #1
  405192:	9308      	str	r3, [sp, #32]
  405194:	9b07      	ldr	r3, [sp, #28]
  405196:	f013 0302 	ands.w	r3, r3, #2
  40519a:	9310      	str	r3, [sp, #64]	; 0x40
  40519c:	d002      	beq.n	4051a4 <_svfprintf_r+0x248>
  40519e:	9b08      	ldr	r3, [sp, #32]
  4051a0:	3302      	adds	r3, #2
  4051a2:	9308      	str	r3, [sp, #32]
  4051a4:	9b07      	ldr	r3, [sp, #28]
  4051a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4051aa:	f040 830e 	bne.w	4057ca <_svfprintf_r+0x86e>
  4051ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4051b0:	9a08      	ldr	r2, [sp, #32]
  4051b2:	eba3 0b02 	sub.w	fp, r3, r2
  4051b6:	f1bb 0f00 	cmp.w	fp, #0
  4051ba:	f340 8306 	ble.w	4057ca <_svfprintf_r+0x86e>
  4051be:	f1bb 0f10 	cmp.w	fp, #16
  4051c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4051c6:	dd29      	ble.n	40521c <_svfprintf_r+0x2c0>
  4051c8:	4643      	mov	r3, r8
  4051ca:	4621      	mov	r1, r4
  4051cc:	46a8      	mov	r8, r5
  4051ce:	2710      	movs	r7, #16
  4051d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4051d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4051d4:	e006      	b.n	4051e4 <_svfprintf_r+0x288>
  4051d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4051da:	f1bb 0f10 	cmp.w	fp, #16
  4051de:	f103 0308 	add.w	r3, r3, #8
  4051e2:	dd18      	ble.n	405216 <_svfprintf_r+0x2ba>
  4051e4:	3201      	adds	r2, #1
  4051e6:	48b7      	ldr	r0, [pc, #732]	; (4054c4 <_svfprintf_r+0x568>)
  4051e8:	9226      	str	r2, [sp, #152]	; 0x98
  4051ea:	3110      	adds	r1, #16
  4051ec:	2a07      	cmp	r2, #7
  4051ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4051f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4051f4:	ddef      	ble.n	4051d6 <_svfprintf_r+0x27a>
  4051f6:	aa25      	add	r2, sp, #148	; 0x94
  4051f8:	4629      	mov	r1, r5
  4051fa:	4620      	mov	r0, r4
  4051fc:	f004 fe48 	bl	409e90 <__ssprint_r>
  405200:	2800      	cmp	r0, #0
  405202:	f47f af7d 	bne.w	405100 <_svfprintf_r+0x1a4>
  405206:	f1ab 0b10 	sub.w	fp, fp, #16
  40520a:	f1bb 0f10 	cmp.w	fp, #16
  40520e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405210:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405212:	464b      	mov	r3, r9
  405214:	dce6      	bgt.n	4051e4 <_svfprintf_r+0x288>
  405216:	4645      	mov	r5, r8
  405218:	460c      	mov	r4, r1
  40521a:	4698      	mov	r8, r3
  40521c:	3201      	adds	r2, #1
  40521e:	4ba9      	ldr	r3, [pc, #676]	; (4054c4 <_svfprintf_r+0x568>)
  405220:	9226      	str	r2, [sp, #152]	; 0x98
  405222:	445c      	add	r4, fp
  405224:	2a07      	cmp	r2, #7
  405226:	9427      	str	r4, [sp, #156]	; 0x9c
  405228:	e888 0808 	stmia.w	r8, {r3, fp}
  40522c:	f300 8498 	bgt.w	405b60 <_svfprintf_r+0xc04>
  405230:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405234:	f108 0808 	add.w	r8, r8, #8
  405238:	b177      	cbz	r7, 405258 <_svfprintf_r+0x2fc>
  40523a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40523c:	3301      	adds	r3, #1
  40523e:	3401      	adds	r4, #1
  405240:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405244:	2201      	movs	r2, #1
  405246:	2b07      	cmp	r3, #7
  405248:	9427      	str	r4, [sp, #156]	; 0x9c
  40524a:	9326      	str	r3, [sp, #152]	; 0x98
  40524c:	e888 0006 	stmia.w	r8, {r1, r2}
  405250:	f300 83db 	bgt.w	405a0a <_svfprintf_r+0xaae>
  405254:	f108 0808 	add.w	r8, r8, #8
  405258:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40525a:	b16b      	cbz	r3, 405278 <_svfprintf_r+0x31c>
  40525c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40525e:	3301      	adds	r3, #1
  405260:	3402      	adds	r4, #2
  405262:	a91e      	add	r1, sp, #120	; 0x78
  405264:	2202      	movs	r2, #2
  405266:	2b07      	cmp	r3, #7
  405268:	9427      	str	r4, [sp, #156]	; 0x9c
  40526a:	9326      	str	r3, [sp, #152]	; 0x98
  40526c:	e888 0006 	stmia.w	r8, {r1, r2}
  405270:	f300 83d6 	bgt.w	405a20 <_svfprintf_r+0xac4>
  405274:	f108 0808 	add.w	r8, r8, #8
  405278:	2d80      	cmp	r5, #128	; 0x80
  40527a:	f000 8315 	beq.w	4058a8 <_svfprintf_r+0x94c>
  40527e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405280:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405282:	1a9f      	subs	r7, r3, r2
  405284:	2f00      	cmp	r7, #0
  405286:	dd36      	ble.n	4052f6 <_svfprintf_r+0x39a>
  405288:	2f10      	cmp	r7, #16
  40528a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40528c:	4d8e      	ldr	r5, [pc, #568]	; (4054c8 <_svfprintf_r+0x56c>)
  40528e:	dd27      	ble.n	4052e0 <_svfprintf_r+0x384>
  405290:	4642      	mov	r2, r8
  405292:	4621      	mov	r1, r4
  405294:	46b0      	mov	r8, r6
  405296:	f04f 0b10 	mov.w	fp, #16
  40529a:	462e      	mov	r6, r5
  40529c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40529e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4052a0:	e004      	b.n	4052ac <_svfprintf_r+0x350>
  4052a2:	3f10      	subs	r7, #16
  4052a4:	2f10      	cmp	r7, #16
  4052a6:	f102 0208 	add.w	r2, r2, #8
  4052aa:	dd15      	ble.n	4052d8 <_svfprintf_r+0x37c>
  4052ac:	3301      	adds	r3, #1
  4052ae:	3110      	adds	r1, #16
  4052b0:	2b07      	cmp	r3, #7
  4052b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4052b4:	9326      	str	r3, [sp, #152]	; 0x98
  4052b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4052ba:	ddf2      	ble.n	4052a2 <_svfprintf_r+0x346>
  4052bc:	aa25      	add	r2, sp, #148	; 0x94
  4052be:	4629      	mov	r1, r5
  4052c0:	4620      	mov	r0, r4
  4052c2:	f004 fde5 	bl	409e90 <__ssprint_r>
  4052c6:	2800      	cmp	r0, #0
  4052c8:	f47f af1a 	bne.w	405100 <_svfprintf_r+0x1a4>
  4052cc:	3f10      	subs	r7, #16
  4052ce:	2f10      	cmp	r7, #16
  4052d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4052d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4052d4:	464a      	mov	r2, r9
  4052d6:	dce9      	bgt.n	4052ac <_svfprintf_r+0x350>
  4052d8:	4635      	mov	r5, r6
  4052da:	460c      	mov	r4, r1
  4052dc:	4646      	mov	r6, r8
  4052de:	4690      	mov	r8, r2
  4052e0:	3301      	adds	r3, #1
  4052e2:	443c      	add	r4, r7
  4052e4:	2b07      	cmp	r3, #7
  4052e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4052e8:	9326      	str	r3, [sp, #152]	; 0x98
  4052ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4052ee:	f300 8381 	bgt.w	4059f4 <_svfprintf_r+0xa98>
  4052f2:	f108 0808 	add.w	r8, r8, #8
  4052f6:	9b07      	ldr	r3, [sp, #28]
  4052f8:	05df      	lsls	r7, r3, #23
  4052fa:	f100 8268 	bmi.w	4057ce <_svfprintf_r+0x872>
  4052fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405300:	990e      	ldr	r1, [sp, #56]	; 0x38
  405302:	f8c8 6000 	str.w	r6, [r8]
  405306:	3301      	adds	r3, #1
  405308:	440c      	add	r4, r1
  40530a:	2b07      	cmp	r3, #7
  40530c:	9427      	str	r4, [sp, #156]	; 0x9c
  40530e:	f8c8 1004 	str.w	r1, [r8, #4]
  405312:	9326      	str	r3, [sp, #152]	; 0x98
  405314:	f300 834d 	bgt.w	4059b2 <_svfprintf_r+0xa56>
  405318:	f108 0808 	add.w	r8, r8, #8
  40531c:	9b07      	ldr	r3, [sp, #28]
  40531e:	075b      	lsls	r3, r3, #29
  405320:	d53a      	bpl.n	405398 <_svfprintf_r+0x43c>
  405322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405324:	9a08      	ldr	r2, [sp, #32]
  405326:	1a9d      	subs	r5, r3, r2
  405328:	2d00      	cmp	r5, #0
  40532a:	dd35      	ble.n	405398 <_svfprintf_r+0x43c>
  40532c:	2d10      	cmp	r5, #16
  40532e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405330:	dd20      	ble.n	405374 <_svfprintf_r+0x418>
  405332:	2610      	movs	r6, #16
  405334:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405336:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40533a:	e004      	b.n	405346 <_svfprintf_r+0x3ea>
  40533c:	3d10      	subs	r5, #16
  40533e:	2d10      	cmp	r5, #16
  405340:	f108 0808 	add.w	r8, r8, #8
  405344:	dd16      	ble.n	405374 <_svfprintf_r+0x418>
  405346:	3301      	adds	r3, #1
  405348:	4a5e      	ldr	r2, [pc, #376]	; (4054c4 <_svfprintf_r+0x568>)
  40534a:	9326      	str	r3, [sp, #152]	; 0x98
  40534c:	3410      	adds	r4, #16
  40534e:	2b07      	cmp	r3, #7
  405350:	9427      	str	r4, [sp, #156]	; 0x9c
  405352:	e888 0044 	stmia.w	r8, {r2, r6}
  405356:	ddf1      	ble.n	40533c <_svfprintf_r+0x3e0>
  405358:	aa25      	add	r2, sp, #148	; 0x94
  40535a:	4659      	mov	r1, fp
  40535c:	4638      	mov	r0, r7
  40535e:	f004 fd97 	bl	409e90 <__ssprint_r>
  405362:	2800      	cmp	r0, #0
  405364:	f47f aecc 	bne.w	405100 <_svfprintf_r+0x1a4>
  405368:	3d10      	subs	r5, #16
  40536a:	2d10      	cmp	r5, #16
  40536c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40536e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405370:	46c8      	mov	r8, r9
  405372:	dce8      	bgt.n	405346 <_svfprintf_r+0x3ea>
  405374:	3301      	adds	r3, #1
  405376:	4a53      	ldr	r2, [pc, #332]	; (4054c4 <_svfprintf_r+0x568>)
  405378:	9326      	str	r3, [sp, #152]	; 0x98
  40537a:	442c      	add	r4, r5
  40537c:	2b07      	cmp	r3, #7
  40537e:	9427      	str	r4, [sp, #156]	; 0x9c
  405380:	e888 0024 	stmia.w	r8, {r2, r5}
  405384:	dd08      	ble.n	405398 <_svfprintf_r+0x43c>
  405386:	aa25      	add	r2, sp, #148	; 0x94
  405388:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40538a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40538c:	f004 fd80 	bl	409e90 <__ssprint_r>
  405390:	2800      	cmp	r0, #0
  405392:	f47f aeb5 	bne.w	405100 <_svfprintf_r+0x1a4>
  405396:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405398:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40539a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40539c:	9908      	ldr	r1, [sp, #32]
  40539e:	428a      	cmp	r2, r1
  4053a0:	bfac      	ite	ge
  4053a2:	189b      	addge	r3, r3, r2
  4053a4:	185b      	addlt	r3, r3, r1
  4053a6:	9309      	str	r3, [sp, #36]	; 0x24
  4053a8:	2c00      	cmp	r4, #0
  4053aa:	f040 830d 	bne.w	4059c8 <_svfprintf_r+0xa6c>
  4053ae:	2300      	movs	r3, #0
  4053b0:	9326      	str	r3, [sp, #152]	; 0x98
  4053b2:	46c8      	mov	r8, r9
  4053b4:	e5f9      	b.n	404faa <_svfprintf_r+0x4e>
  4053b6:	9311      	str	r3, [sp, #68]	; 0x44
  4053b8:	f01b 0320 	ands.w	r3, fp, #32
  4053bc:	f040 81e3 	bne.w	405786 <_svfprintf_r+0x82a>
  4053c0:	f01b 0210 	ands.w	r2, fp, #16
  4053c4:	f040 842e 	bne.w	405c24 <_svfprintf_r+0xcc8>
  4053c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4053cc:	f000 842a 	beq.w	405c24 <_svfprintf_r+0xcc8>
  4053d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4053d2:	4613      	mov	r3, r2
  4053d4:	460a      	mov	r2, r1
  4053d6:	3204      	adds	r2, #4
  4053d8:	880c      	ldrh	r4, [r1, #0]
  4053da:	920f      	str	r2, [sp, #60]	; 0x3c
  4053dc:	2500      	movs	r5, #0
  4053de:	e6b0      	b.n	405142 <_svfprintf_r+0x1e6>
  4053e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4053e2:	9311      	str	r3, [sp, #68]	; 0x44
  4053e4:	6816      	ldr	r6, [r2, #0]
  4053e6:	2400      	movs	r4, #0
  4053e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4053ec:	1d15      	adds	r5, r2, #4
  4053ee:	2e00      	cmp	r6, #0
  4053f0:	f000 86a7 	beq.w	406142 <_svfprintf_r+0x11e6>
  4053f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053f6:	1c53      	adds	r3, r2, #1
  4053f8:	f000 8609 	beq.w	40600e <_svfprintf_r+0x10b2>
  4053fc:	4621      	mov	r1, r4
  4053fe:	4630      	mov	r0, r6
  405400:	f003 ffae 	bl	409360 <memchr>
  405404:	2800      	cmp	r0, #0
  405406:	f000 86e1 	beq.w	4061cc <_svfprintf_r+0x1270>
  40540a:	1b83      	subs	r3, r0, r6
  40540c:	930e      	str	r3, [sp, #56]	; 0x38
  40540e:	940a      	str	r4, [sp, #40]	; 0x28
  405410:	950f      	str	r5, [sp, #60]	; 0x3c
  405412:	f8cd b01c 	str.w	fp, [sp, #28]
  405416:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40541a:	9308      	str	r3, [sp, #32]
  40541c:	9412      	str	r4, [sp, #72]	; 0x48
  40541e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405422:	e6b3      	b.n	40518c <_svfprintf_r+0x230>
  405424:	f89a 3000 	ldrb.w	r3, [sl]
  405428:	2201      	movs	r2, #1
  40542a:	212b      	movs	r1, #43	; 0x2b
  40542c:	e5ee      	b.n	40500c <_svfprintf_r+0xb0>
  40542e:	f04b 0b20 	orr.w	fp, fp, #32
  405432:	f89a 3000 	ldrb.w	r3, [sl]
  405436:	e5e9      	b.n	40500c <_svfprintf_r+0xb0>
  405438:	9311      	str	r3, [sp, #68]	; 0x44
  40543a:	2a00      	cmp	r2, #0
  40543c:	f040 8795 	bne.w	40636a <_svfprintf_r+0x140e>
  405440:	4b22      	ldr	r3, [pc, #136]	; (4054cc <_svfprintf_r+0x570>)
  405442:	9318      	str	r3, [sp, #96]	; 0x60
  405444:	f01b 0f20 	tst.w	fp, #32
  405448:	f040 8111 	bne.w	40566e <_svfprintf_r+0x712>
  40544c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40544e:	f01b 0f10 	tst.w	fp, #16
  405452:	4613      	mov	r3, r2
  405454:	f040 83e1 	bne.w	405c1a <_svfprintf_r+0xcbe>
  405458:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40545c:	f000 83dd 	beq.w	405c1a <_svfprintf_r+0xcbe>
  405460:	3304      	adds	r3, #4
  405462:	8814      	ldrh	r4, [r2, #0]
  405464:	930f      	str	r3, [sp, #60]	; 0x3c
  405466:	2500      	movs	r5, #0
  405468:	f01b 0f01 	tst.w	fp, #1
  40546c:	f000 810c 	beq.w	405688 <_svfprintf_r+0x72c>
  405470:	ea54 0305 	orrs.w	r3, r4, r5
  405474:	f000 8108 	beq.w	405688 <_svfprintf_r+0x72c>
  405478:	2330      	movs	r3, #48	; 0x30
  40547a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40547e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  405482:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  405486:	f04b 0b02 	orr.w	fp, fp, #2
  40548a:	2302      	movs	r3, #2
  40548c:	e659      	b.n	405142 <_svfprintf_r+0x1e6>
  40548e:	f89a 3000 	ldrb.w	r3, [sl]
  405492:	2900      	cmp	r1, #0
  405494:	f47f adba 	bne.w	40500c <_svfprintf_r+0xb0>
  405498:	2201      	movs	r2, #1
  40549a:	2120      	movs	r1, #32
  40549c:	e5b6      	b.n	40500c <_svfprintf_r+0xb0>
  40549e:	f04b 0b01 	orr.w	fp, fp, #1
  4054a2:	f89a 3000 	ldrb.w	r3, [sl]
  4054a6:	e5b1      	b.n	40500c <_svfprintf_r+0xb0>
  4054a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4054aa:	6823      	ldr	r3, [r4, #0]
  4054ac:	930d      	str	r3, [sp, #52]	; 0x34
  4054ae:	4618      	mov	r0, r3
  4054b0:	2800      	cmp	r0, #0
  4054b2:	4623      	mov	r3, r4
  4054b4:	f103 0304 	add.w	r3, r3, #4
  4054b8:	f6ff ae0a 	blt.w	4050d0 <_svfprintf_r+0x174>
  4054bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4054be:	f89a 3000 	ldrb.w	r3, [sl]
  4054c2:	e5a3      	b.n	40500c <_svfprintf_r+0xb0>
  4054c4:	0040aaa8 	.word	0x0040aaa8
  4054c8:	0040aab8 	.word	0x0040aab8
  4054cc:	0040aa88 	.word	0x0040aa88
  4054d0:	f04b 0b10 	orr.w	fp, fp, #16
  4054d4:	f01b 0f20 	tst.w	fp, #32
  4054d8:	9311      	str	r3, [sp, #68]	; 0x44
  4054da:	f43f ae23 	beq.w	405124 <_svfprintf_r+0x1c8>
  4054de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4054e0:	3507      	adds	r5, #7
  4054e2:	f025 0307 	bic.w	r3, r5, #7
  4054e6:	f103 0208 	add.w	r2, r3, #8
  4054ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4054ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4054f0:	2301      	movs	r3, #1
  4054f2:	e626      	b.n	405142 <_svfprintf_r+0x1e6>
  4054f4:	f89a 3000 	ldrb.w	r3, [sl]
  4054f8:	2b2a      	cmp	r3, #42	; 0x2a
  4054fa:	f10a 0401 	add.w	r4, sl, #1
  4054fe:	f000 8727 	beq.w	406350 <_svfprintf_r+0x13f4>
  405502:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405506:	2809      	cmp	r0, #9
  405508:	46a2      	mov	sl, r4
  40550a:	f200 86ad 	bhi.w	406268 <_svfprintf_r+0x130c>
  40550e:	2300      	movs	r3, #0
  405510:	461c      	mov	r4, r3
  405512:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405516:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40551a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40551e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405522:	2809      	cmp	r0, #9
  405524:	d9f5      	bls.n	405512 <_svfprintf_r+0x5b6>
  405526:	940a      	str	r4, [sp, #40]	; 0x28
  405528:	e572      	b.n	405010 <_svfprintf_r+0xb4>
  40552a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40552e:	f89a 3000 	ldrb.w	r3, [sl]
  405532:	e56b      	b.n	40500c <_svfprintf_r+0xb0>
  405534:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  405538:	f89a 3000 	ldrb.w	r3, [sl]
  40553c:	e566      	b.n	40500c <_svfprintf_r+0xb0>
  40553e:	f89a 3000 	ldrb.w	r3, [sl]
  405542:	2b6c      	cmp	r3, #108	; 0x6c
  405544:	bf03      	ittte	eq
  405546:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40554a:	f04b 0b20 	orreq.w	fp, fp, #32
  40554e:	f10a 0a01 	addeq.w	sl, sl, #1
  405552:	f04b 0b10 	orrne.w	fp, fp, #16
  405556:	e559      	b.n	40500c <_svfprintf_r+0xb0>
  405558:	2a00      	cmp	r2, #0
  40555a:	f040 8711 	bne.w	406380 <_svfprintf_r+0x1424>
  40555e:	f01b 0f20 	tst.w	fp, #32
  405562:	f040 84f9 	bne.w	405f58 <_svfprintf_r+0xffc>
  405566:	f01b 0f10 	tst.w	fp, #16
  40556a:	f040 84ac 	bne.w	405ec6 <_svfprintf_r+0xf6a>
  40556e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405572:	f000 84a8 	beq.w	405ec6 <_svfprintf_r+0xf6a>
  405576:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405578:	6813      	ldr	r3, [r2, #0]
  40557a:	3204      	adds	r2, #4
  40557c:	920f      	str	r2, [sp, #60]	; 0x3c
  40557e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  405582:	801a      	strh	r2, [r3, #0]
  405584:	e511      	b.n	404faa <_svfprintf_r+0x4e>
  405586:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405588:	4bb3      	ldr	r3, [pc, #716]	; (405858 <_svfprintf_r+0x8fc>)
  40558a:	680c      	ldr	r4, [r1, #0]
  40558c:	9318      	str	r3, [sp, #96]	; 0x60
  40558e:	2230      	movs	r2, #48	; 0x30
  405590:	2378      	movs	r3, #120	; 0x78
  405592:	3104      	adds	r1, #4
  405594:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  405598:	9311      	str	r3, [sp, #68]	; 0x44
  40559a:	f04b 0b02 	orr.w	fp, fp, #2
  40559e:	910f      	str	r1, [sp, #60]	; 0x3c
  4055a0:	2500      	movs	r5, #0
  4055a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4055a6:	2302      	movs	r3, #2
  4055a8:	e5cb      	b.n	405142 <_svfprintf_r+0x1e6>
  4055aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4055ac:	9311      	str	r3, [sp, #68]	; 0x44
  4055ae:	680a      	ldr	r2, [r1, #0]
  4055b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4055b4:	2300      	movs	r3, #0
  4055b6:	460a      	mov	r2, r1
  4055b8:	461f      	mov	r7, r3
  4055ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4055be:	3204      	adds	r2, #4
  4055c0:	2301      	movs	r3, #1
  4055c2:	9308      	str	r3, [sp, #32]
  4055c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4055c8:	970a      	str	r7, [sp, #40]	; 0x28
  4055ca:	9712      	str	r7, [sp, #72]	; 0x48
  4055cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4055ce:	930e      	str	r3, [sp, #56]	; 0x38
  4055d0:	ae28      	add	r6, sp, #160	; 0xa0
  4055d2:	e5df      	b.n	405194 <_svfprintf_r+0x238>
  4055d4:	9311      	str	r3, [sp, #68]	; 0x44
  4055d6:	2a00      	cmp	r2, #0
  4055d8:	f040 86ea 	bne.w	4063b0 <_svfprintf_r+0x1454>
  4055dc:	f01b 0f20 	tst.w	fp, #32
  4055e0:	d15d      	bne.n	40569e <_svfprintf_r+0x742>
  4055e2:	f01b 0f10 	tst.w	fp, #16
  4055e6:	f040 8308 	bne.w	405bfa <_svfprintf_r+0xc9e>
  4055ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4055ee:	f000 8304 	beq.w	405bfa <_svfprintf_r+0xc9e>
  4055f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4055f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4055f8:	3104      	adds	r1, #4
  4055fa:	17e5      	asrs	r5, r4, #31
  4055fc:	4622      	mov	r2, r4
  4055fe:	462b      	mov	r3, r5
  405600:	910f      	str	r1, [sp, #60]	; 0x3c
  405602:	2a00      	cmp	r2, #0
  405604:	f173 0300 	sbcs.w	r3, r3, #0
  405608:	db58      	blt.n	4056bc <_svfprintf_r+0x760>
  40560a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40560c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405610:	1c4a      	adds	r2, r1, #1
  405612:	f04f 0301 	mov.w	r3, #1
  405616:	f47f ad9b 	bne.w	405150 <_svfprintf_r+0x1f4>
  40561a:	ea54 0205 	orrs.w	r2, r4, r5
  40561e:	f000 81df 	beq.w	4059e0 <_svfprintf_r+0xa84>
  405622:	f8cd b01c 	str.w	fp, [sp, #28]
  405626:	2b01      	cmp	r3, #1
  405628:	f000 827b 	beq.w	405b22 <_svfprintf_r+0xbc6>
  40562c:	2b02      	cmp	r3, #2
  40562e:	f040 8206 	bne.w	405a3e <_svfprintf_r+0xae2>
  405632:	9818      	ldr	r0, [sp, #96]	; 0x60
  405634:	464e      	mov	r6, r9
  405636:	0923      	lsrs	r3, r4, #4
  405638:	f004 010f 	and.w	r1, r4, #15
  40563c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405640:	092a      	lsrs	r2, r5, #4
  405642:	461c      	mov	r4, r3
  405644:	4615      	mov	r5, r2
  405646:	5c43      	ldrb	r3, [r0, r1]
  405648:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40564c:	ea54 0305 	orrs.w	r3, r4, r5
  405650:	d1f1      	bne.n	405636 <_svfprintf_r+0x6da>
  405652:	eba9 0306 	sub.w	r3, r9, r6
  405656:	930e      	str	r3, [sp, #56]	; 0x38
  405658:	e590      	b.n	40517c <_svfprintf_r+0x220>
  40565a:	9311      	str	r3, [sp, #68]	; 0x44
  40565c:	2a00      	cmp	r2, #0
  40565e:	f040 86a3 	bne.w	4063a8 <_svfprintf_r+0x144c>
  405662:	4b7e      	ldr	r3, [pc, #504]	; (40585c <_svfprintf_r+0x900>)
  405664:	9318      	str	r3, [sp, #96]	; 0x60
  405666:	f01b 0f20 	tst.w	fp, #32
  40566a:	f43f aeef 	beq.w	40544c <_svfprintf_r+0x4f0>
  40566e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405670:	3507      	adds	r5, #7
  405672:	f025 0307 	bic.w	r3, r5, #7
  405676:	f103 0208 	add.w	r2, r3, #8
  40567a:	f01b 0f01 	tst.w	fp, #1
  40567e:	920f      	str	r2, [sp, #60]	; 0x3c
  405680:	e9d3 4500 	ldrd	r4, r5, [r3]
  405684:	f47f aef4 	bne.w	405470 <_svfprintf_r+0x514>
  405688:	2302      	movs	r3, #2
  40568a:	e55a      	b.n	405142 <_svfprintf_r+0x1e6>
  40568c:	9311      	str	r3, [sp, #68]	; 0x44
  40568e:	2a00      	cmp	r2, #0
  405690:	f040 8686 	bne.w	4063a0 <_svfprintf_r+0x1444>
  405694:	f04b 0b10 	orr.w	fp, fp, #16
  405698:	f01b 0f20 	tst.w	fp, #32
  40569c:	d0a1      	beq.n	4055e2 <_svfprintf_r+0x686>
  40569e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4056a0:	3507      	adds	r5, #7
  4056a2:	f025 0507 	bic.w	r5, r5, #7
  4056a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4056aa:	2a00      	cmp	r2, #0
  4056ac:	f105 0108 	add.w	r1, r5, #8
  4056b0:	461d      	mov	r5, r3
  4056b2:	f173 0300 	sbcs.w	r3, r3, #0
  4056b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4056b8:	4614      	mov	r4, r2
  4056ba:	daa6      	bge.n	40560a <_svfprintf_r+0x6ae>
  4056bc:	272d      	movs	r7, #45	; 0x2d
  4056be:	4264      	negs	r4, r4
  4056c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4056c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4056c8:	2301      	movs	r3, #1
  4056ca:	e53d      	b.n	405148 <_svfprintf_r+0x1ec>
  4056cc:	9311      	str	r3, [sp, #68]	; 0x44
  4056ce:	2a00      	cmp	r2, #0
  4056d0:	f040 8662 	bne.w	406398 <_svfprintf_r+0x143c>
  4056d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4056d6:	3507      	adds	r5, #7
  4056d8:	f025 0307 	bic.w	r3, r5, #7
  4056dc:	f103 0208 	add.w	r2, r3, #8
  4056e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4056e2:	681a      	ldr	r2, [r3, #0]
  4056e4:	9215      	str	r2, [sp, #84]	; 0x54
  4056e6:	685b      	ldr	r3, [r3, #4]
  4056e8:	9314      	str	r3, [sp, #80]	; 0x50
  4056ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4056ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4056ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4056f2:	4628      	mov	r0, r5
  4056f4:	4621      	mov	r1, r4
  4056f6:	f04f 32ff 	mov.w	r2, #4294967295
  4056fa:	4b59      	ldr	r3, [pc, #356]	; (405860 <_svfprintf_r+0x904>)
  4056fc:	f004 ffbe 	bl	40a67c <__aeabi_dcmpun>
  405700:	2800      	cmp	r0, #0
  405702:	f040 834a 	bne.w	405d9a <_svfprintf_r+0xe3e>
  405706:	4628      	mov	r0, r5
  405708:	4621      	mov	r1, r4
  40570a:	f04f 32ff 	mov.w	r2, #4294967295
  40570e:	4b54      	ldr	r3, [pc, #336]	; (405860 <_svfprintf_r+0x904>)
  405710:	f004 ff96 	bl	40a640 <__aeabi_dcmple>
  405714:	2800      	cmp	r0, #0
  405716:	f040 8340 	bne.w	405d9a <_svfprintf_r+0xe3e>
  40571a:	a815      	add	r0, sp, #84	; 0x54
  40571c:	c80d      	ldmia	r0, {r0, r2, r3}
  40571e:	9914      	ldr	r1, [sp, #80]	; 0x50
  405720:	f004 ff84 	bl	40a62c <__aeabi_dcmplt>
  405724:	2800      	cmp	r0, #0
  405726:	f040 8530 	bne.w	40618a <_svfprintf_r+0x122e>
  40572a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40572e:	4e4d      	ldr	r6, [pc, #308]	; (405864 <_svfprintf_r+0x908>)
  405730:	4b4d      	ldr	r3, [pc, #308]	; (405868 <_svfprintf_r+0x90c>)
  405732:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  405736:	9007      	str	r0, [sp, #28]
  405738:	9811      	ldr	r0, [sp, #68]	; 0x44
  40573a:	2203      	movs	r2, #3
  40573c:	2100      	movs	r1, #0
  40573e:	9208      	str	r2, [sp, #32]
  405740:	910a      	str	r1, [sp, #40]	; 0x28
  405742:	2847      	cmp	r0, #71	; 0x47
  405744:	bfd8      	it	le
  405746:	461e      	movle	r6, r3
  405748:	920e      	str	r2, [sp, #56]	; 0x38
  40574a:	9112      	str	r1, [sp, #72]	; 0x48
  40574c:	e51e      	b.n	40518c <_svfprintf_r+0x230>
  40574e:	f04b 0b08 	orr.w	fp, fp, #8
  405752:	f89a 3000 	ldrb.w	r3, [sl]
  405756:	e459      	b.n	40500c <_svfprintf_r+0xb0>
  405758:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40575c:	2300      	movs	r3, #0
  40575e:	461c      	mov	r4, r3
  405760:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405764:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405768:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40576c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405770:	2809      	cmp	r0, #9
  405772:	d9f5      	bls.n	405760 <_svfprintf_r+0x804>
  405774:	940d      	str	r4, [sp, #52]	; 0x34
  405776:	e44b      	b.n	405010 <_svfprintf_r+0xb4>
  405778:	f04b 0b10 	orr.w	fp, fp, #16
  40577c:	9311      	str	r3, [sp, #68]	; 0x44
  40577e:	f01b 0320 	ands.w	r3, fp, #32
  405782:	f43f ae1d 	beq.w	4053c0 <_svfprintf_r+0x464>
  405786:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405788:	3507      	adds	r5, #7
  40578a:	f025 0307 	bic.w	r3, r5, #7
  40578e:	f103 0208 	add.w	r2, r3, #8
  405792:	e9d3 4500 	ldrd	r4, r5, [r3]
  405796:	920f      	str	r2, [sp, #60]	; 0x3c
  405798:	2300      	movs	r3, #0
  40579a:	e4d2      	b.n	405142 <_svfprintf_r+0x1e6>
  40579c:	9311      	str	r3, [sp, #68]	; 0x44
  40579e:	2a00      	cmp	r2, #0
  4057a0:	f040 85e7 	bne.w	406372 <_svfprintf_r+0x1416>
  4057a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4057a6:	2a00      	cmp	r2, #0
  4057a8:	f43f aca3 	beq.w	4050f2 <_svfprintf_r+0x196>
  4057ac:	2300      	movs	r3, #0
  4057ae:	2101      	movs	r1, #1
  4057b0:	461f      	mov	r7, r3
  4057b2:	9108      	str	r1, [sp, #32]
  4057b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4057b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4057bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4057c0:	930a      	str	r3, [sp, #40]	; 0x28
  4057c2:	9312      	str	r3, [sp, #72]	; 0x48
  4057c4:	910e      	str	r1, [sp, #56]	; 0x38
  4057c6:	ae28      	add	r6, sp, #160	; 0xa0
  4057c8:	e4e4      	b.n	405194 <_svfprintf_r+0x238>
  4057ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4057cc:	e534      	b.n	405238 <_svfprintf_r+0x2dc>
  4057ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4057d0:	2b65      	cmp	r3, #101	; 0x65
  4057d2:	f340 80a7 	ble.w	405924 <_svfprintf_r+0x9c8>
  4057d6:	a815      	add	r0, sp, #84	; 0x54
  4057d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4057da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4057dc:	f004 ff1c 	bl	40a618 <__aeabi_dcmpeq>
  4057e0:	2800      	cmp	r0, #0
  4057e2:	f000 8150 	beq.w	405a86 <_svfprintf_r+0xb2a>
  4057e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4057e8:	4a20      	ldr	r2, [pc, #128]	; (40586c <_svfprintf_r+0x910>)
  4057ea:	f8c8 2000 	str.w	r2, [r8]
  4057ee:	3301      	adds	r3, #1
  4057f0:	3401      	adds	r4, #1
  4057f2:	2201      	movs	r2, #1
  4057f4:	2b07      	cmp	r3, #7
  4057f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4057f8:	9326      	str	r3, [sp, #152]	; 0x98
  4057fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4057fe:	f300 836a 	bgt.w	405ed6 <_svfprintf_r+0xf7a>
  405802:	f108 0808 	add.w	r8, r8, #8
  405806:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405808:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40580a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40580c:	4293      	cmp	r3, r2
  40580e:	db03      	blt.n	405818 <_svfprintf_r+0x8bc>
  405810:	9b07      	ldr	r3, [sp, #28]
  405812:	07dd      	lsls	r5, r3, #31
  405814:	f57f ad82 	bpl.w	40531c <_svfprintf_r+0x3c0>
  405818:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40581a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40581c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40581e:	f8c8 2000 	str.w	r2, [r8]
  405822:	3301      	adds	r3, #1
  405824:	440c      	add	r4, r1
  405826:	2b07      	cmp	r3, #7
  405828:	f8c8 1004 	str.w	r1, [r8, #4]
  40582c:	9427      	str	r4, [sp, #156]	; 0x9c
  40582e:	9326      	str	r3, [sp, #152]	; 0x98
  405830:	f300 839e 	bgt.w	405f70 <_svfprintf_r+0x1014>
  405834:	f108 0808 	add.w	r8, r8, #8
  405838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40583a:	1e5e      	subs	r6, r3, #1
  40583c:	2e00      	cmp	r6, #0
  40583e:	f77f ad6d 	ble.w	40531c <_svfprintf_r+0x3c0>
  405842:	2e10      	cmp	r6, #16
  405844:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405846:	4d0a      	ldr	r5, [pc, #40]	; (405870 <_svfprintf_r+0x914>)
  405848:	f340 81f5 	ble.w	405c36 <_svfprintf_r+0xcda>
  40584c:	4622      	mov	r2, r4
  40584e:	2710      	movs	r7, #16
  405850:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405854:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405856:	e013      	b.n	405880 <_svfprintf_r+0x924>
  405858:	0040aa88 	.word	0x0040aa88
  40585c:	0040aa74 	.word	0x0040aa74
  405860:	7fefffff 	.word	0x7fefffff
  405864:	0040aa68 	.word	0x0040aa68
  405868:	0040aa64 	.word	0x0040aa64
  40586c:	0040aaa4 	.word	0x0040aaa4
  405870:	0040aab8 	.word	0x0040aab8
  405874:	f108 0808 	add.w	r8, r8, #8
  405878:	3e10      	subs	r6, #16
  40587a:	2e10      	cmp	r6, #16
  40587c:	f340 81da 	ble.w	405c34 <_svfprintf_r+0xcd8>
  405880:	3301      	adds	r3, #1
  405882:	3210      	adds	r2, #16
  405884:	2b07      	cmp	r3, #7
  405886:	9227      	str	r2, [sp, #156]	; 0x9c
  405888:	9326      	str	r3, [sp, #152]	; 0x98
  40588a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40588e:	ddf1      	ble.n	405874 <_svfprintf_r+0x918>
  405890:	aa25      	add	r2, sp, #148	; 0x94
  405892:	4621      	mov	r1, r4
  405894:	4658      	mov	r0, fp
  405896:	f004 fafb 	bl	409e90 <__ssprint_r>
  40589a:	2800      	cmp	r0, #0
  40589c:	f47f ac30 	bne.w	405100 <_svfprintf_r+0x1a4>
  4058a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4058a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4058a4:	46c8      	mov	r8, r9
  4058a6:	e7e7      	b.n	405878 <_svfprintf_r+0x91c>
  4058a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4058aa:	9a08      	ldr	r2, [sp, #32]
  4058ac:	1a9f      	subs	r7, r3, r2
  4058ae:	2f00      	cmp	r7, #0
  4058b0:	f77f ace5 	ble.w	40527e <_svfprintf_r+0x322>
  4058b4:	2f10      	cmp	r7, #16
  4058b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4058b8:	4db6      	ldr	r5, [pc, #728]	; (405b94 <_svfprintf_r+0xc38>)
  4058ba:	dd27      	ble.n	40590c <_svfprintf_r+0x9b0>
  4058bc:	4642      	mov	r2, r8
  4058be:	4621      	mov	r1, r4
  4058c0:	46b0      	mov	r8, r6
  4058c2:	f04f 0b10 	mov.w	fp, #16
  4058c6:	462e      	mov	r6, r5
  4058c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4058ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4058cc:	e004      	b.n	4058d8 <_svfprintf_r+0x97c>
  4058ce:	3f10      	subs	r7, #16
  4058d0:	2f10      	cmp	r7, #16
  4058d2:	f102 0208 	add.w	r2, r2, #8
  4058d6:	dd15      	ble.n	405904 <_svfprintf_r+0x9a8>
  4058d8:	3301      	adds	r3, #1
  4058da:	3110      	adds	r1, #16
  4058dc:	2b07      	cmp	r3, #7
  4058de:	9127      	str	r1, [sp, #156]	; 0x9c
  4058e0:	9326      	str	r3, [sp, #152]	; 0x98
  4058e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4058e6:	ddf2      	ble.n	4058ce <_svfprintf_r+0x972>
  4058e8:	aa25      	add	r2, sp, #148	; 0x94
  4058ea:	4629      	mov	r1, r5
  4058ec:	4620      	mov	r0, r4
  4058ee:	f004 facf 	bl	409e90 <__ssprint_r>
  4058f2:	2800      	cmp	r0, #0
  4058f4:	f47f ac04 	bne.w	405100 <_svfprintf_r+0x1a4>
  4058f8:	3f10      	subs	r7, #16
  4058fa:	2f10      	cmp	r7, #16
  4058fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4058fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405900:	464a      	mov	r2, r9
  405902:	dce9      	bgt.n	4058d8 <_svfprintf_r+0x97c>
  405904:	4635      	mov	r5, r6
  405906:	460c      	mov	r4, r1
  405908:	4646      	mov	r6, r8
  40590a:	4690      	mov	r8, r2
  40590c:	3301      	adds	r3, #1
  40590e:	443c      	add	r4, r7
  405910:	2b07      	cmp	r3, #7
  405912:	9427      	str	r4, [sp, #156]	; 0x9c
  405914:	9326      	str	r3, [sp, #152]	; 0x98
  405916:	e888 00a0 	stmia.w	r8, {r5, r7}
  40591a:	f300 8232 	bgt.w	405d82 <_svfprintf_r+0xe26>
  40591e:	f108 0808 	add.w	r8, r8, #8
  405922:	e4ac      	b.n	40527e <_svfprintf_r+0x322>
  405924:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405926:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405928:	2b01      	cmp	r3, #1
  40592a:	f340 81fe 	ble.w	405d2a <_svfprintf_r+0xdce>
  40592e:	3701      	adds	r7, #1
  405930:	3401      	adds	r4, #1
  405932:	2301      	movs	r3, #1
  405934:	2f07      	cmp	r7, #7
  405936:	9427      	str	r4, [sp, #156]	; 0x9c
  405938:	9726      	str	r7, [sp, #152]	; 0x98
  40593a:	f8c8 6000 	str.w	r6, [r8]
  40593e:	f8c8 3004 	str.w	r3, [r8, #4]
  405942:	f300 8203 	bgt.w	405d4c <_svfprintf_r+0xdf0>
  405946:	f108 0808 	add.w	r8, r8, #8
  40594a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40594c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40594e:	f8c8 3000 	str.w	r3, [r8]
  405952:	3701      	adds	r7, #1
  405954:	4414      	add	r4, r2
  405956:	2f07      	cmp	r7, #7
  405958:	9427      	str	r4, [sp, #156]	; 0x9c
  40595a:	9726      	str	r7, [sp, #152]	; 0x98
  40595c:	f8c8 2004 	str.w	r2, [r8, #4]
  405960:	f300 8200 	bgt.w	405d64 <_svfprintf_r+0xe08>
  405964:	f108 0808 	add.w	r8, r8, #8
  405968:	a815      	add	r0, sp, #84	; 0x54
  40596a:	c80d      	ldmia	r0, {r0, r2, r3}
  40596c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40596e:	f004 fe53 	bl	40a618 <__aeabi_dcmpeq>
  405972:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405974:	2800      	cmp	r0, #0
  405976:	f040 8101 	bne.w	405b7c <_svfprintf_r+0xc20>
  40597a:	3b01      	subs	r3, #1
  40597c:	3701      	adds	r7, #1
  40597e:	3601      	adds	r6, #1
  405980:	441c      	add	r4, r3
  405982:	2f07      	cmp	r7, #7
  405984:	9726      	str	r7, [sp, #152]	; 0x98
  405986:	9427      	str	r4, [sp, #156]	; 0x9c
  405988:	f8c8 6000 	str.w	r6, [r8]
  40598c:	f8c8 3004 	str.w	r3, [r8, #4]
  405990:	f300 8127 	bgt.w	405be2 <_svfprintf_r+0xc86>
  405994:	f108 0808 	add.w	r8, r8, #8
  405998:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40599a:	f8c8 2004 	str.w	r2, [r8, #4]
  40599e:	3701      	adds	r7, #1
  4059a0:	4414      	add	r4, r2
  4059a2:	ab21      	add	r3, sp, #132	; 0x84
  4059a4:	2f07      	cmp	r7, #7
  4059a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4059a8:	9726      	str	r7, [sp, #152]	; 0x98
  4059aa:	f8c8 3000 	str.w	r3, [r8]
  4059ae:	f77f acb3 	ble.w	405318 <_svfprintf_r+0x3bc>
  4059b2:	aa25      	add	r2, sp, #148	; 0x94
  4059b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4059b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4059b8:	f004 fa6a 	bl	409e90 <__ssprint_r>
  4059bc:	2800      	cmp	r0, #0
  4059be:	f47f ab9f 	bne.w	405100 <_svfprintf_r+0x1a4>
  4059c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4059c4:	46c8      	mov	r8, r9
  4059c6:	e4a9      	b.n	40531c <_svfprintf_r+0x3c0>
  4059c8:	aa25      	add	r2, sp, #148	; 0x94
  4059ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4059cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4059ce:	f004 fa5f 	bl	409e90 <__ssprint_r>
  4059d2:	2800      	cmp	r0, #0
  4059d4:	f43f aceb 	beq.w	4053ae <_svfprintf_r+0x452>
  4059d8:	f7ff bb92 	b.w	405100 <_svfprintf_r+0x1a4>
  4059dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4059e0:	2b01      	cmp	r3, #1
  4059e2:	f000 8134 	beq.w	405c4e <_svfprintf_r+0xcf2>
  4059e6:	2b02      	cmp	r3, #2
  4059e8:	d125      	bne.n	405a36 <_svfprintf_r+0xada>
  4059ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4059ee:	2400      	movs	r4, #0
  4059f0:	2500      	movs	r5, #0
  4059f2:	e61e      	b.n	405632 <_svfprintf_r+0x6d6>
  4059f4:	aa25      	add	r2, sp, #148	; 0x94
  4059f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4059f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4059fa:	f004 fa49 	bl	409e90 <__ssprint_r>
  4059fe:	2800      	cmp	r0, #0
  405a00:	f47f ab7e 	bne.w	405100 <_svfprintf_r+0x1a4>
  405a04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a06:	46c8      	mov	r8, r9
  405a08:	e475      	b.n	4052f6 <_svfprintf_r+0x39a>
  405a0a:	aa25      	add	r2, sp, #148	; 0x94
  405a0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405a0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405a10:	f004 fa3e 	bl	409e90 <__ssprint_r>
  405a14:	2800      	cmp	r0, #0
  405a16:	f47f ab73 	bne.w	405100 <_svfprintf_r+0x1a4>
  405a1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a1c:	46c8      	mov	r8, r9
  405a1e:	e41b      	b.n	405258 <_svfprintf_r+0x2fc>
  405a20:	aa25      	add	r2, sp, #148	; 0x94
  405a22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405a24:	980c      	ldr	r0, [sp, #48]	; 0x30
  405a26:	f004 fa33 	bl	409e90 <__ssprint_r>
  405a2a:	2800      	cmp	r0, #0
  405a2c:	f47f ab68 	bne.w	405100 <_svfprintf_r+0x1a4>
  405a30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a32:	46c8      	mov	r8, r9
  405a34:	e420      	b.n	405278 <_svfprintf_r+0x31c>
  405a36:	f8cd b01c 	str.w	fp, [sp, #28]
  405a3a:	2400      	movs	r4, #0
  405a3c:	2500      	movs	r5, #0
  405a3e:	4649      	mov	r1, r9
  405a40:	e000      	b.n	405a44 <_svfprintf_r+0xae8>
  405a42:	4631      	mov	r1, r6
  405a44:	08e2      	lsrs	r2, r4, #3
  405a46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405a4a:	08e8      	lsrs	r0, r5, #3
  405a4c:	f004 0307 	and.w	r3, r4, #7
  405a50:	4605      	mov	r5, r0
  405a52:	4614      	mov	r4, r2
  405a54:	3330      	adds	r3, #48	; 0x30
  405a56:	ea54 0205 	orrs.w	r2, r4, r5
  405a5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  405a5e:	f101 36ff 	add.w	r6, r1, #4294967295
  405a62:	d1ee      	bne.n	405a42 <_svfprintf_r+0xae6>
  405a64:	9a07      	ldr	r2, [sp, #28]
  405a66:	07d2      	lsls	r2, r2, #31
  405a68:	f57f adf3 	bpl.w	405652 <_svfprintf_r+0x6f6>
  405a6c:	2b30      	cmp	r3, #48	; 0x30
  405a6e:	f43f adf0 	beq.w	405652 <_svfprintf_r+0x6f6>
  405a72:	3902      	subs	r1, #2
  405a74:	2330      	movs	r3, #48	; 0x30
  405a76:	f806 3c01 	strb.w	r3, [r6, #-1]
  405a7a:	eba9 0301 	sub.w	r3, r9, r1
  405a7e:	930e      	str	r3, [sp, #56]	; 0x38
  405a80:	460e      	mov	r6, r1
  405a82:	f7ff bb7b 	b.w	40517c <_svfprintf_r+0x220>
  405a86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405a88:	2900      	cmp	r1, #0
  405a8a:	f340 822e 	ble.w	405eea <_svfprintf_r+0xf8e>
  405a8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405a92:	4293      	cmp	r3, r2
  405a94:	bfa8      	it	ge
  405a96:	4613      	movge	r3, r2
  405a98:	2b00      	cmp	r3, #0
  405a9a:	461f      	mov	r7, r3
  405a9c:	dd0d      	ble.n	405aba <_svfprintf_r+0xb5e>
  405a9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405aa0:	f8c8 6000 	str.w	r6, [r8]
  405aa4:	3301      	adds	r3, #1
  405aa6:	443c      	add	r4, r7
  405aa8:	2b07      	cmp	r3, #7
  405aaa:	9427      	str	r4, [sp, #156]	; 0x9c
  405aac:	f8c8 7004 	str.w	r7, [r8, #4]
  405ab0:	9326      	str	r3, [sp, #152]	; 0x98
  405ab2:	f300 831f 	bgt.w	4060f4 <_svfprintf_r+0x1198>
  405ab6:	f108 0808 	add.w	r8, r8, #8
  405aba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405abc:	2f00      	cmp	r7, #0
  405abe:	bfa8      	it	ge
  405ac0:	1bdb      	subge	r3, r3, r7
  405ac2:	2b00      	cmp	r3, #0
  405ac4:	461f      	mov	r7, r3
  405ac6:	f340 80d6 	ble.w	405c76 <_svfprintf_r+0xd1a>
  405aca:	2f10      	cmp	r7, #16
  405acc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ace:	4d31      	ldr	r5, [pc, #196]	; (405b94 <_svfprintf_r+0xc38>)
  405ad0:	f340 81ed 	ble.w	405eae <_svfprintf_r+0xf52>
  405ad4:	4642      	mov	r2, r8
  405ad6:	4621      	mov	r1, r4
  405ad8:	46b0      	mov	r8, r6
  405ada:	f04f 0b10 	mov.w	fp, #16
  405ade:	462e      	mov	r6, r5
  405ae0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405ae2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405ae4:	e004      	b.n	405af0 <_svfprintf_r+0xb94>
  405ae6:	3208      	adds	r2, #8
  405ae8:	3f10      	subs	r7, #16
  405aea:	2f10      	cmp	r7, #16
  405aec:	f340 81db 	ble.w	405ea6 <_svfprintf_r+0xf4a>
  405af0:	3301      	adds	r3, #1
  405af2:	3110      	adds	r1, #16
  405af4:	2b07      	cmp	r3, #7
  405af6:	9127      	str	r1, [sp, #156]	; 0x9c
  405af8:	9326      	str	r3, [sp, #152]	; 0x98
  405afa:	e882 0840 	stmia.w	r2, {r6, fp}
  405afe:	ddf2      	ble.n	405ae6 <_svfprintf_r+0xb8a>
  405b00:	aa25      	add	r2, sp, #148	; 0x94
  405b02:	4629      	mov	r1, r5
  405b04:	4620      	mov	r0, r4
  405b06:	f004 f9c3 	bl	409e90 <__ssprint_r>
  405b0a:	2800      	cmp	r0, #0
  405b0c:	f47f aaf8 	bne.w	405100 <_svfprintf_r+0x1a4>
  405b10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405b12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b14:	464a      	mov	r2, r9
  405b16:	e7e7      	b.n	405ae8 <_svfprintf_r+0xb8c>
  405b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b1a:	930e      	str	r3, [sp, #56]	; 0x38
  405b1c:	464e      	mov	r6, r9
  405b1e:	f7ff bb2d 	b.w	40517c <_svfprintf_r+0x220>
  405b22:	2d00      	cmp	r5, #0
  405b24:	bf08      	it	eq
  405b26:	2c0a      	cmpeq	r4, #10
  405b28:	f0c0 808f 	bcc.w	405c4a <_svfprintf_r+0xcee>
  405b2c:	464e      	mov	r6, r9
  405b2e:	4620      	mov	r0, r4
  405b30:	4629      	mov	r1, r5
  405b32:	220a      	movs	r2, #10
  405b34:	2300      	movs	r3, #0
  405b36:	f7fe fac1 	bl	4040bc <__aeabi_uldivmod>
  405b3a:	3230      	adds	r2, #48	; 0x30
  405b3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  405b40:	4620      	mov	r0, r4
  405b42:	4629      	mov	r1, r5
  405b44:	2300      	movs	r3, #0
  405b46:	220a      	movs	r2, #10
  405b48:	f7fe fab8 	bl	4040bc <__aeabi_uldivmod>
  405b4c:	4604      	mov	r4, r0
  405b4e:	460d      	mov	r5, r1
  405b50:	ea54 0305 	orrs.w	r3, r4, r5
  405b54:	d1eb      	bne.n	405b2e <_svfprintf_r+0xbd2>
  405b56:	eba9 0306 	sub.w	r3, r9, r6
  405b5a:	930e      	str	r3, [sp, #56]	; 0x38
  405b5c:	f7ff bb0e 	b.w	40517c <_svfprintf_r+0x220>
  405b60:	aa25      	add	r2, sp, #148	; 0x94
  405b62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405b64:	980c      	ldr	r0, [sp, #48]	; 0x30
  405b66:	f004 f993 	bl	409e90 <__ssprint_r>
  405b6a:	2800      	cmp	r0, #0
  405b6c:	f47f aac8 	bne.w	405100 <_svfprintf_r+0x1a4>
  405b70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405b74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405b76:	46c8      	mov	r8, r9
  405b78:	f7ff bb5e 	b.w	405238 <_svfprintf_r+0x2dc>
  405b7c:	1e5e      	subs	r6, r3, #1
  405b7e:	2e00      	cmp	r6, #0
  405b80:	f77f af0a 	ble.w	405998 <_svfprintf_r+0xa3c>
  405b84:	2e10      	cmp	r6, #16
  405b86:	4d03      	ldr	r5, [pc, #12]	; (405b94 <_svfprintf_r+0xc38>)
  405b88:	dd22      	ble.n	405bd0 <_svfprintf_r+0xc74>
  405b8a:	4622      	mov	r2, r4
  405b8c:	f04f 0b10 	mov.w	fp, #16
  405b90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405b92:	e006      	b.n	405ba2 <_svfprintf_r+0xc46>
  405b94:	0040aab8 	.word	0x0040aab8
  405b98:	3e10      	subs	r6, #16
  405b9a:	2e10      	cmp	r6, #16
  405b9c:	f108 0808 	add.w	r8, r8, #8
  405ba0:	dd15      	ble.n	405bce <_svfprintf_r+0xc72>
  405ba2:	3701      	adds	r7, #1
  405ba4:	3210      	adds	r2, #16
  405ba6:	2f07      	cmp	r7, #7
  405ba8:	9227      	str	r2, [sp, #156]	; 0x9c
  405baa:	9726      	str	r7, [sp, #152]	; 0x98
  405bac:	e888 0820 	stmia.w	r8, {r5, fp}
  405bb0:	ddf2      	ble.n	405b98 <_svfprintf_r+0xc3c>
  405bb2:	aa25      	add	r2, sp, #148	; 0x94
  405bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405bb6:	4620      	mov	r0, r4
  405bb8:	f004 f96a 	bl	409e90 <__ssprint_r>
  405bbc:	2800      	cmp	r0, #0
  405bbe:	f47f aa9f 	bne.w	405100 <_svfprintf_r+0x1a4>
  405bc2:	3e10      	subs	r6, #16
  405bc4:	2e10      	cmp	r6, #16
  405bc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405bc8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405bca:	46c8      	mov	r8, r9
  405bcc:	dce9      	bgt.n	405ba2 <_svfprintf_r+0xc46>
  405bce:	4614      	mov	r4, r2
  405bd0:	3701      	adds	r7, #1
  405bd2:	4434      	add	r4, r6
  405bd4:	2f07      	cmp	r7, #7
  405bd6:	9427      	str	r4, [sp, #156]	; 0x9c
  405bd8:	9726      	str	r7, [sp, #152]	; 0x98
  405bda:	e888 0060 	stmia.w	r8, {r5, r6}
  405bde:	f77f aed9 	ble.w	405994 <_svfprintf_r+0xa38>
  405be2:	aa25      	add	r2, sp, #148	; 0x94
  405be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405be6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405be8:	f004 f952 	bl	409e90 <__ssprint_r>
  405bec:	2800      	cmp	r0, #0
  405bee:	f47f aa87 	bne.w	405100 <_svfprintf_r+0x1a4>
  405bf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405bf4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405bf6:	46c8      	mov	r8, r9
  405bf8:	e6ce      	b.n	405998 <_svfprintf_r+0xa3c>
  405bfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405bfc:	6814      	ldr	r4, [r2, #0]
  405bfe:	4613      	mov	r3, r2
  405c00:	3304      	adds	r3, #4
  405c02:	17e5      	asrs	r5, r4, #31
  405c04:	930f      	str	r3, [sp, #60]	; 0x3c
  405c06:	4622      	mov	r2, r4
  405c08:	462b      	mov	r3, r5
  405c0a:	e4fa      	b.n	405602 <_svfprintf_r+0x6a6>
  405c0c:	3204      	adds	r2, #4
  405c0e:	681c      	ldr	r4, [r3, #0]
  405c10:	920f      	str	r2, [sp, #60]	; 0x3c
  405c12:	2301      	movs	r3, #1
  405c14:	2500      	movs	r5, #0
  405c16:	f7ff ba94 	b.w	405142 <_svfprintf_r+0x1e6>
  405c1a:	681c      	ldr	r4, [r3, #0]
  405c1c:	3304      	adds	r3, #4
  405c1e:	930f      	str	r3, [sp, #60]	; 0x3c
  405c20:	2500      	movs	r5, #0
  405c22:	e421      	b.n	405468 <_svfprintf_r+0x50c>
  405c24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405c26:	460a      	mov	r2, r1
  405c28:	3204      	adds	r2, #4
  405c2a:	680c      	ldr	r4, [r1, #0]
  405c2c:	920f      	str	r2, [sp, #60]	; 0x3c
  405c2e:	2500      	movs	r5, #0
  405c30:	f7ff ba87 	b.w	405142 <_svfprintf_r+0x1e6>
  405c34:	4614      	mov	r4, r2
  405c36:	3301      	adds	r3, #1
  405c38:	4434      	add	r4, r6
  405c3a:	2b07      	cmp	r3, #7
  405c3c:	9427      	str	r4, [sp, #156]	; 0x9c
  405c3e:	9326      	str	r3, [sp, #152]	; 0x98
  405c40:	e888 0060 	stmia.w	r8, {r5, r6}
  405c44:	f77f ab68 	ble.w	405318 <_svfprintf_r+0x3bc>
  405c48:	e6b3      	b.n	4059b2 <_svfprintf_r+0xa56>
  405c4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405c4e:	f8cd b01c 	str.w	fp, [sp, #28]
  405c52:	ae42      	add	r6, sp, #264	; 0x108
  405c54:	3430      	adds	r4, #48	; 0x30
  405c56:	2301      	movs	r3, #1
  405c58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  405c5c:	930e      	str	r3, [sp, #56]	; 0x38
  405c5e:	f7ff ba8d 	b.w	40517c <_svfprintf_r+0x220>
  405c62:	aa25      	add	r2, sp, #148	; 0x94
  405c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c66:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c68:	f004 f912 	bl	409e90 <__ssprint_r>
  405c6c:	2800      	cmp	r0, #0
  405c6e:	f47f aa47 	bne.w	405100 <_svfprintf_r+0x1a4>
  405c72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c74:	46c8      	mov	r8, r9
  405c76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405c78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c7a:	429a      	cmp	r2, r3
  405c7c:	db44      	blt.n	405d08 <_svfprintf_r+0xdac>
  405c7e:	9b07      	ldr	r3, [sp, #28]
  405c80:	07d9      	lsls	r1, r3, #31
  405c82:	d441      	bmi.n	405d08 <_svfprintf_r+0xdac>
  405c84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c86:	9812      	ldr	r0, [sp, #72]	; 0x48
  405c88:	1a9a      	subs	r2, r3, r2
  405c8a:	1a1d      	subs	r5, r3, r0
  405c8c:	4295      	cmp	r5, r2
  405c8e:	bfa8      	it	ge
  405c90:	4615      	movge	r5, r2
  405c92:	2d00      	cmp	r5, #0
  405c94:	dd0e      	ble.n	405cb4 <_svfprintf_r+0xd58>
  405c96:	9926      	ldr	r1, [sp, #152]	; 0x98
  405c98:	f8c8 5004 	str.w	r5, [r8, #4]
  405c9c:	3101      	adds	r1, #1
  405c9e:	4406      	add	r6, r0
  405ca0:	442c      	add	r4, r5
  405ca2:	2907      	cmp	r1, #7
  405ca4:	f8c8 6000 	str.w	r6, [r8]
  405ca8:	9427      	str	r4, [sp, #156]	; 0x9c
  405caa:	9126      	str	r1, [sp, #152]	; 0x98
  405cac:	f300 823b 	bgt.w	406126 <_svfprintf_r+0x11ca>
  405cb0:	f108 0808 	add.w	r8, r8, #8
  405cb4:	2d00      	cmp	r5, #0
  405cb6:	bfac      	ite	ge
  405cb8:	1b56      	subge	r6, r2, r5
  405cba:	4616      	movlt	r6, r2
  405cbc:	2e00      	cmp	r6, #0
  405cbe:	f77f ab2d 	ble.w	40531c <_svfprintf_r+0x3c0>
  405cc2:	2e10      	cmp	r6, #16
  405cc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405cc6:	4db0      	ldr	r5, [pc, #704]	; (405f88 <_svfprintf_r+0x102c>)
  405cc8:	ddb5      	ble.n	405c36 <_svfprintf_r+0xcda>
  405cca:	4622      	mov	r2, r4
  405ccc:	2710      	movs	r7, #16
  405cce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405cd2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405cd4:	e004      	b.n	405ce0 <_svfprintf_r+0xd84>
  405cd6:	f108 0808 	add.w	r8, r8, #8
  405cda:	3e10      	subs	r6, #16
  405cdc:	2e10      	cmp	r6, #16
  405cde:	dda9      	ble.n	405c34 <_svfprintf_r+0xcd8>
  405ce0:	3301      	adds	r3, #1
  405ce2:	3210      	adds	r2, #16
  405ce4:	2b07      	cmp	r3, #7
  405ce6:	9227      	str	r2, [sp, #156]	; 0x9c
  405ce8:	9326      	str	r3, [sp, #152]	; 0x98
  405cea:	e888 00a0 	stmia.w	r8, {r5, r7}
  405cee:	ddf2      	ble.n	405cd6 <_svfprintf_r+0xd7a>
  405cf0:	aa25      	add	r2, sp, #148	; 0x94
  405cf2:	4621      	mov	r1, r4
  405cf4:	4658      	mov	r0, fp
  405cf6:	f004 f8cb 	bl	409e90 <__ssprint_r>
  405cfa:	2800      	cmp	r0, #0
  405cfc:	f47f aa00 	bne.w	405100 <_svfprintf_r+0x1a4>
  405d00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405d02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d04:	46c8      	mov	r8, r9
  405d06:	e7e8      	b.n	405cda <_svfprintf_r+0xd7e>
  405d08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  405d0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  405d0e:	f8c8 1000 	str.w	r1, [r8]
  405d12:	3301      	adds	r3, #1
  405d14:	4404      	add	r4, r0
  405d16:	2b07      	cmp	r3, #7
  405d18:	9427      	str	r4, [sp, #156]	; 0x9c
  405d1a:	f8c8 0004 	str.w	r0, [r8, #4]
  405d1e:	9326      	str	r3, [sp, #152]	; 0x98
  405d20:	f300 81f5 	bgt.w	40610e <_svfprintf_r+0x11b2>
  405d24:	f108 0808 	add.w	r8, r8, #8
  405d28:	e7ac      	b.n	405c84 <_svfprintf_r+0xd28>
  405d2a:	9b07      	ldr	r3, [sp, #28]
  405d2c:	07da      	lsls	r2, r3, #31
  405d2e:	f53f adfe 	bmi.w	40592e <_svfprintf_r+0x9d2>
  405d32:	3701      	adds	r7, #1
  405d34:	3401      	adds	r4, #1
  405d36:	2301      	movs	r3, #1
  405d38:	2f07      	cmp	r7, #7
  405d3a:	9427      	str	r4, [sp, #156]	; 0x9c
  405d3c:	9726      	str	r7, [sp, #152]	; 0x98
  405d3e:	f8c8 6000 	str.w	r6, [r8]
  405d42:	f8c8 3004 	str.w	r3, [r8, #4]
  405d46:	f77f ae25 	ble.w	405994 <_svfprintf_r+0xa38>
  405d4a:	e74a      	b.n	405be2 <_svfprintf_r+0xc86>
  405d4c:	aa25      	add	r2, sp, #148	; 0x94
  405d4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405d50:	980c      	ldr	r0, [sp, #48]	; 0x30
  405d52:	f004 f89d 	bl	409e90 <__ssprint_r>
  405d56:	2800      	cmp	r0, #0
  405d58:	f47f a9d2 	bne.w	405100 <_svfprintf_r+0x1a4>
  405d5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405d5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405d60:	46c8      	mov	r8, r9
  405d62:	e5f2      	b.n	40594a <_svfprintf_r+0x9ee>
  405d64:	aa25      	add	r2, sp, #148	; 0x94
  405d66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405d68:	980c      	ldr	r0, [sp, #48]	; 0x30
  405d6a:	f004 f891 	bl	409e90 <__ssprint_r>
  405d6e:	2800      	cmp	r0, #0
  405d70:	f47f a9c6 	bne.w	405100 <_svfprintf_r+0x1a4>
  405d74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405d76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405d78:	46c8      	mov	r8, r9
  405d7a:	e5f5      	b.n	405968 <_svfprintf_r+0xa0c>
  405d7c:	464e      	mov	r6, r9
  405d7e:	f7ff b9fd 	b.w	40517c <_svfprintf_r+0x220>
  405d82:	aa25      	add	r2, sp, #148	; 0x94
  405d84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405d86:	980c      	ldr	r0, [sp, #48]	; 0x30
  405d88:	f004 f882 	bl	409e90 <__ssprint_r>
  405d8c:	2800      	cmp	r0, #0
  405d8e:	f47f a9b7 	bne.w	405100 <_svfprintf_r+0x1a4>
  405d92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405d94:	46c8      	mov	r8, r9
  405d96:	f7ff ba72 	b.w	40527e <_svfprintf_r+0x322>
  405d9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405d9c:	4622      	mov	r2, r4
  405d9e:	4620      	mov	r0, r4
  405da0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405da2:	4623      	mov	r3, r4
  405da4:	4621      	mov	r1, r4
  405da6:	f004 fc69 	bl	40a67c <__aeabi_dcmpun>
  405daa:	2800      	cmp	r0, #0
  405dac:	f040 8286 	bne.w	4062bc <_svfprintf_r+0x1360>
  405db0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405db2:	3301      	adds	r3, #1
  405db4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405db6:	f023 0320 	bic.w	r3, r3, #32
  405dba:	930e      	str	r3, [sp, #56]	; 0x38
  405dbc:	f000 81e2 	beq.w	406184 <_svfprintf_r+0x1228>
  405dc0:	2b47      	cmp	r3, #71	; 0x47
  405dc2:	f000 811e 	beq.w	406002 <_svfprintf_r+0x10a6>
  405dc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  405dca:	9307      	str	r3, [sp, #28]
  405dcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405dce:	1e1f      	subs	r7, r3, #0
  405dd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405dd2:	9308      	str	r3, [sp, #32]
  405dd4:	bfbb      	ittet	lt
  405dd6:	463b      	movlt	r3, r7
  405dd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  405ddc:	2300      	movge	r3, #0
  405dde:	232d      	movlt	r3, #45	; 0x2d
  405de0:	9310      	str	r3, [sp, #64]	; 0x40
  405de2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405de4:	2b66      	cmp	r3, #102	; 0x66
  405de6:	f000 81bb 	beq.w	406160 <_svfprintf_r+0x1204>
  405dea:	2b46      	cmp	r3, #70	; 0x46
  405dec:	f000 80df 	beq.w	405fae <_svfprintf_r+0x1052>
  405df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405df2:	9a08      	ldr	r2, [sp, #32]
  405df4:	2b45      	cmp	r3, #69	; 0x45
  405df6:	bf0c      	ite	eq
  405df8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  405dfa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405dfc:	a823      	add	r0, sp, #140	; 0x8c
  405dfe:	a920      	add	r1, sp, #128	; 0x80
  405e00:	bf08      	it	eq
  405e02:	1c5d      	addeq	r5, r3, #1
  405e04:	9004      	str	r0, [sp, #16]
  405e06:	9103      	str	r1, [sp, #12]
  405e08:	a81f      	add	r0, sp, #124	; 0x7c
  405e0a:	2102      	movs	r1, #2
  405e0c:	463b      	mov	r3, r7
  405e0e:	9002      	str	r0, [sp, #8]
  405e10:	9501      	str	r5, [sp, #4]
  405e12:	9100      	str	r1, [sp, #0]
  405e14:	980c      	ldr	r0, [sp, #48]	; 0x30
  405e16:	f001 fec7 	bl	407ba8 <_dtoa_r>
  405e1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e1c:	2b67      	cmp	r3, #103	; 0x67
  405e1e:	4606      	mov	r6, r0
  405e20:	f040 81e0 	bne.w	4061e4 <_svfprintf_r+0x1288>
  405e24:	f01b 0f01 	tst.w	fp, #1
  405e28:	f000 8246 	beq.w	4062b8 <_svfprintf_r+0x135c>
  405e2c:	1974      	adds	r4, r6, r5
  405e2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405e30:	9808      	ldr	r0, [sp, #32]
  405e32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405e34:	4639      	mov	r1, r7
  405e36:	f004 fbef 	bl	40a618 <__aeabi_dcmpeq>
  405e3a:	2800      	cmp	r0, #0
  405e3c:	f040 8165 	bne.w	40610a <_svfprintf_r+0x11ae>
  405e40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405e42:	42a3      	cmp	r3, r4
  405e44:	d206      	bcs.n	405e54 <_svfprintf_r+0xef8>
  405e46:	2130      	movs	r1, #48	; 0x30
  405e48:	1c5a      	adds	r2, r3, #1
  405e4a:	9223      	str	r2, [sp, #140]	; 0x8c
  405e4c:	7019      	strb	r1, [r3, #0]
  405e4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405e50:	429c      	cmp	r4, r3
  405e52:	d8f9      	bhi.n	405e48 <_svfprintf_r+0xeec>
  405e54:	1b9b      	subs	r3, r3, r6
  405e56:	9313      	str	r3, [sp, #76]	; 0x4c
  405e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405e5a:	2b47      	cmp	r3, #71	; 0x47
  405e5c:	f000 80e9 	beq.w	406032 <_svfprintf_r+0x10d6>
  405e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e62:	2b65      	cmp	r3, #101	; 0x65
  405e64:	f340 81cd 	ble.w	406202 <_svfprintf_r+0x12a6>
  405e68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e6a:	2b66      	cmp	r3, #102	; 0x66
  405e6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405e6e:	9312      	str	r3, [sp, #72]	; 0x48
  405e70:	f000 819e 	beq.w	4061b0 <_svfprintf_r+0x1254>
  405e74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405e78:	4619      	mov	r1, r3
  405e7a:	4291      	cmp	r1, r2
  405e7c:	f300 818a 	bgt.w	406194 <_svfprintf_r+0x1238>
  405e80:	f01b 0f01 	tst.w	fp, #1
  405e84:	f040 8213 	bne.w	4062ae <_svfprintf_r+0x1352>
  405e88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405e8c:	9308      	str	r3, [sp, #32]
  405e8e:	2367      	movs	r3, #103	; 0x67
  405e90:	920e      	str	r2, [sp, #56]	; 0x38
  405e92:	9311      	str	r3, [sp, #68]	; 0x44
  405e94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405e96:	2b00      	cmp	r3, #0
  405e98:	f040 80c4 	bne.w	406024 <_svfprintf_r+0x10c8>
  405e9c:	930a      	str	r3, [sp, #40]	; 0x28
  405e9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405ea2:	f7ff b973 	b.w	40518c <_svfprintf_r+0x230>
  405ea6:	4635      	mov	r5, r6
  405ea8:	460c      	mov	r4, r1
  405eaa:	4646      	mov	r6, r8
  405eac:	4690      	mov	r8, r2
  405eae:	3301      	adds	r3, #1
  405eb0:	443c      	add	r4, r7
  405eb2:	2b07      	cmp	r3, #7
  405eb4:	9427      	str	r4, [sp, #156]	; 0x9c
  405eb6:	9326      	str	r3, [sp, #152]	; 0x98
  405eb8:	e888 00a0 	stmia.w	r8, {r5, r7}
  405ebc:	f73f aed1 	bgt.w	405c62 <_svfprintf_r+0xd06>
  405ec0:	f108 0808 	add.w	r8, r8, #8
  405ec4:	e6d7      	b.n	405c76 <_svfprintf_r+0xd1a>
  405ec6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ec8:	6813      	ldr	r3, [r2, #0]
  405eca:	3204      	adds	r2, #4
  405ecc:	920f      	str	r2, [sp, #60]	; 0x3c
  405ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ed0:	601a      	str	r2, [r3, #0]
  405ed2:	f7ff b86a 	b.w	404faa <_svfprintf_r+0x4e>
  405ed6:	aa25      	add	r2, sp, #148	; 0x94
  405ed8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405eda:	980c      	ldr	r0, [sp, #48]	; 0x30
  405edc:	f003 ffd8 	bl	409e90 <__ssprint_r>
  405ee0:	2800      	cmp	r0, #0
  405ee2:	f47f a90d 	bne.w	405100 <_svfprintf_r+0x1a4>
  405ee6:	46c8      	mov	r8, r9
  405ee8:	e48d      	b.n	405806 <_svfprintf_r+0x8aa>
  405eea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405eec:	4a27      	ldr	r2, [pc, #156]	; (405f8c <_svfprintf_r+0x1030>)
  405eee:	f8c8 2000 	str.w	r2, [r8]
  405ef2:	3301      	adds	r3, #1
  405ef4:	3401      	adds	r4, #1
  405ef6:	2201      	movs	r2, #1
  405ef8:	2b07      	cmp	r3, #7
  405efa:	9427      	str	r4, [sp, #156]	; 0x9c
  405efc:	9326      	str	r3, [sp, #152]	; 0x98
  405efe:	f8c8 2004 	str.w	r2, [r8, #4]
  405f02:	dc72      	bgt.n	405fea <_svfprintf_r+0x108e>
  405f04:	f108 0808 	add.w	r8, r8, #8
  405f08:	b929      	cbnz	r1, 405f16 <_svfprintf_r+0xfba>
  405f0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405f0c:	b91b      	cbnz	r3, 405f16 <_svfprintf_r+0xfba>
  405f0e:	9b07      	ldr	r3, [sp, #28]
  405f10:	07d8      	lsls	r0, r3, #31
  405f12:	f57f aa03 	bpl.w	40531c <_svfprintf_r+0x3c0>
  405f16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f18:	9819      	ldr	r0, [sp, #100]	; 0x64
  405f1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405f1c:	f8c8 2000 	str.w	r2, [r8]
  405f20:	3301      	adds	r3, #1
  405f22:	4602      	mov	r2, r0
  405f24:	4422      	add	r2, r4
  405f26:	2b07      	cmp	r3, #7
  405f28:	9227      	str	r2, [sp, #156]	; 0x9c
  405f2a:	f8c8 0004 	str.w	r0, [r8, #4]
  405f2e:	9326      	str	r3, [sp, #152]	; 0x98
  405f30:	f300 818d 	bgt.w	40624e <_svfprintf_r+0x12f2>
  405f34:	f108 0808 	add.w	r8, r8, #8
  405f38:	2900      	cmp	r1, #0
  405f3a:	f2c0 8165 	blt.w	406208 <_svfprintf_r+0x12ac>
  405f3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  405f40:	f8c8 6000 	str.w	r6, [r8]
  405f44:	3301      	adds	r3, #1
  405f46:	188c      	adds	r4, r1, r2
  405f48:	2b07      	cmp	r3, #7
  405f4a:	9427      	str	r4, [sp, #156]	; 0x9c
  405f4c:	9326      	str	r3, [sp, #152]	; 0x98
  405f4e:	f8c8 1004 	str.w	r1, [r8, #4]
  405f52:	f77f a9e1 	ble.w	405318 <_svfprintf_r+0x3bc>
  405f56:	e52c      	b.n	4059b2 <_svfprintf_r+0xa56>
  405f58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405f5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f5c:	6813      	ldr	r3, [r2, #0]
  405f5e:	17cd      	asrs	r5, r1, #31
  405f60:	4608      	mov	r0, r1
  405f62:	3204      	adds	r2, #4
  405f64:	4629      	mov	r1, r5
  405f66:	920f      	str	r2, [sp, #60]	; 0x3c
  405f68:	e9c3 0100 	strd	r0, r1, [r3]
  405f6c:	f7ff b81d 	b.w	404faa <_svfprintf_r+0x4e>
  405f70:	aa25      	add	r2, sp, #148	; 0x94
  405f72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f74:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f76:	f003 ff8b 	bl	409e90 <__ssprint_r>
  405f7a:	2800      	cmp	r0, #0
  405f7c:	f47f a8c0 	bne.w	405100 <_svfprintf_r+0x1a4>
  405f80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f82:	46c8      	mov	r8, r9
  405f84:	e458      	b.n	405838 <_svfprintf_r+0x8dc>
  405f86:	bf00      	nop
  405f88:	0040aab8 	.word	0x0040aab8
  405f8c:	0040aaa4 	.word	0x0040aaa4
  405f90:	2140      	movs	r1, #64	; 0x40
  405f92:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f94:	f7fe fa52 	bl	40443c <_malloc_r>
  405f98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405f9a:	6010      	str	r0, [r2, #0]
  405f9c:	6110      	str	r0, [r2, #16]
  405f9e:	2800      	cmp	r0, #0
  405fa0:	f000 81f2 	beq.w	406388 <_svfprintf_r+0x142c>
  405fa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405fa6:	2340      	movs	r3, #64	; 0x40
  405fa8:	6153      	str	r3, [r2, #20]
  405faa:	f7fe bfee 	b.w	404f8a <_svfprintf_r+0x2e>
  405fae:	a823      	add	r0, sp, #140	; 0x8c
  405fb0:	a920      	add	r1, sp, #128	; 0x80
  405fb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405fb4:	9004      	str	r0, [sp, #16]
  405fb6:	9103      	str	r1, [sp, #12]
  405fb8:	a81f      	add	r0, sp, #124	; 0x7c
  405fba:	2103      	movs	r1, #3
  405fbc:	9002      	str	r0, [sp, #8]
  405fbe:	9a08      	ldr	r2, [sp, #32]
  405fc0:	9401      	str	r4, [sp, #4]
  405fc2:	463b      	mov	r3, r7
  405fc4:	9100      	str	r1, [sp, #0]
  405fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405fc8:	f001 fdee 	bl	407ba8 <_dtoa_r>
  405fcc:	4625      	mov	r5, r4
  405fce:	4606      	mov	r6, r0
  405fd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fd2:	2b46      	cmp	r3, #70	; 0x46
  405fd4:	eb06 0405 	add.w	r4, r6, r5
  405fd8:	f47f af29 	bne.w	405e2e <_svfprintf_r+0xed2>
  405fdc:	7833      	ldrb	r3, [r6, #0]
  405fde:	2b30      	cmp	r3, #48	; 0x30
  405fe0:	f000 8178 	beq.w	4062d4 <_svfprintf_r+0x1378>
  405fe4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  405fe6:	442c      	add	r4, r5
  405fe8:	e721      	b.n	405e2e <_svfprintf_r+0xed2>
  405fea:	aa25      	add	r2, sp, #148	; 0x94
  405fec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405fee:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ff0:	f003 ff4e 	bl	409e90 <__ssprint_r>
  405ff4:	2800      	cmp	r0, #0
  405ff6:	f47f a883 	bne.w	405100 <_svfprintf_r+0x1a4>
  405ffa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405ffc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405ffe:	46c8      	mov	r8, r9
  406000:	e782      	b.n	405f08 <_svfprintf_r+0xfac>
  406002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406004:	2b00      	cmp	r3, #0
  406006:	bf08      	it	eq
  406008:	2301      	moveq	r3, #1
  40600a:	930a      	str	r3, [sp, #40]	; 0x28
  40600c:	e6db      	b.n	405dc6 <_svfprintf_r+0xe6a>
  40600e:	4630      	mov	r0, r6
  406010:	940a      	str	r4, [sp, #40]	; 0x28
  406012:	f7fe ff35 	bl	404e80 <strlen>
  406016:	950f      	str	r5, [sp, #60]	; 0x3c
  406018:	900e      	str	r0, [sp, #56]	; 0x38
  40601a:	f8cd b01c 	str.w	fp, [sp, #28]
  40601e:	4603      	mov	r3, r0
  406020:	f7ff b9f9 	b.w	405416 <_svfprintf_r+0x4ba>
  406024:	272d      	movs	r7, #45	; 0x2d
  406026:	2300      	movs	r3, #0
  406028:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40602c:	930a      	str	r3, [sp, #40]	; 0x28
  40602e:	f7ff b8ae 	b.w	40518e <_svfprintf_r+0x232>
  406032:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406034:	9312      	str	r3, [sp, #72]	; 0x48
  406036:	461a      	mov	r2, r3
  406038:	3303      	adds	r3, #3
  40603a:	db04      	blt.n	406046 <_svfprintf_r+0x10ea>
  40603c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40603e:	4619      	mov	r1, r3
  406040:	4291      	cmp	r1, r2
  406042:	f6bf af17 	bge.w	405e74 <_svfprintf_r+0xf18>
  406046:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406048:	3b02      	subs	r3, #2
  40604a:	9311      	str	r3, [sp, #68]	; 0x44
  40604c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406050:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406054:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406056:	3b01      	subs	r3, #1
  406058:	2b00      	cmp	r3, #0
  40605a:	931f      	str	r3, [sp, #124]	; 0x7c
  40605c:	bfbd      	ittte	lt
  40605e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  406060:	f1c3 0301 	rsblt	r3, r3, #1
  406064:	222d      	movlt	r2, #45	; 0x2d
  406066:	222b      	movge	r2, #43	; 0x2b
  406068:	2b09      	cmp	r3, #9
  40606a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40606e:	f340 8116 	ble.w	40629e <_svfprintf_r+0x1342>
  406072:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  406076:	4620      	mov	r0, r4
  406078:	4dab      	ldr	r5, [pc, #684]	; (406328 <_svfprintf_r+0x13cc>)
  40607a:	e000      	b.n	40607e <_svfprintf_r+0x1122>
  40607c:	4610      	mov	r0, r2
  40607e:	fb85 1203 	smull	r1, r2, r5, r3
  406082:	17d9      	asrs	r1, r3, #31
  406084:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  406088:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40608c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  406090:	3230      	adds	r2, #48	; 0x30
  406092:	2909      	cmp	r1, #9
  406094:	f800 2c01 	strb.w	r2, [r0, #-1]
  406098:	460b      	mov	r3, r1
  40609a:	f100 32ff 	add.w	r2, r0, #4294967295
  40609e:	dced      	bgt.n	40607c <_svfprintf_r+0x1120>
  4060a0:	3330      	adds	r3, #48	; 0x30
  4060a2:	3802      	subs	r0, #2
  4060a4:	b2d9      	uxtb	r1, r3
  4060a6:	4284      	cmp	r4, r0
  4060a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4060ac:	f240 8165 	bls.w	40637a <_svfprintf_r+0x141e>
  4060b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4060b4:	4613      	mov	r3, r2
  4060b6:	e001      	b.n	4060bc <_svfprintf_r+0x1160>
  4060b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4060bc:	f800 1b01 	strb.w	r1, [r0], #1
  4060c0:	42a3      	cmp	r3, r4
  4060c2:	d1f9      	bne.n	4060b8 <_svfprintf_r+0x115c>
  4060c4:	3301      	adds	r3, #1
  4060c6:	1a9b      	subs	r3, r3, r2
  4060c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4060cc:	4413      	add	r3, r2
  4060ce:	aa21      	add	r2, sp, #132	; 0x84
  4060d0:	1a9b      	subs	r3, r3, r2
  4060d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4060d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4060d6:	2a01      	cmp	r2, #1
  4060d8:	4413      	add	r3, r2
  4060da:	930e      	str	r3, [sp, #56]	; 0x38
  4060dc:	f340 8119 	ble.w	406312 <_svfprintf_r+0x13b6>
  4060e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4060e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4060e4:	4413      	add	r3, r2
  4060e6:	930e      	str	r3, [sp, #56]	; 0x38
  4060e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4060ec:	9308      	str	r3, [sp, #32]
  4060ee:	2300      	movs	r3, #0
  4060f0:	9312      	str	r3, [sp, #72]	; 0x48
  4060f2:	e6cf      	b.n	405e94 <_svfprintf_r+0xf38>
  4060f4:	aa25      	add	r2, sp, #148	; 0x94
  4060f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060fa:	f003 fec9 	bl	409e90 <__ssprint_r>
  4060fe:	2800      	cmp	r0, #0
  406100:	f47e affe 	bne.w	405100 <_svfprintf_r+0x1a4>
  406104:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406106:	46c8      	mov	r8, r9
  406108:	e4d7      	b.n	405aba <_svfprintf_r+0xb5e>
  40610a:	4623      	mov	r3, r4
  40610c:	e6a2      	b.n	405e54 <_svfprintf_r+0xef8>
  40610e:	aa25      	add	r2, sp, #148	; 0x94
  406110:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406112:	980c      	ldr	r0, [sp, #48]	; 0x30
  406114:	f003 febc 	bl	409e90 <__ssprint_r>
  406118:	2800      	cmp	r0, #0
  40611a:	f47e aff1 	bne.w	405100 <_svfprintf_r+0x1a4>
  40611e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406120:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406122:	46c8      	mov	r8, r9
  406124:	e5ae      	b.n	405c84 <_svfprintf_r+0xd28>
  406126:	aa25      	add	r2, sp, #148	; 0x94
  406128:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40612a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40612c:	f003 feb0 	bl	409e90 <__ssprint_r>
  406130:	2800      	cmp	r0, #0
  406132:	f47e afe5 	bne.w	405100 <_svfprintf_r+0x1a4>
  406136:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40613a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40613c:	1a9a      	subs	r2, r3, r2
  40613e:	46c8      	mov	r8, r9
  406140:	e5b8      	b.n	405cb4 <_svfprintf_r+0xd58>
  406142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406144:	9612      	str	r6, [sp, #72]	; 0x48
  406146:	2b06      	cmp	r3, #6
  406148:	bf28      	it	cs
  40614a:	2306      	movcs	r3, #6
  40614c:	960a      	str	r6, [sp, #40]	; 0x28
  40614e:	4637      	mov	r7, r6
  406150:	9308      	str	r3, [sp, #32]
  406152:	950f      	str	r5, [sp, #60]	; 0x3c
  406154:	f8cd b01c 	str.w	fp, [sp, #28]
  406158:	930e      	str	r3, [sp, #56]	; 0x38
  40615a:	4e74      	ldr	r6, [pc, #464]	; (40632c <_svfprintf_r+0x13d0>)
  40615c:	f7ff b816 	b.w	40518c <_svfprintf_r+0x230>
  406160:	a823      	add	r0, sp, #140	; 0x8c
  406162:	a920      	add	r1, sp, #128	; 0x80
  406164:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406166:	9004      	str	r0, [sp, #16]
  406168:	9103      	str	r1, [sp, #12]
  40616a:	a81f      	add	r0, sp, #124	; 0x7c
  40616c:	2103      	movs	r1, #3
  40616e:	9002      	str	r0, [sp, #8]
  406170:	9a08      	ldr	r2, [sp, #32]
  406172:	9501      	str	r5, [sp, #4]
  406174:	463b      	mov	r3, r7
  406176:	9100      	str	r1, [sp, #0]
  406178:	980c      	ldr	r0, [sp, #48]	; 0x30
  40617a:	f001 fd15 	bl	407ba8 <_dtoa_r>
  40617e:	4606      	mov	r6, r0
  406180:	1944      	adds	r4, r0, r5
  406182:	e72b      	b.n	405fdc <_svfprintf_r+0x1080>
  406184:	2306      	movs	r3, #6
  406186:	930a      	str	r3, [sp, #40]	; 0x28
  406188:	e61d      	b.n	405dc6 <_svfprintf_r+0xe6a>
  40618a:	272d      	movs	r7, #45	; 0x2d
  40618c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406190:	f7ff bacd 	b.w	40572e <_svfprintf_r+0x7d2>
  406194:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406196:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406198:	4413      	add	r3, r2
  40619a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40619c:	930e      	str	r3, [sp, #56]	; 0x38
  40619e:	2a00      	cmp	r2, #0
  4061a0:	f340 80b0 	ble.w	406304 <_svfprintf_r+0x13a8>
  4061a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4061a8:	9308      	str	r3, [sp, #32]
  4061aa:	2367      	movs	r3, #103	; 0x67
  4061ac:	9311      	str	r3, [sp, #68]	; 0x44
  4061ae:	e671      	b.n	405e94 <_svfprintf_r+0xf38>
  4061b0:	2b00      	cmp	r3, #0
  4061b2:	f340 80c3 	ble.w	40633c <_svfprintf_r+0x13e0>
  4061b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4061b8:	2a00      	cmp	r2, #0
  4061ba:	f040 8099 	bne.w	4062f0 <_svfprintf_r+0x1394>
  4061be:	f01b 0f01 	tst.w	fp, #1
  4061c2:	f040 8095 	bne.w	4062f0 <_svfprintf_r+0x1394>
  4061c6:	9308      	str	r3, [sp, #32]
  4061c8:	930e      	str	r3, [sp, #56]	; 0x38
  4061ca:	e663      	b.n	405e94 <_svfprintf_r+0xf38>
  4061cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061ce:	9308      	str	r3, [sp, #32]
  4061d0:	930e      	str	r3, [sp, #56]	; 0x38
  4061d2:	900a      	str	r0, [sp, #40]	; 0x28
  4061d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4061d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4061da:	9012      	str	r0, [sp, #72]	; 0x48
  4061dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4061e0:	f7fe bfd4 	b.w	40518c <_svfprintf_r+0x230>
  4061e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4061e6:	2b47      	cmp	r3, #71	; 0x47
  4061e8:	f47f ae20 	bne.w	405e2c <_svfprintf_r+0xed0>
  4061ec:	f01b 0f01 	tst.w	fp, #1
  4061f0:	f47f aeee 	bne.w	405fd0 <_svfprintf_r+0x1074>
  4061f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4061f6:	1b9b      	subs	r3, r3, r6
  4061f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4061fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4061fc:	2b47      	cmp	r3, #71	; 0x47
  4061fe:	f43f af18 	beq.w	406032 <_svfprintf_r+0x10d6>
  406202:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406204:	9312      	str	r3, [sp, #72]	; 0x48
  406206:	e721      	b.n	40604c <_svfprintf_r+0x10f0>
  406208:	424f      	negs	r7, r1
  40620a:	3110      	adds	r1, #16
  40620c:	4d48      	ldr	r5, [pc, #288]	; (406330 <_svfprintf_r+0x13d4>)
  40620e:	da2f      	bge.n	406270 <_svfprintf_r+0x1314>
  406210:	2410      	movs	r4, #16
  406212:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406216:	e004      	b.n	406222 <_svfprintf_r+0x12c6>
  406218:	f108 0808 	add.w	r8, r8, #8
  40621c:	3f10      	subs	r7, #16
  40621e:	2f10      	cmp	r7, #16
  406220:	dd26      	ble.n	406270 <_svfprintf_r+0x1314>
  406222:	3301      	adds	r3, #1
  406224:	3210      	adds	r2, #16
  406226:	2b07      	cmp	r3, #7
  406228:	9227      	str	r2, [sp, #156]	; 0x9c
  40622a:	9326      	str	r3, [sp, #152]	; 0x98
  40622c:	f8c8 5000 	str.w	r5, [r8]
  406230:	f8c8 4004 	str.w	r4, [r8, #4]
  406234:	ddf0      	ble.n	406218 <_svfprintf_r+0x12bc>
  406236:	aa25      	add	r2, sp, #148	; 0x94
  406238:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40623a:	4658      	mov	r0, fp
  40623c:	f003 fe28 	bl	409e90 <__ssprint_r>
  406240:	2800      	cmp	r0, #0
  406242:	f47e af5d 	bne.w	405100 <_svfprintf_r+0x1a4>
  406246:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406248:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40624a:	46c8      	mov	r8, r9
  40624c:	e7e6      	b.n	40621c <_svfprintf_r+0x12c0>
  40624e:	aa25      	add	r2, sp, #148	; 0x94
  406250:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406252:	980c      	ldr	r0, [sp, #48]	; 0x30
  406254:	f003 fe1c 	bl	409e90 <__ssprint_r>
  406258:	2800      	cmp	r0, #0
  40625a:	f47e af51 	bne.w	405100 <_svfprintf_r+0x1a4>
  40625e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406260:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406262:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406264:	46c8      	mov	r8, r9
  406266:	e667      	b.n	405f38 <_svfprintf_r+0xfdc>
  406268:	2000      	movs	r0, #0
  40626a:	900a      	str	r0, [sp, #40]	; 0x28
  40626c:	f7fe bed0 	b.w	405010 <_svfprintf_r+0xb4>
  406270:	3301      	adds	r3, #1
  406272:	443a      	add	r2, r7
  406274:	2b07      	cmp	r3, #7
  406276:	e888 00a0 	stmia.w	r8, {r5, r7}
  40627a:	9227      	str	r2, [sp, #156]	; 0x9c
  40627c:	9326      	str	r3, [sp, #152]	; 0x98
  40627e:	f108 0808 	add.w	r8, r8, #8
  406282:	f77f ae5c 	ble.w	405f3e <_svfprintf_r+0xfe2>
  406286:	aa25      	add	r2, sp, #148	; 0x94
  406288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40628a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40628c:	f003 fe00 	bl	409e90 <__ssprint_r>
  406290:	2800      	cmp	r0, #0
  406292:	f47e af35 	bne.w	405100 <_svfprintf_r+0x1a4>
  406296:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406298:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40629a:	46c8      	mov	r8, r9
  40629c:	e64f      	b.n	405f3e <_svfprintf_r+0xfe2>
  40629e:	3330      	adds	r3, #48	; 0x30
  4062a0:	2230      	movs	r2, #48	; 0x30
  4062a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4062a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4062aa:	ab22      	add	r3, sp, #136	; 0x88
  4062ac:	e70f      	b.n	4060ce <_svfprintf_r+0x1172>
  4062ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4062b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4062b2:	4413      	add	r3, r2
  4062b4:	930e      	str	r3, [sp, #56]	; 0x38
  4062b6:	e775      	b.n	4061a4 <_svfprintf_r+0x1248>
  4062b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4062ba:	e5cb      	b.n	405e54 <_svfprintf_r+0xef8>
  4062bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062be:	4e1d      	ldr	r6, [pc, #116]	; (406334 <_svfprintf_r+0x13d8>)
  4062c0:	2b00      	cmp	r3, #0
  4062c2:	bfb6      	itet	lt
  4062c4:	272d      	movlt	r7, #45	; 0x2d
  4062c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4062ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4062ce:	4b1a      	ldr	r3, [pc, #104]	; (406338 <_svfprintf_r+0x13dc>)
  4062d0:	f7ff ba2f 	b.w	405732 <_svfprintf_r+0x7d6>
  4062d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4062d6:	9808      	ldr	r0, [sp, #32]
  4062d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4062da:	4639      	mov	r1, r7
  4062dc:	f004 f99c 	bl	40a618 <__aeabi_dcmpeq>
  4062e0:	2800      	cmp	r0, #0
  4062e2:	f47f ae7f 	bne.w	405fe4 <_svfprintf_r+0x1088>
  4062e6:	f1c5 0501 	rsb	r5, r5, #1
  4062ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4062ec:	442c      	add	r4, r5
  4062ee:	e59e      	b.n	405e2e <_svfprintf_r+0xed2>
  4062f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4062f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4062f4:	4413      	add	r3, r2
  4062f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4062f8:	441a      	add	r2, r3
  4062fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4062fe:	920e      	str	r2, [sp, #56]	; 0x38
  406300:	9308      	str	r3, [sp, #32]
  406302:	e5c7      	b.n	405e94 <_svfprintf_r+0xf38>
  406304:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406306:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406308:	f1c3 0301 	rsb	r3, r3, #1
  40630c:	441a      	add	r2, r3
  40630e:	4613      	mov	r3, r2
  406310:	e7d0      	b.n	4062b4 <_svfprintf_r+0x1358>
  406312:	f01b 0301 	ands.w	r3, fp, #1
  406316:	9312      	str	r3, [sp, #72]	; 0x48
  406318:	f47f aee2 	bne.w	4060e0 <_svfprintf_r+0x1184>
  40631c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40631e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406322:	9308      	str	r3, [sp, #32]
  406324:	e5b6      	b.n	405e94 <_svfprintf_r+0xf38>
  406326:	bf00      	nop
  406328:	66666667 	.word	0x66666667
  40632c:	0040aa9c 	.word	0x0040aa9c
  406330:	0040aab8 	.word	0x0040aab8
  406334:	0040aa70 	.word	0x0040aa70
  406338:	0040aa6c 	.word	0x0040aa6c
  40633c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40633e:	b913      	cbnz	r3, 406346 <_svfprintf_r+0x13ea>
  406340:	f01b 0f01 	tst.w	fp, #1
  406344:	d002      	beq.n	40634c <_svfprintf_r+0x13f0>
  406346:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406348:	3301      	adds	r3, #1
  40634a:	e7d4      	b.n	4062f6 <_svfprintf_r+0x139a>
  40634c:	2301      	movs	r3, #1
  40634e:	e73a      	b.n	4061c6 <_svfprintf_r+0x126a>
  406350:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406352:	f89a 3001 	ldrb.w	r3, [sl, #1]
  406356:	6828      	ldr	r0, [r5, #0]
  406358:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40635c:	900a      	str	r0, [sp, #40]	; 0x28
  40635e:	4628      	mov	r0, r5
  406360:	3004      	adds	r0, #4
  406362:	46a2      	mov	sl, r4
  406364:	900f      	str	r0, [sp, #60]	; 0x3c
  406366:	f7fe be51 	b.w	40500c <_svfprintf_r+0xb0>
  40636a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40636e:	f7ff b867 	b.w	405440 <_svfprintf_r+0x4e4>
  406372:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406376:	f7ff ba15 	b.w	4057a4 <_svfprintf_r+0x848>
  40637a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40637e:	e6a6      	b.n	4060ce <_svfprintf_r+0x1172>
  406380:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406384:	f7ff b8eb 	b.w	40555e <_svfprintf_r+0x602>
  406388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40638a:	230c      	movs	r3, #12
  40638c:	6013      	str	r3, [r2, #0]
  40638e:	f04f 33ff 	mov.w	r3, #4294967295
  406392:	9309      	str	r3, [sp, #36]	; 0x24
  406394:	f7fe bebd 	b.w	405112 <_svfprintf_r+0x1b6>
  406398:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40639c:	f7ff b99a 	b.w	4056d4 <_svfprintf_r+0x778>
  4063a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4063a4:	f7ff b976 	b.w	405694 <_svfprintf_r+0x738>
  4063a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4063ac:	f7ff b959 	b.w	405662 <_svfprintf_r+0x706>
  4063b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4063b4:	f7ff b912 	b.w	4055dc <_svfprintf_r+0x680>

004063b8 <_vfprintf_r>:
  4063b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063bc:	b0c1      	sub	sp, #260	; 0x104
  4063be:	461d      	mov	r5, r3
  4063c0:	468a      	mov	sl, r1
  4063c2:	4691      	mov	r9, r2
  4063c4:	4604      	mov	r4, r0
  4063c6:	9008      	str	r0, [sp, #32]
  4063c8:	f002 ff3a 	bl	409240 <_localeconv_r>
  4063cc:	6803      	ldr	r3, [r0, #0]
  4063ce:	9315      	str	r3, [sp, #84]	; 0x54
  4063d0:	4618      	mov	r0, r3
  4063d2:	f7fe fd55 	bl	404e80 <strlen>
  4063d6:	950e      	str	r5, [sp, #56]	; 0x38
  4063d8:	9014      	str	r0, [sp, #80]	; 0x50
  4063da:	b11c      	cbz	r4, 4063e4 <_vfprintf_r+0x2c>
  4063dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4063de:	2b00      	cmp	r3, #0
  4063e0:	f000 825f 	beq.w	4068a2 <_vfprintf_r+0x4ea>
  4063e4:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4063e8:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4063ec:	f013 0f01 	tst.w	r3, #1
  4063f0:	b293      	uxth	r3, r2
  4063f2:	d102      	bne.n	4063fa <_vfprintf_r+0x42>
  4063f4:	0599      	lsls	r1, r3, #22
  4063f6:	f140 8275 	bpl.w	4068e4 <_vfprintf_r+0x52c>
  4063fa:	049f      	lsls	r7, r3, #18
  4063fc:	d40a      	bmi.n	406414 <_vfprintf_r+0x5c>
  4063fe:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  406402:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  406406:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40640a:	f8aa 300c 	strh.w	r3, [sl, #12]
  40640e:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  406412:	b29b      	uxth	r3, r3
  406414:	071e      	lsls	r6, r3, #28
  406416:	f140 8223 	bpl.w	406860 <_vfprintf_r+0x4a8>
  40641a:	f8da 2010 	ldr.w	r2, [sl, #16]
  40641e:	2a00      	cmp	r2, #0
  406420:	f000 821e 	beq.w	406860 <_vfprintf_r+0x4a8>
  406424:	f003 021a 	and.w	r2, r3, #26
  406428:	2a0a      	cmp	r2, #10
  40642a:	f000 823e 	beq.w	4068aa <_vfprintf_r+0x4f2>
  40642e:	2300      	movs	r3, #0
  406430:	4618      	mov	r0, r3
  406432:	9311      	str	r3, [sp, #68]	; 0x44
  406434:	9313      	str	r3, [sp, #76]	; 0x4c
  406436:	9312      	str	r3, [sp, #72]	; 0x48
  406438:	9325      	str	r3, [sp, #148]	; 0x94
  40643a:	9324      	str	r3, [sp, #144]	; 0x90
  40643c:	9318      	str	r3, [sp, #96]	; 0x60
  40643e:	9319      	str	r3, [sp, #100]	; 0x64
  406440:	930b      	str	r3, [sp, #44]	; 0x2c
  406442:	ab30      	add	r3, sp, #192	; 0xc0
  406444:	9323      	str	r3, [sp, #140]	; 0x8c
  406446:	4698      	mov	r8, r3
  406448:	9016      	str	r0, [sp, #88]	; 0x58
  40644a:	9017      	str	r0, [sp, #92]	; 0x5c
  40644c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  406450:	f899 3000 	ldrb.w	r3, [r9]
  406454:	464c      	mov	r4, r9
  406456:	b1eb      	cbz	r3, 406494 <_vfprintf_r+0xdc>
  406458:	2b25      	cmp	r3, #37	; 0x25
  40645a:	d102      	bne.n	406462 <_vfprintf_r+0xaa>
  40645c:	e01a      	b.n	406494 <_vfprintf_r+0xdc>
  40645e:	2b25      	cmp	r3, #37	; 0x25
  406460:	d003      	beq.n	40646a <_vfprintf_r+0xb2>
  406462:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406466:	2b00      	cmp	r3, #0
  406468:	d1f9      	bne.n	40645e <_vfprintf_r+0xa6>
  40646a:	eba4 0509 	sub.w	r5, r4, r9
  40646e:	b18d      	cbz	r5, 406494 <_vfprintf_r+0xdc>
  406470:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406472:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406474:	f8c8 9000 	str.w	r9, [r8]
  406478:	3301      	adds	r3, #1
  40647a:	442a      	add	r2, r5
  40647c:	2b07      	cmp	r3, #7
  40647e:	f8c8 5004 	str.w	r5, [r8, #4]
  406482:	9225      	str	r2, [sp, #148]	; 0x94
  406484:	9324      	str	r3, [sp, #144]	; 0x90
  406486:	f300 8201 	bgt.w	40688c <_vfprintf_r+0x4d4>
  40648a:	f108 0808 	add.w	r8, r8, #8
  40648e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406490:	442b      	add	r3, r5
  406492:	930b      	str	r3, [sp, #44]	; 0x2c
  406494:	7823      	ldrb	r3, [r4, #0]
  406496:	2b00      	cmp	r3, #0
  406498:	f000 83f0 	beq.w	406c7c <_vfprintf_r+0x8c4>
  40649c:	2300      	movs	r3, #0
  40649e:	461a      	mov	r2, r3
  4064a0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4064a4:	4619      	mov	r1, r3
  4064a6:	930c      	str	r3, [sp, #48]	; 0x30
  4064a8:	469b      	mov	fp, r3
  4064aa:	7866      	ldrb	r6, [r4, #1]
  4064ac:	f04f 33ff 	mov.w	r3, #4294967295
  4064b0:	f104 0901 	add.w	r9, r4, #1
  4064b4:	9309      	str	r3, [sp, #36]	; 0x24
  4064b6:	f109 0901 	add.w	r9, r9, #1
  4064ba:	f1a6 0320 	sub.w	r3, r6, #32
  4064be:	2b58      	cmp	r3, #88	; 0x58
  4064c0:	f200 83bf 	bhi.w	406c42 <_vfprintf_r+0x88a>
  4064c4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4064c8:	03bd02e0 	.word	0x03bd02e0
  4064cc:	034f03bd 	.word	0x034f03bd
  4064d0:	03bd03bd 	.word	0x03bd03bd
  4064d4:	03bd03bd 	.word	0x03bd03bd
  4064d8:	03bd03bd 	.word	0x03bd03bd
  4064dc:	03080354 	.word	0x03080354
  4064e0:	021a03bd 	.word	0x021a03bd
  4064e4:	03bd02e8 	.word	0x03bd02e8
  4064e8:	033a0303 	.word	0x033a0303
  4064ec:	033a033a 	.word	0x033a033a
  4064f0:	033a033a 	.word	0x033a033a
  4064f4:	033a033a 	.word	0x033a033a
  4064f8:	033a033a 	.word	0x033a033a
  4064fc:	03bd03bd 	.word	0x03bd03bd
  406500:	03bd03bd 	.word	0x03bd03bd
  406504:	03bd03bd 	.word	0x03bd03bd
  406508:	03bd03bd 	.word	0x03bd03bd
  40650c:	03bd03bd 	.word	0x03bd03bd
  406510:	03620349 	.word	0x03620349
  406514:	036203bd 	.word	0x036203bd
  406518:	03bd03bd 	.word	0x03bd03bd
  40651c:	03bd03bd 	.word	0x03bd03bd
  406520:	03bd03a2 	.word	0x03bd03a2
  406524:	006f03bd 	.word	0x006f03bd
  406528:	03bd03bd 	.word	0x03bd03bd
  40652c:	03bd03bd 	.word	0x03bd03bd
  406530:	005903bd 	.word	0x005903bd
  406534:	03bd03bd 	.word	0x03bd03bd
  406538:	03bd031e 	.word	0x03bd031e
  40653c:	03bd03bd 	.word	0x03bd03bd
  406540:	03bd03bd 	.word	0x03bd03bd
  406544:	03bd03bd 	.word	0x03bd03bd
  406548:	03bd03bd 	.word	0x03bd03bd
  40654c:	032403bd 	.word	0x032403bd
  406550:	03620273 	.word	0x03620273
  406554:	03620362 	.word	0x03620362
  406558:	027302b7 	.word	0x027302b7
  40655c:	03bd03bd 	.word	0x03bd03bd
  406560:	03bd02bc 	.word	0x03bd02bc
  406564:	007102c9 	.word	0x007102c9
  406568:	0247030d 	.word	0x0247030d
  40656c:	025203bd 	.word	0x025203bd
  406570:	005b03bd 	.word	0x005b03bd
  406574:	03bd03bd 	.word	0x03bd03bd
  406578:	021f      	.short	0x021f
  40657a:	f04b 0b10 	orr.w	fp, fp, #16
  40657e:	f01b 0f20 	tst.w	fp, #32
  406582:	f040 8353 	bne.w	406c2c <_vfprintf_r+0x874>
  406586:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406588:	f01b 0f10 	tst.w	fp, #16
  40658c:	4613      	mov	r3, r2
  40658e:	f040 85b4 	bne.w	4070fa <_vfprintf_r+0xd42>
  406592:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406596:	f000 85b0 	beq.w	4070fa <_vfprintf_r+0xd42>
  40659a:	8814      	ldrh	r4, [r2, #0]
  40659c:	3204      	adds	r2, #4
  40659e:	2500      	movs	r5, #0
  4065a0:	2301      	movs	r3, #1
  4065a2:	920e      	str	r2, [sp, #56]	; 0x38
  4065a4:	e014      	b.n	4065d0 <_vfprintf_r+0x218>
  4065a6:	f04b 0b10 	orr.w	fp, fp, #16
  4065aa:	f01b 0320 	ands.w	r3, fp, #32
  4065ae:	f040 8332 	bne.w	406c16 <_vfprintf_r+0x85e>
  4065b2:	f01b 0210 	ands.w	r2, fp, #16
  4065b6:	f040 8589 	bne.w	4070cc <_vfprintf_r+0xd14>
  4065ba:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4065be:	f000 8585 	beq.w	4070cc <_vfprintf_r+0xd14>
  4065c2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4065c4:	4613      	mov	r3, r2
  4065c6:	460a      	mov	r2, r1
  4065c8:	3204      	adds	r2, #4
  4065ca:	880c      	ldrh	r4, [r1, #0]
  4065cc:	920e      	str	r2, [sp, #56]	; 0x38
  4065ce:	2500      	movs	r5, #0
  4065d0:	f04f 0a00 	mov.w	sl, #0
  4065d4:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4065d8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4065da:	1c4a      	adds	r2, r1, #1
  4065dc:	f000 820b 	beq.w	4069f6 <_vfprintf_r+0x63e>
  4065e0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4065e4:	9206      	str	r2, [sp, #24]
  4065e6:	ea54 0205 	orrs.w	r2, r4, r5
  4065ea:	f040 820a 	bne.w	406a02 <_vfprintf_r+0x64a>
  4065ee:	2900      	cmp	r1, #0
  4065f0:	f040 846f 	bne.w	406ed2 <_vfprintf_r+0xb1a>
  4065f4:	2b00      	cmp	r3, #0
  4065f6:	f040 852d 	bne.w	407054 <_vfprintf_r+0xc9c>
  4065fa:	f01b 0301 	ands.w	r3, fp, #1
  4065fe:	930d      	str	r3, [sp, #52]	; 0x34
  406600:	f000 8668 	beq.w	4072d4 <_vfprintf_r+0xf1c>
  406604:	af40      	add	r7, sp, #256	; 0x100
  406606:	2330      	movs	r3, #48	; 0x30
  406608:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40660c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40660e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406610:	4293      	cmp	r3, r2
  406612:	bfb8      	it	lt
  406614:	4613      	movlt	r3, r2
  406616:	9307      	str	r3, [sp, #28]
  406618:	2300      	movs	r3, #0
  40661a:	9310      	str	r3, [sp, #64]	; 0x40
  40661c:	f1ba 0f00 	cmp.w	sl, #0
  406620:	d002      	beq.n	406628 <_vfprintf_r+0x270>
  406622:	9b07      	ldr	r3, [sp, #28]
  406624:	3301      	adds	r3, #1
  406626:	9307      	str	r3, [sp, #28]
  406628:	9b06      	ldr	r3, [sp, #24]
  40662a:	f013 0302 	ands.w	r3, r3, #2
  40662e:	930f      	str	r3, [sp, #60]	; 0x3c
  406630:	d002      	beq.n	406638 <_vfprintf_r+0x280>
  406632:	9b07      	ldr	r3, [sp, #28]
  406634:	3302      	adds	r3, #2
  406636:	9307      	str	r3, [sp, #28]
  406638:	9b06      	ldr	r3, [sp, #24]
  40663a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40663e:	f040 831b 	bne.w	406c78 <_vfprintf_r+0x8c0>
  406642:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406644:	9a07      	ldr	r2, [sp, #28]
  406646:	eba3 0b02 	sub.w	fp, r3, r2
  40664a:	f1bb 0f00 	cmp.w	fp, #0
  40664e:	f340 8313 	ble.w	406c78 <_vfprintf_r+0x8c0>
  406652:	f1bb 0f10 	cmp.w	fp, #16
  406656:	9925      	ldr	r1, [sp, #148]	; 0x94
  406658:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40665a:	dd28      	ble.n	4066ae <_vfprintf_r+0x2f6>
  40665c:	4643      	mov	r3, r8
  40665e:	2410      	movs	r4, #16
  406660:	46a8      	mov	r8, r5
  406662:	f8dd a020 	ldr.w	sl, [sp, #32]
  406666:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406668:	e006      	b.n	406678 <_vfprintf_r+0x2c0>
  40666a:	f1ab 0b10 	sub.w	fp, fp, #16
  40666e:	f1bb 0f10 	cmp.w	fp, #16
  406672:	f103 0308 	add.w	r3, r3, #8
  406676:	dd18      	ble.n	4066aa <_vfprintf_r+0x2f2>
  406678:	3201      	adds	r2, #1
  40667a:	48b9      	ldr	r0, [pc, #740]	; (406960 <_vfprintf_r+0x5a8>)
  40667c:	9224      	str	r2, [sp, #144]	; 0x90
  40667e:	3110      	adds	r1, #16
  406680:	2a07      	cmp	r2, #7
  406682:	9125      	str	r1, [sp, #148]	; 0x94
  406684:	e883 0011 	stmia.w	r3, {r0, r4}
  406688:	ddef      	ble.n	40666a <_vfprintf_r+0x2b2>
  40668a:	aa23      	add	r2, sp, #140	; 0x8c
  40668c:	4629      	mov	r1, r5
  40668e:	4650      	mov	r0, sl
  406690:	f003 fcbc 	bl	40a00c <__sprint_r>
  406694:	2800      	cmp	r0, #0
  406696:	f040 836a 	bne.w	406d6e <_vfprintf_r+0x9b6>
  40669a:	f1ab 0b10 	sub.w	fp, fp, #16
  40669e:	f1bb 0f10 	cmp.w	fp, #16
  4066a2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4066a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4066a6:	ab30      	add	r3, sp, #192	; 0xc0
  4066a8:	dce6      	bgt.n	406678 <_vfprintf_r+0x2c0>
  4066aa:	4645      	mov	r5, r8
  4066ac:	4698      	mov	r8, r3
  4066ae:	3201      	adds	r2, #1
  4066b0:	4bab      	ldr	r3, [pc, #684]	; (406960 <_vfprintf_r+0x5a8>)
  4066b2:	9224      	str	r2, [sp, #144]	; 0x90
  4066b4:	eb0b 0401 	add.w	r4, fp, r1
  4066b8:	2a07      	cmp	r2, #7
  4066ba:	9425      	str	r4, [sp, #148]	; 0x94
  4066bc:	e888 0808 	stmia.w	r8, {r3, fp}
  4066c0:	f300 84cd 	bgt.w	40705e <_vfprintf_r+0xca6>
  4066c4:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4066c8:	f108 0808 	add.w	r8, r8, #8
  4066cc:	f1ba 0f00 	cmp.w	sl, #0
  4066d0:	d00e      	beq.n	4066f0 <_vfprintf_r+0x338>
  4066d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4066d4:	3301      	adds	r3, #1
  4066d6:	3401      	adds	r4, #1
  4066d8:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4066dc:	2201      	movs	r2, #1
  4066de:	2b07      	cmp	r3, #7
  4066e0:	9425      	str	r4, [sp, #148]	; 0x94
  4066e2:	9324      	str	r3, [sp, #144]	; 0x90
  4066e4:	e888 0006 	stmia.w	r8, {r1, r2}
  4066e8:	f300 840a 	bgt.w	406f00 <_vfprintf_r+0xb48>
  4066ec:	f108 0808 	add.w	r8, r8, #8
  4066f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4066f2:	b16b      	cbz	r3, 406710 <_vfprintf_r+0x358>
  4066f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4066f6:	3301      	adds	r3, #1
  4066f8:	3402      	adds	r4, #2
  4066fa:	a91c      	add	r1, sp, #112	; 0x70
  4066fc:	2202      	movs	r2, #2
  4066fe:	2b07      	cmp	r3, #7
  406700:	9425      	str	r4, [sp, #148]	; 0x94
  406702:	9324      	str	r3, [sp, #144]	; 0x90
  406704:	e888 0006 	stmia.w	r8, {r1, r2}
  406708:	f300 8406 	bgt.w	406f18 <_vfprintf_r+0xb60>
  40670c:	f108 0808 	add.w	r8, r8, #8
  406710:	2d80      	cmp	r5, #128	; 0x80
  406712:	f000 832e 	beq.w	406d72 <_vfprintf_r+0x9ba>
  406716:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406718:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40671a:	eba3 0a02 	sub.w	sl, r3, r2
  40671e:	f1ba 0f00 	cmp.w	sl, #0
  406722:	dd3b      	ble.n	40679c <_vfprintf_r+0x3e4>
  406724:	f1ba 0f10 	cmp.w	sl, #16
  406728:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40672a:	4d8e      	ldr	r5, [pc, #568]	; (406964 <_vfprintf_r+0x5ac>)
  40672c:	dd2b      	ble.n	406786 <_vfprintf_r+0x3ce>
  40672e:	4642      	mov	r2, r8
  406730:	4621      	mov	r1, r4
  406732:	46b0      	mov	r8, r6
  406734:	f04f 0b10 	mov.w	fp, #16
  406738:	462e      	mov	r6, r5
  40673a:	9c08      	ldr	r4, [sp, #32]
  40673c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40673e:	e006      	b.n	40674e <_vfprintf_r+0x396>
  406740:	f1aa 0a10 	sub.w	sl, sl, #16
  406744:	f1ba 0f10 	cmp.w	sl, #16
  406748:	f102 0208 	add.w	r2, r2, #8
  40674c:	dd17      	ble.n	40677e <_vfprintf_r+0x3c6>
  40674e:	3301      	adds	r3, #1
  406750:	3110      	adds	r1, #16
  406752:	2b07      	cmp	r3, #7
  406754:	9125      	str	r1, [sp, #148]	; 0x94
  406756:	9324      	str	r3, [sp, #144]	; 0x90
  406758:	e882 0840 	stmia.w	r2, {r6, fp}
  40675c:	ddf0      	ble.n	406740 <_vfprintf_r+0x388>
  40675e:	aa23      	add	r2, sp, #140	; 0x8c
  406760:	4629      	mov	r1, r5
  406762:	4620      	mov	r0, r4
  406764:	f003 fc52 	bl	40a00c <__sprint_r>
  406768:	2800      	cmp	r0, #0
  40676a:	f040 8300 	bne.w	406d6e <_vfprintf_r+0x9b6>
  40676e:	f1aa 0a10 	sub.w	sl, sl, #16
  406772:	f1ba 0f10 	cmp.w	sl, #16
  406776:	9925      	ldr	r1, [sp, #148]	; 0x94
  406778:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40677a:	aa30      	add	r2, sp, #192	; 0xc0
  40677c:	dce7      	bgt.n	40674e <_vfprintf_r+0x396>
  40677e:	4635      	mov	r5, r6
  406780:	460c      	mov	r4, r1
  406782:	4646      	mov	r6, r8
  406784:	4690      	mov	r8, r2
  406786:	3301      	adds	r3, #1
  406788:	4454      	add	r4, sl
  40678a:	2b07      	cmp	r3, #7
  40678c:	9425      	str	r4, [sp, #148]	; 0x94
  40678e:	9324      	str	r3, [sp, #144]	; 0x90
  406790:	e888 0420 	stmia.w	r8, {r5, sl}
  406794:	f300 83a9 	bgt.w	406eea <_vfprintf_r+0xb32>
  406798:	f108 0808 	add.w	r8, r8, #8
  40679c:	9b06      	ldr	r3, [sp, #24]
  40679e:	05db      	lsls	r3, r3, #23
  4067a0:	f100 8285 	bmi.w	406cae <_vfprintf_r+0x8f6>
  4067a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4067a6:	990d      	ldr	r1, [sp, #52]	; 0x34
  4067a8:	f8c8 7000 	str.w	r7, [r8]
  4067ac:	3301      	adds	r3, #1
  4067ae:	440c      	add	r4, r1
  4067b0:	2b07      	cmp	r3, #7
  4067b2:	9425      	str	r4, [sp, #148]	; 0x94
  4067b4:	f8c8 1004 	str.w	r1, [r8, #4]
  4067b8:	9324      	str	r3, [sp, #144]	; 0x90
  4067ba:	f300 8375 	bgt.w	406ea8 <_vfprintf_r+0xaf0>
  4067be:	f108 0808 	add.w	r8, r8, #8
  4067c2:	9b06      	ldr	r3, [sp, #24]
  4067c4:	0759      	lsls	r1, r3, #29
  4067c6:	d53b      	bpl.n	406840 <_vfprintf_r+0x488>
  4067c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4067ca:	9a07      	ldr	r2, [sp, #28]
  4067cc:	1a9d      	subs	r5, r3, r2
  4067ce:	2d00      	cmp	r5, #0
  4067d0:	dd36      	ble.n	406840 <_vfprintf_r+0x488>
  4067d2:	2d10      	cmp	r5, #16
  4067d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4067d6:	dd21      	ble.n	40681c <_vfprintf_r+0x464>
  4067d8:	2610      	movs	r6, #16
  4067da:	9f08      	ldr	r7, [sp, #32]
  4067dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4067e0:	e004      	b.n	4067ec <_vfprintf_r+0x434>
  4067e2:	3d10      	subs	r5, #16
  4067e4:	2d10      	cmp	r5, #16
  4067e6:	f108 0808 	add.w	r8, r8, #8
  4067ea:	dd17      	ble.n	40681c <_vfprintf_r+0x464>
  4067ec:	3301      	adds	r3, #1
  4067ee:	4a5c      	ldr	r2, [pc, #368]	; (406960 <_vfprintf_r+0x5a8>)
  4067f0:	9324      	str	r3, [sp, #144]	; 0x90
  4067f2:	3410      	adds	r4, #16
  4067f4:	2b07      	cmp	r3, #7
  4067f6:	9425      	str	r4, [sp, #148]	; 0x94
  4067f8:	e888 0044 	stmia.w	r8, {r2, r6}
  4067fc:	ddf1      	ble.n	4067e2 <_vfprintf_r+0x42a>
  4067fe:	aa23      	add	r2, sp, #140	; 0x8c
  406800:	4651      	mov	r1, sl
  406802:	4638      	mov	r0, r7
  406804:	f003 fc02 	bl	40a00c <__sprint_r>
  406808:	2800      	cmp	r0, #0
  40680a:	f040 823f 	bne.w	406c8c <_vfprintf_r+0x8d4>
  40680e:	3d10      	subs	r5, #16
  406810:	2d10      	cmp	r5, #16
  406812:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406814:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406816:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40681a:	dce7      	bgt.n	4067ec <_vfprintf_r+0x434>
  40681c:	3301      	adds	r3, #1
  40681e:	4a50      	ldr	r2, [pc, #320]	; (406960 <_vfprintf_r+0x5a8>)
  406820:	9324      	str	r3, [sp, #144]	; 0x90
  406822:	442c      	add	r4, r5
  406824:	2b07      	cmp	r3, #7
  406826:	9425      	str	r4, [sp, #148]	; 0x94
  406828:	e888 0024 	stmia.w	r8, {r2, r5}
  40682c:	dd08      	ble.n	406840 <_vfprintf_r+0x488>
  40682e:	aa23      	add	r2, sp, #140	; 0x8c
  406830:	990a      	ldr	r1, [sp, #40]	; 0x28
  406832:	9808      	ldr	r0, [sp, #32]
  406834:	f003 fbea 	bl	40a00c <__sprint_r>
  406838:	2800      	cmp	r0, #0
  40683a:	f040 8347 	bne.w	406ecc <_vfprintf_r+0xb14>
  40683e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406842:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406844:	9907      	ldr	r1, [sp, #28]
  406846:	428a      	cmp	r2, r1
  406848:	bfac      	ite	ge
  40684a:	189b      	addge	r3, r3, r2
  40684c:	185b      	addlt	r3, r3, r1
  40684e:	930b      	str	r3, [sp, #44]	; 0x2c
  406850:	2c00      	cmp	r4, #0
  406852:	f040 8333 	bne.w	406ebc <_vfprintf_r+0xb04>
  406856:	2300      	movs	r3, #0
  406858:	9324      	str	r3, [sp, #144]	; 0x90
  40685a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40685e:	e5f7      	b.n	406450 <_vfprintf_r+0x98>
  406860:	4651      	mov	r1, sl
  406862:	9808      	ldr	r0, [sp, #32]
  406864:	f001 f896 	bl	407994 <__swsetup_r>
  406868:	2800      	cmp	r0, #0
  40686a:	d038      	beq.n	4068de <_vfprintf_r+0x526>
  40686c:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  406870:	07dd      	lsls	r5, r3, #31
  406872:	d404      	bmi.n	40687e <_vfprintf_r+0x4c6>
  406874:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  406878:	059c      	lsls	r4, r3, #22
  40687a:	f140 85ca 	bpl.w	407412 <_vfprintf_r+0x105a>
  40687e:	f04f 33ff 	mov.w	r3, #4294967295
  406882:	930b      	str	r3, [sp, #44]	; 0x2c
  406884:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406886:	b041      	add	sp, #260	; 0x104
  406888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40688c:	aa23      	add	r2, sp, #140	; 0x8c
  40688e:	990a      	ldr	r1, [sp, #40]	; 0x28
  406890:	9808      	ldr	r0, [sp, #32]
  406892:	f003 fbbb 	bl	40a00c <__sprint_r>
  406896:	2800      	cmp	r0, #0
  406898:	f040 8318 	bne.w	406ecc <_vfprintf_r+0xb14>
  40689c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4068a0:	e5f5      	b.n	40648e <_vfprintf_r+0xd6>
  4068a2:	9808      	ldr	r0, [sp, #32]
  4068a4:	f002 f9a2 	bl	408bec <__sinit>
  4068a8:	e59c      	b.n	4063e4 <_vfprintf_r+0x2c>
  4068aa:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  4068ae:	2a00      	cmp	r2, #0
  4068b0:	f6ff adbd 	blt.w	40642e <_vfprintf_r+0x76>
  4068b4:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  4068b8:	07d0      	lsls	r0, r2, #31
  4068ba:	d405      	bmi.n	4068c8 <_vfprintf_r+0x510>
  4068bc:	0599      	lsls	r1, r3, #22
  4068be:	d403      	bmi.n	4068c8 <_vfprintf_r+0x510>
  4068c0:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4068c4:	f002 fcd0 	bl	409268 <__retarget_lock_release_recursive>
  4068c8:	462b      	mov	r3, r5
  4068ca:	464a      	mov	r2, r9
  4068cc:	4651      	mov	r1, sl
  4068ce:	9808      	ldr	r0, [sp, #32]
  4068d0:	f001 f81e 	bl	407910 <__sbprintf>
  4068d4:	900b      	str	r0, [sp, #44]	; 0x2c
  4068d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4068d8:	b041      	add	sp, #260	; 0x104
  4068da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068de:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4068e2:	e59f      	b.n	406424 <_vfprintf_r+0x6c>
  4068e4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4068e8:	f002 fcbc 	bl	409264 <__retarget_lock_acquire_recursive>
  4068ec:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4068f0:	b293      	uxth	r3, r2
  4068f2:	e582      	b.n	4063fa <_vfprintf_r+0x42>
  4068f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4068f6:	930e      	str	r3, [sp, #56]	; 0x38
  4068f8:	4240      	negs	r0, r0
  4068fa:	900c      	str	r0, [sp, #48]	; 0x30
  4068fc:	f04b 0b04 	orr.w	fp, fp, #4
  406900:	f899 6000 	ldrb.w	r6, [r9]
  406904:	e5d7      	b.n	4064b6 <_vfprintf_r+0xfe>
  406906:	2a00      	cmp	r2, #0
  406908:	f040 87df 	bne.w	4078ca <_vfprintf_r+0x1512>
  40690c:	4b16      	ldr	r3, [pc, #88]	; (406968 <_vfprintf_r+0x5b0>)
  40690e:	9318      	str	r3, [sp, #96]	; 0x60
  406910:	f01b 0f20 	tst.w	fp, #32
  406914:	f040 84b9 	bne.w	40728a <_vfprintf_r+0xed2>
  406918:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40691a:	f01b 0f10 	tst.w	fp, #16
  40691e:	4613      	mov	r3, r2
  406920:	f040 83dc 	bne.w	4070dc <_vfprintf_r+0xd24>
  406924:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406928:	f000 83d8 	beq.w	4070dc <_vfprintf_r+0xd24>
  40692c:	3304      	adds	r3, #4
  40692e:	8814      	ldrh	r4, [r2, #0]
  406930:	930e      	str	r3, [sp, #56]	; 0x38
  406932:	2500      	movs	r5, #0
  406934:	f01b 0f01 	tst.w	fp, #1
  406938:	f000 8322 	beq.w	406f80 <_vfprintf_r+0xbc8>
  40693c:	ea54 0305 	orrs.w	r3, r4, r5
  406940:	f000 831e 	beq.w	406f80 <_vfprintf_r+0xbc8>
  406944:	2330      	movs	r3, #48	; 0x30
  406946:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40694a:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  40694e:	f04b 0b02 	orr.w	fp, fp, #2
  406952:	2302      	movs	r3, #2
  406954:	e63c      	b.n	4065d0 <_vfprintf_r+0x218>
  406956:	f04b 0b20 	orr.w	fp, fp, #32
  40695a:	f899 6000 	ldrb.w	r6, [r9]
  40695e:	e5aa      	b.n	4064b6 <_vfprintf_r+0xfe>
  406960:	0040aac8 	.word	0x0040aac8
  406964:	0040aad8 	.word	0x0040aad8
  406968:	0040aa88 	.word	0x0040aa88
  40696c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40696e:	6817      	ldr	r7, [r2, #0]
  406970:	2400      	movs	r4, #0
  406972:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  406976:	1d15      	adds	r5, r2, #4
  406978:	2f00      	cmp	r7, #0
  40697a:	f000 864e 	beq.w	40761a <_vfprintf_r+0x1262>
  40697e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406980:	1c53      	adds	r3, r2, #1
  406982:	f000 85cc 	beq.w	40751e <_vfprintf_r+0x1166>
  406986:	4621      	mov	r1, r4
  406988:	4638      	mov	r0, r7
  40698a:	f002 fce9 	bl	409360 <memchr>
  40698e:	2800      	cmp	r0, #0
  406990:	f000 8697 	beq.w	4076c2 <_vfprintf_r+0x130a>
  406994:	1bc3      	subs	r3, r0, r7
  406996:	930d      	str	r3, [sp, #52]	; 0x34
  406998:	9409      	str	r4, [sp, #36]	; 0x24
  40699a:	950e      	str	r5, [sp, #56]	; 0x38
  40699c:	f8cd b018 	str.w	fp, [sp, #24]
  4069a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4069a4:	9307      	str	r3, [sp, #28]
  4069a6:	9410      	str	r4, [sp, #64]	; 0x40
  4069a8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4069ac:	e636      	b.n	40661c <_vfprintf_r+0x264>
  4069ae:	2a00      	cmp	r2, #0
  4069b0:	f040 8796 	bne.w	4078e0 <_vfprintf_r+0x1528>
  4069b4:	f01b 0f20 	tst.w	fp, #32
  4069b8:	f040 845a 	bne.w	407270 <_vfprintf_r+0xeb8>
  4069bc:	f01b 0f10 	tst.w	fp, #16
  4069c0:	f040 83a2 	bne.w	407108 <_vfprintf_r+0xd50>
  4069c4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4069c8:	f000 839e 	beq.w	407108 <_vfprintf_r+0xd50>
  4069cc:	990e      	ldr	r1, [sp, #56]	; 0x38
  4069ce:	f9b1 4000 	ldrsh.w	r4, [r1]
  4069d2:	3104      	adds	r1, #4
  4069d4:	17e5      	asrs	r5, r4, #31
  4069d6:	4622      	mov	r2, r4
  4069d8:	462b      	mov	r3, r5
  4069da:	910e      	str	r1, [sp, #56]	; 0x38
  4069dc:	2a00      	cmp	r2, #0
  4069de:	f173 0300 	sbcs.w	r3, r3, #0
  4069e2:	f2c0 8487 	blt.w	4072f4 <_vfprintf_r+0xf3c>
  4069e6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4069e8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4069ec:	1c4a      	adds	r2, r1, #1
  4069ee:	f04f 0301 	mov.w	r3, #1
  4069f2:	f47f adf5 	bne.w	4065e0 <_vfprintf_r+0x228>
  4069f6:	ea54 0205 	orrs.w	r2, r4, r5
  4069fa:	f000 826c 	beq.w	406ed6 <_vfprintf_r+0xb1e>
  4069fe:	f8cd b018 	str.w	fp, [sp, #24]
  406a02:	2b01      	cmp	r3, #1
  406a04:	f000 8308 	beq.w	407018 <_vfprintf_r+0xc60>
  406a08:	2b02      	cmp	r3, #2
  406a0a:	f040 8295 	bne.w	406f38 <_vfprintf_r+0xb80>
  406a0e:	9818      	ldr	r0, [sp, #96]	; 0x60
  406a10:	af30      	add	r7, sp, #192	; 0xc0
  406a12:	0923      	lsrs	r3, r4, #4
  406a14:	f004 010f 	and.w	r1, r4, #15
  406a18:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  406a1c:	092a      	lsrs	r2, r5, #4
  406a1e:	461c      	mov	r4, r3
  406a20:	4615      	mov	r5, r2
  406a22:	5c43      	ldrb	r3, [r0, r1]
  406a24:	f807 3d01 	strb.w	r3, [r7, #-1]!
  406a28:	ea54 0305 	orrs.w	r3, r4, r5
  406a2c:	d1f1      	bne.n	406a12 <_vfprintf_r+0x65a>
  406a2e:	ab30      	add	r3, sp, #192	; 0xc0
  406a30:	1bdb      	subs	r3, r3, r7
  406a32:	930d      	str	r3, [sp, #52]	; 0x34
  406a34:	e5ea      	b.n	40660c <_vfprintf_r+0x254>
  406a36:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  406a3a:	f899 6000 	ldrb.w	r6, [r9]
  406a3e:	e53a      	b.n	4064b6 <_vfprintf_r+0xfe>
  406a40:	f899 6000 	ldrb.w	r6, [r9]
  406a44:	2e6c      	cmp	r6, #108	; 0x6c
  406a46:	bf03      	ittte	eq
  406a48:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  406a4c:	f04b 0b20 	orreq.w	fp, fp, #32
  406a50:	f109 0901 	addeq.w	r9, r9, #1
  406a54:	f04b 0b10 	orrne.w	fp, fp, #16
  406a58:	e52d      	b.n	4064b6 <_vfprintf_r+0xfe>
  406a5a:	2a00      	cmp	r2, #0
  406a5c:	f040 874c 	bne.w	4078f8 <_vfprintf_r+0x1540>
  406a60:	f01b 0f20 	tst.w	fp, #32
  406a64:	f040 853f 	bne.w	4074e6 <_vfprintf_r+0x112e>
  406a68:	f01b 0f10 	tst.w	fp, #16
  406a6c:	f040 80fc 	bne.w	406c68 <_vfprintf_r+0x8b0>
  406a70:	f01b 0f40 	tst.w	fp, #64	; 0x40
  406a74:	f000 80f8 	beq.w	406c68 <_vfprintf_r+0x8b0>
  406a78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406a7a:	6813      	ldr	r3, [r2, #0]
  406a7c:	3204      	adds	r2, #4
  406a7e:	920e      	str	r2, [sp, #56]	; 0x38
  406a80:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  406a84:	801a      	strh	r2, [r3, #0]
  406a86:	e4e3      	b.n	406450 <_vfprintf_r+0x98>
  406a88:	f899 6000 	ldrb.w	r6, [r9]
  406a8c:	2900      	cmp	r1, #0
  406a8e:	f47f ad12 	bne.w	4064b6 <_vfprintf_r+0xfe>
  406a92:	2201      	movs	r2, #1
  406a94:	2120      	movs	r1, #32
  406a96:	e50e      	b.n	4064b6 <_vfprintf_r+0xfe>
  406a98:	f899 6000 	ldrb.w	r6, [r9]
  406a9c:	2e2a      	cmp	r6, #42	; 0x2a
  406a9e:	f109 0001 	add.w	r0, r9, #1
  406aa2:	f000 86f1 	beq.w	407888 <_vfprintf_r+0x14d0>
  406aa6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  406aaa:	2b09      	cmp	r3, #9
  406aac:	4681      	mov	r9, r0
  406aae:	bf98      	it	ls
  406ab0:	2000      	movls	r0, #0
  406ab2:	f200 863d 	bhi.w	407730 <_vfprintf_r+0x1378>
  406ab6:	f819 6b01 	ldrb.w	r6, [r9], #1
  406aba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406abe:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  406ac2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  406ac6:	2b09      	cmp	r3, #9
  406ac8:	d9f5      	bls.n	406ab6 <_vfprintf_r+0x6fe>
  406aca:	9009      	str	r0, [sp, #36]	; 0x24
  406acc:	e4f5      	b.n	4064ba <_vfprintf_r+0x102>
  406ace:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  406ad2:	f899 6000 	ldrb.w	r6, [r9]
  406ad6:	e4ee      	b.n	4064b6 <_vfprintf_r+0xfe>
  406ad8:	f899 6000 	ldrb.w	r6, [r9]
  406adc:	2201      	movs	r2, #1
  406ade:	212b      	movs	r1, #43	; 0x2b
  406ae0:	e4e9      	b.n	4064b6 <_vfprintf_r+0xfe>
  406ae2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406ae4:	4bae      	ldr	r3, [pc, #696]	; (406da0 <_vfprintf_r+0x9e8>)
  406ae6:	6814      	ldr	r4, [r2, #0]
  406ae8:	9318      	str	r3, [sp, #96]	; 0x60
  406aea:	2678      	movs	r6, #120	; 0x78
  406aec:	2330      	movs	r3, #48	; 0x30
  406aee:	3204      	adds	r2, #4
  406af0:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  406af4:	f04b 0b02 	orr.w	fp, fp, #2
  406af8:	920e      	str	r2, [sp, #56]	; 0x38
  406afa:	2500      	movs	r5, #0
  406afc:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  406b00:	2302      	movs	r3, #2
  406b02:	e565      	b.n	4065d0 <_vfprintf_r+0x218>
  406b04:	2a00      	cmp	r2, #0
  406b06:	f040 86e4 	bne.w	4078d2 <_vfprintf_r+0x151a>
  406b0a:	4ba6      	ldr	r3, [pc, #664]	; (406da4 <_vfprintf_r+0x9ec>)
  406b0c:	9318      	str	r3, [sp, #96]	; 0x60
  406b0e:	e6ff      	b.n	406910 <_vfprintf_r+0x558>
  406b10:	990e      	ldr	r1, [sp, #56]	; 0x38
  406b12:	f8cd b018 	str.w	fp, [sp, #24]
  406b16:	680a      	ldr	r2, [r1, #0]
  406b18:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  406b1c:	2300      	movs	r3, #0
  406b1e:	460a      	mov	r2, r1
  406b20:	469a      	mov	sl, r3
  406b22:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  406b26:	3204      	adds	r2, #4
  406b28:	2301      	movs	r3, #1
  406b2a:	9307      	str	r3, [sp, #28]
  406b2c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  406b30:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  406b34:	920e      	str	r2, [sp, #56]	; 0x38
  406b36:	930d      	str	r3, [sp, #52]	; 0x34
  406b38:	af26      	add	r7, sp, #152	; 0x98
  406b3a:	e575      	b.n	406628 <_vfprintf_r+0x270>
  406b3c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  406b40:	2000      	movs	r0, #0
  406b42:	f819 6b01 	ldrb.w	r6, [r9], #1
  406b46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406b4a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  406b4e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  406b52:	2b09      	cmp	r3, #9
  406b54:	d9f5      	bls.n	406b42 <_vfprintf_r+0x78a>
  406b56:	900c      	str	r0, [sp, #48]	; 0x30
  406b58:	e4af      	b.n	4064ba <_vfprintf_r+0x102>
  406b5a:	2a00      	cmp	r2, #0
  406b5c:	f040 86c8 	bne.w	4078f0 <_vfprintf_r+0x1538>
  406b60:	f04b 0b10 	orr.w	fp, fp, #16
  406b64:	e726      	b.n	4069b4 <_vfprintf_r+0x5fc>
  406b66:	f04b 0b01 	orr.w	fp, fp, #1
  406b6a:	f899 6000 	ldrb.w	r6, [r9]
  406b6e:	e4a2      	b.n	4064b6 <_vfprintf_r+0xfe>
  406b70:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  406b72:	6823      	ldr	r3, [r4, #0]
  406b74:	930c      	str	r3, [sp, #48]	; 0x30
  406b76:	4618      	mov	r0, r3
  406b78:	2800      	cmp	r0, #0
  406b7a:	4623      	mov	r3, r4
  406b7c:	f103 0304 	add.w	r3, r3, #4
  406b80:	f6ff aeb8 	blt.w	4068f4 <_vfprintf_r+0x53c>
  406b84:	930e      	str	r3, [sp, #56]	; 0x38
  406b86:	f899 6000 	ldrb.w	r6, [r9]
  406b8a:	e494      	b.n	4064b6 <_vfprintf_r+0xfe>
  406b8c:	2a00      	cmp	r2, #0
  406b8e:	f040 86b7 	bne.w	407900 <_vfprintf_r+0x1548>
  406b92:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406b94:	3507      	adds	r5, #7
  406b96:	f025 0307 	bic.w	r3, r5, #7
  406b9a:	f103 0208 	add.w	r2, r3, #8
  406b9e:	920e      	str	r2, [sp, #56]	; 0x38
  406ba0:	681a      	ldr	r2, [r3, #0]
  406ba2:	9213      	str	r2, [sp, #76]	; 0x4c
  406ba4:	685b      	ldr	r3, [r3, #4]
  406ba6:	9312      	str	r3, [sp, #72]	; 0x48
  406ba8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406baa:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  406bac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  406bb0:	4628      	mov	r0, r5
  406bb2:	4621      	mov	r1, r4
  406bb4:	f04f 32ff 	mov.w	r2, #4294967295
  406bb8:	4b7b      	ldr	r3, [pc, #492]	; (406da8 <_vfprintf_r+0x9f0>)
  406bba:	f003 fd5f 	bl	40a67c <__aeabi_dcmpun>
  406bbe:	2800      	cmp	r0, #0
  406bc0:	f040 83a2 	bne.w	407308 <_vfprintf_r+0xf50>
  406bc4:	4628      	mov	r0, r5
  406bc6:	4621      	mov	r1, r4
  406bc8:	f04f 32ff 	mov.w	r2, #4294967295
  406bcc:	4b76      	ldr	r3, [pc, #472]	; (406da8 <_vfprintf_r+0x9f0>)
  406bce:	f003 fd37 	bl	40a640 <__aeabi_dcmple>
  406bd2:	2800      	cmp	r0, #0
  406bd4:	f040 8398 	bne.w	407308 <_vfprintf_r+0xf50>
  406bd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406bda:	9813      	ldr	r0, [sp, #76]	; 0x4c
  406bdc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406bde:	9912      	ldr	r1, [sp, #72]	; 0x48
  406be0:	f003 fd24 	bl	40a62c <__aeabi_dcmplt>
  406be4:	2800      	cmp	r0, #0
  406be6:	f040 8435 	bne.w	407454 <_vfprintf_r+0x109c>
  406bea:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  406bee:	4f6f      	ldr	r7, [pc, #444]	; (406dac <_vfprintf_r+0x9f4>)
  406bf0:	4b6f      	ldr	r3, [pc, #444]	; (406db0 <_vfprintf_r+0x9f8>)
  406bf2:	2203      	movs	r2, #3
  406bf4:	2100      	movs	r1, #0
  406bf6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  406bfa:	9207      	str	r2, [sp, #28]
  406bfc:	9109      	str	r1, [sp, #36]	; 0x24
  406bfe:	9006      	str	r0, [sp, #24]
  406c00:	2e47      	cmp	r6, #71	; 0x47
  406c02:	bfd8      	it	le
  406c04:	461f      	movle	r7, r3
  406c06:	920d      	str	r2, [sp, #52]	; 0x34
  406c08:	9110      	str	r1, [sp, #64]	; 0x40
  406c0a:	e507      	b.n	40661c <_vfprintf_r+0x264>
  406c0c:	f04b 0b08 	orr.w	fp, fp, #8
  406c10:	f899 6000 	ldrb.w	r6, [r9]
  406c14:	e44f      	b.n	4064b6 <_vfprintf_r+0xfe>
  406c16:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406c18:	3507      	adds	r5, #7
  406c1a:	f025 0307 	bic.w	r3, r5, #7
  406c1e:	f103 0208 	add.w	r2, r3, #8
  406c22:	e9d3 4500 	ldrd	r4, r5, [r3]
  406c26:	920e      	str	r2, [sp, #56]	; 0x38
  406c28:	2300      	movs	r3, #0
  406c2a:	e4d1      	b.n	4065d0 <_vfprintf_r+0x218>
  406c2c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406c2e:	3507      	adds	r5, #7
  406c30:	f025 0307 	bic.w	r3, r5, #7
  406c34:	f103 0208 	add.w	r2, r3, #8
  406c38:	e9d3 4500 	ldrd	r4, r5, [r3]
  406c3c:	920e      	str	r2, [sp, #56]	; 0x38
  406c3e:	2301      	movs	r3, #1
  406c40:	e4c6      	b.n	4065d0 <_vfprintf_r+0x218>
  406c42:	2a00      	cmp	r2, #0
  406c44:	f040 8650 	bne.w	4078e8 <_vfprintf_r+0x1530>
  406c48:	b1c6      	cbz	r6, 406c7c <_vfprintf_r+0x8c4>
  406c4a:	2300      	movs	r3, #0
  406c4c:	2201      	movs	r2, #1
  406c4e:	469a      	mov	sl, r3
  406c50:	9207      	str	r2, [sp, #28]
  406c52:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  406c56:	f8cd b018 	str.w	fp, [sp, #24]
  406c5a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  406c5e:	9309      	str	r3, [sp, #36]	; 0x24
  406c60:	9310      	str	r3, [sp, #64]	; 0x40
  406c62:	920d      	str	r2, [sp, #52]	; 0x34
  406c64:	af26      	add	r7, sp, #152	; 0x98
  406c66:	e4df      	b.n	406628 <_vfprintf_r+0x270>
  406c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406c6a:	6813      	ldr	r3, [r2, #0]
  406c6c:	3204      	adds	r2, #4
  406c6e:	920e      	str	r2, [sp, #56]	; 0x38
  406c70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406c72:	601a      	str	r2, [r3, #0]
  406c74:	f7ff bbec 	b.w	406450 <_vfprintf_r+0x98>
  406c78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406c7a:	e527      	b.n	4066cc <_vfprintf_r+0x314>
  406c7c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406c7e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  406c82:	2b00      	cmp	r3, #0
  406c84:	f040 8594 	bne.w	4077b0 <_vfprintf_r+0x13f8>
  406c88:	2300      	movs	r3, #0
  406c8a:	9324      	str	r3, [sp, #144]	; 0x90
  406c8c:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  406c90:	f013 0f01 	tst.w	r3, #1
  406c94:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  406c98:	d102      	bne.n	406ca0 <_vfprintf_r+0x8e8>
  406c9a:	059a      	lsls	r2, r3, #22
  406c9c:	f140 8249 	bpl.w	407132 <_vfprintf_r+0xd7a>
  406ca0:	065b      	lsls	r3, r3, #25
  406ca2:	f53f adec 	bmi.w	40687e <_vfprintf_r+0x4c6>
  406ca6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406ca8:	b041      	add	sp, #260	; 0x104
  406caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cae:	2e65      	cmp	r6, #101	; 0x65
  406cb0:	f340 80b2 	ble.w	406e18 <_vfprintf_r+0xa60>
  406cb4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406cb6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  406cb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406cba:	9912      	ldr	r1, [sp, #72]	; 0x48
  406cbc:	f003 fcac 	bl	40a618 <__aeabi_dcmpeq>
  406cc0:	2800      	cmp	r0, #0
  406cc2:	f000 8160 	beq.w	406f86 <_vfprintf_r+0xbce>
  406cc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406cc8:	4a3a      	ldr	r2, [pc, #232]	; (406db4 <_vfprintf_r+0x9fc>)
  406cca:	f8c8 2000 	str.w	r2, [r8]
  406cce:	3301      	adds	r3, #1
  406cd0:	3401      	adds	r4, #1
  406cd2:	2201      	movs	r2, #1
  406cd4:	2b07      	cmp	r3, #7
  406cd6:	9425      	str	r4, [sp, #148]	; 0x94
  406cd8:	9324      	str	r3, [sp, #144]	; 0x90
  406cda:	f8c8 2004 	str.w	r2, [r8, #4]
  406cde:	f300 83bf 	bgt.w	407460 <_vfprintf_r+0x10a8>
  406ce2:	f108 0808 	add.w	r8, r8, #8
  406ce6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406ce8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406cea:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406cec:	4293      	cmp	r3, r2
  406cee:	db03      	blt.n	406cf8 <_vfprintf_r+0x940>
  406cf0:	9b06      	ldr	r3, [sp, #24]
  406cf2:	07df      	lsls	r7, r3, #31
  406cf4:	f57f ad65 	bpl.w	4067c2 <_vfprintf_r+0x40a>
  406cf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406cfa:	9914      	ldr	r1, [sp, #80]	; 0x50
  406cfc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406cfe:	f8c8 2000 	str.w	r2, [r8]
  406d02:	3301      	adds	r3, #1
  406d04:	440c      	add	r4, r1
  406d06:	2b07      	cmp	r3, #7
  406d08:	f8c8 1004 	str.w	r1, [r8, #4]
  406d0c:	9425      	str	r4, [sp, #148]	; 0x94
  406d0e:	9324      	str	r3, [sp, #144]	; 0x90
  406d10:	f300 83f8 	bgt.w	407504 <_vfprintf_r+0x114c>
  406d14:	f108 0808 	add.w	r8, r8, #8
  406d18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d1a:	1e5e      	subs	r6, r3, #1
  406d1c:	2e00      	cmp	r6, #0
  406d1e:	f77f ad50 	ble.w	4067c2 <_vfprintf_r+0x40a>
  406d22:	2e10      	cmp	r6, #16
  406d24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d26:	4d24      	ldr	r5, [pc, #144]	; (406db8 <_vfprintf_r+0xa00>)
  406d28:	f340 81dd 	ble.w	4070e6 <_vfprintf_r+0xd2e>
  406d2c:	2710      	movs	r7, #16
  406d2e:	f8dd a020 	ldr.w	sl, [sp, #32]
  406d32:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406d36:	e005      	b.n	406d44 <_vfprintf_r+0x98c>
  406d38:	f108 0808 	add.w	r8, r8, #8
  406d3c:	3e10      	subs	r6, #16
  406d3e:	2e10      	cmp	r6, #16
  406d40:	f340 81d1 	ble.w	4070e6 <_vfprintf_r+0xd2e>
  406d44:	3301      	adds	r3, #1
  406d46:	3410      	adds	r4, #16
  406d48:	2b07      	cmp	r3, #7
  406d4a:	9425      	str	r4, [sp, #148]	; 0x94
  406d4c:	9324      	str	r3, [sp, #144]	; 0x90
  406d4e:	e888 00a0 	stmia.w	r8, {r5, r7}
  406d52:	ddf1      	ble.n	406d38 <_vfprintf_r+0x980>
  406d54:	aa23      	add	r2, sp, #140	; 0x8c
  406d56:	4659      	mov	r1, fp
  406d58:	4650      	mov	r0, sl
  406d5a:	f003 f957 	bl	40a00c <__sprint_r>
  406d5e:	2800      	cmp	r0, #0
  406d60:	f040 83cd 	bne.w	4074fe <_vfprintf_r+0x1146>
  406d64:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406d66:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d68:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406d6c:	e7e6      	b.n	406d3c <_vfprintf_r+0x984>
  406d6e:	46aa      	mov	sl, r5
  406d70:	e78c      	b.n	406c8c <_vfprintf_r+0x8d4>
  406d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406d74:	9a07      	ldr	r2, [sp, #28]
  406d76:	eba3 0a02 	sub.w	sl, r3, r2
  406d7a:	f1ba 0f00 	cmp.w	sl, #0
  406d7e:	f77f acca 	ble.w	406716 <_vfprintf_r+0x35e>
  406d82:	f1ba 0f10 	cmp.w	sl, #16
  406d86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d88:	4d0b      	ldr	r5, [pc, #44]	; (406db8 <_vfprintf_r+0xa00>)
  406d8a:	dd39      	ble.n	406e00 <_vfprintf_r+0xa48>
  406d8c:	4642      	mov	r2, r8
  406d8e:	4621      	mov	r1, r4
  406d90:	46b0      	mov	r8, r6
  406d92:	f04f 0b10 	mov.w	fp, #16
  406d96:	462e      	mov	r6, r5
  406d98:	9c08      	ldr	r4, [sp, #32]
  406d9a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406d9c:	e015      	b.n	406dca <_vfprintf_r+0xa12>
  406d9e:	bf00      	nop
  406da0:	0040aa88 	.word	0x0040aa88
  406da4:	0040aa74 	.word	0x0040aa74
  406da8:	7fefffff 	.word	0x7fefffff
  406dac:	0040aa68 	.word	0x0040aa68
  406db0:	0040aa64 	.word	0x0040aa64
  406db4:	0040aaa4 	.word	0x0040aaa4
  406db8:	0040aad8 	.word	0x0040aad8
  406dbc:	f1aa 0a10 	sub.w	sl, sl, #16
  406dc0:	f1ba 0f10 	cmp.w	sl, #16
  406dc4:	f102 0208 	add.w	r2, r2, #8
  406dc8:	dd16      	ble.n	406df8 <_vfprintf_r+0xa40>
  406dca:	3301      	adds	r3, #1
  406dcc:	3110      	adds	r1, #16
  406dce:	2b07      	cmp	r3, #7
  406dd0:	9125      	str	r1, [sp, #148]	; 0x94
  406dd2:	9324      	str	r3, [sp, #144]	; 0x90
  406dd4:	e882 0840 	stmia.w	r2, {r6, fp}
  406dd8:	ddf0      	ble.n	406dbc <_vfprintf_r+0xa04>
  406dda:	aa23      	add	r2, sp, #140	; 0x8c
  406ddc:	4629      	mov	r1, r5
  406dde:	4620      	mov	r0, r4
  406de0:	f003 f914 	bl	40a00c <__sprint_r>
  406de4:	2800      	cmp	r0, #0
  406de6:	d1c2      	bne.n	406d6e <_vfprintf_r+0x9b6>
  406de8:	f1aa 0a10 	sub.w	sl, sl, #16
  406dec:	f1ba 0f10 	cmp.w	sl, #16
  406df0:	9925      	ldr	r1, [sp, #148]	; 0x94
  406df2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406df4:	aa30      	add	r2, sp, #192	; 0xc0
  406df6:	dce8      	bgt.n	406dca <_vfprintf_r+0xa12>
  406df8:	4635      	mov	r5, r6
  406dfa:	460c      	mov	r4, r1
  406dfc:	4646      	mov	r6, r8
  406dfe:	4690      	mov	r8, r2
  406e00:	3301      	adds	r3, #1
  406e02:	4454      	add	r4, sl
  406e04:	2b07      	cmp	r3, #7
  406e06:	9425      	str	r4, [sp, #148]	; 0x94
  406e08:	9324      	str	r3, [sp, #144]	; 0x90
  406e0a:	e888 0420 	stmia.w	r8, {r5, sl}
  406e0e:	f300 8264 	bgt.w	4072da <_vfprintf_r+0xf22>
  406e12:	f108 0808 	add.w	r8, r8, #8
  406e16:	e47e      	b.n	406716 <_vfprintf_r+0x35e>
  406e18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e1a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406e1c:	2b01      	cmp	r3, #1
  406e1e:	f340 81fd 	ble.w	40721c <_vfprintf_r+0xe64>
  406e22:	3601      	adds	r6, #1
  406e24:	3401      	adds	r4, #1
  406e26:	2301      	movs	r3, #1
  406e28:	2e07      	cmp	r6, #7
  406e2a:	9425      	str	r4, [sp, #148]	; 0x94
  406e2c:	9624      	str	r6, [sp, #144]	; 0x90
  406e2e:	f8c8 7000 	str.w	r7, [r8]
  406e32:	f8c8 3004 	str.w	r3, [r8, #4]
  406e36:	f300 820e 	bgt.w	407256 <_vfprintf_r+0xe9e>
  406e3a:	f108 0808 	add.w	r8, r8, #8
  406e3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406e40:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406e42:	f8c8 3000 	str.w	r3, [r8]
  406e46:	3601      	adds	r6, #1
  406e48:	4414      	add	r4, r2
  406e4a:	2e07      	cmp	r6, #7
  406e4c:	9425      	str	r4, [sp, #148]	; 0x94
  406e4e:	9624      	str	r6, [sp, #144]	; 0x90
  406e50:	f8c8 2004 	str.w	r2, [r8, #4]
  406e54:	f300 822e 	bgt.w	4072b4 <_vfprintf_r+0xefc>
  406e58:	f108 0808 	add.w	r8, r8, #8
  406e5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406e5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406e60:	9813      	ldr	r0, [sp, #76]	; 0x4c
  406e62:	9912      	ldr	r1, [sp, #72]	; 0x48
  406e64:	f003 fbd8 	bl	40a618 <__aeabi_dcmpeq>
  406e68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406e6a:	2800      	cmp	r0, #0
  406e6c:	f040 8106 	bne.w	40707c <_vfprintf_r+0xcc4>
  406e70:	3b01      	subs	r3, #1
  406e72:	3601      	adds	r6, #1
  406e74:	3701      	adds	r7, #1
  406e76:	441c      	add	r4, r3
  406e78:	2e07      	cmp	r6, #7
  406e7a:	9624      	str	r6, [sp, #144]	; 0x90
  406e7c:	9425      	str	r4, [sp, #148]	; 0x94
  406e7e:	f8c8 7000 	str.w	r7, [r8]
  406e82:	f8c8 3004 	str.w	r3, [r8, #4]
  406e86:	f300 81d9 	bgt.w	40723c <_vfprintf_r+0xe84>
  406e8a:	f108 0808 	add.w	r8, r8, #8
  406e8e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406e90:	f8c8 2004 	str.w	r2, [r8, #4]
  406e94:	3601      	adds	r6, #1
  406e96:	4414      	add	r4, r2
  406e98:	ab1f      	add	r3, sp, #124	; 0x7c
  406e9a:	2e07      	cmp	r6, #7
  406e9c:	9425      	str	r4, [sp, #148]	; 0x94
  406e9e:	9624      	str	r6, [sp, #144]	; 0x90
  406ea0:	f8c8 3000 	str.w	r3, [r8]
  406ea4:	f77f ac8b 	ble.w	4067be <_vfprintf_r+0x406>
  406ea8:	aa23      	add	r2, sp, #140	; 0x8c
  406eaa:	990a      	ldr	r1, [sp, #40]	; 0x28
  406eac:	9808      	ldr	r0, [sp, #32]
  406eae:	f003 f8ad 	bl	40a00c <__sprint_r>
  406eb2:	b958      	cbnz	r0, 406ecc <_vfprintf_r+0xb14>
  406eb4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406eb6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406eba:	e482      	b.n	4067c2 <_vfprintf_r+0x40a>
  406ebc:	aa23      	add	r2, sp, #140	; 0x8c
  406ebe:	990a      	ldr	r1, [sp, #40]	; 0x28
  406ec0:	9808      	ldr	r0, [sp, #32]
  406ec2:	f003 f8a3 	bl	40a00c <__sprint_r>
  406ec6:	2800      	cmp	r0, #0
  406ec8:	f43f acc5 	beq.w	406856 <_vfprintf_r+0x49e>
  406ecc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  406ed0:	e6dc      	b.n	406c8c <_vfprintf_r+0x8d4>
  406ed2:	f8dd b018 	ldr.w	fp, [sp, #24]
  406ed6:	2b01      	cmp	r3, #1
  406ed8:	f000 8121 	beq.w	40711e <_vfprintf_r+0xd66>
  406edc:	2b02      	cmp	r3, #2
  406ede:	d127      	bne.n	406f30 <_vfprintf_r+0xb78>
  406ee0:	f8cd b018 	str.w	fp, [sp, #24]
  406ee4:	2400      	movs	r4, #0
  406ee6:	2500      	movs	r5, #0
  406ee8:	e591      	b.n	406a0e <_vfprintf_r+0x656>
  406eea:	aa23      	add	r2, sp, #140	; 0x8c
  406eec:	990a      	ldr	r1, [sp, #40]	; 0x28
  406eee:	9808      	ldr	r0, [sp, #32]
  406ef0:	f003 f88c 	bl	40a00c <__sprint_r>
  406ef4:	2800      	cmp	r0, #0
  406ef6:	d1e9      	bne.n	406ecc <_vfprintf_r+0xb14>
  406ef8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406efa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406efe:	e44d      	b.n	40679c <_vfprintf_r+0x3e4>
  406f00:	aa23      	add	r2, sp, #140	; 0x8c
  406f02:	990a      	ldr	r1, [sp, #40]	; 0x28
  406f04:	9808      	ldr	r0, [sp, #32]
  406f06:	f003 f881 	bl	40a00c <__sprint_r>
  406f0a:	2800      	cmp	r0, #0
  406f0c:	d1de      	bne.n	406ecc <_vfprintf_r+0xb14>
  406f0e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406f10:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406f14:	f7ff bbec 	b.w	4066f0 <_vfprintf_r+0x338>
  406f18:	aa23      	add	r2, sp, #140	; 0x8c
  406f1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  406f1c:	9808      	ldr	r0, [sp, #32]
  406f1e:	f003 f875 	bl	40a00c <__sprint_r>
  406f22:	2800      	cmp	r0, #0
  406f24:	d1d2      	bne.n	406ecc <_vfprintf_r+0xb14>
  406f26:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406f28:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  406f2c:	f7ff bbf0 	b.w	406710 <_vfprintf_r+0x358>
  406f30:	f8cd b018 	str.w	fp, [sp, #24]
  406f34:	2400      	movs	r4, #0
  406f36:	2500      	movs	r5, #0
  406f38:	a930      	add	r1, sp, #192	; 0xc0
  406f3a:	e000      	b.n	406f3e <_vfprintf_r+0xb86>
  406f3c:	4639      	mov	r1, r7
  406f3e:	08e2      	lsrs	r2, r4, #3
  406f40:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  406f44:	08e8      	lsrs	r0, r5, #3
  406f46:	f004 0307 	and.w	r3, r4, #7
  406f4a:	4605      	mov	r5, r0
  406f4c:	4614      	mov	r4, r2
  406f4e:	3330      	adds	r3, #48	; 0x30
  406f50:	ea54 0205 	orrs.w	r2, r4, r5
  406f54:	f801 3c01 	strb.w	r3, [r1, #-1]
  406f58:	f101 37ff 	add.w	r7, r1, #4294967295
  406f5c:	d1ee      	bne.n	406f3c <_vfprintf_r+0xb84>
  406f5e:	9a06      	ldr	r2, [sp, #24]
  406f60:	07d2      	lsls	r2, r2, #31
  406f62:	f57f ad64 	bpl.w	406a2e <_vfprintf_r+0x676>
  406f66:	2b30      	cmp	r3, #48	; 0x30
  406f68:	f43f ad61 	beq.w	406a2e <_vfprintf_r+0x676>
  406f6c:	2330      	movs	r3, #48	; 0x30
  406f6e:	3902      	subs	r1, #2
  406f70:	f807 3c01 	strb.w	r3, [r7, #-1]
  406f74:	ab30      	add	r3, sp, #192	; 0xc0
  406f76:	1a5b      	subs	r3, r3, r1
  406f78:	930d      	str	r3, [sp, #52]	; 0x34
  406f7a:	460f      	mov	r7, r1
  406f7c:	f7ff bb46 	b.w	40660c <_vfprintf_r+0x254>
  406f80:	2302      	movs	r3, #2
  406f82:	f7ff bb25 	b.w	4065d0 <_vfprintf_r+0x218>
  406f86:	991d      	ldr	r1, [sp, #116]	; 0x74
  406f88:	2900      	cmp	r1, #0
  406f8a:	f340 8274 	ble.w	407476 <_vfprintf_r+0x10be>
  406f8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406f90:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406f92:	4293      	cmp	r3, r2
  406f94:	bfa8      	it	ge
  406f96:	4613      	movge	r3, r2
  406f98:	2b00      	cmp	r3, #0
  406f9a:	461e      	mov	r6, r3
  406f9c:	dd0d      	ble.n	406fba <_vfprintf_r+0xc02>
  406f9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406fa0:	f8c8 7000 	str.w	r7, [r8]
  406fa4:	3301      	adds	r3, #1
  406fa6:	4434      	add	r4, r6
  406fa8:	2b07      	cmp	r3, #7
  406faa:	9425      	str	r4, [sp, #148]	; 0x94
  406fac:	f8c8 6004 	str.w	r6, [r8, #4]
  406fb0:	9324      	str	r3, [sp, #144]	; 0x90
  406fb2:	f300 8324 	bgt.w	4075fe <_vfprintf_r+0x1246>
  406fb6:	f108 0808 	add.w	r8, r8, #8
  406fba:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406fbc:	2e00      	cmp	r6, #0
  406fbe:	bfa8      	it	ge
  406fc0:	1b9b      	subge	r3, r3, r6
  406fc2:	2b00      	cmp	r3, #0
  406fc4:	461e      	mov	r6, r3
  406fc6:	f340 80d0 	ble.w	40716a <_vfprintf_r+0xdb2>
  406fca:	2e10      	cmp	r6, #16
  406fcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406fce:	4dc0      	ldr	r5, [pc, #768]	; (4072d0 <_vfprintf_r+0xf18>)
  406fd0:	f340 80b7 	ble.w	407142 <_vfprintf_r+0xd8a>
  406fd4:	4622      	mov	r2, r4
  406fd6:	f04f 0a10 	mov.w	sl, #16
  406fda:	f8dd b020 	ldr.w	fp, [sp, #32]
  406fde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406fe0:	e005      	b.n	406fee <_vfprintf_r+0xc36>
  406fe2:	f108 0808 	add.w	r8, r8, #8
  406fe6:	3e10      	subs	r6, #16
  406fe8:	2e10      	cmp	r6, #16
  406fea:	f340 80a9 	ble.w	407140 <_vfprintf_r+0xd88>
  406fee:	3301      	adds	r3, #1
  406ff0:	3210      	adds	r2, #16
  406ff2:	2b07      	cmp	r3, #7
  406ff4:	9225      	str	r2, [sp, #148]	; 0x94
  406ff6:	9324      	str	r3, [sp, #144]	; 0x90
  406ff8:	e888 0420 	stmia.w	r8, {r5, sl}
  406ffc:	ddf1      	ble.n	406fe2 <_vfprintf_r+0xc2a>
  406ffe:	aa23      	add	r2, sp, #140	; 0x8c
  407000:	4621      	mov	r1, r4
  407002:	4658      	mov	r0, fp
  407004:	f003 f802 	bl	40a00c <__sprint_r>
  407008:	2800      	cmp	r0, #0
  40700a:	f040 8324 	bne.w	407656 <_vfprintf_r+0x129e>
  40700e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407010:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407012:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407016:	e7e6      	b.n	406fe6 <_vfprintf_r+0xc2e>
  407018:	2d00      	cmp	r5, #0
  40701a:	bf08      	it	eq
  40701c:	2c0a      	cmpeq	r4, #10
  40701e:	d37c      	bcc.n	40711a <_vfprintf_r+0xd62>
  407020:	af30      	add	r7, sp, #192	; 0xc0
  407022:	4620      	mov	r0, r4
  407024:	4629      	mov	r1, r5
  407026:	220a      	movs	r2, #10
  407028:	2300      	movs	r3, #0
  40702a:	f7fd f847 	bl	4040bc <__aeabi_uldivmod>
  40702e:	3230      	adds	r2, #48	; 0x30
  407030:	f807 2d01 	strb.w	r2, [r7, #-1]!
  407034:	4620      	mov	r0, r4
  407036:	4629      	mov	r1, r5
  407038:	2300      	movs	r3, #0
  40703a:	220a      	movs	r2, #10
  40703c:	f7fd f83e 	bl	4040bc <__aeabi_uldivmod>
  407040:	4604      	mov	r4, r0
  407042:	460d      	mov	r5, r1
  407044:	ea54 0305 	orrs.w	r3, r4, r5
  407048:	d1eb      	bne.n	407022 <_vfprintf_r+0xc6a>
  40704a:	ab30      	add	r3, sp, #192	; 0xc0
  40704c:	1bdb      	subs	r3, r3, r7
  40704e:	930d      	str	r3, [sp, #52]	; 0x34
  407050:	f7ff badc 	b.w	40660c <_vfprintf_r+0x254>
  407054:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407056:	930d      	str	r3, [sp, #52]	; 0x34
  407058:	af30      	add	r7, sp, #192	; 0xc0
  40705a:	f7ff bad7 	b.w	40660c <_vfprintf_r+0x254>
  40705e:	aa23      	add	r2, sp, #140	; 0x8c
  407060:	990a      	ldr	r1, [sp, #40]	; 0x28
  407062:	9808      	ldr	r0, [sp, #32]
  407064:	f002 ffd2 	bl	40a00c <__sprint_r>
  407068:	2800      	cmp	r0, #0
  40706a:	f47f af2f 	bne.w	406ecc <_vfprintf_r+0xb14>
  40706e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407072:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407074:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407078:	f7ff bb28 	b.w	4066cc <_vfprintf_r+0x314>
  40707c:	1e5f      	subs	r7, r3, #1
  40707e:	2f00      	cmp	r7, #0
  407080:	f77f af05 	ble.w	406e8e <_vfprintf_r+0xad6>
  407084:	2f10      	cmp	r7, #16
  407086:	4d92      	ldr	r5, [pc, #584]	; (4072d0 <_vfprintf_r+0xf18>)
  407088:	f340 810a 	ble.w	4072a0 <_vfprintf_r+0xee8>
  40708c:	f04f 0a10 	mov.w	sl, #16
  407090:	f8dd b020 	ldr.w	fp, [sp, #32]
  407094:	e005      	b.n	4070a2 <_vfprintf_r+0xcea>
  407096:	f108 0808 	add.w	r8, r8, #8
  40709a:	3f10      	subs	r7, #16
  40709c:	2f10      	cmp	r7, #16
  40709e:	f340 80ff 	ble.w	4072a0 <_vfprintf_r+0xee8>
  4070a2:	3601      	adds	r6, #1
  4070a4:	3410      	adds	r4, #16
  4070a6:	2e07      	cmp	r6, #7
  4070a8:	9425      	str	r4, [sp, #148]	; 0x94
  4070aa:	9624      	str	r6, [sp, #144]	; 0x90
  4070ac:	e888 0420 	stmia.w	r8, {r5, sl}
  4070b0:	ddf1      	ble.n	407096 <_vfprintf_r+0xcde>
  4070b2:	aa23      	add	r2, sp, #140	; 0x8c
  4070b4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4070b6:	4658      	mov	r0, fp
  4070b8:	f002 ffa8 	bl	40a00c <__sprint_r>
  4070bc:	2800      	cmp	r0, #0
  4070be:	f47f af05 	bne.w	406ecc <_vfprintf_r+0xb14>
  4070c2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4070c4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4070c6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4070ca:	e7e6      	b.n	40709a <_vfprintf_r+0xce2>
  4070cc:	990e      	ldr	r1, [sp, #56]	; 0x38
  4070ce:	460a      	mov	r2, r1
  4070d0:	3204      	adds	r2, #4
  4070d2:	680c      	ldr	r4, [r1, #0]
  4070d4:	920e      	str	r2, [sp, #56]	; 0x38
  4070d6:	2500      	movs	r5, #0
  4070d8:	f7ff ba7a 	b.w	4065d0 <_vfprintf_r+0x218>
  4070dc:	681c      	ldr	r4, [r3, #0]
  4070de:	3304      	adds	r3, #4
  4070e0:	930e      	str	r3, [sp, #56]	; 0x38
  4070e2:	2500      	movs	r5, #0
  4070e4:	e426      	b.n	406934 <_vfprintf_r+0x57c>
  4070e6:	3301      	adds	r3, #1
  4070e8:	4434      	add	r4, r6
  4070ea:	2b07      	cmp	r3, #7
  4070ec:	9425      	str	r4, [sp, #148]	; 0x94
  4070ee:	9324      	str	r3, [sp, #144]	; 0x90
  4070f0:	e888 0060 	stmia.w	r8, {r5, r6}
  4070f4:	f77f ab63 	ble.w	4067be <_vfprintf_r+0x406>
  4070f8:	e6d6      	b.n	406ea8 <_vfprintf_r+0xaf0>
  4070fa:	3204      	adds	r2, #4
  4070fc:	681c      	ldr	r4, [r3, #0]
  4070fe:	920e      	str	r2, [sp, #56]	; 0x38
  407100:	2301      	movs	r3, #1
  407102:	2500      	movs	r5, #0
  407104:	f7ff ba64 	b.w	4065d0 <_vfprintf_r+0x218>
  407108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40710a:	6814      	ldr	r4, [r2, #0]
  40710c:	4613      	mov	r3, r2
  40710e:	3304      	adds	r3, #4
  407110:	17e5      	asrs	r5, r4, #31
  407112:	930e      	str	r3, [sp, #56]	; 0x38
  407114:	4622      	mov	r2, r4
  407116:	462b      	mov	r3, r5
  407118:	e460      	b.n	4069dc <_vfprintf_r+0x624>
  40711a:	f8dd b018 	ldr.w	fp, [sp, #24]
  40711e:	f8cd b018 	str.w	fp, [sp, #24]
  407122:	af40      	add	r7, sp, #256	; 0x100
  407124:	3430      	adds	r4, #48	; 0x30
  407126:	2301      	movs	r3, #1
  407128:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40712c:	930d      	str	r3, [sp, #52]	; 0x34
  40712e:	f7ff ba6d 	b.w	40660c <_vfprintf_r+0x254>
  407132:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407136:	f002 f897 	bl	409268 <__retarget_lock_release_recursive>
  40713a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40713e:	e5af      	b.n	406ca0 <_vfprintf_r+0x8e8>
  407140:	4614      	mov	r4, r2
  407142:	3301      	adds	r3, #1
  407144:	4434      	add	r4, r6
  407146:	2b07      	cmp	r3, #7
  407148:	9425      	str	r4, [sp, #148]	; 0x94
  40714a:	9324      	str	r3, [sp, #144]	; 0x90
  40714c:	e888 0060 	stmia.w	r8, {r5, r6}
  407150:	f340 816d 	ble.w	40742e <_vfprintf_r+0x1076>
  407154:	aa23      	add	r2, sp, #140	; 0x8c
  407156:	990a      	ldr	r1, [sp, #40]	; 0x28
  407158:	9808      	ldr	r0, [sp, #32]
  40715a:	f002 ff57 	bl	40a00c <__sprint_r>
  40715e:	2800      	cmp	r0, #0
  407160:	f47f aeb4 	bne.w	406ecc <_vfprintf_r+0xb14>
  407164:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407166:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40716a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40716c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40716e:	4293      	cmp	r3, r2
  407170:	f280 8158 	bge.w	407424 <_vfprintf_r+0x106c>
  407174:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407176:	9814      	ldr	r0, [sp, #80]	; 0x50
  407178:	9915      	ldr	r1, [sp, #84]	; 0x54
  40717a:	f8c8 1000 	str.w	r1, [r8]
  40717e:	3201      	adds	r2, #1
  407180:	4404      	add	r4, r0
  407182:	2a07      	cmp	r2, #7
  407184:	9425      	str	r4, [sp, #148]	; 0x94
  407186:	f8c8 0004 	str.w	r0, [r8, #4]
  40718a:	9224      	str	r2, [sp, #144]	; 0x90
  40718c:	f300 8152 	bgt.w	407434 <_vfprintf_r+0x107c>
  407190:	f108 0808 	add.w	r8, r8, #8
  407194:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407196:	9910      	ldr	r1, [sp, #64]	; 0x40
  407198:	1ad3      	subs	r3, r2, r3
  40719a:	1a56      	subs	r6, r2, r1
  40719c:	429e      	cmp	r6, r3
  40719e:	bfa8      	it	ge
  4071a0:	461e      	movge	r6, r3
  4071a2:	2e00      	cmp	r6, #0
  4071a4:	dd0e      	ble.n	4071c4 <_vfprintf_r+0xe0c>
  4071a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4071a8:	f8c8 6004 	str.w	r6, [r8, #4]
  4071ac:	3201      	adds	r2, #1
  4071ae:	440f      	add	r7, r1
  4071b0:	4434      	add	r4, r6
  4071b2:	2a07      	cmp	r2, #7
  4071b4:	f8c8 7000 	str.w	r7, [r8]
  4071b8:	9425      	str	r4, [sp, #148]	; 0x94
  4071ba:	9224      	str	r2, [sp, #144]	; 0x90
  4071bc:	f300 823c 	bgt.w	407638 <_vfprintf_r+0x1280>
  4071c0:	f108 0808 	add.w	r8, r8, #8
  4071c4:	2e00      	cmp	r6, #0
  4071c6:	bfac      	ite	ge
  4071c8:	1b9e      	subge	r6, r3, r6
  4071ca:	461e      	movlt	r6, r3
  4071cc:	2e00      	cmp	r6, #0
  4071ce:	f77f aaf8 	ble.w	4067c2 <_vfprintf_r+0x40a>
  4071d2:	2e10      	cmp	r6, #16
  4071d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4071d6:	4d3e      	ldr	r5, [pc, #248]	; (4072d0 <_vfprintf_r+0xf18>)
  4071d8:	dd85      	ble.n	4070e6 <_vfprintf_r+0xd2e>
  4071da:	2710      	movs	r7, #16
  4071dc:	f8dd a020 	ldr.w	sl, [sp, #32]
  4071e0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4071e4:	e005      	b.n	4071f2 <_vfprintf_r+0xe3a>
  4071e6:	f108 0808 	add.w	r8, r8, #8
  4071ea:	3e10      	subs	r6, #16
  4071ec:	2e10      	cmp	r6, #16
  4071ee:	f77f af7a 	ble.w	4070e6 <_vfprintf_r+0xd2e>
  4071f2:	3301      	adds	r3, #1
  4071f4:	3410      	adds	r4, #16
  4071f6:	2b07      	cmp	r3, #7
  4071f8:	9425      	str	r4, [sp, #148]	; 0x94
  4071fa:	9324      	str	r3, [sp, #144]	; 0x90
  4071fc:	e888 00a0 	stmia.w	r8, {r5, r7}
  407200:	ddf1      	ble.n	4071e6 <_vfprintf_r+0xe2e>
  407202:	aa23      	add	r2, sp, #140	; 0x8c
  407204:	4659      	mov	r1, fp
  407206:	4650      	mov	r0, sl
  407208:	f002 ff00 	bl	40a00c <__sprint_r>
  40720c:	2800      	cmp	r0, #0
  40720e:	f040 8176 	bne.w	4074fe <_vfprintf_r+0x1146>
  407212:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407214:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407216:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40721a:	e7e6      	b.n	4071ea <_vfprintf_r+0xe32>
  40721c:	9b06      	ldr	r3, [sp, #24]
  40721e:	07d8      	lsls	r0, r3, #31
  407220:	f53f adff 	bmi.w	406e22 <_vfprintf_r+0xa6a>
  407224:	3601      	adds	r6, #1
  407226:	3401      	adds	r4, #1
  407228:	2301      	movs	r3, #1
  40722a:	2e07      	cmp	r6, #7
  40722c:	9425      	str	r4, [sp, #148]	; 0x94
  40722e:	9624      	str	r6, [sp, #144]	; 0x90
  407230:	f8c8 7000 	str.w	r7, [r8]
  407234:	f8c8 3004 	str.w	r3, [r8, #4]
  407238:	f77f ae27 	ble.w	406e8a <_vfprintf_r+0xad2>
  40723c:	aa23      	add	r2, sp, #140	; 0x8c
  40723e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407240:	9808      	ldr	r0, [sp, #32]
  407242:	f002 fee3 	bl	40a00c <__sprint_r>
  407246:	2800      	cmp	r0, #0
  407248:	f47f ae40 	bne.w	406ecc <_vfprintf_r+0xb14>
  40724c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40724e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407250:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407254:	e61b      	b.n	406e8e <_vfprintf_r+0xad6>
  407256:	aa23      	add	r2, sp, #140	; 0x8c
  407258:	990a      	ldr	r1, [sp, #40]	; 0x28
  40725a:	9808      	ldr	r0, [sp, #32]
  40725c:	f002 fed6 	bl	40a00c <__sprint_r>
  407260:	2800      	cmp	r0, #0
  407262:	f47f ae33 	bne.w	406ecc <_vfprintf_r+0xb14>
  407266:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407268:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40726a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40726e:	e5e6      	b.n	406e3e <_vfprintf_r+0xa86>
  407270:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407272:	3507      	adds	r5, #7
  407274:	f025 0507 	bic.w	r5, r5, #7
  407278:	e9d5 2300 	ldrd	r2, r3, [r5]
  40727c:	f105 0108 	add.w	r1, r5, #8
  407280:	910e      	str	r1, [sp, #56]	; 0x38
  407282:	4614      	mov	r4, r2
  407284:	461d      	mov	r5, r3
  407286:	f7ff bba9 	b.w	4069dc <_vfprintf_r+0x624>
  40728a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40728c:	3507      	adds	r5, #7
  40728e:	f025 0307 	bic.w	r3, r5, #7
  407292:	f103 0208 	add.w	r2, r3, #8
  407296:	920e      	str	r2, [sp, #56]	; 0x38
  407298:	e9d3 4500 	ldrd	r4, r5, [r3]
  40729c:	f7ff bb4a 	b.w	406934 <_vfprintf_r+0x57c>
  4072a0:	3601      	adds	r6, #1
  4072a2:	443c      	add	r4, r7
  4072a4:	2e07      	cmp	r6, #7
  4072a6:	9425      	str	r4, [sp, #148]	; 0x94
  4072a8:	9624      	str	r6, [sp, #144]	; 0x90
  4072aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4072ae:	f77f adec 	ble.w	406e8a <_vfprintf_r+0xad2>
  4072b2:	e7c3      	b.n	40723c <_vfprintf_r+0xe84>
  4072b4:	aa23      	add	r2, sp, #140	; 0x8c
  4072b6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4072b8:	9808      	ldr	r0, [sp, #32]
  4072ba:	f002 fea7 	bl	40a00c <__sprint_r>
  4072be:	2800      	cmp	r0, #0
  4072c0:	f47f ae04 	bne.w	406ecc <_vfprintf_r+0xb14>
  4072c4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4072c6:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4072c8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4072cc:	e5c6      	b.n	406e5c <_vfprintf_r+0xaa4>
  4072ce:	bf00      	nop
  4072d0:	0040aad8 	.word	0x0040aad8
  4072d4:	af30      	add	r7, sp, #192	; 0xc0
  4072d6:	f7ff b999 	b.w	40660c <_vfprintf_r+0x254>
  4072da:	aa23      	add	r2, sp, #140	; 0x8c
  4072dc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4072de:	9808      	ldr	r0, [sp, #32]
  4072e0:	f002 fe94 	bl	40a00c <__sprint_r>
  4072e4:	2800      	cmp	r0, #0
  4072e6:	f47f adf1 	bne.w	406ecc <_vfprintf_r+0xb14>
  4072ea:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4072ec:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4072f0:	f7ff ba11 	b.w	406716 <_vfprintf_r+0x35e>
  4072f4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4072f8:	4264      	negs	r4, r4
  4072fa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4072fe:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407302:	2301      	movs	r3, #1
  407304:	f7ff b968 	b.w	4065d8 <_vfprintf_r+0x220>
  407308:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40730a:	4622      	mov	r2, r4
  40730c:	4620      	mov	r0, r4
  40730e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  407310:	4623      	mov	r3, r4
  407312:	4621      	mov	r1, r4
  407314:	f003 f9b2 	bl	40a67c <__aeabi_dcmpun>
  407318:	2800      	cmp	r0, #0
  40731a:	f040 828c 	bne.w	407836 <_vfprintf_r+0x147e>
  40731e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407320:	3301      	adds	r3, #1
  407322:	f026 0320 	bic.w	r3, r6, #32
  407326:	930d      	str	r3, [sp, #52]	; 0x34
  407328:	f000 8091 	beq.w	40744e <_vfprintf_r+0x1096>
  40732c:	2b47      	cmp	r3, #71	; 0x47
  40732e:	d104      	bne.n	40733a <_vfprintf_r+0xf82>
  407330:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407332:	2b00      	cmp	r3, #0
  407334:	bf08      	it	eq
  407336:	2301      	moveq	r3, #1
  407338:	9309      	str	r3, [sp, #36]	; 0x24
  40733a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40733e:	9306      	str	r3, [sp, #24]
  407340:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407342:	f1b3 0a00 	subs.w	sl, r3, #0
  407346:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407348:	9307      	str	r3, [sp, #28]
  40734a:	bfbb      	ittet	lt
  40734c:	4653      	movlt	r3, sl
  40734e:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  407352:	2300      	movge	r3, #0
  407354:	232d      	movlt	r3, #45	; 0x2d
  407356:	2e66      	cmp	r6, #102	; 0x66
  407358:	930f      	str	r3, [sp, #60]	; 0x3c
  40735a:	f000 817f 	beq.w	40765c <_vfprintf_r+0x12a4>
  40735e:	2e46      	cmp	r6, #70	; 0x46
  407360:	f000 81d4 	beq.w	40770c <_vfprintf_r+0x1354>
  407364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407366:	9a07      	ldr	r2, [sp, #28]
  407368:	2b45      	cmp	r3, #69	; 0x45
  40736a:	bf0c      	ite	eq
  40736c:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  40736e:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  407370:	a821      	add	r0, sp, #132	; 0x84
  407372:	a91e      	add	r1, sp, #120	; 0x78
  407374:	bf08      	it	eq
  407376:	1c5d      	addeq	r5, r3, #1
  407378:	9004      	str	r0, [sp, #16]
  40737a:	9103      	str	r1, [sp, #12]
  40737c:	a81d      	add	r0, sp, #116	; 0x74
  40737e:	2102      	movs	r1, #2
  407380:	9002      	str	r0, [sp, #8]
  407382:	4653      	mov	r3, sl
  407384:	9501      	str	r5, [sp, #4]
  407386:	9100      	str	r1, [sp, #0]
  407388:	9808      	ldr	r0, [sp, #32]
  40738a:	f000 fc0d 	bl	407ba8 <_dtoa_r>
  40738e:	2e67      	cmp	r6, #103	; 0x67
  407390:	4607      	mov	r7, r0
  407392:	f040 81af 	bne.w	4076f4 <_vfprintf_r+0x133c>
  407396:	f01b 0f01 	tst.w	fp, #1
  40739a:	f000 8213 	beq.w	4077c4 <_vfprintf_r+0x140c>
  40739e:	197c      	adds	r4, r7, r5
  4073a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4073a2:	9807      	ldr	r0, [sp, #28]
  4073a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4073a6:	4651      	mov	r1, sl
  4073a8:	f003 f936 	bl	40a618 <__aeabi_dcmpeq>
  4073ac:	2800      	cmp	r0, #0
  4073ae:	f040 8132 	bne.w	407616 <_vfprintf_r+0x125e>
  4073b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4073b4:	42a3      	cmp	r3, r4
  4073b6:	d206      	bcs.n	4073c6 <_vfprintf_r+0x100e>
  4073b8:	2130      	movs	r1, #48	; 0x30
  4073ba:	1c5a      	adds	r2, r3, #1
  4073bc:	9221      	str	r2, [sp, #132]	; 0x84
  4073be:	7019      	strb	r1, [r3, #0]
  4073c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4073c2:	429c      	cmp	r4, r3
  4073c4:	d8f9      	bhi.n	4073ba <_vfprintf_r+0x1002>
  4073c6:	1bdb      	subs	r3, r3, r7
  4073c8:	9311      	str	r3, [sp, #68]	; 0x44
  4073ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4073cc:	2b47      	cmp	r3, #71	; 0x47
  4073ce:	f000 80b9 	beq.w	407544 <_vfprintf_r+0x118c>
  4073d2:	2e65      	cmp	r6, #101	; 0x65
  4073d4:	f340 8276 	ble.w	4078c4 <_vfprintf_r+0x150c>
  4073d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4073da:	9310      	str	r3, [sp, #64]	; 0x40
  4073dc:	2e66      	cmp	r6, #102	; 0x66
  4073de:	f000 8162 	beq.w	4076a6 <_vfprintf_r+0x12ee>
  4073e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4073e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4073e6:	4619      	mov	r1, r3
  4073e8:	4291      	cmp	r1, r2
  4073ea:	f300 814f 	bgt.w	40768c <_vfprintf_r+0x12d4>
  4073ee:	f01b 0f01 	tst.w	fp, #1
  4073f2:	f040 8209 	bne.w	407808 <_vfprintf_r+0x1450>
  4073f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4073fa:	9307      	str	r3, [sp, #28]
  4073fc:	920d      	str	r2, [sp, #52]	; 0x34
  4073fe:	2667      	movs	r6, #103	; 0x67
  407400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407402:	2b00      	cmp	r3, #0
  407404:	f040 8096 	bne.w	407534 <_vfprintf_r+0x117c>
  407408:	9309      	str	r3, [sp, #36]	; 0x24
  40740a:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40740e:	f7ff b905 	b.w	40661c <_vfprintf_r+0x264>
  407412:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407416:	f001 ff27 	bl	409268 <__retarget_lock_release_recursive>
  40741a:	f04f 33ff 	mov.w	r3, #4294967295
  40741e:	930b      	str	r3, [sp, #44]	; 0x2c
  407420:	f7ff ba30 	b.w	406884 <_vfprintf_r+0x4cc>
  407424:	9a06      	ldr	r2, [sp, #24]
  407426:	07d5      	lsls	r5, r2, #31
  407428:	f57f aeb4 	bpl.w	407194 <_vfprintf_r+0xddc>
  40742c:	e6a2      	b.n	407174 <_vfprintf_r+0xdbc>
  40742e:	f108 0808 	add.w	r8, r8, #8
  407432:	e69a      	b.n	40716a <_vfprintf_r+0xdb2>
  407434:	aa23      	add	r2, sp, #140	; 0x8c
  407436:	990a      	ldr	r1, [sp, #40]	; 0x28
  407438:	9808      	ldr	r0, [sp, #32]
  40743a:	f002 fde7 	bl	40a00c <__sprint_r>
  40743e:	2800      	cmp	r0, #0
  407440:	f47f ad44 	bne.w	406ecc <_vfprintf_r+0xb14>
  407444:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407446:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407448:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40744c:	e6a2      	b.n	407194 <_vfprintf_r+0xddc>
  40744e:	2306      	movs	r3, #6
  407450:	9309      	str	r3, [sp, #36]	; 0x24
  407452:	e772      	b.n	40733a <_vfprintf_r+0xf82>
  407454:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407458:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40745c:	f7ff bbc7 	b.w	406bee <_vfprintf_r+0x836>
  407460:	aa23      	add	r2, sp, #140	; 0x8c
  407462:	990a      	ldr	r1, [sp, #40]	; 0x28
  407464:	9808      	ldr	r0, [sp, #32]
  407466:	f002 fdd1 	bl	40a00c <__sprint_r>
  40746a:	2800      	cmp	r0, #0
  40746c:	f47f ad2e 	bne.w	406ecc <_vfprintf_r+0xb14>
  407470:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407474:	e437      	b.n	406ce6 <_vfprintf_r+0x92e>
  407476:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407478:	4ab4      	ldr	r2, [pc, #720]	; (40774c <_vfprintf_r+0x1394>)
  40747a:	f8c8 2000 	str.w	r2, [r8]
  40747e:	3301      	adds	r3, #1
  407480:	3401      	adds	r4, #1
  407482:	2201      	movs	r2, #1
  407484:	2b07      	cmp	r3, #7
  407486:	9425      	str	r4, [sp, #148]	; 0x94
  407488:	9324      	str	r3, [sp, #144]	; 0x90
  40748a:	f8c8 2004 	str.w	r2, [r8, #4]
  40748e:	f300 8124 	bgt.w	4076da <_vfprintf_r+0x1322>
  407492:	f108 0808 	add.w	r8, r8, #8
  407496:	b929      	cbnz	r1, 4074a4 <_vfprintf_r+0x10ec>
  407498:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40749a:	b91b      	cbnz	r3, 4074a4 <_vfprintf_r+0x10ec>
  40749c:	9b06      	ldr	r3, [sp, #24]
  40749e:	07de      	lsls	r6, r3, #31
  4074a0:	f57f a98f 	bpl.w	4067c2 <_vfprintf_r+0x40a>
  4074a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4074a6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4074a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4074aa:	f8c8 2000 	str.w	r2, [r8]
  4074ae:	3301      	adds	r3, #1
  4074b0:	4602      	mov	r2, r0
  4074b2:	4422      	add	r2, r4
  4074b4:	2b07      	cmp	r3, #7
  4074b6:	9225      	str	r2, [sp, #148]	; 0x94
  4074b8:	f8c8 0004 	str.w	r0, [r8, #4]
  4074bc:	9324      	str	r3, [sp, #144]	; 0x90
  4074be:	f300 8169 	bgt.w	407794 <_vfprintf_r+0x13dc>
  4074c2:	f108 0808 	add.w	r8, r8, #8
  4074c6:	2900      	cmp	r1, #0
  4074c8:	f2c0 8136 	blt.w	407738 <_vfprintf_r+0x1380>
  4074cc:	9911      	ldr	r1, [sp, #68]	; 0x44
  4074ce:	f8c8 7000 	str.w	r7, [r8]
  4074d2:	3301      	adds	r3, #1
  4074d4:	188c      	adds	r4, r1, r2
  4074d6:	2b07      	cmp	r3, #7
  4074d8:	9425      	str	r4, [sp, #148]	; 0x94
  4074da:	9324      	str	r3, [sp, #144]	; 0x90
  4074dc:	f8c8 1004 	str.w	r1, [r8, #4]
  4074e0:	f77f a96d 	ble.w	4067be <_vfprintf_r+0x406>
  4074e4:	e4e0      	b.n	406ea8 <_vfprintf_r+0xaf0>
  4074e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4074e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4074ea:	6813      	ldr	r3, [r2, #0]
  4074ec:	17cd      	asrs	r5, r1, #31
  4074ee:	4608      	mov	r0, r1
  4074f0:	3204      	adds	r2, #4
  4074f2:	4629      	mov	r1, r5
  4074f4:	920e      	str	r2, [sp, #56]	; 0x38
  4074f6:	e9c3 0100 	strd	r0, r1, [r3]
  4074fa:	f7fe bfa9 	b.w	406450 <_vfprintf_r+0x98>
  4074fe:	46da      	mov	sl, fp
  407500:	f7ff bbc4 	b.w	406c8c <_vfprintf_r+0x8d4>
  407504:	aa23      	add	r2, sp, #140	; 0x8c
  407506:	990a      	ldr	r1, [sp, #40]	; 0x28
  407508:	9808      	ldr	r0, [sp, #32]
  40750a:	f002 fd7f 	bl	40a00c <__sprint_r>
  40750e:	2800      	cmp	r0, #0
  407510:	f47f acdc 	bne.w	406ecc <_vfprintf_r+0xb14>
  407514:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407516:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40751a:	f7ff bbfd 	b.w	406d18 <_vfprintf_r+0x960>
  40751e:	4638      	mov	r0, r7
  407520:	9409      	str	r4, [sp, #36]	; 0x24
  407522:	f7fd fcad 	bl	404e80 <strlen>
  407526:	950e      	str	r5, [sp, #56]	; 0x38
  407528:	900d      	str	r0, [sp, #52]	; 0x34
  40752a:	f8cd b018 	str.w	fp, [sp, #24]
  40752e:	4603      	mov	r3, r0
  407530:	f7ff ba36 	b.w	4069a0 <_vfprintf_r+0x5e8>
  407534:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407538:	2300      	movs	r3, #0
  40753a:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40753e:	9309      	str	r3, [sp, #36]	; 0x24
  407540:	f7ff b86f 	b.w	406622 <_vfprintf_r+0x26a>
  407544:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407546:	9310      	str	r3, [sp, #64]	; 0x40
  407548:	461a      	mov	r2, r3
  40754a:	3303      	adds	r3, #3
  40754c:	db04      	blt.n	407558 <_vfprintf_r+0x11a0>
  40754e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407550:	4619      	mov	r1, r3
  407552:	4291      	cmp	r1, r2
  407554:	f6bf af45 	bge.w	4073e2 <_vfprintf_r+0x102a>
  407558:	3e02      	subs	r6, #2
  40755a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40755c:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  407560:	3b01      	subs	r3, #1
  407562:	2b00      	cmp	r3, #0
  407564:	931d      	str	r3, [sp, #116]	; 0x74
  407566:	bfbd      	ittte	lt
  407568:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40756a:	f1c3 0301 	rsblt	r3, r3, #1
  40756e:	222d      	movlt	r2, #45	; 0x2d
  407570:	222b      	movge	r2, #43	; 0x2b
  407572:	2b09      	cmp	r3, #9
  407574:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  407578:	f340 813e 	ble.w	4077f8 <_vfprintf_r+0x1440>
  40757c:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  407580:	4620      	mov	r0, r4
  407582:	4d73      	ldr	r5, [pc, #460]	; (407750 <_vfprintf_r+0x1398>)
  407584:	e000      	b.n	407588 <_vfprintf_r+0x11d0>
  407586:	4610      	mov	r0, r2
  407588:	fb85 1203 	smull	r1, r2, r5, r3
  40758c:	17d9      	asrs	r1, r3, #31
  40758e:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  407592:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  407596:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40759a:	3230      	adds	r2, #48	; 0x30
  40759c:	2909      	cmp	r1, #9
  40759e:	f800 2c01 	strb.w	r2, [r0, #-1]
  4075a2:	460b      	mov	r3, r1
  4075a4:	f100 32ff 	add.w	r2, r0, #4294967295
  4075a8:	dced      	bgt.n	407586 <_vfprintf_r+0x11ce>
  4075aa:	3330      	adds	r3, #48	; 0x30
  4075ac:	3802      	subs	r0, #2
  4075ae:	b2d9      	uxtb	r1, r3
  4075b0:	4284      	cmp	r4, r0
  4075b2:	f802 1c01 	strb.w	r1, [r2, #-1]
  4075b6:	f240 8190 	bls.w	4078da <_vfprintf_r+0x1522>
  4075ba:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4075be:	4613      	mov	r3, r2
  4075c0:	e001      	b.n	4075c6 <_vfprintf_r+0x120e>
  4075c2:	f813 1b01 	ldrb.w	r1, [r3], #1
  4075c6:	f800 1b01 	strb.w	r1, [r0], #1
  4075ca:	42a3      	cmp	r3, r4
  4075cc:	d1f9      	bne.n	4075c2 <_vfprintf_r+0x120a>
  4075ce:	3301      	adds	r3, #1
  4075d0:	1a9b      	subs	r3, r3, r2
  4075d2:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4075d6:	4413      	add	r3, r2
  4075d8:	aa1f      	add	r2, sp, #124	; 0x7c
  4075da:	1a9b      	subs	r3, r3, r2
  4075dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4075de:	9319      	str	r3, [sp, #100]	; 0x64
  4075e0:	2a01      	cmp	r2, #1
  4075e2:	4413      	add	r3, r2
  4075e4:	930d      	str	r3, [sp, #52]	; 0x34
  4075e6:	f340 8145 	ble.w	407874 <_vfprintf_r+0x14bc>
  4075ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4075ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4075ee:	4413      	add	r3, r2
  4075f0:	930d      	str	r3, [sp, #52]	; 0x34
  4075f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4075f6:	9307      	str	r3, [sp, #28]
  4075f8:	2300      	movs	r3, #0
  4075fa:	9310      	str	r3, [sp, #64]	; 0x40
  4075fc:	e700      	b.n	407400 <_vfprintf_r+0x1048>
  4075fe:	aa23      	add	r2, sp, #140	; 0x8c
  407600:	990a      	ldr	r1, [sp, #40]	; 0x28
  407602:	9808      	ldr	r0, [sp, #32]
  407604:	f002 fd02 	bl	40a00c <__sprint_r>
  407608:	2800      	cmp	r0, #0
  40760a:	f47f ac5f 	bne.w	406ecc <_vfprintf_r+0xb14>
  40760e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407610:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407614:	e4d1      	b.n	406fba <_vfprintf_r+0xc02>
  407616:	4623      	mov	r3, r4
  407618:	e6d5      	b.n	4073c6 <_vfprintf_r+0x100e>
  40761a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40761c:	9710      	str	r7, [sp, #64]	; 0x40
  40761e:	2b06      	cmp	r3, #6
  407620:	bf28      	it	cs
  407622:	2306      	movcs	r3, #6
  407624:	9709      	str	r7, [sp, #36]	; 0x24
  407626:	46ba      	mov	sl, r7
  407628:	9307      	str	r3, [sp, #28]
  40762a:	950e      	str	r5, [sp, #56]	; 0x38
  40762c:	f8cd b018 	str.w	fp, [sp, #24]
  407630:	930d      	str	r3, [sp, #52]	; 0x34
  407632:	4f48      	ldr	r7, [pc, #288]	; (407754 <_vfprintf_r+0x139c>)
  407634:	f7fe bff2 	b.w	40661c <_vfprintf_r+0x264>
  407638:	aa23      	add	r2, sp, #140	; 0x8c
  40763a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40763c:	9808      	ldr	r0, [sp, #32]
  40763e:	f002 fce5 	bl	40a00c <__sprint_r>
  407642:	2800      	cmp	r0, #0
  407644:	f47f ac42 	bne.w	406ecc <_vfprintf_r+0xb14>
  407648:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40764a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40764c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40764e:	1ad3      	subs	r3, r2, r3
  407650:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407654:	e5b6      	b.n	4071c4 <_vfprintf_r+0xe0c>
  407656:	46a2      	mov	sl, r4
  407658:	f7ff bb18 	b.w	406c8c <_vfprintf_r+0x8d4>
  40765c:	a821      	add	r0, sp, #132	; 0x84
  40765e:	a91e      	add	r1, sp, #120	; 0x78
  407660:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407662:	9004      	str	r0, [sp, #16]
  407664:	9103      	str	r1, [sp, #12]
  407666:	a81d      	add	r0, sp, #116	; 0x74
  407668:	2103      	movs	r1, #3
  40766a:	9002      	str	r0, [sp, #8]
  40766c:	9a07      	ldr	r2, [sp, #28]
  40766e:	9501      	str	r5, [sp, #4]
  407670:	4653      	mov	r3, sl
  407672:	9100      	str	r1, [sp, #0]
  407674:	9808      	ldr	r0, [sp, #32]
  407676:	f000 fa97 	bl	407ba8 <_dtoa_r>
  40767a:	4607      	mov	r7, r0
  40767c:	1944      	adds	r4, r0, r5
  40767e:	783b      	ldrb	r3, [r7, #0]
  407680:	2b30      	cmp	r3, #48	; 0x30
  407682:	f000 80ca 	beq.w	40781a <_vfprintf_r+0x1462>
  407686:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  407688:	442c      	add	r4, r5
  40768a:	e689      	b.n	4073a0 <_vfprintf_r+0xfe8>
  40768c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40768e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407690:	4413      	add	r3, r2
  407692:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407694:	930d      	str	r3, [sp, #52]	; 0x34
  407696:	2a00      	cmp	r2, #0
  407698:	f340 80e4 	ble.w	407864 <_vfprintf_r+0x14ac>
  40769c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4076a0:	9307      	str	r3, [sp, #28]
  4076a2:	2667      	movs	r6, #103	; 0x67
  4076a4:	e6ac      	b.n	407400 <_vfprintf_r+0x1048>
  4076a6:	2b00      	cmp	r3, #0
  4076a8:	f340 80fb 	ble.w	4078a2 <_vfprintf_r+0x14ea>
  4076ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4076ae:	2a00      	cmp	r2, #0
  4076b0:	f040 80ce 	bne.w	407850 <_vfprintf_r+0x1498>
  4076b4:	f01b 0f01 	tst.w	fp, #1
  4076b8:	f040 80ca 	bne.w	407850 <_vfprintf_r+0x1498>
  4076bc:	9307      	str	r3, [sp, #28]
  4076be:	930d      	str	r3, [sp, #52]	; 0x34
  4076c0:	e69e      	b.n	407400 <_vfprintf_r+0x1048>
  4076c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4076c4:	9307      	str	r3, [sp, #28]
  4076c6:	930d      	str	r3, [sp, #52]	; 0x34
  4076c8:	9009      	str	r0, [sp, #36]	; 0x24
  4076ca:	950e      	str	r5, [sp, #56]	; 0x38
  4076cc:	f8cd b018 	str.w	fp, [sp, #24]
  4076d0:	9010      	str	r0, [sp, #64]	; 0x40
  4076d2:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4076d6:	f7fe bfa1 	b.w	40661c <_vfprintf_r+0x264>
  4076da:	aa23      	add	r2, sp, #140	; 0x8c
  4076dc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4076de:	9808      	ldr	r0, [sp, #32]
  4076e0:	f002 fc94 	bl	40a00c <__sprint_r>
  4076e4:	2800      	cmp	r0, #0
  4076e6:	f47f abf1 	bne.w	406ecc <_vfprintf_r+0xb14>
  4076ea:	991d      	ldr	r1, [sp, #116]	; 0x74
  4076ec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4076ee:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4076f2:	e6d0      	b.n	407496 <_vfprintf_r+0x10de>
  4076f4:	2e47      	cmp	r6, #71	; 0x47
  4076f6:	f47f ae52 	bne.w	40739e <_vfprintf_r+0xfe6>
  4076fa:	f01b 0f01 	tst.w	fp, #1
  4076fe:	f000 80da 	beq.w	4078b6 <_vfprintf_r+0x14fe>
  407702:	2e46      	cmp	r6, #70	; 0x46
  407704:	eb07 0405 	add.w	r4, r7, r5
  407708:	d0b9      	beq.n	40767e <_vfprintf_r+0x12c6>
  40770a:	e649      	b.n	4073a0 <_vfprintf_r+0xfe8>
  40770c:	a821      	add	r0, sp, #132	; 0x84
  40770e:	a91e      	add	r1, sp, #120	; 0x78
  407710:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407712:	9004      	str	r0, [sp, #16]
  407714:	9103      	str	r1, [sp, #12]
  407716:	a81d      	add	r0, sp, #116	; 0x74
  407718:	2103      	movs	r1, #3
  40771a:	9002      	str	r0, [sp, #8]
  40771c:	9a07      	ldr	r2, [sp, #28]
  40771e:	9401      	str	r4, [sp, #4]
  407720:	4653      	mov	r3, sl
  407722:	9100      	str	r1, [sp, #0]
  407724:	9808      	ldr	r0, [sp, #32]
  407726:	f000 fa3f 	bl	407ba8 <_dtoa_r>
  40772a:	4625      	mov	r5, r4
  40772c:	4607      	mov	r7, r0
  40772e:	e7e8      	b.n	407702 <_vfprintf_r+0x134a>
  407730:	2300      	movs	r3, #0
  407732:	9309      	str	r3, [sp, #36]	; 0x24
  407734:	f7fe bec1 	b.w	4064ba <_vfprintf_r+0x102>
  407738:	424e      	negs	r6, r1
  40773a:	3110      	adds	r1, #16
  40773c:	4d06      	ldr	r5, [pc, #24]	; (407758 <_vfprintf_r+0x13a0>)
  40773e:	da43      	bge.n	4077c8 <_vfprintf_r+0x1410>
  407740:	2410      	movs	r4, #16
  407742:	f8dd a020 	ldr.w	sl, [sp, #32]
  407746:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40774a:	e00c      	b.n	407766 <_vfprintf_r+0x13ae>
  40774c:	0040aaa4 	.word	0x0040aaa4
  407750:	66666667 	.word	0x66666667
  407754:	0040aa9c 	.word	0x0040aa9c
  407758:	0040aad8 	.word	0x0040aad8
  40775c:	f108 0808 	add.w	r8, r8, #8
  407760:	3e10      	subs	r6, #16
  407762:	2e10      	cmp	r6, #16
  407764:	dd30      	ble.n	4077c8 <_vfprintf_r+0x1410>
  407766:	3301      	adds	r3, #1
  407768:	3210      	adds	r2, #16
  40776a:	2b07      	cmp	r3, #7
  40776c:	9225      	str	r2, [sp, #148]	; 0x94
  40776e:	9324      	str	r3, [sp, #144]	; 0x90
  407770:	f8c8 5000 	str.w	r5, [r8]
  407774:	f8c8 4004 	str.w	r4, [r8, #4]
  407778:	ddf0      	ble.n	40775c <_vfprintf_r+0x13a4>
  40777a:	aa23      	add	r2, sp, #140	; 0x8c
  40777c:	4659      	mov	r1, fp
  40777e:	4650      	mov	r0, sl
  407780:	f002 fc44 	bl	40a00c <__sprint_r>
  407784:	2800      	cmp	r0, #0
  407786:	f47f aeba 	bne.w	4074fe <_vfprintf_r+0x1146>
  40778a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40778c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40778e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407792:	e7e5      	b.n	407760 <_vfprintf_r+0x13a8>
  407794:	aa23      	add	r2, sp, #140	; 0x8c
  407796:	990a      	ldr	r1, [sp, #40]	; 0x28
  407798:	9808      	ldr	r0, [sp, #32]
  40779a:	f002 fc37 	bl	40a00c <__sprint_r>
  40779e:	2800      	cmp	r0, #0
  4077a0:	f47f ab94 	bne.w	406ecc <_vfprintf_r+0xb14>
  4077a4:	991d      	ldr	r1, [sp, #116]	; 0x74
  4077a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4077a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4077ae:	e68a      	b.n	4074c6 <_vfprintf_r+0x110e>
  4077b0:	9808      	ldr	r0, [sp, #32]
  4077b2:	aa23      	add	r2, sp, #140	; 0x8c
  4077b4:	4651      	mov	r1, sl
  4077b6:	f002 fc29 	bl	40a00c <__sprint_r>
  4077ba:	2800      	cmp	r0, #0
  4077bc:	f43f aa64 	beq.w	406c88 <_vfprintf_r+0x8d0>
  4077c0:	f7ff ba64 	b.w	406c8c <_vfprintf_r+0x8d4>
  4077c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4077c6:	e5fe      	b.n	4073c6 <_vfprintf_r+0x100e>
  4077c8:	3301      	adds	r3, #1
  4077ca:	4432      	add	r2, r6
  4077cc:	2b07      	cmp	r3, #7
  4077ce:	e888 0060 	stmia.w	r8, {r5, r6}
  4077d2:	9225      	str	r2, [sp, #148]	; 0x94
  4077d4:	9324      	str	r3, [sp, #144]	; 0x90
  4077d6:	f108 0808 	add.w	r8, r8, #8
  4077da:	f77f ae77 	ble.w	4074cc <_vfprintf_r+0x1114>
  4077de:	aa23      	add	r2, sp, #140	; 0x8c
  4077e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4077e2:	9808      	ldr	r0, [sp, #32]
  4077e4:	f002 fc12 	bl	40a00c <__sprint_r>
  4077e8:	2800      	cmp	r0, #0
  4077ea:	f47f ab6f 	bne.w	406ecc <_vfprintf_r+0xb14>
  4077ee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4077f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077f2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4077f6:	e669      	b.n	4074cc <_vfprintf_r+0x1114>
  4077f8:	3330      	adds	r3, #48	; 0x30
  4077fa:	2230      	movs	r2, #48	; 0x30
  4077fc:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  407800:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  407804:	ab20      	add	r3, sp, #128	; 0x80
  407806:	e6e7      	b.n	4075d8 <_vfprintf_r+0x1220>
  407808:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40780a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40780c:	4413      	add	r3, r2
  40780e:	930d      	str	r3, [sp, #52]	; 0x34
  407810:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407814:	9307      	str	r3, [sp, #28]
  407816:	2667      	movs	r6, #103	; 0x67
  407818:	e5f2      	b.n	407400 <_vfprintf_r+0x1048>
  40781a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40781c:	9807      	ldr	r0, [sp, #28]
  40781e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407820:	4651      	mov	r1, sl
  407822:	f002 fef9 	bl	40a618 <__aeabi_dcmpeq>
  407826:	2800      	cmp	r0, #0
  407828:	f47f af2d 	bne.w	407686 <_vfprintf_r+0x12ce>
  40782c:	f1c5 0501 	rsb	r5, r5, #1
  407830:	951d      	str	r5, [sp, #116]	; 0x74
  407832:	442c      	add	r4, r5
  407834:	e5b4      	b.n	4073a0 <_vfprintf_r+0xfe8>
  407836:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407838:	4f33      	ldr	r7, [pc, #204]	; (407908 <_vfprintf_r+0x1550>)
  40783a:	2b00      	cmp	r3, #0
  40783c:	bfb6      	itet	lt
  40783e:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  407842:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  407846:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  40784a:	4b30      	ldr	r3, [pc, #192]	; (40790c <_vfprintf_r+0x1554>)
  40784c:	f7ff b9d1 	b.w	406bf2 <_vfprintf_r+0x83a>
  407850:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407852:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407854:	4413      	add	r3, r2
  407856:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407858:	441a      	add	r2, r3
  40785a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40785e:	920d      	str	r2, [sp, #52]	; 0x34
  407860:	9307      	str	r3, [sp, #28]
  407862:	e5cd      	b.n	407400 <_vfprintf_r+0x1048>
  407864:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407866:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407868:	f1c3 0301 	rsb	r3, r3, #1
  40786c:	441a      	add	r2, r3
  40786e:	4613      	mov	r3, r2
  407870:	920d      	str	r2, [sp, #52]	; 0x34
  407872:	e713      	b.n	40769c <_vfprintf_r+0x12e4>
  407874:	f01b 0301 	ands.w	r3, fp, #1
  407878:	9310      	str	r3, [sp, #64]	; 0x40
  40787a:	f47f aeb6 	bne.w	4075ea <_vfprintf_r+0x1232>
  40787e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407880:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407884:	9307      	str	r3, [sp, #28]
  407886:	e5bb      	b.n	407400 <_vfprintf_r+0x1048>
  407888:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40788a:	f899 6001 	ldrb.w	r6, [r9, #1]
  40788e:	6823      	ldr	r3, [r4, #0]
  407890:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  407894:	9309      	str	r3, [sp, #36]	; 0x24
  407896:	4623      	mov	r3, r4
  407898:	3304      	adds	r3, #4
  40789a:	4681      	mov	r9, r0
  40789c:	930e      	str	r3, [sp, #56]	; 0x38
  40789e:	f7fe be0a 	b.w	4064b6 <_vfprintf_r+0xfe>
  4078a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4078a4:	b913      	cbnz	r3, 4078ac <_vfprintf_r+0x14f4>
  4078a6:	f01b 0f01 	tst.w	fp, #1
  4078aa:	d002      	beq.n	4078b2 <_vfprintf_r+0x14fa>
  4078ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4078ae:	3301      	adds	r3, #1
  4078b0:	e7d1      	b.n	407856 <_vfprintf_r+0x149e>
  4078b2:	2301      	movs	r3, #1
  4078b4:	e702      	b.n	4076bc <_vfprintf_r+0x1304>
  4078b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4078b8:	1bdb      	subs	r3, r3, r7
  4078ba:	9311      	str	r3, [sp, #68]	; 0x44
  4078bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4078be:	2b47      	cmp	r3, #71	; 0x47
  4078c0:	f43f ae40 	beq.w	407544 <_vfprintf_r+0x118c>
  4078c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4078c6:	9310      	str	r3, [sp, #64]	; 0x40
  4078c8:	e647      	b.n	40755a <_vfprintf_r+0x11a2>
  4078ca:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078ce:	f7ff b81d 	b.w	40690c <_vfprintf_r+0x554>
  4078d2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078d6:	f7ff b918 	b.w	406b0a <_vfprintf_r+0x752>
  4078da:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4078de:	e67b      	b.n	4075d8 <_vfprintf_r+0x1220>
  4078e0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078e4:	f7ff b866 	b.w	4069b4 <_vfprintf_r+0x5fc>
  4078e8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078ec:	f7ff b9ac 	b.w	406c48 <_vfprintf_r+0x890>
  4078f0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078f4:	f7ff b934 	b.w	406b60 <_vfprintf_r+0x7a8>
  4078f8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4078fc:	f7ff b8b0 	b.w	406a60 <_vfprintf_r+0x6a8>
  407900:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  407904:	f7ff b945 	b.w	406b92 <_vfprintf_r+0x7da>
  407908:	0040aa70 	.word	0x0040aa70
  40790c:	0040aa6c 	.word	0x0040aa6c

00407910 <__sbprintf>:
  407910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407914:	460c      	mov	r4, r1
  407916:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40791a:	8989      	ldrh	r1, [r1, #12]
  40791c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40791e:	89e5      	ldrh	r5, [r4, #14]
  407920:	9619      	str	r6, [sp, #100]	; 0x64
  407922:	f021 0102 	bic.w	r1, r1, #2
  407926:	4606      	mov	r6, r0
  407928:	69e0      	ldr	r0, [r4, #28]
  40792a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40792e:	4617      	mov	r7, r2
  407930:	f44f 6180 	mov.w	r1, #1024	; 0x400
  407934:	6a62      	ldr	r2, [r4, #36]	; 0x24
  407936:	f8ad 500e 	strh.w	r5, [sp, #14]
  40793a:	4698      	mov	r8, r3
  40793c:	ad1a      	add	r5, sp, #104	; 0x68
  40793e:	2300      	movs	r3, #0
  407940:	9007      	str	r0, [sp, #28]
  407942:	a816      	add	r0, sp, #88	; 0x58
  407944:	9209      	str	r2, [sp, #36]	; 0x24
  407946:	9306      	str	r3, [sp, #24]
  407948:	9500      	str	r5, [sp, #0]
  40794a:	9504      	str	r5, [sp, #16]
  40794c:	9102      	str	r1, [sp, #8]
  40794e:	9105      	str	r1, [sp, #20]
  407950:	f001 fc84 	bl	40925c <__retarget_lock_init_recursive>
  407954:	4643      	mov	r3, r8
  407956:	463a      	mov	r2, r7
  407958:	4669      	mov	r1, sp
  40795a:	4630      	mov	r0, r6
  40795c:	f7fe fd2c 	bl	4063b8 <_vfprintf_r>
  407960:	1e05      	subs	r5, r0, #0
  407962:	db07      	blt.n	407974 <__sbprintf+0x64>
  407964:	4630      	mov	r0, r6
  407966:	4669      	mov	r1, sp
  407968:	f001 f8e8 	bl	408b3c <_fflush_r>
  40796c:	2800      	cmp	r0, #0
  40796e:	bf18      	it	ne
  407970:	f04f 35ff 	movne.w	r5, #4294967295
  407974:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  407978:	065b      	lsls	r3, r3, #25
  40797a:	d503      	bpl.n	407984 <__sbprintf+0x74>
  40797c:	89a3      	ldrh	r3, [r4, #12]
  40797e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407982:	81a3      	strh	r3, [r4, #12]
  407984:	9816      	ldr	r0, [sp, #88]	; 0x58
  407986:	f001 fc6b 	bl	409260 <__retarget_lock_close_recursive>
  40798a:	4628      	mov	r0, r5
  40798c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  407990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407994 <__swsetup_r>:
  407994:	b538      	push	{r3, r4, r5, lr}
  407996:	4b30      	ldr	r3, [pc, #192]	; (407a58 <__swsetup_r+0xc4>)
  407998:	681b      	ldr	r3, [r3, #0]
  40799a:	4605      	mov	r5, r0
  40799c:	460c      	mov	r4, r1
  40799e:	b113      	cbz	r3, 4079a6 <__swsetup_r+0x12>
  4079a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4079a2:	2a00      	cmp	r2, #0
  4079a4:	d038      	beq.n	407a18 <__swsetup_r+0x84>
  4079a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4079aa:	b293      	uxth	r3, r2
  4079ac:	0718      	lsls	r0, r3, #28
  4079ae:	d50c      	bpl.n	4079ca <__swsetup_r+0x36>
  4079b0:	6920      	ldr	r0, [r4, #16]
  4079b2:	b1a8      	cbz	r0, 4079e0 <__swsetup_r+0x4c>
  4079b4:	f013 0201 	ands.w	r2, r3, #1
  4079b8:	d01e      	beq.n	4079f8 <__swsetup_r+0x64>
  4079ba:	6963      	ldr	r3, [r4, #20]
  4079bc:	2200      	movs	r2, #0
  4079be:	425b      	negs	r3, r3
  4079c0:	61a3      	str	r3, [r4, #24]
  4079c2:	60a2      	str	r2, [r4, #8]
  4079c4:	b1f0      	cbz	r0, 407a04 <__swsetup_r+0x70>
  4079c6:	2000      	movs	r0, #0
  4079c8:	bd38      	pop	{r3, r4, r5, pc}
  4079ca:	06d9      	lsls	r1, r3, #27
  4079cc:	d53c      	bpl.n	407a48 <__swsetup_r+0xb4>
  4079ce:	0758      	lsls	r0, r3, #29
  4079d0:	d426      	bmi.n	407a20 <__swsetup_r+0x8c>
  4079d2:	6920      	ldr	r0, [r4, #16]
  4079d4:	f042 0308 	orr.w	r3, r2, #8
  4079d8:	81a3      	strh	r3, [r4, #12]
  4079da:	b29b      	uxth	r3, r3
  4079dc:	2800      	cmp	r0, #0
  4079de:	d1e9      	bne.n	4079b4 <__swsetup_r+0x20>
  4079e0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4079e4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4079e8:	d0e4      	beq.n	4079b4 <__swsetup_r+0x20>
  4079ea:	4628      	mov	r0, r5
  4079ec:	4621      	mov	r1, r4
  4079ee:	f001 fc6b 	bl	4092c8 <__smakebuf_r>
  4079f2:	89a3      	ldrh	r3, [r4, #12]
  4079f4:	6920      	ldr	r0, [r4, #16]
  4079f6:	e7dd      	b.n	4079b4 <__swsetup_r+0x20>
  4079f8:	0799      	lsls	r1, r3, #30
  4079fa:	bf58      	it	pl
  4079fc:	6962      	ldrpl	r2, [r4, #20]
  4079fe:	60a2      	str	r2, [r4, #8]
  407a00:	2800      	cmp	r0, #0
  407a02:	d1e0      	bne.n	4079c6 <__swsetup_r+0x32>
  407a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407a08:	061a      	lsls	r2, r3, #24
  407a0a:	d5dd      	bpl.n	4079c8 <__swsetup_r+0x34>
  407a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407a10:	81a3      	strh	r3, [r4, #12]
  407a12:	f04f 30ff 	mov.w	r0, #4294967295
  407a16:	bd38      	pop	{r3, r4, r5, pc}
  407a18:	4618      	mov	r0, r3
  407a1a:	f001 f8e7 	bl	408bec <__sinit>
  407a1e:	e7c2      	b.n	4079a6 <__swsetup_r+0x12>
  407a20:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407a22:	b151      	cbz	r1, 407a3a <__swsetup_r+0xa6>
  407a24:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407a28:	4299      	cmp	r1, r3
  407a2a:	d004      	beq.n	407a36 <__swsetup_r+0xa2>
  407a2c:	4628      	mov	r0, r5
  407a2e:	f001 f97f 	bl	408d30 <_free_r>
  407a32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407a36:	2300      	movs	r3, #0
  407a38:	6323      	str	r3, [r4, #48]	; 0x30
  407a3a:	2300      	movs	r3, #0
  407a3c:	6920      	ldr	r0, [r4, #16]
  407a3e:	6063      	str	r3, [r4, #4]
  407a40:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  407a44:	6020      	str	r0, [r4, #0]
  407a46:	e7c5      	b.n	4079d4 <__swsetup_r+0x40>
  407a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  407a4c:	2309      	movs	r3, #9
  407a4e:	602b      	str	r3, [r5, #0]
  407a50:	f04f 30ff 	mov.w	r0, #4294967295
  407a54:	81a2      	strh	r2, [r4, #12]
  407a56:	bd38      	pop	{r3, r4, r5, pc}
  407a58:	20400024 	.word	0x20400024

00407a5c <register_fini>:
  407a5c:	4b02      	ldr	r3, [pc, #8]	; (407a68 <register_fini+0xc>)
  407a5e:	b113      	cbz	r3, 407a66 <register_fini+0xa>
  407a60:	4802      	ldr	r0, [pc, #8]	; (407a6c <register_fini+0x10>)
  407a62:	f000 b805 	b.w	407a70 <atexit>
  407a66:	4770      	bx	lr
  407a68:	00000000 	.word	0x00000000
  407a6c:	00408c5d 	.word	0x00408c5d

00407a70 <atexit>:
  407a70:	2300      	movs	r3, #0
  407a72:	4601      	mov	r1, r0
  407a74:	461a      	mov	r2, r3
  407a76:	4618      	mov	r0, r3
  407a78:	f002 bae8 	b.w	40a04c <__register_exitproc>

00407a7c <quorem>:
  407a7c:	6902      	ldr	r2, [r0, #16]
  407a7e:	690b      	ldr	r3, [r1, #16]
  407a80:	4293      	cmp	r3, r2
  407a82:	f300 808d 	bgt.w	407ba0 <quorem+0x124>
  407a86:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a8a:	f103 38ff 	add.w	r8, r3, #4294967295
  407a8e:	f101 0714 	add.w	r7, r1, #20
  407a92:	f100 0b14 	add.w	fp, r0, #20
  407a96:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407a9a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  407a9e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  407aa2:	b083      	sub	sp, #12
  407aa4:	3201      	adds	r2, #1
  407aa6:	fbb3 f9f2 	udiv	r9, r3, r2
  407aaa:	eb0b 0304 	add.w	r3, fp, r4
  407aae:	9400      	str	r4, [sp, #0]
  407ab0:	eb07 0a04 	add.w	sl, r7, r4
  407ab4:	9301      	str	r3, [sp, #4]
  407ab6:	f1b9 0f00 	cmp.w	r9, #0
  407aba:	d039      	beq.n	407b30 <quorem+0xb4>
  407abc:	2500      	movs	r5, #0
  407abe:	462e      	mov	r6, r5
  407ac0:	46bc      	mov	ip, r7
  407ac2:	46de      	mov	lr, fp
  407ac4:	f85c 4b04 	ldr.w	r4, [ip], #4
  407ac8:	f8de 3000 	ldr.w	r3, [lr]
  407acc:	b2a2      	uxth	r2, r4
  407ace:	fb09 5502 	mla	r5, r9, r2, r5
  407ad2:	0c22      	lsrs	r2, r4, #16
  407ad4:	0c2c      	lsrs	r4, r5, #16
  407ad6:	fb09 4202 	mla	r2, r9, r2, r4
  407ada:	b2ad      	uxth	r5, r5
  407adc:	1b75      	subs	r5, r6, r5
  407ade:	b296      	uxth	r6, r2
  407ae0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  407ae4:	fa15 f383 	uxtah	r3, r5, r3
  407ae8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  407aec:	b29b      	uxth	r3, r3
  407aee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  407af2:	45e2      	cmp	sl, ip
  407af4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  407af8:	f84e 3b04 	str.w	r3, [lr], #4
  407afc:	ea4f 4626 	mov.w	r6, r6, asr #16
  407b00:	d2e0      	bcs.n	407ac4 <quorem+0x48>
  407b02:	9b00      	ldr	r3, [sp, #0]
  407b04:	f85b 3003 	ldr.w	r3, [fp, r3]
  407b08:	b993      	cbnz	r3, 407b30 <quorem+0xb4>
  407b0a:	9c01      	ldr	r4, [sp, #4]
  407b0c:	1f23      	subs	r3, r4, #4
  407b0e:	459b      	cmp	fp, r3
  407b10:	d20c      	bcs.n	407b2c <quorem+0xb0>
  407b12:	f854 3c04 	ldr.w	r3, [r4, #-4]
  407b16:	b94b      	cbnz	r3, 407b2c <quorem+0xb0>
  407b18:	f1a4 0308 	sub.w	r3, r4, #8
  407b1c:	e002      	b.n	407b24 <quorem+0xa8>
  407b1e:	681a      	ldr	r2, [r3, #0]
  407b20:	3b04      	subs	r3, #4
  407b22:	b91a      	cbnz	r2, 407b2c <quorem+0xb0>
  407b24:	459b      	cmp	fp, r3
  407b26:	f108 38ff 	add.w	r8, r8, #4294967295
  407b2a:	d3f8      	bcc.n	407b1e <quorem+0xa2>
  407b2c:	f8c0 8010 	str.w	r8, [r0, #16]
  407b30:	4604      	mov	r4, r0
  407b32:	f001 fec7 	bl	4098c4 <__mcmp>
  407b36:	2800      	cmp	r0, #0
  407b38:	db2e      	blt.n	407b98 <quorem+0x11c>
  407b3a:	f109 0901 	add.w	r9, r9, #1
  407b3e:	465d      	mov	r5, fp
  407b40:	2300      	movs	r3, #0
  407b42:	f857 1b04 	ldr.w	r1, [r7], #4
  407b46:	6828      	ldr	r0, [r5, #0]
  407b48:	b28a      	uxth	r2, r1
  407b4a:	1a9a      	subs	r2, r3, r2
  407b4c:	0c0b      	lsrs	r3, r1, #16
  407b4e:	fa12 f280 	uxtah	r2, r2, r0
  407b52:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  407b56:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407b5a:	b292      	uxth	r2, r2
  407b5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407b60:	45ba      	cmp	sl, r7
  407b62:	f845 2b04 	str.w	r2, [r5], #4
  407b66:	ea4f 4323 	mov.w	r3, r3, asr #16
  407b6a:	d2ea      	bcs.n	407b42 <quorem+0xc6>
  407b6c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  407b70:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  407b74:	b982      	cbnz	r2, 407b98 <quorem+0x11c>
  407b76:	1f1a      	subs	r2, r3, #4
  407b78:	4593      	cmp	fp, r2
  407b7a:	d20b      	bcs.n	407b94 <quorem+0x118>
  407b7c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  407b80:	b942      	cbnz	r2, 407b94 <quorem+0x118>
  407b82:	3b08      	subs	r3, #8
  407b84:	e002      	b.n	407b8c <quorem+0x110>
  407b86:	681a      	ldr	r2, [r3, #0]
  407b88:	3b04      	subs	r3, #4
  407b8a:	b91a      	cbnz	r2, 407b94 <quorem+0x118>
  407b8c:	459b      	cmp	fp, r3
  407b8e:	f108 38ff 	add.w	r8, r8, #4294967295
  407b92:	d3f8      	bcc.n	407b86 <quorem+0x10a>
  407b94:	f8c4 8010 	str.w	r8, [r4, #16]
  407b98:	4648      	mov	r0, r9
  407b9a:	b003      	add	sp, #12
  407b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ba0:	2000      	movs	r0, #0
  407ba2:	4770      	bx	lr
  407ba4:	0000      	movs	r0, r0
	...

00407ba8 <_dtoa_r>:
  407ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407bac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407bae:	b09b      	sub	sp, #108	; 0x6c
  407bb0:	4604      	mov	r4, r0
  407bb2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  407bb4:	4692      	mov	sl, r2
  407bb6:	469b      	mov	fp, r3
  407bb8:	b141      	cbz	r1, 407bcc <_dtoa_r+0x24>
  407bba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407bbc:	604a      	str	r2, [r1, #4]
  407bbe:	2301      	movs	r3, #1
  407bc0:	4093      	lsls	r3, r2
  407bc2:	608b      	str	r3, [r1, #8]
  407bc4:	f001 fca6 	bl	409514 <_Bfree>
  407bc8:	2300      	movs	r3, #0
  407bca:	6423      	str	r3, [r4, #64]	; 0x40
  407bcc:	f1bb 0f00 	cmp.w	fp, #0
  407bd0:	465d      	mov	r5, fp
  407bd2:	db35      	blt.n	407c40 <_dtoa_r+0x98>
  407bd4:	2300      	movs	r3, #0
  407bd6:	6033      	str	r3, [r6, #0]
  407bd8:	4b9d      	ldr	r3, [pc, #628]	; (407e50 <_dtoa_r+0x2a8>)
  407bda:	43ab      	bics	r3, r5
  407bdc:	d015      	beq.n	407c0a <_dtoa_r+0x62>
  407bde:	4650      	mov	r0, sl
  407be0:	4659      	mov	r1, fp
  407be2:	2200      	movs	r2, #0
  407be4:	2300      	movs	r3, #0
  407be6:	f002 fd17 	bl	40a618 <__aeabi_dcmpeq>
  407bea:	4680      	mov	r8, r0
  407bec:	2800      	cmp	r0, #0
  407bee:	d02d      	beq.n	407c4c <_dtoa_r+0xa4>
  407bf0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407bf2:	2301      	movs	r3, #1
  407bf4:	6013      	str	r3, [r2, #0]
  407bf6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407bf8:	2b00      	cmp	r3, #0
  407bfa:	f000 80bd 	beq.w	407d78 <_dtoa_r+0x1d0>
  407bfe:	4895      	ldr	r0, [pc, #596]	; (407e54 <_dtoa_r+0x2ac>)
  407c00:	6018      	str	r0, [r3, #0]
  407c02:	3801      	subs	r0, #1
  407c04:	b01b      	add	sp, #108	; 0x6c
  407c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407c0c:	f242 730f 	movw	r3, #9999	; 0x270f
  407c10:	6013      	str	r3, [r2, #0]
  407c12:	f1ba 0f00 	cmp.w	sl, #0
  407c16:	d10d      	bne.n	407c34 <_dtoa_r+0x8c>
  407c18:	f3c5 0513 	ubfx	r5, r5, #0, #20
  407c1c:	b955      	cbnz	r5, 407c34 <_dtoa_r+0x8c>
  407c1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407c20:	488d      	ldr	r0, [pc, #564]	; (407e58 <_dtoa_r+0x2b0>)
  407c22:	2b00      	cmp	r3, #0
  407c24:	d0ee      	beq.n	407c04 <_dtoa_r+0x5c>
  407c26:	f100 0308 	add.w	r3, r0, #8
  407c2a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  407c2c:	6013      	str	r3, [r2, #0]
  407c2e:	b01b      	add	sp, #108	; 0x6c
  407c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407c36:	4889      	ldr	r0, [pc, #548]	; (407e5c <_dtoa_r+0x2b4>)
  407c38:	2b00      	cmp	r3, #0
  407c3a:	d0e3      	beq.n	407c04 <_dtoa_r+0x5c>
  407c3c:	1cc3      	adds	r3, r0, #3
  407c3e:	e7f4      	b.n	407c2a <_dtoa_r+0x82>
  407c40:	2301      	movs	r3, #1
  407c42:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  407c46:	6033      	str	r3, [r6, #0]
  407c48:	46ab      	mov	fp, r5
  407c4a:	e7c5      	b.n	407bd8 <_dtoa_r+0x30>
  407c4c:	aa18      	add	r2, sp, #96	; 0x60
  407c4e:	ab19      	add	r3, sp, #100	; 0x64
  407c50:	9201      	str	r2, [sp, #4]
  407c52:	9300      	str	r3, [sp, #0]
  407c54:	4652      	mov	r2, sl
  407c56:	465b      	mov	r3, fp
  407c58:	4620      	mov	r0, r4
  407c5a:	f001 fed3 	bl	409a04 <__d2b>
  407c5e:	0d2b      	lsrs	r3, r5, #20
  407c60:	4681      	mov	r9, r0
  407c62:	d071      	beq.n	407d48 <_dtoa_r+0x1a0>
  407c64:	f3cb 0213 	ubfx	r2, fp, #0, #20
  407c68:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  407c6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407c6e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  407c72:	4650      	mov	r0, sl
  407c74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  407c78:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407c7c:	2200      	movs	r2, #0
  407c7e:	4b78      	ldr	r3, [pc, #480]	; (407e60 <_dtoa_r+0x2b8>)
  407c80:	f7fb fe06 	bl	403890 <__aeabi_dsub>
  407c84:	a36c      	add	r3, pc, #432	; (adr r3, 407e38 <_dtoa_r+0x290>)
  407c86:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c8a:	f7fb ffb5 	bl	403bf8 <__aeabi_dmul>
  407c8e:	a36c      	add	r3, pc, #432	; (adr r3, 407e40 <_dtoa_r+0x298>)
  407c90:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c94:	f7fb fdfe 	bl	403894 <__adddf3>
  407c98:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407c9c:	4630      	mov	r0, r6
  407c9e:	f7fb ff45 	bl	403b2c <__aeabi_i2d>
  407ca2:	a369      	add	r3, pc, #420	; (adr r3, 407e48 <_dtoa_r+0x2a0>)
  407ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ca8:	f7fb ffa6 	bl	403bf8 <__aeabi_dmul>
  407cac:	4602      	mov	r2, r0
  407cae:	460b      	mov	r3, r1
  407cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407cb4:	f7fb fdee 	bl	403894 <__adddf3>
  407cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407cbc:	f002 fcf4 	bl	40a6a8 <__aeabi_d2iz>
  407cc0:	2200      	movs	r2, #0
  407cc2:	9002      	str	r0, [sp, #8]
  407cc4:	2300      	movs	r3, #0
  407cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407cca:	f002 fcaf 	bl	40a62c <__aeabi_dcmplt>
  407cce:	2800      	cmp	r0, #0
  407cd0:	f040 8173 	bne.w	407fba <_dtoa_r+0x412>
  407cd4:	9d02      	ldr	r5, [sp, #8]
  407cd6:	2d16      	cmp	r5, #22
  407cd8:	f200 815d 	bhi.w	407f96 <_dtoa_r+0x3ee>
  407cdc:	4b61      	ldr	r3, [pc, #388]	; (407e64 <_dtoa_r+0x2bc>)
  407cde:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  407ce2:	e9d3 0100 	ldrd	r0, r1, [r3]
  407ce6:	4652      	mov	r2, sl
  407ce8:	465b      	mov	r3, fp
  407cea:	f002 fcbd 	bl	40a668 <__aeabi_dcmpgt>
  407cee:	2800      	cmp	r0, #0
  407cf0:	f000 81c5 	beq.w	40807e <_dtoa_r+0x4d6>
  407cf4:	1e6b      	subs	r3, r5, #1
  407cf6:	9302      	str	r3, [sp, #8]
  407cf8:	2300      	movs	r3, #0
  407cfa:	930e      	str	r3, [sp, #56]	; 0x38
  407cfc:	1bbf      	subs	r7, r7, r6
  407cfe:	1e7b      	subs	r3, r7, #1
  407d00:	9306      	str	r3, [sp, #24]
  407d02:	f100 8154 	bmi.w	407fae <_dtoa_r+0x406>
  407d06:	2300      	movs	r3, #0
  407d08:	9308      	str	r3, [sp, #32]
  407d0a:	9b02      	ldr	r3, [sp, #8]
  407d0c:	2b00      	cmp	r3, #0
  407d0e:	f2c0 8145 	blt.w	407f9c <_dtoa_r+0x3f4>
  407d12:	9a06      	ldr	r2, [sp, #24]
  407d14:	930d      	str	r3, [sp, #52]	; 0x34
  407d16:	4611      	mov	r1, r2
  407d18:	4419      	add	r1, r3
  407d1a:	2300      	movs	r3, #0
  407d1c:	9106      	str	r1, [sp, #24]
  407d1e:	930c      	str	r3, [sp, #48]	; 0x30
  407d20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d22:	2b09      	cmp	r3, #9
  407d24:	d82a      	bhi.n	407d7c <_dtoa_r+0x1d4>
  407d26:	2b05      	cmp	r3, #5
  407d28:	f340 865b 	ble.w	4089e2 <_dtoa_r+0xe3a>
  407d2c:	3b04      	subs	r3, #4
  407d2e:	9324      	str	r3, [sp, #144]	; 0x90
  407d30:	2500      	movs	r5, #0
  407d32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d34:	3b02      	subs	r3, #2
  407d36:	2b03      	cmp	r3, #3
  407d38:	f200 8642 	bhi.w	4089c0 <_dtoa_r+0xe18>
  407d3c:	e8df f013 	tbh	[pc, r3, lsl #1]
  407d40:	02c903d4 	.word	0x02c903d4
  407d44:	046103df 	.word	0x046103df
  407d48:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407d4a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  407d4c:	443e      	add	r6, r7
  407d4e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  407d52:	2b20      	cmp	r3, #32
  407d54:	f340 818e 	ble.w	408074 <_dtoa_r+0x4cc>
  407d58:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  407d5c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  407d60:	409d      	lsls	r5, r3
  407d62:	fa2a f000 	lsr.w	r0, sl, r0
  407d66:	4328      	orrs	r0, r5
  407d68:	f7fb fed0 	bl	403b0c <__aeabi_ui2d>
  407d6c:	2301      	movs	r3, #1
  407d6e:	3e01      	subs	r6, #1
  407d70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  407d74:	9314      	str	r3, [sp, #80]	; 0x50
  407d76:	e781      	b.n	407c7c <_dtoa_r+0xd4>
  407d78:	483b      	ldr	r0, [pc, #236]	; (407e68 <_dtoa_r+0x2c0>)
  407d7a:	e743      	b.n	407c04 <_dtoa_r+0x5c>
  407d7c:	2100      	movs	r1, #0
  407d7e:	6461      	str	r1, [r4, #68]	; 0x44
  407d80:	4620      	mov	r0, r4
  407d82:	9125      	str	r1, [sp, #148]	; 0x94
  407d84:	f001 fba0 	bl	4094c8 <_Balloc>
  407d88:	f04f 33ff 	mov.w	r3, #4294967295
  407d8c:	930a      	str	r3, [sp, #40]	; 0x28
  407d8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407d90:	930f      	str	r3, [sp, #60]	; 0x3c
  407d92:	2301      	movs	r3, #1
  407d94:	9004      	str	r0, [sp, #16]
  407d96:	6420      	str	r0, [r4, #64]	; 0x40
  407d98:	9224      	str	r2, [sp, #144]	; 0x90
  407d9a:	930b      	str	r3, [sp, #44]	; 0x2c
  407d9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407d9e:	2b00      	cmp	r3, #0
  407da0:	f2c0 80d9 	blt.w	407f56 <_dtoa_r+0x3ae>
  407da4:	9a02      	ldr	r2, [sp, #8]
  407da6:	2a0e      	cmp	r2, #14
  407da8:	f300 80d5 	bgt.w	407f56 <_dtoa_r+0x3ae>
  407dac:	4b2d      	ldr	r3, [pc, #180]	; (407e64 <_dtoa_r+0x2bc>)
  407dae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407db2:	e9d3 2300 	ldrd	r2, r3, [r3]
  407db6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  407dba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407dbc:	2b00      	cmp	r3, #0
  407dbe:	f2c0 83ba 	blt.w	408536 <_dtoa_r+0x98e>
  407dc2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  407dc6:	4650      	mov	r0, sl
  407dc8:	462a      	mov	r2, r5
  407dca:	4633      	mov	r3, r6
  407dcc:	4659      	mov	r1, fp
  407dce:	f7fc f83d 	bl	403e4c <__aeabi_ddiv>
  407dd2:	f002 fc69 	bl	40a6a8 <__aeabi_d2iz>
  407dd6:	4680      	mov	r8, r0
  407dd8:	f7fb fea8 	bl	403b2c <__aeabi_i2d>
  407ddc:	462a      	mov	r2, r5
  407dde:	4633      	mov	r3, r6
  407de0:	f7fb ff0a 	bl	403bf8 <__aeabi_dmul>
  407de4:	460b      	mov	r3, r1
  407de6:	4602      	mov	r2, r0
  407de8:	4659      	mov	r1, fp
  407dea:	4650      	mov	r0, sl
  407dec:	f7fb fd50 	bl	403890 <__aeabi_dsub>
  407df0:	9d04      	ldr	r5, [sp, #16]
  407df2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  407df6:	702b      	strb	r3, [r5, #0]
  407df8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407dfa:	2b01      	cmp	r3, #1
  407dfc:	4606      	mov	r6, r0
  407dfe:	460f      	mov	r7, r1
  407e00:	f105 0501 	add.w	r5, r5, #1
  407e04:	d068      	beq.n	407ed8 <_dtoa_r+0x330>
  407e06:	2200      	movs	r2, #0
  407e08:	4b18      	ldr	r3, [pc, #96]	; (407e6c <_dtoa_r+0x2c4>)
  407e0a:	f7fb fef5 	bl	403bf8 <__aeabi_dmul>
  407e0e:	2200      	movs	r2, #0
  407e10:	2300      	movs	r3, #0
  407e12:	4606      	mov	r6, r0
  407e14:	460f      	mov	r7, r1
  407e16:	f002 fbff 	bl	40a618 <__aeabi_dcmpeq>
  407e1a:	2800      	cmp	r0, #0
  407e1c:	f040 8088 	bne.w	407f30 <_dtoa_r+0x388>
  407e20:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  407e24:	f04f 0a00 	mov.w	sl, #0
  407e28:	f8df b040 	ldr.w	fp, [pc, #64]	; 407e6c <_dtoa_r+0x2c4>
  407e2c:	940c      	str	r4, [sp, #48]	; 0x30
  407e2e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  407e32:	e028      	b.n	407e86 <_dtoa_r+0x2de>
  407e34:	f3af 8000 	nop.w
  407e38:	636f4361 	.word	0x636f4361
  407e3c:	3fd287a7 	.word	0x3fd287a7
  407e40:	8b60c8b3 	.word	0x8b60c8b3
  407e44:	3fc68a28 	.word	0x3fc68a28
  407e48:	509f79fb 	.word	0x509f79fb
  407e4c:	3fd34413 	.word	0x3fd34413
  407e50:	7ff00000 	.word	0x7ff00000
  407e54:	0040aaa5 	.word	0x0040aaa5
  407e58:	0040aae8 	.word	0x0040aae8
  407e5c:	0040aaf4 	.word	0x0040aaf4
  407e60:	3ff80000 	.word	0x3ff80000
  407e64:	0040ab20 	.word	0x0040ab20
  407e68:	0040aaa4 	.word	0x0040aaa4
  407e6c:	40240000 	.word	0x40240000
  407e70:	f7fb fec2 	bl	403bf8 <__aeabi_dmul>
  407e74:	2200      	movs	r2, #0
  407e76:	2300      	movs	r3, #0
  407e78:	4606      	mov	r6, r0
  407e7a:	460f      	mov	r7, r1
  407e7c:	f002 fbcc 	bl	40a618 <__aeabi_dcmpeq>
  407e80:	2800      	cmp	r0, #0
  407e82:	f040 83c1 	bne.w	408608 <_dtoa_r+0xa60>
  407e86:	4642      	mov	r2, r8
  407e88:	464b      	mov	r3, r9
  407e8a:	4630      	mov	r0, r6
  407e8c:	4639      	mov	r1, r7
  407e8e:	f7fb ffdd 	bl	403e4c <__aeabi_ddiv>
  407e92:	f002 fc09 	bl	40a6a8 <__aeabi_d2iz>
  407e96:	4604      	mov	r4, r0
  407e98:	f7fb fe48 	bl	403b2c <__aeabi_i2d>
  407e9c:	4642      	mov	r2, r8
  407e9e:	464b      	mov	r3, r9
  407ea0:	f7fb feaa 	bl	403bf8 <__aeabi_dmul>
  407ea4:	4602      	mov	r2, r0
  407ea6:	460b      	mov	r3, r1
  407ea8:	4630      	mov	r0, r6
  407eaa:	4639      	mov	r1, r7
  407eac:	f7fb fcf0 	bl	403890 <__aeabi_dsub>
  407eb0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  407eb4:	9e04      	ldr	r6, [sp, #16]
  407eb6:	f805 eb01 	strb.w	lr, [r5], #1
  407eba:	eba5 0e06 	sub.w	lr, r5, r6
  407ebe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  407ec0:	45b6      	cmp	lr, r6
  407ec2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407ec6:	4652      	mov	r2, sl
  407ec8:	465b      	mov	r3, fp
  407eca:	d1d1      	bne.n	407e70 <_dtoa_r+0x2c8>
  407ecc:	46a0      	mov	r8, r4
  407ece:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  407ed2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407ed4:	4606      	mov	r6, r0
  407ed6:	460f      	mov	r7, r1
  407ed8:	4632      	mov	r2, r6
  407eda:	463b      	mov	r3, r7
  407edc:	4630      	mov	r0, r6
  407ede:	4639      	mov	r1, r7
  407ee0:	f7fb fcd8 	bl	403894 <__adddf3>
  407ee4:	4606      	mov	r6, r0
  407ee6:	460f      	mov	r7, r1
  407ee8:	4602      	mov	r2, r0
  407eea:	460b      	mov	r3, r1
  407eec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407ef0:	f002 fb9c 	bl	40a62c <__aeabi_dcmplt>
  407ef4:	b948      	cbnz	r0, 407f0a <_dtoa_r+0x362>
  407ef6:	4632      	mov	r2, r6
  407ef8:	463b      	mov	r3, r7
  407efa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407efe:	f002 fb8b 	bl	40a618 <__aeabi_dcmpeq>
  407f02:	b1a8      	cbz	r0, 407f30 <_dtoa_r+0x388>
  407f04:	f018 0f01 	tst.w	r8, #1
  407f08:	d012      	beq.n	407f30 <_dtoa_r+0x388>
  407f0a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407f0e:	9a04      	ldr	r2, [sp, #16]
  407f10:	1e6b      	subs	r3, r5, #1
  407f12:	e004      	b.n	407f1e <_dtoa_r+0x376>
  407f14:	429a      	cmp	r2, r3
  407f16:	f000 8401 	beq.w	40871c <_dtoa_r+0xb74>
  407f1a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  407f1e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  407f22:	f103 0501 	add.w	r5, r3, #1
  407f26:	d0f5      	beq.n	407f14 <_dtoa_r+0x36c>
  407f28:	f108 0801 	add.w	r8, r8, #1
  407f2c:	f883 8000 	strb.w	r8, [r3]
  407f30:	4649      	mov	r1, r9
  407f32:	4620      	mov	r0, r4
  407f34:	f001 faee 	bl	409514 <_Bfree>
  407f38:	2200      	movs	r2, #0
  407f3a:	9b02      	ldr	r3, [sp, #8]
  407f3c:	702a      	strb	r2, [r5, #0]
  407f3e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407f40:	3301      	adds	r3, #1
  407f42:	6013      	str	r3, [r2, #0]
  407f44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407f46:	2b00      	cmp	r3, #0
  407f48:	f000 839e 	beq.w	408688 <_dtoa_r+0xae0>
  407f4c:	9804      	ldr	r0, [sp, #16]
  407f4e:	601d      	str	r5, [r3, #0]
  407f50:	b01b      	add	sp, #108	; 0x6c
  407f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407f58:	2a00      	cmp	r2, #0
  407f5a:	d03e      	beq.n	407fda <_dtoa_r+0x432>
  407f5c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407f5e:	2a01      	cmp	r2, #1
  407f60:	f340 8311 	ble.w	408586 <_dtoa_r+0x9de>
  407f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407f68:	1e5f      	subs	r7, r3, #1
  407f6a:	42ba      	cmp	r2, r7
  407f6c:	f2c0 838f 	blt.w	40868e <_dtoa_r+0xae6>
  407f70:	1bd7      	subs	r7, r2, r7
  407f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f74:	2b00      	cmp	r3, #0
  407f76:	f2c0 848b 	blt.w	408890 <_dtoa_r+0xce8>
  407f7a:	9d08      	ldr	r5, [sp, #32]
  407f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f7e:	9a08      	ldr	r2, [sp, #32]
  407f80:	441a      	add	r2, r3
  407f82:	9208      	str	r2, [sp, #32]
  407f84:	9a06      	ldr	r2, [sp, #24]
  407f86:	2101      	movs	r1, #1
  407f88:	441a      	add	r2, r3
  407f8a:	4620      	mov	r0, r4
  407f8c:	9206      	str	r2, [sp, #24]
  407f8e:	f001 fb5b 	bl	409648 <__i2b>
  407f92:	4606      	mov	r6, r0
  407f94:	e024      	b.n	407fe0 <_dtoa_r+0x438>
  407f96:	2301      	movs	r3, #1
  407f98:	930e      	str	r3, [sp, #56]	; 0x38
  407f9a:	e6af      	b.n	407cfc <_dtoa_r+0x154>
  407f9c:	9a08      	ldr	r2, [sp, #32]
  407f9e:	9b02      	ldr	r3, [sp, #8]
  407fa0:	1ad2      	subs	r2, r2, r3
  407fa2:	425b      	negs	r3, r3
  407fa4:	930c      	str	r3, [sp, #48]	; 0x30
  407fa6:	2300      	movs	r3, #0
  407fa8:	9208      	str	r2, [sp, #32]
  407faa:	930d      	str	r3, [sp, #52]	; 0x34
  407fac:	e6b8      	b.n	407d20 <_dtoa_r+0x178>
  407fae:	f1c7 0301 	rsb	r3, r7, #1
  407fb2:	9308      	str	r3, [sp, #32]
  407fb4:	2300      	movs	r3, #0
  407fb6:	9306      	str	r3, [sp, #24]
  407fb8:	e6a7      	b.n	407d0a <_dtoa_r+0x162>
  407fba:	9d02      	ldr	r5, [sp, #8]
  407fbc:	4628      	mov	r0, r5
  407fbe:	f7fb fdb5 	bl	403b2c <__aeabi_i2d>
  407fc2:	4602      	mov	r2, r0
  407fc4:	460b      	mov	r3, r1
  407fc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407fca:	f002 fb25 	bl	40a618 <__aeabi_dcmpeq>
  407fce:	2800      	cmp	r0, #0
  407fd0:	f47f ae80 	bne.w	407cd4 <_dtoa_r+0x12c>
  407fd4:	1e6b      	subs	r3, r5, #1
  407fd6:	9302      	str	r3, [sp, #8]
  407fd8:	e67c      	b.n	407cd4 <_dtoa_r+0x12c>
  407fda:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407fdc:	9d08      	ldr	r5, [sp, #32]
  407fde:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  407fe0:	2d00      	cmp	r5, #0
  407fe2:	dd0c      	ble.n	407ffe <_dtoa_r+0x456>
  407fe4:	9906      	ldr	r1, [sp, #24]
  407fe6:	2900      	cmp	r1, #0
  407fe8:	460b      	mov	r3, r1
  407fea:	dd08      	ble.n	407ffe <_dtoa_r+0x456>
  407fec:	42a9      	cmp	r1, r5
  407fee:	9a08      	ldr	r2, [sp, #32]
  407ff0:	bfa8      	it	ge
  407ff2:	462b      	movge	r3, r5
  407ff4:	1ad2      	subs	r2, r2, r3
  407ff6:	1aed      	subs	r5, r5, r3
  407ff8:	1acb      	subs	r3, r1, r3
  407ffa:	9208      	str	r2, [sp, #32]
  407ffc:	9306      	str	r3, [sp, #24]
  407ffe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408000:	b1d3      	cbz	r3, 408038 <_dtoa_r+0x490>
  408002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408004:	2b00      	cmp	r3, #0
  408006:	f000 82b7 	beq.w	408578 <_dtoa_r+0x9d0>
  40800a:	2f00      	cmp	r7, #0
  40800c:	dd10      	ble.n	408030 <_dtoa_r+0x488>
  40800e:	4631      	mov	r1, r6
  408010:	463a      	mov	r2, r7
  408012:	4620      	mov	r0, r4
  408014:	f001 fbb4 	bl	409780 <__pow5mult>
  408018:	464a      	mov	r2, r9
  40801a:	4601      	mov	r1, r0
  40801c:	4606      	mov	r6, r0
  40801e:	4620      	mov	r0, r4
  408020:	f001 fb1c 	bl	40965c <__multiply>
  408024:	4649      	mov	r1, r9
  408026:	4680      	mov	r8, r0
  408028:	4620      	mov	r0, r4
  40802a:	f001 fa73 	bl	409514 <_Bfree>
  40802e:	46c1      	mov	r9, r8
  408030:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408032:	1bda      	subs	r2, r3, r7
  408034:	f040 82a1 	bne.w	40857a <_dtoa_r+0x9d2>
  408038:	2101      	movs	r1, #1
  40803a:	4620      	mov	r0, r4
  40803c:	f001 fb04 	bl	409648 <__i2b>
  408040:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408042:	2b00      	cmp	r3, #0
  408044:	4680      	mov	r8, r0
  408046:	dd1c      	ble.n	408082 <_dtoa_r+0x4da>
  408048:	4601      	mov	r1, r0
  40804a:	461a      	mov	r2, r3
  40804c:	4620      	mov	r0, r4
  40804e:	f001 fb97 	bl	409780 <__pow5mult>
  408052:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408054:	2b01      	cmp	r3, #1
  408056:	4680      	mov	r8, r0
  408058:	f340 8254 	ble.w	408504 <_dtoa_r+0x95c>
  40805c:	2300      	movs	r3, #0
  40805e:	930c      	str	r3, [sp, #48]	; 0x30
  408060:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408064:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  408068:	6918      	ldr	r0, [r3, #16]
  40806a:	f001 fa9d 	bl	4095a8 <__hi0bits>
  40806e:	f1c0 0020 	rsb	r0, r0, #32
  408072:	e010      	b.n	408096 <_dtoa_r+0x4ee>
  408074:	f1c3 0520 	rsb	r5, r3, #32
  408078:	fa0a f005 	lsl.w	r0, sl, r5
  40807c:	e674      	b.n	407d68 <_dtoa_r+0x1c0>
  40807e:	900e      	str	r0, [sp, #56]	; 0x38
  408080:	e63c      	b.n	407cfc <_dtoa_r+0x154>
  408082:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408084:	2b01      	cmp	r3, #1
  408086:	f340 8287 	ble.w	408598 <_dtoa_r+0x9f0>
  40808a:	2300      	movs	r3, #0
  40808c:	930c      	str	r3, [sp, #48]	; 0x30
  40808e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408090:	2001      	movs	r0, #1
  408092:	2b00      	cmp	r3, #0
  408094:	d1e4      	bne.n	408060 <_dtoa_r+0x4b8>
  408096:	9a06      	ldr	r2, [sp, #24]
  408098:	4410      	add	r0, r2
  40809a:	f010 001f 	ands.w	r0, r0, #31
  40809e:	f000 80a1 	beq.w	4081e4 <_dtoa_r+0x63c>
  4080a2:	f1c0 0320 	rsb	r3, r0, #32
  4080a6:	2b04      	cmp	r3, #4
  4080a8:	f340 849e 	ble.w	4089e8 <_dtoa_r+0xe40>
  4080ac:	9b08      	ldr	r3, [sp, #32]
  4080ae:	f1c0 001c 	rsb	r0, r0, #28
  4080b2:	4403      	add	r3, r0
  4080b4:	9308      	str	r3, [sp, #32]
  4080b6:	4613      	mov	r3, r2
  4080b8:	4403      	add	r3, r0
  4080ba:	4405      	add	r5, r0
  4080bc:	9306      	str	r3, [sp, #24]
  4080be:	9b08      	ldr	r3, [sp, #32]
  4080c0:	2b00      	cmp	r3, #0
  4080c2:	dd05      	ble.n	4080d0 <_dtoa_r+0x528>
  4080c4:	4649      	mov	r1, r9
  4080c6:	461a      	mov	r2, r3
  4080c8:	4620      	mov	r0, r4
  4080ca:	f001 fba9 	bl	409820 <__lshift>
  4080ce:	4681      	mov	r9, r0
  4080d0:	9b06      	ldr	r3, [sp, #24]
  4080d2:	2b00      	cmp	r3, #0
  4080d4:	dd05      	ble.n	4080e2 <_dtoa_r+0x53a>
  4080d6:	4641      	mov	r1, r8
  4080d8:	461a      	mov	r2, r3
  4080da:	4620      	mov	r0, r4
  4080dc:	f001 fba0 	bl	409820 <__lshift>
  4080e0:	4680      	mov	r8, r0
  4080e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4080e4:	2b00      	cmp	r3, #0
  4080e6:	f040 8086 	bne.w	4081f6 <_dtoa_r+0x64e>
  4080ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4080ec:	2b00      	cmp	r3, #0
  4080ee:	f340 8266 	ble.w	4085be <_dtoa_r+0xa16>
  4080f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4080f4:	2b00      	cmp	r3, #0
  4080f6:	f000 8098 	beq.w	40822a <_dtoa_r+0x682>
  4080fa:	2d00      	cmp	r5, #0
  4080fc:	dd05      	ble.n	40810a <_dtoa_r+0x562>
  4080fe:	4631      	mov	r1, r6
  408100:	462a      	mov	r2, r5
  408102:	4620      	mov	r0, r4
  408104:	f001 fb8c 	bl	409820 <__lshift>
  408108:	4606      	mov	r6, r0
  40810a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40810c:	2b00      	cmp	r3, #0
  40810e:	f040 8337 	bne.w	408780 <_dtoa_r+0xbd8>
  408112:	9606      	str	r6, [sp, #24]
  408114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408116:	9a04      	ldr	r2, [sp, #16]
  408118:	f8dd b018 	ldr.w	fp, [sp, #24]
  40811c:	3b01      	subs	r3, #1
  40811e:	18d3      	adds	r3, r2, r3
  408120:	930b      	str	r3, [sp, #44]	; 0x2c
  408122:	f00a 0301 	and.w	r3, sl, #1
  408126:	930c      	str	r3, [sp, #48]	; 0x30
  408128:	4617      	mov	r7, r2
  40812a:	46c2      	mov	sl, r8
  40812c:	4651      	mov	r1, sl
  40812e:	4648      	mov	r0, r9
  408130:	f7ff fca4 	bl	407a7c <quorem>
  408134:	4631      	mov	r1, r6
  408136:	4605      	mov	r5, r0
  408138:	4648      	mov	r0, r9
  40813a:	f001 fbc3 	bl	4098c4 <__mcmp>
  40813e:	465a      	mov	r2, fp
  408140:	900a      	str	r0, [sp, #40]	; 0x28
  408142:	4651      	mov	r1, sl
  408144:	4620      	mov	r0, r4
  408146:	f001 fbd9 	bl	4098fc <__mdiff>
  40814a:	68c2      	ldr	r2, [r0, #12]
  40814c:	4680      	mov	r8, r0
  40814e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  408152:	2a00      	cmp	r2, #0
  408154:	f040 822b 	bne.w	4085ae <_dtoa_r+0xa06>
  408158:	4601      	mov	r1, r0
  40815a:	4648      	mov	r0, r9
  40815c:	9308      	str	r3, [sp, #32]
  40815e:	f001 fbb1 	bl	4098c4 <__mcmp>
  408162:	4641      	mov	r1, r8
  408164:	9006      	str	r0, [sp, #24]
  408166:	4620      	mov	r0, r4
  408168:	f001 f9d4 	bl	409514 <_Bfree>
  40816c:	9a06      	ldr	r2, [sp, #24]
  40816e:	9b08      	ldr	r3, [sp, #32]
  408170:	b932      	cbnz	r2, 408180 <_dtoa_r+0x5d8>
  408172:	9924      	ldr	r1, [sp, #144]	; 0x90
  408174:	b921      	cbnz	r1, 408180 <_dtoa_r+0x5d8>
  408176:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408178:	2a00      	cmp	r2, #0
  40817a:	f000 83ef 	beq.w	40895c <_dtoa_r+0xdb4>
  40817e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408180:	990a      	ldr	r1, [sp, #40]	; 0x28
  408182:	2900      	cmp	r1, #0
  408184:	f2c0 829f 	blt.w	4086c6 <_dtoa_r+0xb1e>
  408188:	d105      	bne.n	408196 <_dtoa_r+0x5ee>
  40818a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40818c:	b919      	cbnz	r1, 408196 <_dtoa_r+0x5ee>
  40818e:	990c      	ldr	r1, [sp, #48]	; 0x30
  408190:	2900      	cmp	r1, #0
  408192:	f000 8298 	beq.w	4086c6 <_dtoa_r+0xb1e>
  408196:	2a00      	cmp	r2, #0
  408198:	f300 8306 	bgt.w	4087a8 <_dtoa_r+0xc00>
  40819c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40819e:	703b      	strb	r3, [r7, #0]
  4081a0:	f107 0801 	add.w	r8, r7, #1
  4081a4:	4297      	cmp	r7, r2
  4081a6:	4645      	mov	r5, r8
  4081a8:	f000 830c 	beq.w	4087c4 <_dtoa_r+0xc1c>
  4081ac:	4649      	mov	r1, r9
  4081ae:	2300      	movs	r3, #0
  4081b0:	220a      	movs	r2, #10
  4081b2:	4620      	mov	r0, r4
  4081b4:	f001 f9b8 	bl	409528 <__multadd>
  4081b8:	455e      	cmp	r6, fp
  4081ba:	4681      	mov	r9, r0
  4081bc:	4631      	mov	r1, r6
  4081be:	f04f 0300 	mov.w	r3, #0
  4081c2:	f04f 020a 	mov.w	r2, #10
  4081c6:	4620      	mov	r0, r4
  4081c8:	f000 81eb 	beq.w	4085a2 <_dtoa_r+0x9fa>
  4081cc:	f001 f9ac 	bl	409528 <__multadd>
  4081d0:	4659      	mov	r1, fp
  4081d2:	4606      	mov	r6, r0
  4081d4:	2300      	movs	r3, #0
  4081d6:	220a      	movs	r2, #10
  4081d8:	4620      	mov	r0, r4
  4081da:	f001 f9a5 	bl	409528 <__multadd>
  4081de:	4647      	mov	r7, r8
  4081e0:	4683      	mov	fp, r0
  4081e2:	e7a3      	b.n	40812c <_dtoa_r+0x584>
  4081e4:	201c      	movs	r0, #28
  4081e6:	9b08      	ldr	r3, [sp, #32]
  4081e8:	4403      	add	r3, r0
  4081ea:	9308      	str	r3, [sp, #32]
  4081ec:	9b06      	ldr	r3, [sp, #24]
  4081ee:	4403      	add	r3, r0
  4081f0:	4405      	add	r5, r0
  4081f2:	9306      	str	r3, [sp, #24]
  4081f4:	e763      	b.n	4080be <_dtoa_r+0x516>
  4081f6:	4641      	mov	r1, r8
  4081f8:	4648      	mov	r0, r9
  4081fa:	f001 fb63 	bl	4098c4 <__mcmp>
  4081fe:	2800      	cmp	r0, #0
  408200:	f6bf af73 	bge.w	4080ea <_dtoa_r+0x542>
  408204:	9f02      	ldr	r7, [sp, #8]
  408206:	4649      	mov	r1, r9
  408208:	2300      	movs	r3, #0
  40820a:	220a      	movs	r2, #10
  40820c:	4620      	mov	r0, r4
  40820e:	3f01      	subs	r7, #1
  408210:	9702      	str	r7, [sp, #8]
  408212:	f001 f989 	bl	409528 <__multadd>
  408216:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408218:	4681      	mov	r9, r0
  40821a:	2b00      	cmp	r3, #0
  40821c:	f040 83b6 	bne.w	40898c <_dtoa_r+0xde4>
  408220:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408222:	2b00      	cmp	r3, #0
  408224:	f340 83bf 	ble.w	4089a6 <_dtoa_r+0xdfe>
  408228:	930a      	str	r3, [sp, #40]	; 0x28
  40822a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40822e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  408230:	465d      	mov	r5, fp
  408232:	e002      	b.n	40823a <_dtoa_r+0x692>
  408234:	f001 f978 	bl	409528 <__multadd>
  408238:	4681      	mov	r9, r0
  40823a:	4641      	mov	r1, r8
  40823c:	4648      	mov	r0, r9
  40823e:	f7ff fc1d 	bl	407a7c <quorem>
  408242:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  408246:	f805 ab01 	strb.w	sl, [r5], #1
  40824a:	eba5 030b 	sub.w	r3, r5, fp
  40824e:	42bb      	cmp	r3, r7
  408250:	f04f 020a 	mov.w	r2, #10
  408254:	f04f 0300 	mov.w	r3, #0
  408258:	4649      	mov	r1, r9
  40825a:	4620      	mov	r0, r4
  40825c:	dbea      	blt.n	408234 <_dtoa_r+0x68c>
  40825e:	9b04      	ldr	r3, [sp, #16]
  408260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408262:	2a01      	cmp	r2, #1
  408264:	bfac      	ite	ge
  408266:	189b      	addge	r3, r3, r2
  408268:	3301      	addlt	r3, #1
  40826a:	461d      	mov	r5, r3
  40826c:	f04f 0b00 	mov.w	fp, #0
  408270:	4649      	mov	r1, r9
  408272:	2201      	movs	r2, #1
  408274:	4620      	mov	r0, r4
  408276:	f001 fad3 	bl	409820 <__lshift>
  40827a:	4641      	mov	r1, r8
  40827c:	4681      	mov	r9, r0
  40827e:	f001 fb21 	bl	4098c4 <__mcmp>
  408282:	2800      	cmp	r0, #0
  408284:	f340 823d 	ble.w	408702 <_dtoa_r+0xb5a>
  408288:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40828c:	9904      	ldr	r1, [sp, #16]
  40828e:	1e6b      	subs	r3, r5, #1
  408290:	e004      	b.n	40829c <_dtoa_r+0x6f4>
  408292:	428b      	cmp	r3, r1
  408294:	f000 81ae 	beq.w	4085f4 <_dtoa_r+0xa4c>
  408298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40829c:	2a39      	cmp	r2, #57	; 0x39
  40829e:	f103 0501 	add.w	r5, r3, #1
  4082a2:	d0f6      	beq.n	408292 <_dtoa_r+0x6ea>
  4082a4:	3201      	adds	r2, #1
  4082a6:	701a      	strb	r2, [r3, #0]
  4082a8:	4641      	mov	r1, r8
  4082aa:	4620      	mov	r0, r4
  4082ac:	f001 f932 	bl	409514 <_Bfree>
  4082b0:	2e00      	cmp	r6, #0
  4082b2:	f43f ae3d 	beq.w	407f30 <_dtoa_r+0x388>
  4082b6:	f1bb 0f00 	cmp.w	fp, #0
  4082ba:	d005      	beq.n	4082c8 <_dtoa_r+0x720>
  4082bc:	45b3      	cmp	fp, r6
  4082be:	d003      	beq.n	4082c8 <_dtoa_r+0x720>
  4082c0:	4659      	mov	r1, fp
  4082c2:	4620      	mov	r0, r4
  4082c4:	f001 f926 	bl	409514 <_Bfree>
  4082c8:	4631      	mov	r1, r6
  4082ca:	4620      	mov	r0, r4
  4082cc:	f001 f922 	bl	409514 <_Bfree>
  4082d0:	e62e      	b.n	407f30 <_dtoa_r+0x388>
  4082d2:	2300      	movs	r3, #0
  4082d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4082d6:	9b02      	ldr	r3, [sp, #8]
  4082d8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4082da:	4413      	add	r3, r2
  4082dc:	930f      	str	r3, [sp, #60]	; 0x3c
  4082de:	3301      	adds	r3, #1
  4082e0:	2b01      	cmp	r3, #1
  4082e2:	461f      	mov	r7, r3
  4082e4:	461e      	mov	r6, r3
  4082e6:	930a      	str	r3, [sp, #40]	; 0x28
  4082e8:	bfb8      	it	lt
  4082ea:	2701      	movlt	r7, #1
  4082ec:	2100      	movs	r1, #0
  4082ee:	2f17      	cmp	r7, #23
  4082f0:	6461      	str	r1, [r4, #68]	; 0x44
  4082f2:	d90a      	bls.n	40830a <_dtoa_r+0x762>
  4082f4:	2201      	movs	r2, #1
  4082f6:	2304      	movs	r3, #4
  4082f8:	005b      	lsls	r3, r3, #1
  4082fa:	f103 0014 	add.w	r0, r3, #20
  4082fe:	4287      	cmp	r7, r0
  408300:	4611      	mov	r1, r2
  408302:	f102 0201 	add.w	r2, r2, #1
  408306:	d2f7      	bcs.n	4082f8 <_dtoa_r+0x750>
  408308:	6461      	str	r1, [r4, #68]	; 0x44
  40830a:	4620      	mov	r0, r4
  40830c:	f001 f8dc 	bl	4094c8 <_Balloc>
  408310:	2e0e      	cmp	r6, #14
  408312:	9004      	str	r0, [sp, #16]
  408314:	6420      	str	r0, [r4, #64]	; 0x40
  408316:	f63f ad41 	bhi.w	407d9c <_dtoa_r+0x1f4>
  40831a:	2d00      	cmp	r5, #0
  40831c:	f43f ad3e 	beq.w	407d9c <_dtoa_r+0x1f4>
  408320:	9902      	ldr	r1, [sp, #8]
  408322:	2900      	cmp	r1, #0
  408324:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  408328:	f340 8202 	ble.w	408730 <_dtoa_r+0xb88>
  40832c:	4bb8      	ldr	r3, [pc, #736]	; (408610 <_dtoa_r+0xa68>)
  40832e:	f001 020f 	and.w	r2, r1, #15
  408332:	110d      	asrs	r5, r1, #4
  408334:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408338:	06e9      	lsls	r1, r5, #27
  40833a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40833e:	f140 81ae 	bpl.w	40869e <_dtoa_r+0xaf6>
  408342:	4bb4      	ldr	r3, [pc, #720]	; (408614 <_dtoa_r+0xa6c>)
  408344:	4650      	mov	r0, sl
  408346:	4659      	mov	r1, fp
  408348:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40834c:	f7fb fd7e 	bl	403e4c <__aeabi_ddiv>
  408350:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  408354:	f005 050f 	and.w	r5, r5, #15
  408358:	f04f 0a03 	mov.w	sl, #3
  40835c:	b18d      	cbz	r5, 408382 <_dtoa_r+0x7da>
  40835e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 408614 <_dtoa_r+0xa6c>
  408362:	07ea      	lsls	r2, r5, #31
  408364:	d509      	bpl.n	40837a <_dtoa_r+0x7d2>
  408366:	4630      	mov	r0, r6
  408368:	4639      	mov	r1, r7
  40836a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40836e:	f7fb fc43 	bl	403bf8 <__aeabi_dmul>
  408372:	f10a 0a01 	add.w	sl, sl, #1
  408376:	4606      	mov	r6, r0
  408378:	460f      	mov	r7, r1
  40837a:	106d      	asrs	r5, r5, #1
  40837c:	f108 0808 	add.w	r8, r8, #8
  408380:	d1ef      	bne.n	408362 <_dtoa_r+0x7ba>
  408382:	463b      	mov	r3, r7
  408384:	4632      	mov	r2, r6
  408386:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40838a:	f7fb fd5f 	bl	403e4c <__aeabi_ddiv>
  40838e:	4607      	mov	r7, r0
  408390:	4688      	mov	r8, r1
  408392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408394:	b143      	cbz	r3, 4083a8 <_dtoa_r+0x800>
  408396:	2200      	movs	r2, #0
  408398:	4b9f      	ldr	r3, [pc, #636]	; (408618 <_dtoa_r+0xa70>)
  40839a:	4638      	mov	r0, r7
  40839c:	4641      	mov	r1, r8
  40839e:	f002 f945 	bl	40a62c <__aeabi_dcmplt>
  4083a2:	2800      	cmp	r0, #0
  4083a4:	f040 8286 	bne.w	4088b4 <_dtoa_r+0xd0c>
  4083a8:	4650      	mov	r0, sl
  4083aa:	f7fb fbbf 	bl	403b2c <__aeabi_i2d>
  4083ae:	463a      	mov	r2, r7
  4083b0:	4643      	mov	r3, r8
  4083b2:	f7fb fc21 	bl	403bf8 <__aeabi_dmul>
  4083b6:	4b99      	ldr	r3, [pc, #612]	; (40861c <_dtoa_r+0xa74>)
  4083b8:	2200      	movs	r2, #0
  4083ba:	f7fb fa6b 	bl	403894 <__adddf3>
  4083be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4083c0:	4605      	mov	r5, r0
  4083c2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4083c6:	2b00      	cmp	r3, #0
  4083c8:	f000 813e 	beq.w	408648 <_dtoa_r+0xaa0>
  4083cc:	9b02      	ldr	r3, [sp, #8]
  4083ce:	9315      	str	r3, [sp, #84]	; 0x54
  4083d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4083d2:	9312      	str	r3, [sp, #72]	; 0x48
  4083d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4083d6:	2b00      	cmp	r3, #0
  4083d8:	f000 81fa 	beq.w	4087d0 <_dtoa_r+0xc28>
  4083dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4083de:	4b8c      	ldr	r3, [pc, #560]	; (408610 <_dtoa_r+0xa68>)
  4083e0:	498f      	ldr	r1, [pc, #572]	; (408620 <_dtoa_r+0xa78>)
  4083e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4083e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4083ea:	2000      	movs	r0, #0
  4083ec:	f7fb fd2e 	bl	403e4c <__aeabi_ddiv>
  4083f0:	462a      	mov	r2, r5
  4083f2:	4633      	mov	r3, r6
  4083f4:	f7fb fa4c 	bl	403890 <__aeabi_dsub>
  4083f8:	4682      	mov	sl, r0
  4083fa:	468b      	mov	fp, r1
  4083fc:	4638      	mov	r0, r7
  4083fe:	4641      	mov	r1, r8
  408400:	f002 f952 	bl	40a6a8 <__aeabi_d2iz>
  408404:	4605      	mov	r5, r0
  408406:	f7fb fb91 	bl	403b2c <__aeabi_i2d>
  40840a:	4602      	mov	r2, r0
  40840c:	460b      	mov	r3, r1
  40840e:	4638      	mov	r0, r7
  408410:	4641      	mov	r1, r8
  408412:	f7fb fa3d 	bl	403890 <__aeabi_dsub>
  408416:	3530      	adds	r5, #48	; 0x30
  408418:	fa5f f885 	uxtb.w	r8, r5
  40841c:	9d04      	ldr	r5, [sp, #16]
  40841e:	4606      	mov	r6, r0
  408420:	460f      	mov	r7, r1
  408422:	f885 8000 	strb.w	r8, [r5]
  408426:	4602      	mov	r2, r0
  408428:	460b      	mov	r3, r1
  40842a:	4650      	mov	r0, sl
  40842c:	4659      	mov	r1, fp
  40842e:	3501      	adds	r5, #1
  408430:	f002 f91a 	bl	40a668 <__aeabi_dcmpgt>
  408434:	2800      	cmp	r0, #0
  408436:	d154      	bne.n	4084e2 <_dtoa_r+0x93a>
  408438:	4632      	mov	r2, r6
  40843a:	463b      	mov	r3, r7
  40843c:	2000      	movs	r0, #0
  40843e:	4976      	ldr	r1, [pc, #472]	; (408618 <_dtoa_r+0xa70>)
  408440:	f7fb fa26 	bl	403890 <__aeabi_dsub>
  408444:	4602      	mov	r2, r0
  408446:	460b      	mov	r3, r1
  408448:	4650      	mov	r0, sl
  40844a:	4659      	mov	r1, fp
  40844c:	f002 f90c 	bl	40a668 <__aeabi_dcmpgt>
  408450:	2800      	cmp	r0, #0
  408452:	f040 8270 	bne.w	408936 <_dtoa_r+0xd8e>
  408456:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408458:	2a01      	cmp	r2, #1
  40845a:	f000 8111 	beq.w	408680 <_dtoa_r+0xad8>
  40845e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408460:	9a04      	ldr	r2, [sp, #16]
  408462:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  408466:	4413      	add	r3, r2
  408468:	4699      	mov	r9, r3
  40846a:	e00d      	b.n	408488 <_dtoa_r+0x8e0>
  40846c:	2000      	movs	r0, #0
  40846e:	496a      	ldr	r1, [pc, #424]	; (408618 <_dtoa_r+0xa70>)
  408470:	f7fb fa0e 	bl	403890 <__aeabi_dsub>
  408474:	4652      	mov	r2, sl
  408476:	465b      	mov	r3, fp
  408478:	f002 f8d8 	bl	40a62c <__aeabi_dcmplt>
  40847c:	2800      	cmp	r0, #0
  40847e:	f040 8258 	bne.w	408932 <_dtoa_r+0xd8a>
  408482:	454d      	cmp	r5, r9
  408484:	f000 80fa 	beq.w	40867c <_dtoa_r+0xad4>
  408488:	4650      	mov	r0, sl
  40848a:	4659      	mov	r1, fp
  40848c:	2200      	movs	r2, #0
  40848e:	4b65      	ldr	r3, [pc, #404]	; (408624 <_dtoa_r+0xa7c>)
  408490:	f7fb fbb2 	bl	403bf8 <__aeabi_dmul>
  408494:	2200      	movs	r2, #0
  408496:	4b63      	ldr	r3, [pc, #396]	; (408624 <_dtoa_r+0xa7c>)
  408498:	4682      	mov	sl, r0
  40849a:	468b      	mov	fp, r1
  40849c:	4630      	mov	r0, r6
  40849e:	4639      	mov	r1, r7
  4084a0:	f7fb fbaa 	bl	403bf8 <__aeabi_dmul>
  4084a4:	460f      	mov	r7, r1
  4084a6:	4606      	mov	r6, r0
  4084a8:	f002 f8fe 	bl	40a6a8 <__aeabi_d2iz>
  4084ac:	4680      	mov	r8, r0
  4084ae:	f7fb fb3d 	bl	403b2c <__aeabi_i2d>
  4084b2:	4602      	mov	r2, r0
  4084b4:	460b      	mov	r3, r1
  4084b6:	4630      	mov	r0, r6
  4084b8:	4639      	mov	r1, r7
  4084ba:	f7fb f9e9 	bl	403890 <__aeabi_dsub>
  4084be:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4084c2:	fa5f f888 	uxtb.w	r8, r8
  4084c6:	4652      	mov	r2, sl
  4084c8:	465b      	mov	r3, fp
  4084ca:	f805 8b01 	strb.w	r8, [r5], #1
  4084ce:	4606      	mov	r6, r0
  4084d0:	460f      	mov	r7, r1
  4084d2:	f002 f8ab 	bl	40a62c <__aeabi_dcmplt>
  4084d6:	4632      	mov	r2, r6
  4084d8:	463b      	mov	r3, r7
  4084da:	2800      	cmp	r0, #0
  4084dc:	d0c6      	beq.n	40846c <_dtoa_r+0x8c4>
  4084de:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4084e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4084e4:	9302      	str	r3, [sp, #8]
  4084e6:	e523      	b.n	407f30 <_dtoa_r+0x388>
  4084e8:	2300      	movs	r3, #0
  4084ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4084ec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4084ee:	2b00      	cmp	r3, #0
  4084f0:	f340 80dc 	ble.w	4086ac <_dtoa_r+0xb04>
  4084f4:	461f      	mov	r7, r3
  4084f6:	461e      	mov	r6, r3
  4084f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4084fa:	930a      	str	r3, [sp, #40]	; 0x28
  4084fc:	e6f6      	b.n	4082ec <_dtoa_r+0x744>
  4084fe:	2301      	movs	r3, #1
  408500:	930b      	str	r3, [sp, #44]	; 0x2c
  408502:	e7f3      	b.n	4084ec <_dtoa_r+0x944>
  408504:	f1ba 0f00 	cmp.w	sl, #0
  408508:	f47f ada8 	bne.w	40805c <_dtoa_r+0x4b4>
  40850c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  408510:	2b00      	cmp	r3, #0
  408512:	f47f adba 	bne.w	40808a <_dtoa_r+0x4e2>
  408516:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40851a:	0d3f      	lsrs	r7, r7, #20
  40851c:	053f      	lsls	r7, r7, #20
  40851e:	2f00      	cmp	r7, #0
  408520:	f000 820d 	beq.w	40893e <_dtoa_r+0xd96>
  408524:	9b08      	ldr	r3, [sp, #32]
  408526:	3301      	adds	r3, #1
  408528:	9308      	str	r3, [sp, #32]
  40852a:	9b06      	ldr	r3, [sp, #24]
  40852c:	3301      	adds	r3, #1
  40852e:	9306      	str	r3, [sp, #24]
  408530:	2301      	movs	r3, #1
  408532:	930c      	str	r3, [sp, #48]	; 0x30
  408534:	e5ab      	b.n	40808e <_dtoa_r+0x4e6>
  408536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408538:	2b00      	cmp	r3, #0
  40853a:	f73f ac42 	bgt.w	407dc2 <_dtoa_r+0x21a>
  40853e:	f040 8221 	bne.w	408984 <_dtoa_r+0xddc>
  408542:	2200      	movs	r2, #0
  408544:	4b38      	ldr	r3, [pc, #224]	; (408628 <_dtoa_r+0xa80>)
  408546:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40854a:	f7fb fb55 	bl	403bf8 <__aeabi_dmul>
  40854e:	4652      	mov	r2, sl
  408550:	465b      	mov	r3, fp
  408552:	f002 f87f 	bl	40a654 <__aeabi_dcmpge>
  408556:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40855a:	4646      	mov	r6, r8
  40855c:	2800      	cmp	r0, #0
  40855e:	d041      	beq.n	4085e4 <_dtoa_r+0xa3c>
  408560:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408562:	9d04      	ldr	r5, [sp, #16]
  408564:	43db      	mvns	r3, r3
  408566:	9302      	str	r3, [sp, #8]
  408568:	4641      	mov	r1, r8
  40856a:	4620      	mov	r0, r4
  40856c:	f000 ffd2 	bl	409514 <_Bfree>
  408570:	2e00      	cmp	r6, #0
  408572:	f43f acdd 	beq.w	407f30 <_dtoa_r+0x388>
  408576:	e6a7      	b.n	4082c8 <_dtoa_r+0x720>
  408578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40857a:	4649      	mov	r1, r9
  40857c:	4620      	mov	r0, r4
  40857e:	f001 f8ff 	bl	409780 <__pow5mult>
  408582:	4681      	mov	r9, r0
  408584:	e558      	b.n	408038 <_dtoa_r+0x490>
  408586:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408588:	2a00      	cmp	r2, #0
  40858a:	f000 8187 	beq.w	40889c <_dtoa_r+0xcf4>
  40858e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  408592:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408594:	9d08      	ldr	r5, [sp, #32]
  408596:	e4f2      	b.n	407f7e <_dtoa_r+0x3d6>
  408598:	f1ba 0f00 	cmp.w	sl, #0
  40859c:	f47f ad75 	bne.w	40808a <_dtoa_r+0x4e2>
  4085a0:	e7b4      	b.n	40850c <_dtoa_r+0x964>
  4085a2:	f000 ffc1 	bl	409528 <__multadd>
  4085a6:	4647      	mov	r7, r8
  4085a8:	4606      	mov	r6, r0
  4085aa:	4683      	mov	fp, r0
  4085ac:	e5be      	b.n	40812c <_dtoa_r+0x584>
  4085ae:	4601      	mov	r1, r0
  4085b0:	4620      	mov	r0, r4
  4085b2:	9306      	str	r3, [sp, #24]
  4085b4:	f000 ffae 	bl	409514 <_Bfree>
  4085b8:	2201      	movs	r2, #1
  4085ba:	9b06      	ldr	r3, [sp, #24]
  4085bc:	e5e0      	b.n	408180 <_dtoa_r+0x5d8>
  4085be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4085c0:	2b02      	cmp	r3, #2
  4085c2:	f77f ad96 	ble.w	4080f2 <_dtoa_r+0x54a>
  4085c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4085c8:	2b00      	cmp	r3, #0
  4085ca:	d1c9      	bne.n	408560 <_dtoa_r+0x9b8>
  4085cc:	4641      	mov	r1, r8
  4085ce:	2205      	movs	r2, #5
  4085d0:	4620      	mov	r0, r4
  4085d2:	f000 ffa9 	bl	409528 <__multadd>
  4085d6:	4601      	mov	r1, r0
  4085d8:	4680      	mov	r8, r0
  4085da:	4648      	mov	r0, r9
  4085dc:	f001 f972 	bl	4098c4 <__mcmp>
  4085e0:	2800      	cmp	r0, #0
  4085e2:	ddbd      	ble.n	408560 <_dtoa_r+0x9b8>
  4085e4:	9a02      	ldr	r2, [sp, #8]
  4085e6:	9904      	ldr	r1, [sp, #16]
  4085e8:	2331      	movs	r3, #49	; 0x31
  4085ea:	3201      	adds	r2, #1
  4085ec:	9202      	str	r2, [sp, #8]
  4085ee:	700b      	strb	r3, [r1, #0]
  4085f0:	1c4d      	adds	r5, r1, #1
  4085f2:	e7b9      	b.n	408568 <_dtoa_r+0x9c0>
  4085f4:	9a02      	ldr	r2, [sp, #8]
  4085f6:	3201      	adds	r2, #1
  4085f8:	9202      	str	r2, [sp, #8]
  4085fa:	9a04      	ldr	r2, [sp, #16]
  4085fc:	2331      	movs	r3, #49	; 0x31
  4085fe:	7013      	strb	r3, [r2, #0]
  408600:	e652      	b.n	4082a8 <_dtoa_r+0x700>
  408602:	2301      	movs	r3, #1
  408604:	930b      	str	r3, [sp, #44]	; 0x2c
  408606:	e666      	b.n	4082d6 <_dtoa_r+0x72e>
  408608:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40860c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40860e:	e48f      	b.n	407f30 <_dtoa_r+0x388>
  408610:	0040ab20 	.word	0x0040ab20
  408614:	0040aaf8 	.word	0x0040aaf8
  408618:	3ff00000 	.word	0x3ff00000
  40861c:	401c0000 	.word	0x401c0000
  408620:	3fe00000 	.word	0x3fe00000
  408624:	40240000 	.word	0x40240000
  408628:	40140000 	.word	0x40140000
  40862c:	4650      	mov	r0, sl
  40862e:	f7fb fa7d 	bl	403b2c <__aeabi_i2d>
  408632:	463a      	mov	r2, r7
  408634:	4643      	mov	r3, r8
  408636:	f7fb fadf 	bl	403bf8 <__aeabi_dmul>
  40863a:	2200      	movs	r2, #0
  40863c:	4bc1      	ldr	r3, [pc, #772]	; (408944 <_dtoa_r+0xd9c>)
  40863e:	f7fb f929 	bl	403894 <__adddf3>
  408642:	4605      	mov	r5, r0
  408644:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408648:	4641      	mov	r1, r8
  40864a:	2200      	movs	r2, #0
  40864c:	4bbe      	ldr	r3, [pc, #760]	; (408948 <_dtoa_r+0xda0>)
  40864e:	4638      	mov	r0, r7
  408650:	f7fb f91e 	bl	403890 <__aeabi_dsub>
  408654:	462a      	mov	r2, r5
  408656:	4633      	mov	r3, r6
  408658:	4682      	mov	sl, r0
  40865a:	468b      	mov	fp, r1
  40865c:	f002 f804 	bl	40a668 <__aeabi_dcmpgt>
  408660:	4680      	mov	r8, r0
  408662:	2800      	cmp	r0, #0
  408664:	f040 8110 	bne.w	408888 <_dtoa_r+0xce0>
  408668:	462a      	mov	r2, r5
  40866a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40866e:	4650      	mov	r0, sl
  408670:	4659      	mov	r1, fp
  408672:	f001 ffdb 	bl	40a62c <__aeabi_dcmplt>
  408676:	b118      	cbz	r0, 408680 <_dtoa_r+0xad8>
  408678:	4646      	mov	r6, r8
  40867a:	e771      	b.n	408560 <_dtoa_r+0x9b8>
  40867c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408680:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  408684:	f7ff bb8a 	b.w	407d9c <_dtoa_r+0x1f4>
  408688:	9804      	ldr	r0, [sp, #16]
  40868a:	f7ff babb 	b.w	407c04 <_dtoa_r+0x5c>
  40868e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408690:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408692:	970c      	str	r7, [sp, #48]	; 0x30
  408694:	1afb      	subs	r3, r7, r3
  408696:	441a      	add	r2, r3
  408698:	920d      	str	r2, [sp, #52]	; 0x34
  40869a:	2700      	movs	r7, #0
  40869c:	e469      	b.n	407f72 <_dtoa_r+0x3ca>
  40869e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4086a2:	f04f 0a02 	mov.w	sl, #2
  4086a6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4086aa:	e657      	b.n	40835c <_dtoa_r+0x7b4>
  4086ac:	2100      	movs	r1, #0
  4086ae:	2301      	movs	r3, #1
  4086b0:	6461      	str	r1, [r4, #68]	; 0x44
  4086b2:	4620      	mov	r0, r4
  4086b4:	9325      	str	r3, [sp, #148]	; 0x94
  4086b6:	f000 ff07 	bl	4094c8 <_Balloc>
  4086ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4086bc:	9004      	str	r0, [sp, #16]
  4086be:	6420      	str	r0, [r4, #64]	; 0x40
  4086c0:	930a      	str	r3, [sp, #40]	; 0x28
  4086c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4086c4:	e629      	b.n	40831a <_dtoa_r+0x772>
  4086c6:	2a00      	cmp	r2, #0
  4086c8:	46d0      	mov	r8, sl
  4086ca:	f8cd b018 	str.w	fp, [sp, #24]
  4086ce:	469a      	mov	sl, r3
  4086d0:	dd11      	ble.n	4086f6 <_dtoa_r+0xb4e>
  4086d2:	4649      	mov	r1, r9
  4086d4:	2201      	movs	r2, #1
  4086d6:	4620      	mov	r0, r4
  4086d8:	f001 f8a2 	bl	409820 <__lshift>
  4086dc:	4641      	mov	r1, r8
  4086de:	4681      	mov	r9, r0
  4086e0:	f001 f8f0 	bl	4098c4 <__mcmp>
  4086e4:	2800      	cmp	r0, #0
  4086e6:	f340 8146 	ble.w	408976 <_dtoa_r+0xdce>
  4086ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4086ee:	f000 8106 	beq.w	4088fe <_dtoa_r+0xd56>
  4086f2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4086f6:	46b3      	mov	fp, r6
  4086f8:	f887 a000 	strb.w	sl, [r7]
  4086fc:	1c7d      	adds	r5, r7, #1
  4086fe:	9e06      	ldr	r6, [sp, #24]
  408700:	e5d2      	b.n	4082a8 <_dtoa_r+0x700>
  408702:	d104      	bne.n	40870e <_dtoa_r+0xb66>
  408704:	f01a 0f01 	tst.w	sl, #1
  408708:	d001      	beq.n	40870e <_dtoa_r+0xb66>
  40870a:	e5bd      	b.n	408288 <_dtoa_r+0x6e0>
  40870c:	4615      	mov	r5, r2
  40870e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408712:	2b30      	cmp	r3, #48	; 0x30
  408714:	f105 32ff 	add.w	r2, r5, #4294967295
  408718:	d0f8      	beq.n	40870c <_dtoa_r+0xb64>
  40871a:	e5c5      	b.n	4082a8 <_dtoa_r+0x700>
  40871c:	9904      	ldr	r1, [sp, #16]
  40871e:	2230      	movs	r2, #48	; 0x30
  408720:	700a      	strb	r2, [r1, #0]
  408722:	9a02      	ldr	r2, [sp, #8]
  408724:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408728:	3201      	adds	r2, #1
  40872a:	9202      	str	r2, [sp, #8]
  40872c:	f7ff bbfc 	b.w	407f28 <_dtoa_r+0x380>
  408730:	f000 80bb 	beq.w	4088aa <_dtoa_r+0xd02>
  408734:	9b02      	ldr	r3, [sp, #8]
  408736:	425d      	negs	r5, r3
  408738:	4b84      	ldr	r3, [pc, #528]	; (40894c <_dtoa_r+0xda4>)
  40873a:	f005 020f 	and.w	r2, r5, #15
  40873e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408742:	e9d3 2300 	ldrd	r2, r3, [r3]
  408746:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40874a:	f7fb fa55 	bl	403bf8 <__aeabi_dmul>
  40874e:	112d      	asrs	r5, r5, #4
  408750:	4607      	mov	r7, r0
  408752:	4688      	mov	r8, r1
  408754:	f000 812c 	beq.w	4089b0 <_dtoa_r+0xe08>
  408758:	4e7d      	ldr	r6, [pc, #500]	; (408950 <_dtoa_r+0xda8>)
  40875a:	f04f 0a02 	mov.w	sl, #2
  40875e:	07eb      	lsls	r3, r5, #31
  408760:	d509      	bpl.n	408776 <_dtoa_r+0xbce>
  408762:	4638      	mov	r0, r7
  408764:	4641      	mov	r1, r8
  408766:	e9d6 2300 	ldrd	r2, r3, [r6]
  40876a:	f7fb fa45 	bl	403bf8 <__aeabi_dmul>
  40876e:	f10a 0a01 	add.w	sl, sl, #1
  408772:	4607      	mov	r7, r0
  408774:	4688      	mov	r8, r1
  408776:	106d      	asrs	r5, r5, #1
  408778:	f106 0608 	add.w	r6, r6, #8
  40877c:	d1ef      	bne.n	40875e <_dtoa_r+0xbb6>
  40877e:	e608      	b.n	408392 <_dtoa_r+0x7ea>
  408780:	6871      	ldr	r1, [r6, #4]
  408782:	4620      	mov	r0, r4
  408784:	f000 fea0 	bl	4094c8 <_Balloc>
  408788:	6933      	ldr	r3, [r6, #16]
  40878a:	3302      	adds	r3, #2
  40878c:	009a      	lsls	r2, r3, #2
  40878e:	4605      	mov	r5, r0
  408790:	f106 010c 	add.w	r1, r6, #12
  408794:	300c      	adds	r0, #12
  408796:	f7fc f901 	bl	40499c <memcpy>
  40879a:	4629      	mov	r1, r5
  40879c:	2201      	movs	r2, #1
  40879e:	4620      	mov	r0, r4
  4087a0:	f001 f83e 	bl	409820 <__lshift>
  4087a4:	9006      	str	r0, [sp, #24]
  4087a6:	e4b5      	b.n	408114 <_dtoa_r+0x56c>
  4087a8:	2b39      	cmp	r3, #57	; 0x39
  4087aa:	f8cd b018 	str.w	fp, [sp, #24]
  4087ae:	46d0      	mov	r8, sl
  4087b0:	f000 80a5 	beq.w	4088fe <_dtoa_r+0xd56>
  4087b4:	f103 0a01 	add.w	sl, r3, #1
  4087b8:	46b3      	mov	fp, r6
  4087ba:	f887 a000 	strb.w	sl, [r7]
  4087be:	1c7d      	adds	r5, r7, #1
  4087c0:	9e06      	ldr	r6, [sp, #24]
  4087c2:	e571      	b.n	4082a8 <_dtoa_r+0x700>
  4087c4:	465a      	mov	r2, fp
  4087c6:	46d0      	mov	r8, sl
  4087c8:	46b3      	mov	fp, r6
  4087ca:	469a      	mov	sl, r3
  4087cc:	4616      	mov	r6, r2
  4087ce:	e54f      	b.n	408270 <_dtoa_r+0x6c8>
  4087d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4087d2:	495e      	ldr	r1, [pc, #376]	; (40894c <_dtoa_r+0xda4>)
  4087d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4087d8:	462a      	mov	r2, r5
  4087da:	4633      	mov	r3, r6
  4087dc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4087e0:	f7fb fa0a 	bl	403bf8 <__aeabi_dmul>
  4087e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4087e8:	4638      	mov	r0, r7
  4087ea:	4641      	mov	r1, r8
  4087ec:	f001 ff5c 	bl	40a6a8 <__aeabi_d2iz>
  4087f0:	4605      	mov	r5, r0
  4087f2:	f7fb f99b 	bl	403b2c <__aeabi_i2d>
  4087f6:	460b      	mov	r3, r1
  4087f8:	4602      	mov	r2, r0
  4087fa:	4641      	mov	r1, r8
  4087fc:	4638      	mov	r0, r7
  4087fe:	f7fb f847 	bl	403890 <__aeabi_dsub>
  408802:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408804:	460f      	mov	r7, r1
  408806:	9904      	ldr	r1, [sp, #16]
  408808:	3530      	adds	r5, #48	; 0x30
  40880a:	2b01      	cmp	r3, #1
  40880c:	700d      	strb	r5, [r1, #0]
  40880e:	4606      	mov	r6, r0
  408810:	f101 0501 	add.w	r5, r1, #1
  408814:	d026      	beq.n	408864 <_dtoa_r+0xcbc>
  408816:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408818:	9a04      	ldr	r2, [sp, #16]
  40881a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 408958 <_dtoa_r+0xdb0>
  40881e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  408822:	4413      	add	r3, r2
  408824:	f04f 0a00 	mov.w	sl, #0
  408828:	4699      	mov	r9, r3
  40882a:	4652      	mov	r2, sl
  40882c:	465b      	mov	r3, fp
  40882e:	4630      	mov	r0, r6
  408830:	4639      	mov	r1, r7
  408832:	f7fb f9e1 	bl	403bf8 <__aeabi_dmul>
  408836:	460f      	mov	r7, r1
  408838:	4606      	mov	r6, r0
  40883a:	f001 ff35 	bl	40a6a8 <__aeabi_d2iz>
  40883e:	4680      	mov	r8, r0
  408840:	f7fb f974 	bl	403b2c <__aeabi_i2d>
  408844:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408848:	4602      	mov	r2, r0
  40884a:	460b      	mov	r3, r1
  40884c:	4630      	mov	r0, r6
  40884e:	4639      	mov	r1, r7
  408850:	f7fb f81e 	bl	403890 <__aeabi_dsub>
  408854:	f805 8b01 	strb.w	r8, [r5], #1
  408858:	454d      	cmp	r5, r9
  40885a:	4606      	mov	r6, r0
  40885c:	460f      	mov	r7, r1
  40885e:	d1e4      	bne.n	40882a <_dtoa_r+0xc82>
  408860:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408864:	4b3b      	ldr	r3, [pc, #236]	; (408954 <_dtoa_r+0xdac>)
  408866:	2200      	movs	r2, #0
  408868:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40886c:	f7fb f812 	bl	403894 <__adddf3>
  408870:	4632      	mov	r2, r6
  408872:	463b      	mov	r3, r7
  408874:	f001 feda 	bl	40a62c <__aeabi_dcmplt>
  408878:	2800      	cmp	r0, #0
  40887a:	d046      	beq.n	40890a <_dtoa_r+0xd62>
  40887c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40887e:	9302      	str	r3, [sp, #8]
  408880:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408884:	f7ff bb43 	b.w	407f0e <_dtoa_r+0x366>
  408888:	f04f 0800 	mov.w	r8, #0
  40888c:	4646      	mov	r6, r8
  40888e:	e6a9      	b.n	4085e4 <_dtoa_r+0xa3c>
  408890:	9b08      	ldr	r3, [sp, #32]
  408892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408894:	1a9d      	subs	r5, r3, r2
  408896:	2300      	movs	r3, #0
  408898:	f7ff bb71 	b.w	407f7e <_dtoa_r+0x3d6>
  40889c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40889e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4088a0:	9d08      	ldr	r5, [sp, #32]
  4088a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4088a6:	f7ff bb6a 	b.w	407f7e <_dtoa_r+0x3d6>
  4088aa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4088ae:	f04f 0a02 	mov.w	sl, #2
  4088b2:	e56e      	b.n	408392 <_dtoa_r+0x7ea>
  4088b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4088b6:	2b00      	cmp	r3, #0
  4088b8:	f43f aeb8 	beq.w	40862c <_dtoa_r+0xa84>
  4088bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4088be:	2b00      	cmp	r3, #0
  4088c0:	f77f aede 	ble.w	408680 <_dtoa_r+0xad8>
  4088c4:	2200      	movs	r2, #0
  4088c6:	4b24      	ldr	r3, [pc, #144]	; (408958 <_dtoa_r+0xdb0>)
  4088c8:	4638      	mov	r0, r7
  4088ca:	4641      	mov	r1, r8
  4088cc:	f7fb f994 	bl	403bf8 <__aeabi_dmul>
  4088d0:	4607      	mov	r7, r0
  4088d2:	4688      	mov	r8, r1
  4088d4:	f10a 0001 	add.w	r0, sl, #1
  4088d8:	f7fb f928 	bl	403b2c <__aeabi_i2d>
  4088dc:	463a      	mov	r2, r7
  4088de:	4643      	mov	r3, r8
  4088e0:	f7fb f98a 	bl	403bf8 <__aeabi_dmul>
  4088e4:	2200      	movs	r2, #0
  4088e6:	4b17      	ldr	r3, [pc, #92]	; (408944 <_dtoa_r+0xd9c>)
  4088e8:	f7fa ffd4 	bl	403894 <__adddf3>
  4088ec:	9a02      	ldr	r2, [sp, #8]
  4088ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4088f0:	9312      	str	r3, [sp, #72]	; 0x48
  4088f2:	3a01      	subs	r2, #1
  4088f4:	4605      	mov	r5, r0
  4088f6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4088fa:	9215      	str	r2, [sp, #84]	; 0x54
  4088fc:	e56a      	b.n	4083d4 <_dtoa_r+0x82c>
  4088fe:	2239      	movs	r2, #57	; 0x39
  408900:	46b3      	mov	fp, r6
  408902:	703a      	strb	r2, [r7, #0]
  408904:	9e06      	ldr	r6, [sp, #24]
  408906:	1c7d      	adds	r5, r7, #1
  408908:	e4c0      	b.n	40828c <_dtoa_r+0x6e4>
  40890a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40890e:	2000      	movs	r0, #0
  408910:	4910      	ldr	r1, [pc, #64]	; (408954 <_dtoa_r+0xdac>)
  408912:	f7fa ffbd 	bl	403890 <__aeabi_dsub>
  408916:	4632      	mov	r2, r6
  408918:	463b      	mov	r3, r7
  40891a:	f001 fea5 	bl	40a668 <__aeabi_dcmpgt>
  40891e:	b908      	cbnz	r0, 408924 <_dtoa_r+0xd7c>
  408920:	e6ae      	b.n	408680 <_dtoa_r+0xad8>
  408922:	4615      	mov	r5, r2
  408924:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408928:	2b30      	cmp	r3, #48	; 0x30
  40892a:	f105 32ff 	add.w	r2, r5, #4294967295
  40892e:	d0f8      	beq.n	408922 <_dtoa_r+0xd7a>
  408930:	e5d7      	b.n	4084e2 <_dtoa_r+0x93a>
  408932:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408936:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408938:	9302      	str	r3, [sp, #8]
  40893a:	f7ff bae8 	b.w	407f0e <_dtoa_r+0x366>
  40893e:	970c      	str	r7, [sp, #48]	; 0x30
  408940:	f7ff bba5 	b.w	40808e <_dtoa_r+0x4e6>
  408944:	401c0000 	.word	0x401c0000
  408948:	40140000 	.word	0x40140000
  40894c:	0040ab20 	.word	0x0040ab20
  408950:	0040aaf8 	.word	0x0040aaf8
  408954:	3fe00000 	.word	0x3fe00000
  408958:	40240000 	.word	0x40240000
  40895c:	2b39      	cmp	r3, #57	; 0x39
  40895e:	f8cd b018 	str.w	fp, [sp, #24]
  408962:	46d0      	mov	r8, sl
  408964:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408968:	469a      	mov	sl, r3
  40896a:	d0c8      	beq.n	4088fe <_dtoa_r+0xd56>
  40896c:	f1bb 0f00 	cmp.w	fp, #0
  408970:	f73f aebf 	bgt.w	4086f2 <_dtoa_r+0xb4a>
  408974:	e6bf      	b.n	4086f6 <_dtoa_r+0xb4e>
  408976:	f47f aebe 	bne.w	4086f6 <_dtoa_r+0xb4e>
  40897a:	f01a 0f01 	tst.w	sl, #1
  40897e:	f43f aeba 	beq.w	4086f6 <_dtoa_r+0xb4e>
  408982:	e6b2      	b.n	4086ea <_dtoa_r+0xb42>
  408984:	f04f 0800 	mov.w	r8, #0
  408988:	4646      	mov	r6, r8
  40898a:	e5e9      	b.n	408560 <_dtoa_r+0x9b8>
  40898c:	4631      	mov	r1, r6
  40898e:	2300      	movs	r3, #0
  408990:	220a      	movs	r2, #10
  408992:	4620      	mov	r0, r4
  408994:	f000 fdc8 	bl	409528 <__multadd>
  408998:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40899a:	2b00      	cmp	r3, #0
  40899c:	4606      	mov	r6, r0
  40899e:	dd0a      	ble.n	4089b6 <_dtoa_r+0xe0e>
  4089a0:	930a      	str	r3, [sp, #40]	; 0x28
  4089a2:	f7ff bbaa 	b.w	4080fa <_dtoa_r+0x552>
  4089a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4089a8:	2b02      	cmp	r3, #2
  4089aa:	dc23      	bgt.n	4089f4 <_dtoa_r+0xe4c>
  4089ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4089ae:	e43b      	b.n	408228 <_dtoa_r+0x680>
  4089b0:	f04f 0a02 	mov.w	sl, #2
  4089b4:	e4ed      	b.n	408392 <_dtoa_r+0x7ea>
  4089b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4089b8:	2b02      	cmp	r3, #2
  4089ba:	dc1b      	bgt.n	4089f4 <_dtoa_r+0xe4c>
  4089bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4089be:	e7ef      	b.n	4089a0 <_dtoa_r+0xdf8>
  4089c0:	2500      	movs	r5, #0
  4089c2:	6465      	str	r5, [r4, #68]	; 0x44
  4089c4:	4629      	mov	r1, r5
  4089c6:	4620      	mov	r0, r4
  4089c8:	f000 fd7e 	bl	4094c8 <_Balloc>
  4089cc:	f04f 33ff 	mov.w	r3, #4294967295
  4089d0:	930a      	str	r3, [sp, #40]	; 0x28
  4089d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4089d4:	2301      	movs	r3, #1
  4089d6:	9004      	str	r0, [sp, #16]
  4089d8:	9525      	str	r5, [sp, #148]	; 0x94
  4089da:	6420      	str	r0, [r4, #64]	; 0x40
  4089dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4089de:	f7ff b9dd 	b.w	407d9c <_dtoa_r+0x1f4>
  4089e2:	2501      	movs	r5, #1
  4089e4:	f7ff b9a5 	b.w	407d32 <_dtoa_r+0x18a>
  4089e8:	f43f ab69 	beq.w	4080be <_dtoa_r+0x516>
  4089ec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4089f0:	f7ff bbf9 	b.w	4081e6 <_dtoa_r+0x63e>
  4089f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4089f6:	930a      	str	r3, [sp, #40]	; 0x28
  4089f8:	e5e5      	b.n	4085c6 <_dtoa_r+0xa1e>
  4089fa:	bf00      	nop

004089fc <__sflush_r>:
  4089fc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  408a00:	b29a      	uxth	r2, r3
  408a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408a06:	460d      	mov	r5, r1
  408a08:	0711      	lsls	r1, r2, #28
  408a0a:	4680      	mov	r8, r0
  408a0c:	d43a      	bmi.n	408a84 <__sflush_r+0x88>
  408a0e:	686a      	ldr	r2, [r5, #4]
  408a10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408a14:	2a00      	cmp	r2, #0
  408a16:	81ab      	strh	r3, [r5, #12]
  408a18:	dd6f      	ble.n	408afa <__sflush_r+0xfe>
  408a1a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408a1c:	2c00      	cmp	r4, #0
  408a1e:	d049      	beq.n	408ab4 <__sflush_r+0xb8>
  408a20:	2200      	movs	r2, #0
  408a22:	b29b      	uxth	r3, r3
  408a24:	f8d8 6000 	ldr.w	r6, [r8]
  408a28:	f8c8 2000 	str.w	r2, [r8]
  408a2c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  408a30:	d067      	beq.n	408b02 <__sflush_r+0x106>
  408a32:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  408a34:	075f      	lsls	r7, r3, #29
  408a36:	d505      	bpl.n	408a44 <__sflush_r+0x48>
  408a38:	6869      	ldr	r1, [r5, #4]
  408a3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  408a3c:	1a52      	subs	r2, r2, r1
  408a3e:	b10b      	cbz	r3, 408a44 <__sflush_r+0x48>
  408a40:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  408a42:	1ad2      	subs	r2, r2, r3
  408a44:	2300      	movs	r3, #0
  408a46:	69e9      	ldr	r1, [r5, #28]
  408a48:	4640      	mov	r0, r8
  408a4a:	47a0      	blx	r4
  408a4c:	1c44      	adds	r4, r0, #1
  408a4e:	d03c      	beq.n	408aca <__sflush_r+0xce>
  408a50:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  408a54:	692a      	ldr	r2, [r5, #16]
  408a56:	602a      	str	r2, [r5, #0]
  408a58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  408a5c:	2200      	movs	r2, #0
  408a5e:	81ab      	strh	r3, [r5, #12]
  408a60:	04db      	lsls	r3, r3, #19
  408a62:	606a      	str	r2, [r5, #4]
  408a64:	d447      	bmi.n	408af6 <__sflush_r+0xfa>
  408a66:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408a68:	f8c8 6000 	str.w	r6, [r8]
  408a6c:	b311      	cbz	r1, 408ab4 <__sflush_r+0xb8>
  408a6e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  408a72:	4299      	cmp	r1, r3
  408a74:	d002      	beq.n	408a7c <__sflush_r+0x80>
  408a76:	4640      	mov	r0, r8
  408a78:	f000 f95a 	bl	408d30 <_free_r>
  408a7c:	2000      	movs	r0, #0
  408a7e:	6328      	str	r0, [r5, #48]	; 0x30
  408a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408a84:	692e      	ldr	r6, [r5, #16]
  408a86:	b1ae      	cbz	r6, 408ab4 <__sflush_r+0xb8>
  408a88:	682c      	ldr	r4, [r5, #0]
  408a8a:	602e      	str	r6, [r5, #0]
  408a8c:	0791      	lsls	r1, r2, #30
  408a8e:	bf0c      	ite	eq
  408a90:	696b      	ldreq	r3, [r5, #20]
  408a92:	2300      	movne	r3, #0
  408a94:	1ba4      	subs	r4, r4, r6
  408a96:	60ab      	str	r3, [r5, #8]
  408a98:	e00a      	b.n	408ab0 <__sflush_r+0xb4>
  408a9a:	4623      	mov	r3, r4
  408a9c:	4632      	mov	r2, r6
  408a9e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408aa0:	69e9      	ldr	r1, [r5, #28]
  408aa2:	4640      	mov	r0, r8
  408aa4:	47b8      	blx	r7
  408aa6:	2800      	cmp	r0, #0
  408aa8:	eba4 0400 	sub.w	r4, r4, r0
  408aac:	4406      	add	r6, r0
  408aae:	dd04      	ble.n	408aba <__sflush_r+0xbe>
  408ab0:	2c00      	cmp	r4, #0
  408ab2:	dcf2      	bgt.n	408a9a <__sflush_r+0x9e>
  408ab4:	2000      	movs	r0, #0
  408ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408aba:	89ab      	ldrh	r3, [r5, #12]
  408abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408ac0:	81ab      	strh	r3, [r5, #12]
  408ac2:	f04f 30ff 	mov.w	r0, #4294967295
  408ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408aca:	f8d8 4000 	ldr.w	r4, [r8]
  408ace:	2c1d      	cmp	r4, #29
  408ad0:	d8f3      	bhi.n	408aba <__sflush_r+0xbe>
  408ad2:	4b19      	ldr	r3, [pc, #100]	; (408b38 <__sflush_r+0x13c>)
  408ad4:	40e3      	lsrs	r3, r4
  408ad6:	43db      	mvns	r3, r3
  408ad8:	f013 0301 	ands.w	r3, r3, #1
  408adc:	d1ed      	bne.n	408aba <__sflush_r+0xbe>
  408ade:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  408ae2:	606b      	str	r3, [r5, #4]
  408ae4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  408ae8:	6929      	ldr	r1, [r5, #16]
  408aea:	81ab      	strh	r3, [r5, #12]
  408aec:	04da      	lsls	r2, r3, #19
  408aee:	6029      	str	r1, [r5, #0]
  408af0:	d5b9      	bpl.n	408a66 <__sflush_r+0x6a>
  408af2:	2c00      	cmp	r4, #0
  408af4:	d1b7      	bne.n	408a66 <__sflush_r+0x6a>
  408af6:	6528      	str	r0, [r5, #80]	; 0x50
  408af8:	e7b5      	b.n	408a66 <__sflush_r+0x6a>
  408afa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  408afc:	2a00      	cmp	r2, #0
  408afe:	dc8c      	bgt.n	408a1a <__sflush_r+0x1e>
  408b00:	e7d8      	b.n	408ab4 <__sflush_r+0xb8>
  408b02:	2301      	movs	r3, #1
  408b04:	69e9      	ldr	r1, [r5, #28]
  408b06:	4640      	mov	r0, r8
  408b08:	47a0      	blx	r4
  408b0a:	1c43      	adds	r3, r0, #1
  408b0c:	4602      	mov	r2, r0
  408b0e:	d002      	beq.n	408b16 <__sflush_r+0x11a>
  408b10:	89ab      	ldrh	r3, [r5, #12]
  408b12:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408b14:	e78e      	b.n	408a34 <__sflush_r+0x38>
  408b16:	f8d8 3000 	ldr.w	r3, [r8]
  408b1a:	2b00      	cmp	r3, #0
  408b1c:	d0f8      	beq.n	408b10 <__sflush_r+0x114>
  408b1e:	2b1d      	cmp	r3, #29
  408b20:	d001      	beq.n	408b26 <__sflush_r+0x12a>
  408b22:	2b16      	cmp	r3, #22
  408b24:	d102      	bne.n	408b2c <__sflush_r+0x130>
  408b26:	f8c8 6000 	str.w	r6, [r8]
  408b2a:	e7c3      	b.n	408ab4 <__sflush_r+0xb8>
  408b2c:	89ab      	ldrh	r3, [r5, #12]
  408b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408b32:	81ab      	strh	r3, [r5, #12]
  408b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408b38:	20400001 	.word	0x20400001

00408b3c <_fflush_r>:
  408b3c:	b538      	push	{r3, r4, r5, lr}
  408b3e:	460d      	mov	r5, r1
  408b40:	4604      	mov	r4, r0
  408b42:	b108      	cbz	r0, 408b48 <_fflush_r+0xc>
  408b44:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408b46:	b1bb      	cbz	r3, 408b78 <_fflush_r+0x3c>
  408b48:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  408b4c:	b188      	cbz	r0, 408b72 <_fflush_r+0x36>
  408b4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408b50:	07db      	lsls	r3, r3, #31
  408b52:	d401      	bmi.n	408b58 <_fflush_r+0x1c>
  408b54:	0581      	lsls	r1, r0, #22
  408b56:	d517      	bpl.n	408b88 <_fflush_r+0x4c>
  408b58:	4620      	mov	r0, r4
  408b5a:	4629      	mov	r1, r5
  408b5c:	f7ff ff4e 	bl	4089fc <__sflush_r>
  408b60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408b62:	07da      	lsls	r2, r3, #31
  408b64:	4604      	mov	r4, r0
  408b66:	d402      	bmi.n	408b6e <_fflush_r+0x32>
  408b68:	89ab      	ldrh	r3, [r5, #12]
  408b6a:	059b      	lsls	r3, r3, #22
  408b6c:	d507      	bpl.n	408b7e <_fflush_r+0x42>
  408b6e:	4620      	mov	r0, r4
  408b70:	bd38      	pop	{r3, r4, r5, pc}
  408b72:	4604      	mov	r4, r0
  408b74:	4620      	mov	r0, r4
  408b76:	bd38      	pop	{r3, r4, r5, pc}
  408b78:	f000 f838 	bl	408bec <__sinit>
  408b7c:	e7e4      	b.n	408b48 <_fflush_r+0xc>
  408b7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408b80:	f000 fb72 	bl	409268 <__retarget_lock_release_recursive>
  408b84:	4620      	mov	r0, r4
  408b86:	bd38      	pop	{r3, r4, r5, pc}
  408b88:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408b8a:	f000 fb6b 	bl	409264 <__retarget_lock_acquire_recursive>
  408b8e:	e7e3      	b.n	408b58 <_fflush_r+0x1c>

00408b90 <_cleanup_r>:
  408b90:	4901      	ldr	r1, [pc, #4]	; (408b98 <_cleanup_r+0x8>)
  408b92:	f000 bb2b 	b.w	4091ec <_fwalk_reent>
  408b96:	bf00      	nop
  408b98:	0040a195 	.word	0x0040a195

00408b9c <std.isra.0>:
  408b9c:	b510      	push	{r4, lr}
  408b9e:	2300      	movs	r3, #0
  408ba0:	4604      	mov	r4, r0
  408ba2:	8181      	strh	r1, [r0, #12]
  408ba4:	81c2      	strh	r2, [r0, #14]
  408ba6:	6003      	str	r3, [r0, #0]
  408ba8:	6043      	str	r3, [r0, #4]
  408baa:	6083      	str	r3, [r0, #8]
  408bac:	6643      	str	r3, [r0, #100]	; 0x64
  408bae:	6103      	str	r3, [r0, #16]
  408bb0:	6143      	str	r3, [r0, #20]
  408bb2:	6183      	str	r3, [r0, #24]
  408bb4:	4619      	mov	r1, r3
  408bb6:	2208      	movs	r2, #8
  408bb8:	305c      	adds	r0, #92	; 0x5c
  408bba:	f7fb ff89 	bl	404ad0 <memset>
  408bbe:	4807      	ldr	r0, [pc, #28]	; (408bdc <std.isra.0+0x40>)
  408bc0:	4907      	ldr	r1, [pc, #28]	; (408be0 <std.isra.0+0x44>)
  408bc2:	4a08      	ldr	r2, [pc, #32]	; (408be4 <std.isra.0+0x48>)
  408bc4:	4b08      	ldr	r3, [pc, #32]	; (408be8 <std.isra.0+0x4c>)
  408bc6:	6220      	str	r0, [r4, #32]
  408bc8:	61e4      	str	r4, [r4, #28]
  408bca:	6261      	str	r1, [r4, #36]	; 0x24
  408bcc:	62a2      	str	r2, [r4, #40]	; 0x28
  408bce:	62e3      	str	r3, [r4, #44]	; 0x2c
  408bd0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  408bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408bd8:	f000 bb40 	b.w	40925c <__retarget_lock_init_recursive>
  408bdc:	00409e09 	.word	0x00409e09
  408be0:	00409e2d 	.word	0x00409e2d
  408be4:	00409e69 	.word	0x00409e69
  408be8:	00409e89 	.word	0x00409e89

00408bec <__sinit>:
  408bec:	b510      	push	{r4, lr}
  408bee:	4604      	mov	r4, r0
  408bf0:	4812      	ldr	r0, [pc, #72]	; (408c3c <__sinit+0x50>)
  408bf2:	f000 fb37 	bl	409264 <__retarget_lock_acquire_recursive>
  408bf6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  408bf8:	b9d2      	cbnz	r2, 408c30 <__sinit+0x44>
  408bfa:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  408bfe:	4810      	ldr	r0, [pc, #64]	; (408c40 <__sinit+0x54>)
  408c00:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  408c04:	2103      	movs	r1, #3
  408c06:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  408c0a:	63e0      	str	r0, [r4, #60]	; 0x3c
  408c0c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  408c10:	6860      	ldr	r0, [r4, #4]
  408c12:	2104      	movs	r1, #4
  408c14:	f7ff ffc2 	bl	408b9c <std.isra.0>
  408c18:	2201      	movs	r2, #1
  408c1a:	2109      	movs	r1, #9
  408c1c:	68a0      	ldr	r0, [r4, #8]
  408c1e:	f7ff ffbd 	bl	408b9c <std.isra.0>
  408c22:	2202      	movs	r2, #2
  408c24:	2112      	movs	r1, #18
  408c26:	68e0      	ldr	r0, [r4, #12]
  408c28:	f7ff ffb8 	bl	408b9c <std.isra.0>
  408c2c:	2301      	movs	r3, #1
  408c2e:	63a3      	str	r3, [r4, #56]	; 0x38
  408c30:	4802      	ldr	r0, [pc, #8]	; (408c3c <__sinit+0x50>)
  408c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408c36:	f000 bb17 	b.w	409268 <__retarget_lock_release_recursive>
  408c3a:	bf00      	nop
  408c3c:	20400e4c 	.word	0x20400e4c
  408c40:	00408b91 	.word	0x00408b91

00408c44 <__sfp_lock_acquire>:
  408c44:	4801      	ldr	r0, [pc, #4]	; (408c4c <__sfp_lock_acquire+0x8>)
  408c46:	f000 bb0d 	b.w	409264 <__retarget_lock_acquire_recursive>
  408c4a:	bf00      	nop
  408c4c:	20400e60 	.word	0x20400e60

00408c50 <__sfp_lock_release>:
  408c50:	4801      	ldr	r0, [pc, #4]	; (408c58 <__sfp_lock_release+0x8>)
  408c52:	f000 bb09 	b.w	409268 <__retarget_lock_release_recursive>
  408c56:	bf00      	nop
  408c58:	20400e60 	.word	0x20400e60

00408c5c <__libc_fini_array>:
  408c5c:	b538      	push	{r3, r4, r5, lr}
  408c5e:	4c0a      	ldr	r4, [pc, #40]	; (408c88 <__libc_fini_array+0x2c>)
  408c60:	4d0a      	ldr	r5, [pc, #40]	; (408c8c <__libc_fini_array+0x30>)
  408c62:	1b64      	subs	r4, r4, r5
  408c64:	10a4      	asrs	r4, r4, #2
  408c66:	d00a      	beq.n	408c7e <__libc_fini_array+0x22>
  408c68:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  408c6c:	3b01      	subs	r3, #1
  408c6e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  408c72:	3c01      	subs	r4, #1
  408c74:	f855 3904 	ldr.w	r3, [r5], #-4
  408c78:	4798      	blx	r3
  408c7a:	2c00      	cmp	r4, #0
  408c7c:	d1f9      	bne.n	408c72 <__libc_fini_array+0x16>
  408c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408c82:	f002 b84b 	b.w	40ad1c <_fini>
  408c86:	bf00      	nop
  408c88:	0040ad2c 	.word	0x0040ad2c
  408c8c:	0040ad28 	.word	0x0040ad28

00408c90 <_malloc_trim_r>:
  408c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c92:	4f24      	ldr	r7, [pc, #144]	; (408d24 <_malloc_trim_r+0x94>)
  408c94:	460c      	mov	r4, r1
  408c96:	4606      	mov	r6, r0
  408c98:	f7fb ff68 	bl	404b6c <__malloc_lock>
  408c9c:	68bb      	ldr	r3, [r7, #8]
  408c9e:	685d      	ldr	r5, [r3, #4]
  408ca0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408ca4:	310f      	adds	r1, #15
  408ca6:	f025 0503 	bic.w	r5, r5, #3
  408caa:	4429      	add	r1, r5
  408cac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408cb0:	f021 010f 	bic.w	r1, r1, #15
  408cb4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408cb8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408cbc:	db07      	blt.n	408cce <_malloc_trim_r+0x3e>
  408cbe:	2100      	movs	r1, #0
  408cc0:	4630      	mov	r0, r6
  408cc2:	f7fb ffc9 	bl	404c58 <_sbrk_r>
  408cc6:	68bb      	ldr	r3, [r7, #8]
  408cc8:	442b      	add	r3, r5
  408cca:	4298      	cmp	r0, r3
  408ccc:	d004      	beq.n	408cd8 <_malloc_trim_r+0x48>
  408cce:	4630      	mov	r0, r6
  408cd0:	f7fb ff52 	bl	404b78 <__malloc_unlock>
  408cd4:	2000      	movs	r0, #0
  408cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408cd8:	4261      	negs	r1, r4
  408cda:	4630      	mov	r0, r6
  408cdc:	f7fb ffbc 	bl	404c58 <_sbrk_r>
  408ce0:	3001      	adds	r0, #1
  408ce2:	d00d      	beq.n	408d00 <_malloc_trim_r+0x70>
  408ce4:	4b10      	ldr	r3, [pc, #64]	; (408d28 <_malloc_trim_r+0x98>)
  408ce6:	68ba      	ldr	r2, [r7, #8]
  408ce8:	6819      	ldr	r1, [r3, #0]
  408cea:	1b2d      	subs	r5, r5, r4
  408cec:	f045 0501 	orr.w	r5, r5, #1
  408cf0:	4630      	mov	r0, r6
  408cf2:	1b09      	subs	r1, r1, r4
  408cf4:	6055      	str	r5, [r2, #4]
  408cf6:	6019      	str	r1, [r3, #0]
  408cf8:	f7fb ff3e 	bl	404b78 <__malloc_unlock>
  408cfc:	2001      	movs	r0, #1
  408cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408d00:	2100      	movs	r1, #0
  408d02:	4630      	mov	r0, r6
  408d04:	f7fb ffa8 	bl	404c58 <_sbrk_r>
  408d08:	68ba      	ldr	r2, [r7, #8]
  408d0a:	1a83      	subs	r3, r0, r2
  408d0c:	2b0f      	cmp	r3, #15
  408d0e:	ddde      	ble.n	408cce <_malloc_trim_r+0x3e>
  408d10:	4c06      	ldr	r4, [pc, #24]	; (408d2c <_malloc_trim_r+0x9c>)
  408d12:	4905      	ldr	r1, [pc, #20]	; (408d28 <_malloc_trim_r+0x98>)
  408d14:	6824      	ldr	r4, [r4, #0]
  408d16:	f043 0301 	orr.w	r3, r3, #1
  408d1a:	1b00      	subs	r0, r0, r4
  408d1c:	6053      	str	r3, [r2, #4]
  408d1e:	6008      	str	r0, [r1, #0]
  408d20:	e7d5      	b.n	408cce <_malloc_trim_r+0x3e>
  408d22:	bf00      	nop
  408d24:	20400450 	.word	0x20400450
  408d28:	20400dc0 	.word	0x20400dc0
  408d2c:	20400858 	.word	0x20400858

00408d30 <_free_r>:
  408d30:	2900      	cmp	r1, #0
  408d32:	d044      	beq.n	408dbe <_free_r+0x8e>
  408d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408d38:	460d      	mov	r5, r1
  408d3a:	4680      	mov	r8, r0
  408d3c:	f7fb ff16 	bl	404b6c <__malloc_lock>
  408d40:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408d44:	4969      	ldr	r1, [pc, #420]	; (408eec <_free_r+0x1bc>)
  408d46:	f027 0301 	bic.w	r3, r7, #1
  408d4a:	f1a5 0408 	sub.w	r4, r5, #8
  408d4e:	18e2      	adds	r2, r4, r3
  408d50:	688e      	ldr	r6, [r1, #8]
  408d52:	6850      	ldr	r0, [r2, #4]
  408d54:	42b2      	cmp	r2, r6
  408d56:	f020 0003 	bic.w	r0, r0, #3
  408d5a:	d05e      	beq.n	408e1a <_free_r+0xea>
  408d5c:	07fe      	lsls	r6, r7, #31
  408d5e:	6050      	str	r0, [r2, #4]
  408d60:	d40b      	bmi.n	408d7a <_free_r+0x4a>
  408d62:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408d66:	1be4      	subs	r4, r4, r7
  408d68:	f101 0e08 	add.w	lr, r1, #8
  408d6c:	68a5      	ldr	r5, [r4, #8]
  408d6e:	4575      	cmp	r5, lr
  408d70:	443b      	add	r3, r7
  408d72:	d06d      	beq.n	408e50 <_free_r+0x120>
  408d74:	68e7      	ldr	r7, [r4, #12]
  408d76:	60ef      	str	r7, [r5, #12]
  408d78:	60bd      	str	r5, [r7, #8]
  408d7a:	1815      	adds	r5, r2, r0
  408d7c:	686d      	ldr	r5, [r5, #4]
  408d7e:	07ed      	lsls	r5, r5, #31
  408d80:	d53e      	bpl.n	408e00 <_free_r+0xd0>
  408d82:	f043 0201 	orr.w	r2, r3, #1
  408d86:	6062      	str	r2, [r4, #4]
  408d88:	50e3      	str	r3, [r4, r3]
  408d8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408d8e:	d217      	bcs.n	408dc0 <_free_r+0x90>
  408d90:	08db      	lsrs	r3, r3, #3
  408d92:	1c58      	adds	r0, r3, #1
  408d94:	109a      	asrs	r2, r3, #2
  408d96:	684d      	ldr	r5, [r1, #4]
  408d98:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  408d9c:	60a7      	str	r7, [r4, #8]
  408d9e:	2301      	movs	r3, #1
  408da0:	4093      	lsls	r3, r2
  408da2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408da6:	432b      	orrs	r3, r5
  408da8:	3a08      	subs	r2, #8
  408daa:	60e2      	str	r2, [r4, #12]
  408dac:	604b      	str	r3, [r1, #4]
  408dae:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408db2:	60fc      	str	r4, [r7, #12]
  408db4:	4640      	mov	r0, r8
  408db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408dba:	f7fb bedd 	b.w	404b78 <__malloc_unlock>
  408dbe:	4770      	bx	lr
  408dc0:	0a5a      	lsrs	r2, r3, #9
  408dc2:	2a04      	cmp	r2, #4
  408dc4:	d852      	bhi.n	408e6c <_free_r+0x13c>
  408dc6:	099a      	lsrs	r2, r3, #6
  408dc8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408dcc:	00ff      	lsls	r7, r7, #3
  408dce:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408dd2:	19c8      	adds	r0, r1, r7
  408dd4:	59ca      	ldr	r2, [r1, r7]
  408dd6:	3808      	subs	r0, #8
  408dd8:	4290      	cmp	r0, r2
  408dda:	d04f      	beq.n	408e7c <_free_r+0x14c>
  408ddc:	6851      	ldr	r1, [r2, #4]
  408dde:	f021 0103 	bic.w	r1, r1, #3
  408de2:	428b      	cmp	r3, r1
  408de4:	d232      	bcs.n	408e4c <_free_r+0x11c>
  408de6:	6892      	ldr	r2, [r2, #8]
  408de8:	4290      	cmp	r0, r2
  408dea:	d1f7      	bne.n	408ddc <_free_r+0xac>
  408dec:	68c3      	ldr	r3, [r0, #12]
  408dee:	60a0      	str	r0, [r4, #8]
  408df0:	60e3      	str	r3, [r4, #12]
  408df2:	609c      	str	r4, [r3, #8]
  408df4:	60c4      	str	r4, [r0, #12]
  408df6:	4640      	mov	r0, r8
  408df8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408dfc:	f7fb bebc 	b.w	404b78 <__malloc_unlock>
  408e00:	6895      	ldr	r5, [r2, #8]
  408e02:	4f3b      	ldr	r7, [pc, #236]	; (408ef0 <_free_r+0x1c0>)
  408e04:	42bd      	cmp	r5, r7
  408e06:	4403      	add	r3, r0
  408e08:	d040      	beq.n	408e8c <_free_r+0x15c>
  408e0a:	68d0      	ldr	r0, [r2, #12]
  408e0c:	60e8      	str	r0, [r5, #12]
  408e0e:	f043 0201 	orr.w	r2, r3, #1
  408e12:	6085      	str	r5, [r0, #8]
  408e14:	6062      	str	r2, [r4, #4]
  408e16:	50e3      	str	r3, [r4, r3]
  408e18:	e7b7      	b.n	408d8a <_free_r+0x5a>
  408e1a:	07ff      	lsls	r7, r7, #31
  408e1c:	4403      	add	r3, r0
  408e1e:	d407      	bmi.n	408e30 <_free_r+0x100>
  408e20:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408e24:	1aa4      	subs	r4, r4, r2
  408e26:	4413      	add	r3, r2
  408e28:	68a0      	ldr	r0, [r4, #8]
  408e2a:	68e2      	ldr	r2, [r4, #12]
  408e2c:	60c2      	str	r2, [r0, #12]
  408e2e:	6090      	str	r0, [r2, #8]
  408e30:	4a30      	ldr	r2, [pc, #192]	; (408ef4 <_free_r+0x1c4>)
  408e32:	6812      	ldr	r2, [r2, #0]
  408e34:	f043 0001 	orr.w	r0, r3, #1
  408e38:	4293      	cmp	r3, r2
  408e3a:	6060      	str	r0, [r4, #4]
  408e3c:	608c      	str	r4, [r1, #8]
  408e3e:	d3b9      	bcc.n	408db4 <_free_r+0x84>
  408e40:	4b2d      	ldr	r3, [pc, #180]	; (408ef8 <_free_r+0x1c8>)
  408e42:	4640      	mov	r0, r8
  408e44:	6819      	ldr	r1, [r3, #0]
  408e46:	f7ff ff23 	bl	408c90 <_malloc_trim_r>
  408e4a:	e7b3      	b.n	408db4 <_free_r+0x84>
  408e4c:	4610      	mov	r0, r2
  408e4e:	e7cd      	b.n	408dec <_free_r+0xbc>
  408e50:	1811      	adds	r1, r2, r0
  408e52:	6849      	ldr	r1, [r1, #4]
  408e54:	07c9      	lsls	r1, r1, #31
  408e56:	d444      	bmi.n	408ee2 <_free_r+0x1b2>
  408e58:	6891      	ldr	r1, [r2, #8]
  408e5a:	68d2      	ldr	r2, [r2, #12]
  408e5c:	60ca      	str	r2, [r1, #12]
  408e5e:	4403      	add	r3, r0
  408e60:	f043 0001 	orr.w	r0, r3, #1
  408e64:	6091      	str	r1, [r2, #8]
  408e66:	6060      	str	r0, [r4, #4]
  408e68:	50e3      	str	r3, [r4, r3]
  408e6a:	e7a3      	b.n	408db4 <_free_r+0x84>
  408e6c:	2a14      	cmp	r2, #20
  408e6e:	d816      	bhi.n	408e9e <_free_r+0x16e>
  408e70:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408e74:	00ff      	lsls	r7, r7, #3
  408e76:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408e7a:	e7aa      	b.n	408dd2 <_free_r+0xa2>
  408e7c:	10aa      	asrs	r2, r5, #2
  408e7e:	2301      	movs	r3, #1
  408e80:	684d      	ldr	r5, [r1, #4]
  408e82:	4093      	lsls	r3, r2
  408e84:	432b      	orrs	r3, r5
  408e86:	604b      	str	r3, [r1, #4]
  408e88:	4603      	mov	r3, r0
  408e8a:	e7b0      	b.n	408dee <_free_r+0xbe>
  408e8c:	f043 0201 	orr.w	r2, r3, #1
  408e90:	614c      	str	r4, [r1, #20]
  408e92:	610c      	str	r4, [r1, #16]
  408e94:	60e5      	str	r5, [r4, #12]
  408e96:	60a5      	str	r5, [r4, #8]
  408e98:	6062      	str	r2, [r4, #4]
  408e9a:	50e3      	str	r3, [r4, r3]
  408e9c:	e78a      	b.n	408db4 <_free_r+0x84>
  408e9e:	2a54      	cmp	r2, #84	; 0x54
  408ea0:	d806      	bhi.n	408eb0 <_free_r+0x180>
  408ea2:	0b1a      	lsrs	r2, r3, #12
  408ea4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408ea8:	00ff      	lsls	r7, r7, #3
  408eaa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408eae:	e790      	b.n	408dd2 <_free_r+0xa2>
  408eb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408eb4:	d806      	bhi.n	408ec4 <_free_r+0x194>
  408eb6:	0bda      	lsrs	r2, r3, #15
  408eb8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408ebc:	00ff      	lsls	r7, r7, #3
  408ebe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408ec2:	e786      	b.n	408dd2 <_free_r+0xa2>
  408ec4:	f240 5054 	movw	r0, #1364	; 0x554
  408ec8:	4282      	cmp	r2, r0
  408eca:	d806      	bhi.n	408eda <_free_r+0x1aa>
  408ecc:	0c9a      	lsrs	r2, r3, #18
  408ece:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408ed2:	00ff      	lsls	r7, r7, #3
  408ed4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408ed8:	e77b      	b.n	408dd2 <_free_r+0xa2>
  408eda:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408ede:	257e      	movs	r5, #126	; 0x7e
  408ee0:	e777      	b.n	408dd2 <_free_r+0xa2>
  408ee2:	f043 0101 	orr.w	r1, r3, #1
  408ee6:	6061      	str	r1, [r4, #4]
  408ee8:	6013      	str	r3, [r2, #0]
  408eea:	e763      	b.n	408db4 <_free_r+0x84>
  408eec:	20400450 	.word	0x20400450
  408ef0:	20400458 	.word	0x20400458
  408ef4:	2040085c 	.word	0x2040085c
  408ef8:	20400df0 	.word	0x20400df0

00408efc <__sfvwrite_r>:
  408efc:	6893      	ldr	r3, [r2, #8]
  408efe:	2b00      	cmp	r3, #0
  408f00:	d073      	beq.n	408fea <__sfvwrite_r+0xee>
  408f02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f06:	898b      	ldrh	r3, [r1, #12]
  408f08:	b083      	sub	sp, #12
  408f0a:	460c      	mov	r4, r1
  408f0c:	0719      	lsls	r1, r3, #28
  408f0e:	9000      	str	r0, [sp, #0]
  408f10:	4616      	mov	r6, r2
  408f12:	d526      	bpl.n	408f62 <__sfvwrite_r+0x66>
  408f14:	6922      	ldr	r2, [r4, #16]
  408f16:	b322      	cbz	r2, 408f62 <__sfvwrite_r+0x66>
  408f18:	f013 0002 	ands.w	r0, r3, #2
  408f1c:	6835      	ldr	r5, [r6, #0]
  408f1e:	d02c      	beq.n	408f7a <__sfvwrite_r+0x7e>
  408f20:	f04f 0900 	mov.w	r9, #0
  408f24:	4fb0      	ldr	r7, [pc, #704]	; (4091e8 <__sfvwrite_r+0x2ec>)
  408f26:	46c8      	mov	r8, r9
  408f28:	46b2      	mov	sl, r6
  408f2a:	45b8      	cmp	r8, r7
  408f2c:	4643      	mov	r3, r8
  408f2e:	464a      	mov	r2, r9
  408f30:	bf28      	it	cs
  408f32:	463b      	movcs	r3, r7
  408f34:	9800      	ldr	r0, [sp, #0]
  408f36:	f1b8 0f00 	cmp.w	r8, #0
  408f3a:	d050      	beq.n	408fde <__sfvwrite_r+0xe2>
  408f3c:	69e1      	ldr	r1, [r4, #28]
  408f3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408f40:	47b0      	blx	r6
  408f42:	2800      	cmp	r0, #0
  408f44:	dd58      	ble.n	408ff8 <__sfvwrite_r+0xfc>
  408f46:	f8da 3008 	ldr.w	r3, [sl, #8]
  408f4a:	1a1b      	subs	r3, r3, r0
  408f4c:	4481      	add	r9, r0
  408f4e:	eba8 0800 	sub.w	r8, r8, r0
  408f52:	f8ca 3008 	str.w	r3, [sl, #8]
  408f56:	2b00      	cmp	r3, #0
  408f58:	d1e7      	bne.n	408f2a <__sfvwrite_r+0x2e>
  408f5a:	2000      	movs	r0, #0
  408f5c:	b003      	add	sp, #12
  408f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f62:	4621      	mov	r1, r4
  408f64:	9800      	ldr	r0, [sp, #0]
  408f66:	f7fe fd15 	bl	407994 <__swsetup_r>
  408f6a:	2800      	cmp	r0, #0
  408f6c:	f040 8133 	bne.w	4091d6 <__sfvwrite_r+0x2da>
  408f70:	89a3      	ldrh	r3, [r4, #12]
  408f72:	6835      	ldr	r5, [r6, #0]
  408f74:	f013 0002 	ands.w	r0, r3, #2
  408f78:	d1d2      	bne.n	408f20 <__sfvwrite_r+0x24>
  408f7a:	f013 0901 	ands.w	r9, r3, #1
  408f7e:	d145      	bne.n	40900c <__sfvwrite_r+0x110>
  408f80:	464f      	mov	r7, r9
  408f82:	9601      	str	r6, [sp, #4]
  408f84:	b337      	cbz	r7, 408fd4 <__sfvwrite_r+0xd8>
  408f86:	059a      	lsls	r2, r3, #22
  408f88:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408f8c:	f140 8083 	bpl.w	409096 <__sfvwrite_r+0x19a>
  408f90:	4547      	cmp	r7, r8
  408f92:	46c3      	mov	fp, r8
  408f94:	f0c0 80ab 	bcc.w	4090ee <__sfvwrite_r+0x1f2>
  408f98:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408f9c:	f040 80ac 	bne.w	4090f8 <__sfvwrite_r+0x1fc>
  408fa0:	6820      	ldr	r0, [r4, #0]
  408fa2:	46ba      	mov	sl, r7
  408fa4:	465a      	mov	r2, fp
  408fa6:	4649      	mov	r1, r9
  408fa8:	f000 fa2a 	bl	409400 <memmove>
  408fac:	68a2      	ldr	r2, [r4, #8]
  408fae:	6823      	ldr	r3, [r4, #0]
  408fb0:	eba2 0208 	sub.w	r2, r2, r8
  408fb4:	445b      	add	r3, fp
  408fb6:	60a2      	str	r2, [r4, #8]
  408fb8:	6023      	str	r3, [r4, #0]
  408fba:	9a01      	ldr	r2, [sp, #4]
  408fbc:	6893      	ldr	r3, [r2, #8]
  408fbe:	eba3 030a 	sub.w	r3, r3, sl
  408fc2:	44d1      	add	r9, sl
  408fc4:	eba7 070a 	sub.w	r7, r7, sl
  408fc8:	6093      	str	r3, [r2, #8]
  408fca:	2b00      	cmp	r3, #0
  408fcc:	d0c5      	beq.n	408f5a <__sfvwrite_r+0x5e>
  408fce:	89a3      	ldrh	r3, [r4, #12]
  408fd0:	2f00      	cmp	r7, #0
  408fd2:	d1d8      	bne.n	408f86 <__sfvwrite_r+0x8a>
  408fd4:	f8d5 9000 	ldr.w	r9, [r5]
  408fd8:	686f      	ldr	r7, [r5, #4]
  408fda:	3508      	adds	r5, #8
  408fdc:	e7d2      	b.n	408f84 <__sfvwrite_r+0x88>
  408fde:	f8d5 9000 	ldr.w	r9, [r5]
  408fe2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408fe6:	3508      	adds	r5, #8
  408fe8:	e79f      	b.n	408f2a <__sfvwrite_r+0x2e>
  408fea:	2000      	movs	r0, #0
  408fec:	4770      	bx	lr
  408fee:	4621      	mov	r1, r4
  408ff0:	9800      	ldr	r0, [sp, #0]
  408ff2:	f7ff fda3 	bl	408b3c <_fflush_r>
  408ff6:	b370      	cbz	r0, 409056 <__sfvwrite_r+0x15a>
  408ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409000:	f04f 30ff 	mov.w	r0, #4294967295
  409004:	81a3      	strh	r3, [r4, #12]
  409006:	b003      	add	sp, #12
  409008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40900c:	4681      	mov	r9, r0
  40900e:	4633      	mov	r3, r6
  409010:	464e      	mov	r6, r9
  409012:	46a8      	mov	r8, r5
  409014:	469a      	mov	sl, r3
  409016:	464d      	mov	r5, r9
  409018:	b34e      	cbz	r6, 40906e <__sfvwrite_r+0x172>
  40901a:	b380      	cbz	r0, 40907e <__sfvwrite_r+0x182>
  40901c:	6820      	ldr	r0, [r4, #0]
  40901e:	6923      	ldr	r3, [r4, #16]
  409020:	6962      	ldr	r2, [r4, #20]
  409022:	45b1      	cmp	r9, r6
  409024:	46cb      	mov	fp, r9
  409026:	bf28      	it	cs
  409028:	46b3      	movcs	fp, r6
  40902a:	4298      	cmp	r0, r3
  40902c:	465f      	mov	r7, fp
  40902e:	d904      	bls.n	40903a <__sfvwrite_r+0x13e>
  409030:	68a3      	ldr	r3, [r4, #8]
  409032:	4413      	add	r3, r2
  409034:	459b      	cmp	fp, r3
  409036:	f300 80a6 	bgt.w	409186 <__sfvwrite_r+0x28a>
  40903a:	4593      	cmp	fp, r2
  40903c:	db4b      	blt.n	4090d6 <__sfvwrite_r+0x1da>
  40903e:	4613      	mov	r3, r2
  409040:	6a67      	ldr	r7, [r4, #36]	; 0x24
  409042:	69e1      	ldr	r1, [r4, #28]
  409044:	9800      	ldr	r0, [sp, #0]
  409046:	462a      	mov	r2, r5
  409048:	47b8      	blx	r7
  40904a:	1e07      	subs	r7, r0, #0
  40904c:	ddd4      	ble.n	408ff8 <__sfvwrite_r+0xfc>
  40904e:	ebb9 0907 	subs.w	r9, r9, r7
  409052:	d0cc      	beq.n	408fee <__sfvwrite_r+0xf2>
  409054:	2001      	movs	r0, #1
  409056:	f8da 3008 	ldr.w	r3, [sl, #8]
  40905a:	1bdb      	subs	r3, r3, r7
  40905c:	443d      	add	r5, r7
  40905e:	1bf6      	subs	r6, r6, r7
  409060:	f8ca 3008 	str.w	r3, [sl, #8]
  409064:	2b00      	cmp	r3, #0
  409066:	f43f af78 	beq.w	408f5a <__sfvwrite_r+0x5e>
  40906a:	2e00      	cmp	r6, #0
  40906c:	d1d5      	bne.n	40901a <__sfvwrite_r+0x11e>
  40906e:	f108 0308 	add.w	r3, r8, #8
  409072:	e913 0060 	ldmdb	r3, {r5, r6}
  409076:	4698      	mov	r8, r3
  409078:	3308      	adds	r3, #8
  40907a:	2e00      	cmp	r6, #0
  40907c:	d0f9      	beq.n	409072 <__sfvwrite_r+0x176>
  40907e:	4632      	mov	r2, r6
  409080:	210a      	movs	r1, #10
  409082:	4628      	mov	r0, r5
  409084:	f000 f96c 	bl	409360 <memchr>
  409088:	2800      	cmp	r0, #0
  40908a:	f000 80a1 	beq.w	4091d0 <__sfvwrite_r+0x2d4>
  40908e:	3001      	adds	r0, #1
  409090:	eba0 0905 	sub.w	r9, r0, r5
  409094:	e7c2      	b.n	40901c <__sfvwrite_r+0x120>
  409096:	6820      	ldr	r0, [r4, #0]
  409098:	6923      	ldr	r3, [r4, #16]
  40909a:	4298      	cmp	r0, r3
  40909c:	d802      	bhi.n	4090a4 <__sfvwrite_r+0x1a8>
  40909e:	6963      	ldr	r3, [r4, #20]
  4090a0:	429f      	cmp	r7, r3
  4090a2:	d25d      	bcs.n	409160 <__sfvwrite_r+0x264>
  4090a4:	45b8      	cmp	r8, r7
  4090a6:	bf28      	it	cs
  4090a8:	46b8      	movcs	r8, r7
  4090aa:	4642      	mov	r2, r8
  4090ac:	4649      	mov	r1, r9
  4090ae:	f000 f9a7 	bl	409400 <memmove>
  4090b2:	68a3      	ldr	r3, [r4, #8]
  4090b4:	6822      	ldr	r2, [r4, #0]
  4090b6:	eba3 0308 	sub.w	r3, r3, r8
  4090ba:	4442      	add	r2, r8
  4090bc:	60a3      	str	r3, [r4, #8]
  4090be:	6022      	str	r2, [r4, #0]
  4090c0:	b10b      	cbz	r3, 4090c6 <__sfvwrite_r+0x1ca>
  4090c2:	46c2      	mov	sl, r8
  4090c4:	e779      	b.n	408fba <__sfvwrite_r+0xbe>
  4090c6:	4621      	mov	r1, r4
  4090c8:	9800      	ldr	r0, [sp, #0]
  4090ca:	f7ff fd37 	bl	408b3c <_fflush_r>
  4090ce:	2800      	cmp	r0, #0
  4090d0:	d192      	bne.n	408ff8 <__sfvwrite_r+0xfc>
  4090d2:	46c2      	mov	sl, r8
  4090d4:	e771      	b.n	408fba <__sfvwrite_r+0xbe>
  4090d6:	465a      	mov	r2, fp
  4090d8:	4629      	mov	r1, r5
  4090da:	f000 f991 	bl	409400 <memmove>
  4090de:	68a2      	ldr	r2, [r4, #8]
  4090e0:	6823      	ldr	r3, [r4, #0]
  4090e2:	eba2 020b 	sub.w	r2, r2, fp
  4090e6:	445b      	add	r3, fp
  4090e8:	60a2      	str	r2, [r4, #8]
  4090ea:	6023      	str	r3, [r4, #0]
  4090ec:	e7af      	b.n	40904e <__sfvwrite_r+0x152>
  4090ee:	6820      	ldr	r0, [r4, #0]
  4090f0:	46b8      	mov	r8, r7
  4090f2:	46ba      	mov	sl, r7
  4090f4:	46bb      	mov	fp, r7
  4090f6:	e755      	b.n	408fa4 <__sfvwrite_r+0xa8>
  4090f8:	6962      	ldr	r2, [r4, #20]
  4090fa:	6820      	ldr	r0, [r4, #0]
  4090fc:	6921      	ldr	r1, [r4, #16]
  4090fe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  409102:	eba0 0a01 	sub.w	sl, r0, r1
  409106:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40910a:	f10a 0001 	add.w	r0, sl, #1
  40910e:	ea4f 0868 	mov.w	r8, r8, asr #1
  409112:	4438      	add	r0, r7
  409114:	4540      	cmp	r0, r8
  409116:	4642      	mov	r2, r8
  409118:	bf84      	itt	hi
  40911a:	4680      	movhi	r8, r0
  40911c:	4642      	movhi	r2, r8
  40911e:	055b      	lsls	r3, r3, #21
  409120:	d544      	bpl.n	4091ac <__sfvwrite_r+0x2b0>
  409122:	4611      	mov	r1, r2
  409124:	9800      	ldr	r0, [sp, #0]
  409126:	f7fb f989 	bl	40443c <_malloc_r>
  40912a:	4683      	mov	fp, r0
  40912c:	2800      	cmp	r0, #0
  40912e:	d055      	beq.n	4091dc <__sfvwrite_r+0x2e0>
  409130:	4652      	mov	r2, sl
  409132:	6921      	ldr	r1, [r4, #16]
  409134:	f7fb fc32 	bl	40499c <memcpy>
  409138:	89a3      	ldrh	r3, [r4, #12]
  40913a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40913e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409142:	81a3      	strh	r3, [r4, #12]
  409144:	eb0b 000a 	add.w	r0, fp, sl
  409148:	eba8 030a 	sub.w	r3, r8, sl
  40914c:	f8c4 b010 	str.w	fp, [r4, #16]
  409150:	f8c4 8014 	str.w	r8, [r4, #20]
  409154:	6020      	str	r0, [r4, #0]
  409156:	60a3      	str	r3, [r4, #8]
  409158:	46b8      	mov	r8, r7
  40915a:	46ba      	mov	sl, r7
  40915c:	46bb      	mov	fp, r7
  40915e:	e721      	b.n	408fa4 <__sfvwrite_r+0xa8>
  409160:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409164:	42b9      	cmp	r1, r7
  409166:	bf28      	it	cs
  409168:	4639      	movcs	r1, r7
  40916a:	464a      	mov	r2, r9
  40916c:	fb91 f1f3 	sdiv	r1, r1, r3
  409170:	9800      	ldr	r0, [sp, #0]
  409172:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409174:	fb03 f301 	mul.w	r3, r3, r1
  409178:	69e1      	ldr	r1, [r4, #28]
  40917a:	47b0      	blx	r6
  40917c:	f1b0 0a00 	subs.w	sl, r0, #0
  409180:	f73f af1b 	bgt.w	408fba <__sfvwrite_r+0xbe>
  409184:	e738      	b.n	408ff8 <__sfvwrite_r+0xfc>
  409186:	461a      	mov	r2, r3
  409188:	4629      	mov	r1, r5
  40918a:	9301      	str	r3, [sp, #4]
  40918c:	f000 f938 	bl	409400 <memmove>
  409190:	6822      	ldr	r2, [r4, #0]
  409192:	9b01      	ldr	r3, [sp, #4]
  409194:	9800      	ldr	r0, [sp, #0]
  409196:	441a      	add	r2, r3
  409198:	6022      	str	r2, [r4, #0]
  40919a:	4621      	mov	r1, r4
  40919c:	f7ff fcce 	bl	408b3c <_fflush_r>
  4091a0:	9b01      	ldr	r3, [sp, #4]
  4091a2:	2800      	cmp	r0, #0
  4091a4:	f47f af28 	bne.w	408ff8 <__sfvwrite_r+0xfc>
  4091a8:	461f      	mov	r7, r3
  4091aa:	e750      	b.n	40904e <__sfvwrite_r+0x152>
  4091ac:	9800      	ldr	r0, [sp, #0]
  4091ae:	f000 fc85 	bl	409abc <_realloc_r>
  4091b2:	4683      	mov	fp, r0
  4091b4:	2800      	cmp	r0, #0
  4091b6:	d1c5      	bne.n	409144 <__sfvwrite_r+0x248>
  4091b8:	9d00      	ldr	r5, [sp, #0]
  4091ba:	6921      	ldr	r1, [r4, #16]
  4091bc:	4628      	mov	r0, r5
  4091be:	f7ff fdb7 	bl	408d30 <_free_r>
  4091c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4091c6:	220c      	movs	r2, #12
  4091c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4091cc:	602a      	str	r2, [r5, #0]
  4091ce:	e715      	b.n	408ffc <__sfvwrite_r+0x100>
  4091d0:	f106 0901 	add.w	r9, r6, #1
  4091d4:	e722      	b.n	40901c <__sfvwrite_r+0x120>
  4091d6:	f04f 30ff 	mov.w	r0, #4294967295
  4091da:	e6bf      	b.n	408f5c <__sfvwrite_r+0x60>
  4091dc:	9a00      	ldr	r2, [sp, #0]
  4091de:	230c      	movs	r3, #12
  4091e0:	6013      	str	r3, [r2, #0]
  4091e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4091e6:	e709      	b.n	408ffc <__sfvwrite_r+0x100>
  4091e8:	7ffffc00 	.word	0x7ffffc00

004091ec <_fwalk_reent>:
  4091ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4091f0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4091f4:	d01f      	beq.n	409236 <_fwalk_reent+0x4a>
  4091f6:	4688      	mov	r8, r1
  4091f8:	4606      	mov	r6, r0
  4091fa:	f04f 0900 	mov.w	r9, #0
  4091fe:	687d      	ldr	r5, [r7, #4]
  409200:	68bc      	ldr	r4, [r7, #8]
  409202:	3d01      	subs	r5, #1
  409204:	d411      	bmi.n	40922a <_fwalk_reent+0x3e>
  409206:	89a3      	ldrh	r3, [r4, #12]
  409208:	2b01      	cmp	r3, #1
  40920a:	f105 35ff 	add.w	r5, r5, #4294967295
  40920e:	d908      	bls.n	409222 <_fwalk_reent+0x36>
  409210:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  409214:	3301      	adds	r3, #1
  409216:	4621      	mov	r1, r4
  409218:	4630      	mov	r0, r6
  40921a:	d002      	beq.n	409222 <_fwalk_reent+0x36>
  40921c:	47c0      	blx	r8
  40921e:	ea49 0900 	orr.w	r9, r9, r0
  409222:	1c6b      	adds	r3, r5, #1
  409224:	f104 0468 	add.w	r4, r4, #104	; 0x68
  409228:	d1ed      	bne.n	409206 <_fwalk_reent+0x1a>
  40922a:	683f      	ldr	r7, [r7, #0]
  40922c:	2f00      	cmp	r7, #0
  40922e:	d1e6      	bne.n	4091fe <_fwalk_reent+0x12>
  409230:	4648      	mov	r0, r9
  409232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409236:	46b9      	mov	r9, r7
  409238:	4648      	mov	r0, r9
  40923a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40923e:	bf00      	nop

00409240 <_localeconv_r>:
  409240:	4a04      	ldr	r2, [pc, #16]	; (409254 <_localeconv_r+0x14>)
  409242:	4b05      	ldr	r3, [pc, #20]	; (409258 <_localeconv_r+0x18>)
  409244:	6812      	ldr	r2, [r2, #0]
  409246:	6b50      	ldr	r0, [r2, #52]	; 0x34
  409248:	2800      	cmp	r0, #0
  40924a:	bf08      	it	eq
  40924c:	4618      	moveq	r0, r3
  40924e:	30f0      	adds	r0, #240	; 0xf0
  409250:	4770      	bx	lr
  409252:	bf00      	nop
  409254:	20400024 	.word	0x20400024
  409258:	20400864 	.word	0x20400864

0040925c <__retarget_lock_init_recursive>:
  40925c:	4770      	bx	lr
  40925e:	bf00      	nop

00409260 <__retarget_lock_close_recursive>:
  409260:	4770      	bx	lr
  409262:	bf00      	nop

00409264 <__retarget_lock_acquire_recursive>:
  409264:	4770      	bx	lr
  409266:	bf00      	nop

00409268 <__retarget_lock_release_recursive>:
  409268:	4770      	bx	lr
  40926a:	bf00      	nop

0040926c <__swhatbuf_r>:
  40926c:	b570      	push	{r4, r5, r6, lr}
  40926e:	460c      	mov	r4, r1
  409270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409274:	2900      	cmp	r1, #0
  409276:	b090      	sub	sp, #64	; 0x40
  409278:	4615      	mov	r5, r2
  40927a:	461e      	mov	r6, r3
  40927c:	db14      	blt.n	4092a8 <__swhatbuf_r+0x3c>
  40927e:	aa01      	add	r2, sp, #4
  409280:	f001 f86e 	bl	40a360 <_fstat_r>
  409284:	2800      	cmp	r0, #0
  409286:	db0f      	blt.n	4092a8 <__swhatbuf_r+0x3c>
  409288:	9a02      	ldr	r2, [sp, #8]
  40928a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40928e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  409292:	fab2 f282 	clz	r2, r2
  409296:	0952      	lsrs	r2, r2, #5
  409298:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40929c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4092a0:	6032      	str	r2, [r6, #0]
  4092a2:	602b      	str	r3, [r5, #0]
  4092a4:	b010      	add	sp, #64	; 0x40
  4092a6:	bd70      	pop	{r4, r5, r6, pc}
  4092a8:	89a2      	ldrh	r2, [r4, #12]
  4092aa:	2300      	movs	r3, #0
  4092ac:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4092b0:	6033      	str	r3, [r6, #0]
  4092b2:	d004      	beq.n	4092be <__swhatbuf_r+0x52>
  4092b4:	2240      	movs	r2, #64	; 0x40
  4092b6:	4618      	mov	r0, r3
  4092b8:	602a      	str	r2, [r5, #0]
  4092ba:	b010      	add	sp, #64	; 0x40
  4092bc:	bd70      	pop	{r4, r5, r6, pc}
  4092be:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4092c2:	602b      	str	r3, [r5, #0]
  4092c4:	b010      	add	sp, #64	; 0x40
  4092c6:	bd70      	pop	{r4, r5, r6, pc}

004092c8 <__smakebuf_r>:
  4092c8:	898a      	ldrh	r2, [r1, #12]
  4092ca:	0792      	lsls	r2, r2, #30
  4092cc:	460b      	mov	r3, r1
  4092ce:	d506      	bpl.n	4092de <__smakebuf_r+0x16>
  4092d0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4092d4:	2101      	movs	r1, #1
  4092d6:	601a      	str	r2, [r3, #0]
  4092d8:	611a      	str	r2, [r3, #16]
  4092da:	6159      	str	r1, [r3, #20]
  4092dc:	4770      	bx	lr
  4092de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4092e0:	b083      	sub	sp, #12
  4092e2:	ab01      	add	r3, sp, #4
  4092e4:	466a      	mov	r2, sp
  4092e6:	460c      	mov	r4, r1
  4092e8:	4606      	mov	r6, r0
  4092ea:	f7ff ffbf 	bl	40926c <__swhatbuf_r>
  4092ee:	9900      	ldr	r1, [sp, #0]
  4092f0:	4605      	mov	r5, r0
  4092f2:	4630      	mov	r0, r6
  4092f4:	f7fb f8a2 	bl	40443c <_malloc_r>
  4092f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4092fc:	b1d8      	cbz	r0, 409336 <__smakebuf_r+0x6e>
  4092fe:	9a01      	ldr	r2, [sp, #4]
  409300:	4f15      	ldr	r7, [pc, #84]	; (409358 <__smakebuf_r+0x90>)
  409302:	9900      	ldr	r1, [sp, #0]
  409304:	63f7      	str	r7, [r6, #60]	; 0x3c
  409306:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40930a:	81a3      	strh	r3, [r4, #12]
  40930c:	6020      	str	r0, [r4, #0]
  40930e:	6120      	str	r0, [r4, #16]
  409310:	6161      	str	r1, [r4, #20]
  409312:	b91a      	cbnz	r2, 40931c <__smakebuf_r+0x54>
  409314:	432b      	orrs	r3, r5
  409316:	81a3      	strh	r3, [r4, #12]
  409318:	b003      	add	sp, #12
  40931a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40931c:	4630      	mov	r0, r6
  40931e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409322:	f001 f831 	bl	40a388 <_isatty_r>
  409326:	b1a0      	cbz	r0, 409352 <__smakebuf_r+0x8a>
  409328:	89a3      	ldrh	r3, [r4, #12]
  40932a:	f023 0303 	bic.w	r3, r3, #3
  40932e:	f043 0301 	orr.w	r3, r3, #1
  409332:	b21b      	sxth	r3, r3
  409334:	e7ee      	b.n	409314 <__smakebuf_r+0x4c>
  409336:	059a      	lsls	r2, r3, #22
  409338:	d4ee      	bmi.n	409318 <__smakebuf_r+0x50>
  40933a:	f023 0303 	bic.w	r3, r3, #3
  40933e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  409342:	f043 0302 	orr.w	r3, r3, #2
  409346:	2101      	movs	r1, #1
  409348:	81a3      	strh	r3, [r4, #12]
  40934a:	6022      	str	r2, [r4, #0]
  40934c:	6122      	str	r2, [r4, #16]
  40934e:	6161      	str	r1, [r4, #20]
  409350:	e7e2      	b.n	409318 <__smakebuf_r+0x50>
  409352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409356:	e7dd      	b.n	409314 <__smakebuf_r+0x4c>
  409358:	00408b91 	.word	0x00408b91
  40935c:	00000000 	.word	0x00000000

00409360 <memchr>:
  409360:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409364:	2a10      	cmp	r2, #16
  409366:	db2b      	blt.n	4093c0 <memchr+0x60>
  409368:	f010 0f07 	tst.w	r0, #7
  40936c:	d008      	beq.n	409380 <memchr+0x20>
  40936e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409372:	3a01      	subs	r2, #1
  409374:	428b      	cmp	r3, r1
  409376:	d02d      	beq.n	4093d4 <memchr+0x74>
  409378:	f010 0f07 	tst.w	r0, #7
  40937c:	b342      	cbz	r2, 4093d0 <memchr+0x70>
  40937e:	d1f6      	bne.n	40936e <memchr+0xe>
  409380:	b4f0      	push	{r4, r5, r6, r7}
  409382:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  409386:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40938a:	f022 0407 	bic.w	r4, r2, #7
  40938e:	f07f 0700 	mvns.w	r7, #0
  409392:	2300      	movs	r3, #0
  409394:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  409398:	3c08      	subs	r4, #8
  40939a:	ea85 0501 	eor.w	r5, r5, r1
  40939e:	ea86 0601 	eor.w	r6, r6, r1
  4093a2:	fa85 f547 	uadd8	r5, r5, r7
  4093a6:	faa3 f587 	sel	r5, r3, r7
  4093aa:	fa86 f647 	uadd8	r6, r6, r7
  4093ae:	faa5 f687 	sel	r6, r5, r7
  4093b2:	b98e      	cbnz	r6, 4093d8 <memchr+0x78>
  4093b4:	d1ee      	bne.n	409394 <memchr+0x34>
  4093b6:	bcf0      	pop	{r4, r5, r6, r7}
  4093b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4093bc:	f002 0207 	and.w	r2, r2, #7
  4093c0:	b132      	cbz	r2, 4093d0 <memchr+0x70>
  4093c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4093c6:	3a01      	subs	r2, #1
  4093c8:	ea83 0301 	eor.w	r3, r3, r1
  4093cc:	b113      	cbz	r3, 4093d4 <memchr+0x74>
  4093ce:	d1f8      	bne.n	4093c2 <memchr+0x62>
  4093d0:	2000      	movs	r0, #0
  4093d2:	4770      	bx	lr
  4093d4:	3801      	subs	r0, #1
  4093d6:	4770      	bx	lr
  4093d8:	2d00      	cmp	r5, #0
  4093da:	bf06      	itte	eq
  4093dc:	4635      	moveq	r5, r6
  4093de:	3803      	subeq	r0, #3
  4093e0:	3807      	subne	r0, #7
  4093e2:	f015 0f01 	tst.w	r5, #1
  4093e6:	d107      	bne.n	4093f8 <memchr+0x98>
  4093e8:	3001      	adds	r0, #1
  4093ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4093ee:	bf02      	ittt	eq
  4093f0:	3001      	addeq	r0, #1
  4093f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4093f6:	3001      	addeq	r0, #1
  4093f8:	bcf0      	pop	{r4, r5, r6, r7}
  4093fa:	3801      	subs	r0, #1
  4093fc:	4770      	bx	lr
  4093fe:	bf00      	nop

00409400 <memmove>:
  409400:	4288      	cmp	r0, r1
  409402:	b5f0      	push	{r4, r5, r6, r7, lr}
  409404:	d90d      	bls.n	409422 <memmove+0x22>
  409406:	188b      	adds	r3, r1, r2
  409408:	4298      	cmp	r0, r3
  40940a:	d20a      	bcs.n	409422 <memmove+0x22>
  40940c:	1884      	adds	r4, r0, r2
  40940e:	2a00      	cmp	r2, #0
  409410:	d051      	beq.n	4094b6 <memmove+0xb6>
  409412:	4622      	mov	r2, r4
  409414:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  409418:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40941c:	4299      	cmp	r1, r3
  40941e:	d1f9      	bne.n	409414 <memmove+0x14>
  409420:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409422:	2a0f      	cmp	r2, #15
  409424:	d948      	bls.n	4094b8 <memmove+0xb8>
  409426:	ea41 0300 	orr.w	r3, r1, r0
  40942a:	079b      	lsls	r3, r3, #30
  40942c:	d146      	bne.n	4094bc <memmove+0xbc>
  40942e:	f100 0410 	add.w	r4, r0, #16
  409432:	f101 0310 	add.w	r3, r1, #16
  409436:	4615      	mov	r5, r2
  409438:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40943c:	f844 6c10 	str.w	r6, [r4, #-16]
  409440:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409444:	f844 6c0c 	str.w	r6, [r4, #-12]
  409448:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40944c:	f844 6c08 	str.w	r6, [r4, #-8]
  409450:	3d10      	subs	r5, #16
  409452:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409456:	f844 6c04 	str.w	r6, [r4, #-4]
  40945a:	2d0f      	cmp	r5, #15
  40945c:	f103 0310 	add.w	r3, r3, #16
  409460:	f104 0410 	add.w	r4, r4, #16
  409464:	d8e8      	bhi.n	409438 <memmove+0x38>
  409466:	f1a2 0310 	sub.w	r3, r2, #16
  40946a:	f023 030f 	bic.w	r3, r3, #15
  40946e:	f002 0e0f 	and.w	lr, r2, #15
  409472:	3310      	adds	r3, #16
  409474:	f1be 0f03 	cmp.w	lr, #3
  409478:	4419      	add	r1, r3
  40947a:	4403      	add	r3, r0
  40947c:	d921      	bls.n	4094c2 <memmove+0xc2>
  40947e:	1f1e      	subs	r6, r3, #4
  409480:	460d      	mov	r5, r1
  409482:	4674      	mov	r4, lr
  409484:	3c04      	subs	r4, #4
  409486:	f855 7b04 	ldr.w	r7, [r5], #4
  40948a:	f846 7f04 	str.w	r7, [r6, #4]!
  40948e:	2c03      	cmp	r4, #3
  409490:	d8f8      	bhi.n	409484 <memmove+0x84>
  409492:	f1ae 0404 	sub.w	r4, lr, #4
  409496:	f024 0403 	bic.w	r4, r4, #3
  40949a:	3404      	adds	r4, #4
  40949c:	4421      	add	r1, r4
  40949e:	4423      	add	r3, r4
  4094a0:	f002 0203 	and.w	r2, r2, #3
  4094a4:	b162      	cbz	r2, 4094c0 <memmove+0xc0>
  4094a6:	3b01      	subs	r3, #1
  4094a8:	440a      	add	r2, r1
  4094aa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4094ae:	f803 4f01 	strb.w	r4, [r3, #1]!
  4094b2:	428a      	cmp	r2, r1
  4094b4:	d1f9      	bne.n	4094aa <memmove+0xaa>
  4094b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4094b8:	4603      	mov	r3, r0
  4094ba:	e7f3      	b.n	4094a4 <memmove+0xa4>
  4094bc:	4603      	mov	r3, r0
  4094be:	e7f2      	b.n	4094a6 <memmove+0xa6>
  4094c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4094c2:	4672      	mov	r2, lr
  4094c4:	e7ee      	b.n	4094a4 <memmove+0xa4>
  4094c6:	bf00      	nop

004094c8 <_Balloc>:
  4094c8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4094ca:	b570      	push	{r4, r5, r6, lr}
  4094cc:	4605      	mov	r5, r0
  4094ce:	460c      	mov	r4, r1
  4094d0:	b14b      	cbz	r3, 4094e6 <_Balloc+0x1e>
  4094d2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4094d6:	b180      	cbz	r0, 4094fa <_Balloc+0x32>
  4094d8:	6802      	ldr	r2, [r0, #0]
  4094da:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4094de:	2300      	movs	r3, #0
  4094e0:	6103      	str	r3, [r0, #16]
  4094e2:	60c3      	str	r3, [r0, #12]
  4094e4:	bd70      	pop	{r4, r5, r6, pc}
  4094e6:	2221      	movs	r2, #33	; 0x21
  4094e8:	2104      	movs	r1, #4
  4094ea:	f000 fe11 	bl	40a110 <_calloc_r>
  4094ee:	64e8      	str	r0, [r5, #76]	; 0x4c
  4094f0:	4603      	mov	r3, r0
  4094f2:	2800      	cmp	r0, #0
  4094f4:	d1ed      	bne.n	4094d2 <_Balloc+0xa>
  4094f6:	2000      	movs	r0, #0
  4094f8:	bd70      	pop	{r4, r5, r6, pc}
  4094fa:	2101      	movs	r1, #1
  4094fc:	fa01 f604 	lsl.w	r6, r1, r4
  409500:	1d72      	adds	r2, r6, #5
  409502:	4628      	mov	r0, r5
  409504:	0092      	lsls	r2, r2, #2
  409506:	f000 fe03 	bl	40a110 <_calloc_r>
  40950a:	2800      	cmp	r0, #0
  40950c:	d0f3      	beq.n	4094f6 <_Balloc+0x2e>
  40950e:	6044      	str	r4, [r0, #4]
  409510:	6086      	str	r6, [r0, #8]
  409512:	e7e4      	b.n	4094de <_Balloc+0x16>

00409514 <_Bfree>:
  409514:	b131      	cbz	r1, 409524 <_Bfree+0x10>
  409516:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409518:	684a      	ldr	r2, [r1, #4]
  40951a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40951e:	6008      	str	r0, [r1, #0]
  409520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409524:	4770      	bx	lr
  409526:	bf00      	nop

00409528 <__multadd>:
  409528:	b5f0      	push	{r4, r5, r6, r7, lr}
  40952a:	690c      	ldr	r4, [r1, #16]
  40952c:	b083      	sub	sp, #12
  40952e:	460d      	mov	r5, r1
  409530:	4606      	mov	r6, r0
  409532:	f101 0e14 	add.w	lr, r1, #20
  409536:	2700      	movs	r7, #0
  409538:	f8de 0000 	ldr.w	r0, [lr]
  40953c:	b281      	uxth	r1, r0
  40953e:	fb02 3301 	mla	r3, r2, r1, r3
  409542:	0c01      	lsrs	r1, r0, #16
  409544:	0c18      	lsrs	r0, r3, #16
  409546:	fb02 0101 	mla	r1, r2, r1, r0
  40954a:	b29b      	uxth	r3, r3
  40954c:	3701      	adds	r7, #1
  40954e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409552:	42bc      	cmp	r4, r7
  409554:	f84e 3b04 	str.w	r3, [lr], #4
  409558:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40955c:	dcec      	bgt.n	409538 <__multadd+0x10>
  40955e:	b13b      	cbz	r3, 409570 <__multadd+0x48>
  409560:	68aa      	ldr	r2, [r5, #8]
  409562:	4294      	cmp	r4, r2
  409564:	da07      	bge.n	409576 <__multadd+0x4e>
  409566:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40956a:	3401      	adds	r4, #1
  40956c:	6153      	str	r3, [r2, #20]
  40956e:	612c      	str	r4, [r5, #16]
  409570:	4628      	mov	r0, r5
  409572:	b003      	add	sp, #12
  409574:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409576:	6869      	ldr	r1, [r5, #4]
  409578:	9301      	str	r3, [sp, #4]
  40957a:	3101      	adds	r1, #1
  40957c:	4630      	mov	r0, r6
  40957e:	f7ff ffa3 	bl	4094c8 <_Balloc>
  409582:	692a      	ldr	r2, [r5, #16]
  409584:	3202      	adds	r2, #2
  409586:	f105 010c 	add.w	r1, r5, #12
  40958a:	4607      	mov	r7, r0
  40958c:	0092      	lsls	r2, r2, #2
  40958e:	300c      	adds	r0, #12
  409590:	f7fb fa04 	bl	40499c <memcpy>
  409594:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  409596:	6869      	ldr	r1, [r5, #4]
  409598:	9b01      	ldr	r3, [sp, #4]
  40959a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40959e:	6028      	str	r0, [r5, #0]
  4095a0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4095a4:	463d      	mov	r5, r7
  4095a6:	e7de      	b.n	409566 <__multadd+0x3e>

004095a8 <__hi0bits>:
  4095a8:	0c02      	lsrs	r2, r0, #16
  4095aa:	0412      	lsls	r2, r2, #16
  4095ac:	4603      	mov	r3, r0
  4095ae:	b9b2      	cbnz	r2, 4095de <__hi0bits+0x36>
  4095b0:	0403      	lsls	r3, r0, #16
  4095b2:	2010      	movs	r0, #16
  4095b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4095b8:	bf04      	itt	eq
  4095ba:	021b      	lsleq	r3, r3, #8
  4095bc:	3008      	addeq	r0, #8
  4095be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4095c2:	bf04      	itt	eq
  4095c4:	011b      	lsleq	r3, r3, #4
  4095c6:	3004      	addeq	r0, #4
  4095c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4095cc:	bf04      	itt	eq
  4095ce:	009b      	lsleq	r3, r3, #2
  4095d0:	3002      	addeq	r0, #2
  4095d2:	2b00      	cmp	r3, #0
  4095d4:	db02      	blt.n	4095dc <__hi0bits+0x34>
  4095d6:	005b      	lsls	r3, r3, #1
  4095d8:	d403      	bmi.n	4095e2 <__hi0bits+0x3a>
  4095da:	2020      	movs	r0, #32
  4095dc:	4770      	bx	lr
  4095de:	2000      	movs	r0, #0
  4095e0:	e7e8      	b.n	4095b4 <__hi0bits+0xc>
  4095e2:	3001      	adds	r0, #1
  4095e4:	4770      	bx	lr
  4095e6:	bf00      	nop

004095e8 <__lo0bits>:
  4095e8:	6803      	ldr	r3, [r0, #0]
  4095ea:	f013 0207 	ands.w	r2, r3, #7
  4095ee:	4601      	mov	r1, r0
  4095f0:	d007      	beq.n	409602 <__lo0bits+0x1a>
  4095f2:	07da      	lsls	r2, r3, #31
  4095f4:	d421      	bmi.n	40963a <__lo0bits+0x52>
  4095f6:	0798      	lsls	r0, r3, #30
  4095f8:	d421      	bmi.n	40963e <__lo0bits+0x56>
  4095fa:	089b      	lsrs	r3, r3, #2
  4095fc:	600b      	str	r3, [r1, #0]
  4095fe:	2002      	movs	r0, #2
  409600:	4770      	bx	lr
  409602:	b298      	uxth	r0, r3
  409604:	b198      	cbz	r0, 40962e <__lo0bits+0x46>
  409606:	4610      	mov	r0, r2
  409608:	f013 0fff 	tst.w	r3, #255	; 0xff
  40960c:	bf04      	itt	eq
  40960e:	0a1b      	lsreq	r3, r3, #8
  409610:	3008      	addeq	r0, #8
  409612:	071a      	lsls	r2, r3, #28
  409614:	bf04      	itt	eq
  409616:	091b      	lsreq	r3, r3, #4
  409618:	3004      	addeq	r0, #4
  40961a:	079a      	lsls	r2, r3, #30
  40961c:	bf04      	itt	eq
  40961e:	089b      	lsreq	r3, r3, #2
  409620:	3002      	addeq	r0, #2
  409622:	07da      	lsls	r2, r3, #31
  409624:	d407      	bmi.n	409636 <__lo0bits+0x4e>
  409626:	085b      	lsrs	r3, r3, #1
  409628:	d104      	bne.n	409634 <__lo0bits+0x4c>
  40962a:	2020      	movs	r0, #32
  40962c:	4770      	bx	lr
  40962e:	0c1b      	lsrs	r3, r3, #16
  409630:	2010      	movs	r0, #16
  409632:	e7e9      	b.n	409608 <__lo0bits+0x20>
  409634:	3001      	adds	r0, #1
  409636:	600b      	str	r3, [r1, #0]
  409638:	4770      	bx	lr
  40963a:	2000      	movs	r0, #0
  40963c:	4770      	bx	lr
  40963e:	085b      	lsrs	r3, r3, #1
  409640:	600b      	str	r3, [r1, #0]
  409642:	2001      	movs	r0, #1
  409644:	4770      	bx	lr
  409646:	bf00      	nop

00409648 <__i2b>:
  409648:	b510      	push	{r4, lr}
  40964a:	460c      	mov	r4, r1
  40964c:	2101      	movs	r1, #1
  40964e:	f7ff ff3b 	bl	4094c8 <_Balloc>
  409652:	2201      	movs	r2, #1
  409654:	6144      	str	r4, [r0, #20]
  409656:	6102      	str	r2, [r0, #16]
  409658:	bd10      	pop	{r4, pc}
  40965a:	bf00      	nop

0040965c <__multiply>:
  40965c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409660:	690c      	ldr	r4, [r1, #16]
  409662:	6915      	ldr	r5, [r2, #16]
  409664:	42ac      	cmp	r4, r5
  409666:	b083      	sub	sp, #12
  409668:	468b      	mov	fp, r1
  40966a:	4616      	mov	r6, r2
  40966c:	da04      	bge.n	409678 <__multiply+0x1c>
  40966e:	4622      	mov	r2, r4
  409670:	46b3      	mov	fp, r6
  409672:	462c      	mov	r4, r5
  409674:	460e      	mov	r6, r1
  409676:	4615      	mov	r5, r2
  409678:	f8db 3008 	ldr.w	r3, [fp, #8]
  40967c:	f8db 1004 	ldr.w	r1, [fp, #4]
  409680:	eb04 0805 	add.w	r8, r4, r5
  409684:	4598      	cmp	r8, r3
  409686:	bfc8      	it	gt
  409688:	3101      	addgt	r1, #1
  40968a:	f7ff ff1d 	bl	4094c8 <_Balloc>
  40968e:	f100 0914 	add.w	r9, r0, #20
  409692:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  409696:	45d1      	cmp	r9, sl
  409698:	9000      	str	r0, [sp, #0]
  40969a:	d205      	bcs.n	4096a8 <__multiply+0x4c>
  40969c:	464b      	mov	r3, r9
  40969e:	2100      	movs	r1, #0
  4096a0:	f843 1b04 	str.w	r1, [r3], #4
  4096a4:	459a      	cmp	sl, r3
  4096a6:	d8fb      	bhi.n	4096a0 <__multiply+0x44>
  4096a8:	f106 0c14 	add.w	ip, r6, #20
  4096ac:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4096b0:	f10b 0b14 	add.w	fp, fp, #20
  4096b4:	459c      	cmp	ip, r3
  4096b6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4096ba:	d24c      	bcs.n	409756 <__multiply+0xfa>
  4096bc:	f8cd a004 	str.w	sl, [sp, #4]
  4096c0:	469a      	mov	sl, r3
  4096c2:	f8dc 5000 	ldr.w	r5, [ip]
  4096c6:	b2af      	uxth	r7, r5
  4096c8:	b1ef      	cbz	r7, 409706 <__multiply+0xaa>
  4096ca:	2100      	movs	r1, #0
  4096cc:	464d      	mov	r5, r9
  4096ce:	465e      	mov	r6, fp
  4096d0:	460c      	mov	r4, r1
  4096d2:	f856 2b04 	ldr.w	r2, [r6], #4
  4096d6:	6828      	ldr	r0, [r5, #0]
  4096d8:	b293      	uxth	r3, r2
  4096da:	b281      	uxth	r1, r0
  4096dc:	fb07 1303 	mla	r3, r7, r3, r1
  4096e0:	0c12      	lsrs	r2, r2, #16
  4096e2:	0c01      	lsrs	r1, r0, #16
  4096e4:	4423      	add	r3, r4
  4096e6:	fb07 1102 	mla	r1, r7, r2, r1
  4096ea:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4096ee:	b29b      	uxth	r3, r3
  4096f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4096f4:	45b6      	cmp	lr, r6
  4096f6:	f845 3b04 	str.w	r3, [r5], #4
  4096fa:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4096fe:	d8e8      	bhi.n	4096d2 <__multiply+0x76>
  409700:	602c      	str	r4, [r5, #0]
  409702:	f8dc 5000 	ldr.w	r5, [ip]
  409706:	0c2d      	lsrs	r5, r5, #16
  409708:	d01d      	beq.n	409746 <__multiply+0xea>
  40970a:	f8d9 3000 	ldr.w	r3, [r9]
  40970e:	4648      	mov	r0, r9
  409710:	461c      	mov	r4, r3
  409712:	4659      	mov	r1, fp
  409714:	2200      	movs	r2, #0
  409716:	880e      	ldrh	r6, [r1, #0]
  409718:	0c24      	lsrs	r4, r4, #16
  40971a:	fb05 4406 	mla	r4, r5, r6, r4
  40971e:	4422      	add	r2, r4
  409720:	b29b      	uxth	r3, r3
  409722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  409726:	f840 3b04 	str.w	r3, [r0], #4
  40972a:	f851 3b04 	ldr.w	r3, [r1], #4
  40972e:	6804      	ldr	r4, [r0, #0]
  409730:	0c1b      	lsrs	r3, r3, #16
  409732:	b2a6      	uxth	r6, r4
  409734:	fb05 6303 	mla	r3, r5, r3, r6
  409738:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40973c:	458e      	cmp	lr, r1
  40973e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409742:	d8e8      	bhi.n	409716 <__multiply+0xba>
  409744:	6003      	str	r3, [r0, #0]
  409746:	f10c 0c04 	add.w	ip, ip, #4
  40974a:	45e2      	cmp	sl, ip
  40974c:	f109 0904 	add.w	r9, r9, #4
  409750:	d8b7      	bhi.n	4096c2 <__multiply+0x66>
  409752:	f8dd a004 	ldr.w	sl, [sp, #4]
  409756:	f1b8 0f00 	cmp.w	r8, #0
  40975a:	dd0b      	ble.n	409774 <__multiply+0x118>
  40975c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  409760:	f1aa 0a04 	sub.w	sl, sl, #4
  409764:	b11b      	cbz	r3, 40976e <__multiply+0x112>
  409766:	e005      	b.n	409774 <__multiply+0x118>
  409768:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40976c:	b913      	cbnz	r3, 409774 <__multiply+0x118>
  40976e:	f1b8 0801 	subs.w	r8, r8, #1
  409772:	d1f9      	bne.n	409768 <__multiply+0x10c>
  409774:	9800      	ldr	r0, [sp, #0]
  409776:	f8c0 8010 	str.w	r8, [r0, #16]
  40977a:	b003      	add	sp, #12
  40977c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409780 <__pow5mult>:
  409780:	f012 0303 	ands.w	r3, r2, #3
  409784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409788:	4614      	mov	r4, r2
  40978a:	4607      	mov	r7, r0
  40978c:	d12e      	bne.n	4097ec <__pow5mult+0x6c>
  40978e:	460d      	mov	r5, r1
  409790:	10a4      	asrs	r4, r4, #2
  409792:	d01c      	beq.n	4097ce <__pow5mult+0x4e>
  409794:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  409796:	b396      	cbz	r6, 4097fe <__pow5mult+0x7e>
  409798:	07e3      	lsls	r3, r4, #31
  40979a:	f04f 0800 	mov.w	r8, #0
  40979e:	d406      	bmi.n	4097ae <__pow5mult+0x2e>
  4097a0:	1064      	asrs	r4, r4, #1
  4097a2:	d014      	beq.n	4097ce <__pow5mult+0x4e>
  4097a4:	6830      	ldr	r0, [r6, #0]
  4097a6:	b1a8      	cbz	r0, 4097d4 <__pow5mult+0x54>
  4097a8:	4606      	mov	r6, r0
  4097aa:	07e3      	lsls	r3, r4, #31
  4097ac:	d5f8      	bpl.n	4097a0 <__pow5mult+0x20>
  4097ae:	4632      	mov	r2, r6
  4097b0:	4629      	mov	r1, r5
  4097b2:	4638      	mov	r0, r7
  4097b4:	f7ff ff52 	bl	40965c <__multiply>
  4097b8:	b1b5      	cbz	r5, 4097e8 <__pow5mult+0x68>
  4097ba:	686a      	ldr	r2, [r5, #4]
  4097bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4097be:	1064      	asrs	r4, r4, #1
  4097c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4097c4:	6029      	str	r1, [r5, #0]
  4097c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4097ca:	4605      	mov	r5, r0
  4097cc:	d1ea      	bne.n	4097a4 <__pow5mult+0x24>
  4097ce:	4628      	mov	r0, r5
  4097d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4097d4:	4632      	mov	r2, r6
  4097d6:	4631      	mov	r1, r6
  4097d8:	4638      	mov	r0, r7
  4097da:	f7ff ff3f 	bl	40965c <__multiply>
  4097de:	6030      	str	r0, [r6, #0]
  4097e0:	f8c0 8000 	str.w	r8, [r0]
  4097e4:	4606      	mov	r6, r0
  4097e6:	e7e0      	b.n	4097aa <__pow5mult+0x2a>
  4097e8:	4605      	mov	r5, r0
  4097ea:	e7d9      	b.n	4097a0 <__pow5mult+0x20>
  4097ec:	1e5a      	subs	r2, r3, #1
  4097ee:	4d0b      	ldr	r5, [pc, #44]	; (40981c <__pow5mult+0x9c>)
  4097f0:	2300      	movs	r3, #0
  4097f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4097f6:	f7ff fe97 	bl	409528 <__multadd>
  4097fa:	4605      	mov	r5, r0
  4097fc:	e7c8      	b.n	409790 <__pow5mult+0x10>
  4097fe:	2101      	movs	r1, #1
  409800:	4638      	mov	r0, r7
  409802:	f7ff fe61 	bl	4094c8 <_Balloc>
  409806:	f240 2171 	movw	r1, #625	; 0x271
  40980a:	2201      	movs	r2, #1
  40980c:	2300      	movs	r3, #0
  40980e:	6141      	str	r1, [r0, #20]
  409810:	6102      	str	r2, [r0, #16]
  409812:	4606      	mov	r6, r0
  409814:	64b8      	str	r0, [r7, #72]	; 0x48
  409816:	6003      	str	r3, [r0, #0]
  409818:	e7be      	b.n	409798 <__pow5mult+0x18>
  40981a:	bf00      	nop
  40981c:	0040abe8 	.word	0x0040abe8

00409820 <__lshift>:
  409820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409824:	4691      	mov	r9, r2
  409826:	690a      	ldr	r2, [r1, #16]
  409828:	688b      	ldr	r3, [r1, #8]
  40982a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40982e:	eb04 0802 	add.w	r8, r4, r2
  409832:	f108 0501 	add.w	r5, r8, #1
  409836:	429d      	cmp	r5, r3
  409838:	460e      	mov	r6, r1
  40983a:	4607      	mov	r7, r0
  40983c:	6849      	ldr	r1, [r1, #4]
  40983e:	dd04      	ble.n	40984a <__lshift+0x2a>
  409840:	005b      	lsls	r3, r3, #1
  409842:	429d      	cmp	r5, r3
  409844:	f101 0101 	add.w	r1, r1, #1
  409848:	dcfa      	bgt.n	409840 <__lshift+0x20>
  40984a:	4638      	mov	r0, r7
  40984c:	f7ff fe3c 	bl	4094c8 <_Balloc>
  409850:	2c00      	cmp	r4, #0
  409852:	f100 0314 	add.w	r3, r0, #20
  409856:	dd06      	ble.n	409866 <__lshift+0x46>
  409858:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40985c:	2100      	movs	r1, #0
  40985e:	f843 1b04 	str.w	r1, [r3], #4
  409862:	429a      	cmp	r2, r3
  409864:	d1fb      	bne.n	40985e <__lshift+0x3e>
  409866:	6934      	ldr	r4, [r6, #16]
  409868:	f106 0114 	add.w	r1, r6, #20
  40986c:	f019 091f 	ands.w	r9, r9, #31
  409870:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409874:	d01d      	beq.n	4098b2 <__lshift+0x92>
  409876:	f1c9 0c20 	rsb	ip, r9, #32
  40987a:	2200      	movs	r2, #0
  40987c:	680c      	ldr	r4, [r1, #0]
  40987e:	fa04 f409 	lsl.w	r4, r4, r9
  409882:	4314      	orrs	r4, r2
  409884:	f843 4b04 	str.w	r4, [r3], #4
  409888:	f851 2b04 	ldr.w	r2, [r1], #4
  40988c:	458e      	cmp	lr, r1
  40988e:	fa22 f20c 	lsr.w	r2, r2, ip
  409892:	d8f3      	bhi.n	40987c <__lshift+0x5c>
  409894:	601a      	str	r2, [r3, #0]
  409896:	b10a      	cbz	r2, 40989c <__lshift+0x7c>
  409898:	f108 0502 	add.w	r5, r8, #2
  40989c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40989e:	6872      	ldr	r2, [r6, #4]
  4098a0:	3d01      	subs	r5, #1
  4098a2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4098a6:	6105      	str	r5, [r0, #16]
  4098a8:	6031      	str	r1, [r6, #0]
  4098aa:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4098ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4098b2:	3b04      	subs	r3, #4
  4098b4:	f851 2b04 	ldr.w	r2, [r1], #4
  4098b8:	f843 2f04 	str.w	r2, [r3, #4]!
  4098bc:	458e      	cmp	lr, r1
  4098be:	d8f9      	bhi.n	4098b4 <__lshift+0x94>
  4098c0:	e7ec      	b.n	40989c <__lshift+0x7c>
  4098c2:	bf00      	nop

004098c4 <__mcmp>:
  4098c4:	b430      	push	{r4, r5}
  4098c6:	690b      	ldr	r3, [r1, #16]
  4098c8:	4605      	mov	r5, r0
  4098ca:	6900      	ldr	r0, [r0, #16]
  4098cc:	1ac0      	subs	r0, r0, r3
  4098ce:	d10f      	bne.n	4098f0 <__mcmp+0x2c>
  4098d0:	009b      	lsls	r3, r3, #2
  4098d2:	3514      	adds	r5, #20
  4098d4:	3114      	adds	r1, #20
  4098d6:	4419      	add	r1, r3
  4098d8:	442b      	add	r3, r5
  4098da:	e001      	b.n	4098e0 <__mcmp+0x1c>
  4098dc:	429d      	cmp	r5, r3
  4098de:	d207      	bcs.n	4098f0 <__mcmp+0x2c>
  4098e0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4098e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4098e8:	4294      	cmp	r4, r2
  4098ea:	d0f7      	beq.n	4098dc <__mcmp+0x18>
  4098ec:	d302      	bcc.n	4098f4 <__mcmp+0x30>
  4098ee:	2001      	movs	r0, #1
  4098f0:	bc30      	pop	{r4, r5}
  4098f2:	4770      	bx	lr
  4098f4:	f04f 30ff 	mov.w	r0, #4294967295
  4098f8:	e7fa      	b.n	4098f0 <__mcmp+0x2c>
  4098fa:	bf00      	nop

004098fc <__mdiff>:
  4098fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409900:	690f      	ldr	r7, [r1, #16]
  409902:	460e      	mov	r6, r1
  409904:	6911      	ldr	r1, [r2, #16]
  409906:	1a7f      	subs	r7, r7, r1
  409908:	2f00      	cmp	r7, #0
  40990a:	4690      	mov	r8, r2
  40990c:	d117      	bne.n	40993e <__mdiff+0x42>
  40990e:	0089      	lsls	r1, r1, #2
  409910:	f106 0514 	add.w	r5, r6, #20
  409914:	f102 0e14 	add.w	lr, r2, #20
  409918:	186b      	adds	r3, r5, r1
  40991a:	4471      	add	r1, lr
  40991c:	e001      	b.n	409922 <__mdiff+0x26>
  40991e:	429d      	cmp	r5, r3
  409920:	d25c      	bcs.n	4099dc <__mdiff+0xe0>
  409922:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409926:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40992a:	42a2      	cmp	r2, r4
  40992c:	d0f7      	beq.n	40991e <__mdiff+0x22>
  40992e:	d25e      	bcs.n	4099ee <__mdiff+0xf2>
  409930:	4633      	mov	r3, r6
  409932:	462c      	mov	r4, r5
  409934:	4646      	mov	r6, r8
  409936:	4675      	mov	r5, lr
  409938:	4698      	mov	r8, r3
  40993a:	2701      	movs	r7, #1
  40993c:	e005      	b.n	40994a <__mdiff+0x4e>
  40993e:	db58      	blt.n	4099f2 <__mdiff+0xf6>
  409940:	f106 0514 	add.w	r5, r6, #20
  409944:	f108 0414 	add.w	r4, r8, #20
  409948:	2700      	movs	r7, #0
  40994a:	6871      	ldr	r1, [r6, #4]
  40994c:	f7ff fdbc 	bl	4094c8 <_Balloc>
  409950:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409954:	6936      	ldr	r6, [r6, #16]
  409956:	60c7      	str	r7, [r0, #12]
  409958:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40995c:	46a6      	mov	lr, r4
  40995e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  409962:	f100 0414 	add.w	r4, r0, #20
  409966:	2300      	movs	r3, #0
  409968:	f85e 1b04 	ldr.w	r1, [lr], #4
  40996c:	f855 8b04 	ldr.w	r8, [r5], #4
  409970:	b28a      	uxth	r2, r1
  409972:	fa13 f388 	uxtah	r3, r3, r8
  409976:	0c09      	lsrs	r1, r1, #16
  409978:	1a9a      	subs	r2, r3, r2
  40997a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40997e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  409982:	b292      	uxth	r2, r2
  409984:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409988:	45f4      	cmp	ip, lr
  40998a:	f844 2b04 	str.w	r2, [r4], #4
  40998e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409992:	d8e9      	bhi.n	409968 <__mdiff+0x6c>
  409994:	42af      	cmp	r7, r5
  409996:	d917      	bls.n	4099c8 <__mdiff+0xcc>
  409998:	46a4      	mov	ip, r4
  40999a:	46ae      	mov	lr, r5
  40999c:	f85e 2b04 	ldr.w	r2, [lr], #4
  4099a0:	fa13 f382 	uxtah	r3, r3, r2
  4099a4:	1419      	asrs	r1, r3, #16
  4099a6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4099aa:	b29b      	uxth	r3, r3
  4099ac:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4099b0:	4577      	cmp	r7, lr
  4099b2:	f84c 2b04 	str.w	r2, [ip], #4
  4099b6:	ea4f 4321 	mov.w	r3, r1, asr #16
  4099ba:	d8ef      	bhi.n	40999c <__mdiff+0xa0>
  4099bc:	43ed      	mvns	r5, r5
  4099be:	442f      	add	r7, r5
  4099c0:	f027 0703 	bic.w	r7, r7, #3
  4099c4:	3704      	adds	r7, #4
  4099c6:	443c      	add	r4, r7
  4099c8:	3c04      	subs	r4, #4
  4099ca:	b922      	cbnz	r2, 4099d6 <__mdiff+0xda>
  4099cc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4099d0:	3e01      	subs	r6, #1
  4099d2:	2b00      	cmp	r3, #0
  4099d4:	d0fa      	beq.n	4099cc <__mdiff+0xd0>
  4099d6:	6106      	str	r6, [r0, #16]
  4099d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099dc:	2100      	movs	r1, #0
  4099de:	f7ff fd73 	bl	4094c8 <_Balloc>
  4099e2:	2201      	movs	r2, #1
  4099e4:	2300      	movs	r3, #0
  4099e6:	6102      	str	r2, [r0, #16]
  4099e8:	6143      	str	r3, [r0, #20]
  4099ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099ee:	4674      	mov	r4, lr
  4099f0:	e7ab      	b.n	40994a <__mdiff+0x4e>
  4099f2:	4633      	mov	r3, r6
  4099f4:	f106 0414 	add.w	r4, r6, #20
  4099f8:	f102 0514 	add.w	r5, r2, #20
  4099fc:	4616      	mov	r6, r2
  4099fe:	2701      	movs	r7, #1
  409a00:	4698      	mov	r8, r3
  409a02:	e7a2      	b.n	40994a <__mdiff+0x4e>

00409a04 <__d2b>:
  409a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409a08:	b082      	sub	sp, #8
  409a0a:	2101      	movs	r1, #1
  409a0c:	461c      	mov	r4, r3
  409a0e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409a12:	4615      	mov	r5, r2
  409a14:	9e08      	ldr	r6, [sp, #32]
  409a16:	f7ff fd57 	bl	4094c8 <_Balloc>
  409a1a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  409a1e:	4680      	mov	r8, r0
  409a20:	b10f      	cbz	r7, 409a26 <__d2b+0x22>
  409a22:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409a26:	9401      	str	r4, [sp, #4]
  409a28:	b31d      	cbz	r5, 409a72 <__d2b+0x6e>
  409a2a:	a802      	add	r0, sp, #8
  409a2c:	f840 5d08 	str.w	r5, [r0, #-8]!
  409a30:	f7ff fdda 	bl	4095e8 <__lo0bits>
  409a34:	2800      	cmp	r0, #0
  409a36:	d134      	bne.n	409aa2 <__d2b+0x9e>
  409a38:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409a3c:	f8c8 2014 	str.w	r2, [r8, #20]
  409a40:	2b00      	cmp	r3, #0
  409a42:	bf0c      	ite	eq
  409a44:	2101      	moveq	r1, #1
  409a46:	2102      	movne	r1, #2
  409a48:	f8c8 3018 	str.w	r3, [r8, #24]
  409a4c:	f8c8 1010 	str.w	r1, [r8, #16]
  409a50:	b9df      	cbnz	r7, 409a8a <__d2b+0x86>
  409a52:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  409a56:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409a5a:	6030      	str	r0, [r6, #0]
  409a5c:	6918      	ldr	r0, [r3, #16]
  409a5e:	f7ff fda3 	bl	4095a8 <__hi0bits>
  409a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409a64:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  409a68:	6018      	str	r0, [r3, #0]
  409a6a:	4640      	mov	r0, r8
  409a6c:	b002      	add	sp, #8
  409a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a72:	a801      	add	r0, sp, #4
  409a74:	f7ff fdb8 	bl	4095e8 <__lo0bits>
  409a78:	9b01      	ldr	r3, [sp, #4]
  409a7a:	f8c8 3014 	str.w	r3, [r8, #20]
  409a7e:	2101      	movs	r1, #1
  409a80:	3020      	adds	r0, #32
  409a82:	f8c8 1010 	str.w	r1, [r8, #16]
  409a86:	2f00      	cmp	r7, #0
  409a88:	d0e3      	beq.n	409a52 <__d2b+0x4e>
  409a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409a8c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409a90:	4407      	add	r7, r0
  409a92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409a96:	6037      	str	r7, [r6, #0]
  409a98:	6018      	str	r0, [r3, #0]
  409a9a:	4640      	mov	r0, r8
  409a9c:	b002      	add	sp, #8
  409a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409aa2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  409aa6:	f1c0 0220 	rsb	r2, r0, #32
  409aaa:	fa03 f202 	lsl.w	r2, r3, r2
  409aae:	430a      	orrs	r2, r1
  409ab0:	40c3      	lsrs	r3, r0
  409ab2:	9301      	str	r3, [sp, #4]
  409ab4:	f8c8 2014 	str.w	r2, [r8, #20]
  409ab8:	e7c2      	b.n	409a40 <__d2b+0x3c>
  409aba:	bf00      	nop

00409abc <_realloc_r>:
  409abc:	2900      	cmp	r1, #0
  409abe:	f000 8095 	beq.w	409bec <_realloc_r+0x130>
  409ac2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ac6:	460d      	mov	r5, r1
  409ac8:	4616      	mov	r6, r2
  409aca:	b083      	sub	sp, #12
  409acc:	4680      	mov	r8, r0
  409ace:	f106 070b 	add.w	r7, r6, #11
  409ad2:	f7fb f84b 	bl	404b6c <__malloc_lock>
  409ad6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  409ada:	2f16      	cmp	r7, #22
  409adc:	f02e 0403 	bic.w	r4, lr, #3
  409ae0:	f1a5 0908 	sub.w	r9, r5, #8
  409ae4:	d83c      	bhi.n	409b60 <_realloc_r+0xa4>
  409ae6:	2210      	movs	r2, #16
  409ae8:	4617      	mov	r7, r2
  409aea:	42be      	cmp	r6, r7
  409aec:	d83d      	bhi.n	409b6a <_realloc_r+0xae>
  409aee:	4294      	cmp	r4, r2
  409af0:	da43      	bge.n	409b7a <_realloc_r+0xbe>
  409af2:	4bc4      	ldr	r3, [pc, #784]	; (409e04 <_realloc_r+0x348>)
  409af4:	6899      	ldr	r1, [r3, #8]
  409af6:	eb09 0004 	add.w	r0, r9, r4
  409afa:	4288      	cmp	r0, r1
  409afc:	f000 80b4 	beq.w	409c68 <_realloc_r+0x1ac>
  409b00:	6843      	ldr	r3, [r0, #4]
  409b02:	f023 0101 	bic.w	r1, r3, #1
  409b06:	4401      	add	r1, r0
  409b08:	6849      	ldr	r1, [r1, #4]
  409b0a:	07c9      	lsls	r1, r1, #31
  409b0c:	d54c      	bpl.n	409ba8 <_realloc_r+0xec>
  409b0e:	f01e 0f01 	tst.w	lr, #1
  409b12:	f000 809b 	beq.w	409c4c <_realloc_r+0x190>
  409b16:	4631      	mov	r1, r6
  409b18:	4640      	mov	r0, r8
  409b1a:	f7fa fc8f 	bl	40443c <_malloc_r>
  409b1e:	4606      	mov	r6, r0
  409b20:	2800      	cmp	r0, #0
  409b22:	d03a      	beq.n	409b9a <_realloc_r+0xde>
  409b24:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409b28:	f023 0301 	bic.w	r3, r3, #1
  409b2c:	444b      	add	r3, r9
  409b2e:	f1a0 0208 	sub.w	r2, r0, #8
  409b32:	429a      	cmp	r2, r3
  409b34:	f000 8121 	beq.w	409d7a <_realloc_r+0x2be>
  409b38:	1f22      	subs	r2, r4, #4
  409b3a:	2a24      	cmp	r2, #36	; 0x24
  409b3c:	f200 8107 	bhi.w	409d4e <_realloc_r+0x292>
  409b40:	2a13      	cmp	r2, #19
  409b42:	f200 80db 	bhi.w	409cfc <_realloc_r+0x240>
  409b46:	4603      	mov	r3, r0
  409b48:	462a      	mov	r2, r5
  409b4a:	6811      	ldr	r1, [r2, #0]
  409b4c:	6019      	str	r1, [r3, #0]
  409b4e:	6851      	ldr	r1, [r2, #4]
  409b50:	6059      	str	r1, [r3, #4]
  409b52:	6892      	ldr	r2, [r2, #8]
  409b54:	609a      	str	r2, [r3, #8]
  409b56:	4629      	mov	r1, r5
  409b58:	4640      	mov	r0, r8
  409b5a:	f7ff f8e9 	bl	408d30 <_free_r>
  409b5e:	e01c      	b.n	409b9a <_realloc_r+0xde>
  409b60:	f027 0707 	bic.w	r7, r7, #7
  409b64:	2f00      	cmp	r7, #0
  409b66:	463a      	mov	r2, r7
  409b68:	dabf      	bge.n	409aea <_realloc_r+0x2e>
  409b6a:	2600      	movs	r6, #0
  409b6c:	230c      	movs	r3, #12
  409b6e:	4630      	mov	r0, r6
  409b70:	f8c8 3000 	str.w	r3, [r8]
  409b74:	b003      	add	sp, #12
  409b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b7a:	462e      	mov	r6, r5
  409b7c:	1be3      	subs	r3, r4, r7
  409b7e:	2b0f      	cmp	r3, #15
  409b80:	d81e      	bhi.n	409bc0 <_realloc_r+0x104>
  409b82:	f8d9 3004 	ldr.w	r3, [r9, #4]
  409b86:	f003 0301 	and.w	r3, r3, #1
  409b8a:	4323      	orrs	r3, r4
  409b8c:	444c      	add	r4, r9
  409b8e:	f8c9 3004 	str.w	r3, [r9, #4]
  409b92:	6863      	ldr	r3, [r4, #4]
  409b94:	f043 0301 	orr.w	r3, r3, #1
  409b98:	6063      	str	r3, [r4, #4]
  409b9a:	4640      	mov	r0, r8
  409b9c:	f7fa ffec 	bl	404b78 <__malloc_unlock>
  409ba0:	4630      	mov	r0, r6
  409ba2:	b003      	add	sp, #12
  409ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ba8:	f023 0303 	bic.w	r3, r3, #3
  409bac:	18e1      	adds	r1, r4, r3
  409bae:	4291      	cmp	r1, r2
  409bb0:	db1f      	blt.n	409bf2 <_realloc_r+0x136>
  409bb2:	68c3      	ldr	r3, [r0, #12]
  409bb4:	6882      	ldr	r2, [r0, #8]
  409bb6:	462e      	mov	r6, r5
  409bb8:	60d3      	str	r3, [r2, #12]
  409bba:	460c      	mov	r4, r1
  409bbc:	609a      	str	r2, [r3, #8]
  409bbe:	e7dd      	b.n	409b7c <_realloc_r+0xc0>
  409bc0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  409bc4:	eb09 0107 	add.w	r1, r9, r7
  409bc8:	f002 0201 	and.w	r2, r2, #1
  409bcc:	444c      	add	r4, r9
  409bce:	f043 0301 	orr.w	r3, r3, #1
  409bd2:	4317      	orrs	r7, r2
  409bd4:	f8c9 7004 	str.w	r7, [r9, #4]
  409bd8:	604b      	str	r3, [r1, #4]
  409bda:	6863      	ldr	r3, [r4, #4]
  409bdc:	f043 0301 	orr.w	r3, r3, #1
  409be0:	3108      	adds	r1, #8
  409be2:	6063      	str	r3, [r4, #4]
  409be4:	4640      	mov	r0, r8
  409be6:	f7ff f8a3 	bl	408d30 <_free_r>
  409bea:	e7d6      	b.n	409b9a <_realloc_r+0xde>
  409bec:	4611      	mov	r1, r2
  409bee:	f7fa bc25 	b.w	40443c <_malloc_r>
  409bf2:	f01e 0f01 	tst.w	lr, #1
  409bf6:	d18e      	bne.n	409b16 <_realloc_r+0x5a>
  409bf8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409bfc:	eba9 0a01 	sub.w	sl, r9, r1
  409c00:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c04:	f021 0103 	bic.w	r1, r1, #3
  409c08:	440b      	add	r3, r1
  409c0a:	4423      	add	r3, r4
  409c0c:	4293      	cmp	r3, r2
  409c0e:	db25      	blt.n	409c5c <_realloc_r+0x1a0>
  409c10:	68c2      	ldr	r2, [r0, #12]
  409c12:	6881      	ldr	r1, [r0, #8]
  409c14:	4656      	mov	r6, sl
  409c16:	60ca      	str	r2, [r1, #12]
  409c18:	6091      	str	r1, [r2, #8]
  409c1a:	f8da 100c 	ldr.w	r1, [sl, #12]
  409c1e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409c22:	1f22      	subs	r2, r4, #4
  409c24:	2a24      	cmp	r2, #36	; 0x24
  409c26:	60c1      	str	r1, [r0, #12]
  409c28:	6088      	str	r0, [r1, #8]
  409c2a:	f200 8094 	bhi.w	409d56 <_realloc_r+0x29a>
  409c2e:	2a13      	cmp	r2, #19
  409c30:	d96f      	bls.n	409d12 <_realloc_r+0x256>
  409c32:	6829      	ldr	r1, [r5, #0]
  409c34:	f8ca 1008 	str.w	r1, [sl, #8]
  409c38:	6869      	ldr	r1, [r5, #4]
  409c3a:	f8ca 100c 	str.w	r1, [sl, #12]
  409c3e:	2a1b      	cmp	r2, #27
  409c40:	f200 80a2 	bhi.w	409d88 <_realloc_r+0x2cc>
  409c44:	3508      	adds	r5, #8
  409c46:	f10a 0210 	add.w	r2, sl, #16
  409c4a:	e063      	b.n	409d14 <_realloc_r+0x258>
  409c4c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  409c50:	eba9 0a03 	sub.w	sl, r9, r3
  409c54:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c58:	f021 0103 	bic.w	r1, r1, #3
  409c5c:	1863      	adds	r3, r4, r1
  409c5e:	4293      	cmp	r3, r2
  409c60:	f6ff af59 	blt.w	409b16 <_realloc_r+0x5a>
  409c64:	4656      	mov	r6, sl
  409c66:	e7d8      	b.n	409c1a <_realloc_r+0x15e>
  409c68:	6841      	ldr	r1, [r0, #4]
  409c6a:	f021 0b03 	bic.w	fp, r1, #3
  409c6e:	44a3      	add	fp, r4
  409c70:	f107 0010 	add.w	r0, r7, #16
  409c74:	4583      	cmp	fp, r0
  409c76:	da56      	bge.n	409d26 <_realloc_r+0x26a>
  409c78:	f01e 0f01 	tst.w	lr, #1
  409c7c:	f47f af4b 	bne.w	409b16 <_realloc_r+0x5a>
  409c80:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409c84:	eba9 0a01 	sub.w	sl, r9, r1
  409c88:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c8c:	f021 0103 	bic.w	r1, r1, #3
  409c90:	448b      	add	fp, r1
  409c92:	4558      	cmp	r0, fp
  409c94:	dce2      	bgt.n	409c5c <_realloc_r+0x1a0>
  409c96:	4656      	mov	r6, sl
  409c98:	f8da 100c 	ldr.w	r1, [sl, #12]
  409c9c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409ca0:	1f22      	subs	r2, r4, #4
  409ca2:	2a24      	cmp	r2, #36	; 0x24
  409ca4:	60c1      	str	r1, [r0, #12]
  409ca6:	6088      	str	r0, [r1, #8]
  409ca8:	f200 808f 	bhi.w	409dca <_realloc_r+0x30e>
  409cac:	2a13      	cmp	r2, #19
  409cae:	f240 808a 	bls.w	409dc6 <_realloc_r+0x30a>
  409cb2:	6829      	ldr	r1, [r5, #0]
  409cb4:	f8ca 1008 	str.w	r1, [sl, #8]
  409cb8:	6869      	ldr	r1, [r5, #4]
  409cba:	f8ca 100c 	str.w	r1, [sl, #12]
  409cbe:	2a1b      	cmp	r2, #27
  409cc0:	f200 808a 	bhi.w	409dd8 <_realloc_r+0x31c>
  409cc4:	3508      	adds	r5, #8
  409cc6:	f10a 0210 	add.w	r2, sl, #16
  409cca:	6829      	ldr	r1, [r5, #0]
  409ccc:	6011      	str	r1, [r2, #0]
  409cce:	6869      	ldr	r1, [r5, #4]
  409cd0:	6051      	str	r1, [r2, #4]
  409cd2:	68a9      	ldr	r1, [r5, #8]
  409cd4:	6091      	str	r1, [r2, #8]
  409cd6:	eb0a 0107 	add.w	r1, sl, r7
  409cda:	ebab 0207 	sub.w	r2, fp, r7
  409cde:	f042 0201 	orr.w	r2, r2, #1
  409ce2:	6099      	str	r1, [r3, #8]
  409ce4:	604a      	str	r2, [r1, #4]
  409ce6:	f8da 3004 	ldr.w	r3, [sl, #4]
  409cea:	f003 0301 	and.w	r3, r3, #1
  409cee:	431f      	orrs	r7, r3
  409cf0:	4640      	mov	r0, r8
  409cf2:	f8ca 7004 	str.w	r7, [sl, #4]
  409cf6:	f7fa ff3f 	bl	404b78 <__malloc_unlock>
  409cfa:	e751      	b.n	409ba0 <_realloc_r+0xe4>
  409cfc:	682b      	ldr	r3, [r5, #0]
  409cfe:	6003      	str	r3, [r0, #0]
  409d00:	686b      	ldr	r3, [r5, #4]
  409d02:	6043      	str	r3, [r0, #4]
  409d04:	2a1b      	cmp	r2, #27
  409d06:	d82d      	bhi.n	409d64 <_realloc_r+0x2a8>
  409d08:	f100 0308 	add.w	r3, r0, #8
  409d0c:	f105 0208 	add.w	r2, r5, #8
  409d10:	e71b      	b.n	409b4a <_realloc_r+0x8e>
  409d12:	4632      	mov	r2, r6
  409d14:	6829      	ldr	r1, [r5, #0]
  409d16:	6011      	str	r1, [r2, #0]
  409d18:	6869      	ldr	r1, [r5, #4]
  409d1a:	6051      	str	r1, [r2, #4]
  409d1c:	68a9      	ldr	r1, [r5, #8]
  409d1e:	6091      	str	r1, [r2, #8]
  409d20:	461c      	mov	r4, r3
  409d22:	46d1      	mov	r9, sl
  409d24:	e72a      	b.n	409b7c <_realloc_r+0xc0>
  409d26:	eb09 0107 	add.w	r1, r9, r7
  409d2a:	ebab 0b07 	sub.w	fp, fp, r7
  409d2e:	f04b 0201 	orr.w	r2, fp, #1
  409d32:	6099      	str	r1, [r3, #8]
  409d34:	604a      	str	r2, [r1, #4]
  409d36:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409d3a:	f003 0301 	and.w	r3, r3, #1
  409d3e:	431f      	orrs	r7, r3
  409d40:	4640      	mov	r0, r8
  409d42:	f845 7c04 	str.w	r7, [r5, #-4]
  409d46:	f7fa ff17 	bl	404b78 <__malloc_unlock>
  409d4a:	462e      	mov	r6, r5
  409d4c:	e728      	b.n	409ba0 <_realloc_r+0xe4>
  409d4e:	4629      	mov	r1, r5
  409d50:	f7ff fb56 	bl	409400 <memmove>
  409d54:	e6ff      	b.n	409b56 <_realloc_r+0x9a>
  409d56:	4629      	mov	r1, r5
  409d58:	4630      	mov	r0, r6
  409d5a:	461c      	mov	r4, r3
  409d5c:	46d1      	mov	r9, sl
  409d5e:	f7ff fb4f 	bl	409400 <memmove>
  409d62:	e70b      	b.n	409b7c <_realloc_r+0xc0>
  409d64:	68ab      	ldr	r3, [r5, #8]
  409d66:	6083      	str	r3, [r0, #8]
  409d68:	68eb      	ldr	r3, [r5, #12]
  409d6a:	60c3      	str	r3, [r0, #12]
  409d6c:	2a24      	cmp	r2, #36	; 0x24
  409d6e:	d017      	beq.n	409da0 <_realloc_r+0x2e4>
  409d70:	f100 0310 	add.w	r3, r0, #16
  409d74:	f105 0210 	add.w	r2, r5, #16
  409d78:	e6e7      	b.n	409b4a <_realloc_r+0x8e>
  409d7a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  409d7e:	f023 0303 	bic.w	r3, r3, #3
  409d82:	441c      	add	r4, r3
  409d84:	462e      	mov	r6, r5
  409d86:	e6f9      	b.n	409b7c <_realloc_r+0xc0>
  409d88:	68a9      	ldr	r1, [r5, #8]
  409d8a:	f8ca 1010 	str.w	r1, [sl, #16]
  409d8e:	68e9      	ldr	r1, [r5, #12]
  409d90:	f8ca 1014 	str.w	r1, [sl, #20]
  409d94:	2a24      	cmp	r2, #36	; 0x24
  409d96:	d00c      	beq.n	409db2 <_realloc_r+0x2f6>
  409d98:	3510      	adds	r5, #16
  409d9a:	f10a 0218 	add.w	r2, sl, #24
  409d9e:	e7b9      	b.n	409d14 <_realloc_r+0x258>
  409da0:	692b      	ldr	r3, [r5, #16]
  409da2:	6103      	str	r3, [r0, #16]
  409da4:	696b      	ldr	r3, [r5, #20]
  409da6:	6143      	str	r3, [r0, #20]
  409da8:	f105 0218 	add.w	r2, r5, #24
  409dac:	f100 0318 	add.w	r3, r0, #24
  409db0:	e6cb      	b.n	409b4a <_realloc_r+0x8e>
  409db2:	692a      	ldr	r2, [r5, #16]
  409db4:	f8ca 2018 	str.w	r2, [sl, #24]
  409db8:	696a      	ldr	r2, [r5, #20]
  409dba:	f8ca 201c 	str.w	r2, [sl, #28]
  409dbe:	3518      	adds	r5, #24
  409dc0:	f10a 0220 	add.w	r2, sl, #32
  409dc4:	e7a6      	b.n	409d14 <_realloc_r+0x258>
  409dc6:	4632      	mov	r2, r6
  409dc8:	e77f      	b.n	409cca <_realloc_r+0x20e>
  409dca:	4629      	mov	r1, r5
  409dcc:	4630      	mov	r0, r6
  409dce:	9301      	str	r3, [sp, #4]
  409dd0:	f7ff fb16 	bl	409400 <memmove>
  409dd4:	9b01      	ldr	r3, [sp, #4]
  409dd6:	e77e      	b.n	409cd6 <_realloc_r+0x21a>
  409dd8:	68a9      	ldr	r1, [r5, #8]
  409dda:	f8ca 1010 	str.w	r1, [sl, #16]
  409dde:	68e9      	ldr	r1, [r5, #12]
  409de0:	f8ca 1014 	str.w	r1, [sl, #20]
  409de4:	2a24      	cmp	r2, #36	; 0x24
  409de6:	d003      	beq.n	409df0 <_realloc_r+0x334>
  409de8:	3510      	adds	r5, #16
  409dea:	f10a 0218 	add.w	r2, sl, #24
  409dee:	e76c      	b.n	409cca <_realloc_r+0x20e>
  409df0:	692a      	ldr	r2, [r5, #16]
  409df2:	f8ca 2018 	str.w	r2, [sl, #24]
  409df6:	696a      	ldr	r2, [r5, #20]
  409df8:	f8ca 201c 	str.w	r2, [sl, #28]
  409dfc:	3518      	adds	r5, #24
  409dfe:	f10a 0220 	add.w	r2, sl, #32
  409e02:	e762      	b.n	409cca <_realloc_r+0x20e>
  409e04:	20400450 	.word	0x20400450

00409e08 <__sread>:
  409e08:	b510      	push	{r4, lr}
  409e0a:	460c      	mov	r4, r1
  409e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e10:	f000 fb06 	bl	40a420 <_read_r>
  409e14:	2800      	cmp	r0, #0
  409e16:	db03      	blt.n	409e20 <__sread+0x18>
  409e18:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409e1a:	4403      	add	r3, r0
  409e1c:	6523      	str	r3, [r4, #80]	; 0x50
  409e1e:	bd10      	pop	{r4, pc}
  409e20:	89a3      	ldrh	r3, [r4, #12]
  409e22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409e26:	81a3      	strh	r3, [r4, #12]
  409e28:	bd10      	pop	{r4, pc}
  409e2a:	bf00      	nop

00409e2c <__swrite>:
  409e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e30:	4616      	mov	r6, r2
  409e32:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409e36:	461f      	mov	r7, r3
  409e38:	05d3      	lsls	r3, r2, #23
  409e3a:	460c      	mov	r4, r1
  409e3c:	4605      	mov	r5, r0
  409e3e:	d507      	bpl.n	409e50 <__swrite+0x24>
  409e40:	2200      	movs	r2, #0
  409e42:	2302      	movs	r3, #2
  409e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e48:	f000 fabe 	bl	40a3c8 <_lseek_r>
  409e4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409e50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409e54:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409e58:	81a2      	strh	r2, [r4, #12]
  409e5a:	463b      	mov	r3, r7
  409e5c:	4632      	mov	r2, r6
  409e5e:	4628      	mov	r0, r5
  409e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409e64:	f000 b8dc 	b.w	40a020 <_write_r>

00409e68 <__sseek>:
  409e68:	b510      	push	{r4, lr}
  409e6a:	460c      	mov	r4, r1
  409e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e70:	f000 faaa 	bl	40a3c8 <_lseek_r>
  409e74:	89a3      	ldrh	r3, [r4, #12]
  409e76:	1c42      	adds	r2, r0, #1
  409e78:	bf0e      	itee	eq
  409e7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409e7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409e82:	6520      	strne	r0, [r4, #80]	; 0x50
  409e84:	81a3      	strh	r3, [r4, #12]
  409e86:	bd10      	pop	{r4, pc}

00409e88 <__sclose>:
  409e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e8c:	f000 b970 	b.w	40a170 <_close_r>

00409e90 <__ssprint_r>:
  409e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409e94:	6893      	ldr	r3, [r2, #8]
  409e96:	b083      	sub	sp, #12
  409e98:	4690      	mov	r8, r2
  409e9a:	2b00      	cmp	r3, #0
  409e9c:	d070      	beq.n	409f80 <__ssprint_r+0xf0>
  409e9e:	4682      	mov	sl, r0
  409ea0:	460c      	mov	r4, r1
  409ea2:	6817      	ldr	r7, [r2, #0]
  409ea4:	688d      	ldr	r5, [r1, #8]
  409ea6:	6808      	ldr	r0, [r1, #0]
  409ea8:	e042      	b.n	409f30 <__ssprint_r+0xa0>
  409eaa:	89a3      	ldrh	r3, [r4, #12]
  409eac:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409eb0:	d02e      	beq.n	409f10 <__ssprint_r+0x80>
  409eb2:	6965      	ldr	r5, [r4, #20]
  409eb4:	6921      	ldr	r1, [r4, #16]
  409eb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  409eba:	eba0 0b01 	sub.w	fp, r0, r1
  409ebe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  409ec2:	f10b 0001 	add.w	r0, fp, #1
  409ec6:	106d      	asrs	r5, r5, #1
  409ec8:	4430      	add	r0, r6
  409eca:	42a8      	cmp	r0, r5
  409ecc:	462a      	mov	r2, r5
  409ece:	bf84      	itt	hi
  409ed0:	4605      	movhi	r5, r0
  409ed2:	462a      	movhi	r2, r5
  409ed4:	055b      	lsls	r3, r3, #21
  409ed6:	d538      	bpl.n	409f4a <__ssprint_r+0xba>
  409ed8:	4611      	mov	r1, r2
  409eda:	4650      	mov	r0, sl
  409edc:	f7fa faae 	bl	40443c <_malloc_r>
  409ee0:	2800      	cmp	r0, #0
  409ee2:	d03c      	beq.n	409f5e <__ssprint_r+0xce>
  409ee4:	465a      	mov	r2, fp
  409ee6:	6921      	ldr	r1, [r4, #16]
  409ee8:	9001      	str	r0, [sp, #4]
  409eea:	f7fa fd57 	bl	40499c <memcpy>
  409eee:	89a2      	ldrh	r2, [r4, #12]
  409ef0:	9b01      	ldr	r3, [sp, #4]
  409ef2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409ef6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409efa:	81a2      	strh	r2, [r4, #12]
  409efc:	eba5 020b 	sub.w	r2, r5, fp
  409f00:	eb03 000b 	add.w	r0, r3, fp
  409f04:	6165      	str	r5, [r4, #20]
  409f06:	6123      	str	r3, [r4, #16]
  409f08:	6020      	str	r0, [r4, #0]
  409f0a:	60a2      	str	r2, [r4, #8]
  409f0c:	4635      	mov	r5, r6
  409f0e:	46b3      	mov	fp, r6
  409f10:	465a      	mov	r2, fp
  409f12:	4649      	mov	r1, r9
  409f14:	f7ff fa74 	bl	409400 <memmove>
  409f18:	f8d8 3008 	ldr.w	r3, [r8, #8]
  409f1c:	68a2      	ldr	r2, [r4, #8]
  409f1e:	6820      	ldr	r0, [r4, #0]
  409f20:	1b55      	subs	r5, r2, r5
  409f22:	4458      	add	r0, fp
  409f24:	1b9e      	subs	r6, r3, r6
  409f26:	60a5      	str	r5, [r4, #8]
  409f28:	6020      	str	r0, [r4, #0]
  409f2a:	f8c8 6008 	str.w	r6, [r8, #8]
  409f2e:	b33e      	cbz	r6, 409f80 <__ssprint_r+0xf0>
  409f30:	687e      	ldr	r6, [r7, #4]
  409f32:	463b      	mov	r3, r7
  409f34:	3708      	adds	r7, #8
  409f36:	2e00      	cmp	r6, #0
  409f38:	d0fa      	beq.n	409f30 <__ssprint_r+0xa0>
  409f3a:	42ae      	cmp	r6, r5
  409f3c:	f8d3 9000 	ldr.w	r9, [r3]
  409f40:	46ab      	mov	fp, r5
  409f42:	d2b2      	bcs.n	409eaa <__ssprint_r+0x1a>
  409f44:	4635      	mov	r5, r6
  409f46:	46b3      	mov	fp, r6
  409f48:	e7e2      	b.n	409f10 <__ssprint_r+0x80>
  409f4a:	4650      	mov	r0, sl
  409f4c:	f7ff fdb6 	bl	409abc <_realloc_r>
  409f50:	4603      	mov	r3, r0
  409f52:	2800      	cmp	r0, #0
  409f54:	d1d2      	bne.n	409efc <__ssprint_r+0x6c>
  409f56:	6921      	ldr	r1, [r4, #16]
  409f58:	4650      	mov	r0, sl
  409f5a:	f7fe fee9 	bl	408d30 <_free_r>
  409f5e:	230c      	movs	r3, #12
  409f60:	f8ca 3000 	str.w	r3, [sl]
  409f64:	89a3      	ldrh	r3, [r4, #12]
  409f66:	2200      	movs	r2, #0
  409f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409f6c:	f04f 30ff 	mov.w	r0, #4294967295
  409f70:	81a3      	strh	r3, [r4, #12]
  409f72:	f8c8 2008 	str.w	r2, [r8, #8]
  409f76:	f8c8 2004 	str.w	r2, [r8, #4]
  409f7a:	b003      	add	sp, #12
  409f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f80:	2000      	movs	r0, #0
  409f82:	f8c8 0004 	str.w	r0, [r8, #4]
  409f86:	b003      	add	sp, #12
  409f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409f8c <__sprint_r.part.0>:
  409f8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409f90:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  409f92:	049c      	lsls	r4, r3, #18
  409f94:	4693      	mov	fp, r2
  409f96:	d52f      	bpl.n	409ff8 <__sprint_r.part.0+0x6c>
  409f98:	6893      	ldr	r3, [r2, #8]
  409f9a:	6812      	ldr	r2, [r2, #0]
  409f9c:	b353      	cbz	r3, 409ff4 <__sprint_r.part.0+0x68>
  409f9e:	460e      	mov	r6, r1
  409fa0:	4607      	mov	r7, r0
  409fa2:	f102 0908 	add.w	r9, r2, #8
  409fa6:	e919 0420 	ldmdb	r9, {r5, sl}
  409faa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  409fae:	d017      	beq.n	409fe0 <__sprint_r.part.0+0x54>
  409fb0:	3d04      	subs	r5, #4
  409fb2:	2400      	movs	r4, #0
  409fb4:	e001      	b.n	409fba <__sprint_r.part.0+0x2e>
  409fb6:	45a0      	cmp	r8, r4
  409fb8:	d010      	beq.n	409fdc <__sprint_r.part.0+0x50>
  409fba:	4632      	mov	r2, r6
  409fbc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  409fc0:	4638      	mov	r0, r7
  409fc2:	f000 f999 	bl	40a2f8 <_fputwc_r>
  409fc6:	1c43      	adds	r3, r0, #1
  409fc8:	f104 0401 	add.w	r4, r4, #1
  409fcc:	d1f3      	bne.n	409fb6 <__sprint_r.part.0+0x2a>
  409fce:	2300      	movs	r3, #0
  409fd0:	f8cb 3008 	str.w	r3, [fp, #8]
  409fd4:	f8cb 3004 	str.w	r3, [fp, #4]
  409fd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409fdc:	f8db 3008 	ldr.w	r3, [fp, #8]
  409fe0:	f02a 0a03 	bic.w	sl, sl, #3
  409fe4:	eba3 030a 	sub.w	r3, r3, sl
  409fe8:	f8cb 3008 	str.w	r3, [fp, #8]
  409fec:	f109 0908 	add.w	r9, r9, #8
  409ff0:	2b00      	cmp	r3, #0
  409ff2:	d1d8      	bne.n	409fa6 <__sprint_r.part.0+0x1a>
  409ff4:	2000      	movs	r0, #0
  409ff6:	e7ea      	b.n	409fce <__sprint_r.part.0+0x42>
  409ff8:	f7fe ff80 	bl	408efc <__sfvwrite_r>
  409ffc:	2300      	movs	r3, #0
  409ffe:	f8cb 3008 	str.w	r3, [fp, #8]
  40a002:	f8cb 3004 	str.w	r3, [fp, #4]
  40a006:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a00a:	bf00      	nop

0040a00c <__sprint_r>:
  40a00c:	6893      	ldr	r3, [r2, #8]
  40a00e:	b10b      	cbz	r3, 40a014 <__sprint_r+0x8>
  40a010:	f7ff bfbc 	b.w	409f8c <__sprint_r.part.0>
  40a014:	b410      	push	{r4}
  40a016:	4618      	mov	r0, r3
  40a018:	6053      	str	r3, [r2, #4]
  40a01a:	bc10      	pop	{r4}
  40a01c:	4770      	bx	lr
  40a01e:	bf00      	nop

0040a020 <_write_r>:
  40a020:	b570      	push	{r4, r5, r6, lr}
  40a022:	460d      	mov	r5, r1
  40a024:	4c08      	ldr	r4, [pc, #32]	; (40a048 <_write_r+0x28>)
  40a026:	4611      	mov	r1, r2
  40a028:	4606      	mov	r6, r0
  40a02a:	461a      	mov	r2, r3
  40a02c:	4628      	mov	r0, r5
  40a02e:	2300      	movs	r3, #0
  40a030:	6023      	str	r3, [r4, #0]
  40a032:	f7f6 fcb7 	bl	4009a4 <_write>
  40a036:	1c43      	adds	r3, r0, #1
  40a038:	d000      	beq.n	40a03c <_write_r+0x1c>
  40a03a:	bd70      	pop	{r4, r5, r6, pc}
  40a03c:	6823      	ldr	r3, [r4, #0]
  40a03e:	2b00      	cmp	r3, #0
  40a040:	d0fb      	beq.n	40a03a <_write_r+0x1a>
  40a042:	6033      	str	r3, [r6, #0]
  40a044:	bd70      	pop	{r4, r5, r6, pc}
  40a046:	bf00      	nop
  40a048:	20400e64 	.word	0x20400e64

0040a04c <__register_exitproc>:
  40a04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a050:	4d2c      	ldr	r5, [pc, #176]	; (40a104 <__register_exitproc+0xb8>)
  40a052:	4606      	mov	r6, r0
  40a054:	6828      	ldr	r0, [r5, #0]
  40a056:	4698      	mov	r8, r3
  40a058:	460f      	mov	r7, r1
  40a05a:	4691      	mov	r9, r2
  40a05c:	f7ff f902 	bl	409264 <__retarget_lock_acquire_recursive>
  40a060:	4b29      	ldr	r3, [pc, #164]	; (40a108 <__register_exitproc+0xbc>)
  40a062:	681c      	ldr	r4, [r3, #0]
  40a064:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40a068:	2b00      	cmp	r3, #0
  40a06a:	d03e      	beq.n	40a0ea <__register_exitproc+0x9e>
  40a06c:	685a      	ldr	r2, [r3, #4]
  40a06e:	2a1f      	cmp	r2, #31
  40a070:	dc1c      	bgt.n	40a0ac <__register_exitproc+0x60>
  40a072:	f102 0e01 	add.w	lr, r2, #1
  40a076:	b176      	cbz	r6, 40a096 <__register_exitproc+0x4a>
  40a078:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40a07c:	2401      	movs	r4, #1
  40a07e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40a082:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40a086:	4094      	lsls	r4, r2
  40a088:	4320      	orrs	r0, r4
  40a08a:	2e02      	cmp	r6, #2
  40a08c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40a090:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40a094:	d023      	beq.n	40a0de <__register_exitproc+0x92>
  40a096:	3202      	adds	r2, #2
  40a098:	f8c3 e004 	str.w	lr, [r3, #4]
  40a09c:	6828      	ldr	r0, [r5, #0]
  40a09e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40a0a2:	f7ff f8e1 	bl	409268 <__retarget_lock_release_recursive>
  40a0a6:	2000      	movs	r0, #0
  40a0a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a0ac:	4b17      	ldr	r3, [pc, #92]	; (40a10c <__register_exitproc+0xc0>)
  40a0ae:	b30b      	cbz	r3, 40a0f4 <__register_exitproc+0xa8>
  40a0b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a0b4:	f7fa f9b2 	bl	40441c <malloc>
  40a0b8:	4603      	mov	r3, r0
  40a0ba:	b1d8      	cbz	r0, 40a0f4 <__register_exitproc+0xa8>
  40a0bc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40a0c0:	6002      	str	r2, [r0, #0]
  40a0c2:	2100      	movs	r1, #0
  40a0c4:	6041      	str	r1, [r0, #4]
  40a0c6:	460a      	mov	r2, r1
  40a0c8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40a0cc:	f04f 0e01 	mov.w	lr, #1
  40a0d0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40a0d4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40a0d8:	2e00      	cmp	r6, #0
  40a0da:	d0dc      	beq.n	40a096 <__register_exitproc+0x4a>
  40a0dc:	e7cc      	b.n	40a078 <__register_exitproc+0x2c>
  40a0de:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40a0e2:	430c      	orrs	r4, r1
  40a0e4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40a0e8:	e7d5      	b.n	40a096 <__register_exitproc+0x4a>
  40a0ea:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40a0ee:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40a0f2:	e7bb      	b.n	40a06c <__register_exitproc+0x20>
  40a0f4:	6828      	ldr	r0, [r5, #0]
  40a0f6:	f7ff f8b7 	bl	409268 <__retarget_lock_release_recursive>
  40a0fa:	f04f 30ff 	mov.w	r0, #4294967295
  40a0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a102:	bf00      	nop
  40a104:	20400860 	.word	0x20400860
  40a108:	0040aa60 	.word	0x0040aa60
  40a10c:	0040441d 	.word	0x0040441d

0040a110 <_calloc_r>:
  40a110:	b510      	push	{r4, lr}
  40a112:	fb02 f101 	mul.w	r1, r2, r1
  40a116:	f7fa f991 	bl	40443c <_malloc_r>
  40a11a:	4604      	mov	r4, r0
  40a11c:	b1d8      	cbz	r0, 40a156 <_calloc_r+0x46>
  40a11e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a122:	f022 0203 	bic.w	r2, r2, #3
  40a126:	3a04      	subs	r2, #4
  40a128:	2a24      	cmp	r2, #36	; 0x24
  40a12a:	d818      	bhi.n	40a15e <_calloc_r+0x4e>
  40a12c:	2a13      	cmp	r2, #19
  40a12e:	d914      	bls.n	40a15a <_calloc_r+0x4a>
  40a130:	2300      	movs	r3, #0
  40a132:	2a1b      	cmp	r2, #27
  40a134:	6003      	str	r3, [r0, #0]
  40a136:	6043      	str	r3, [r0, #4]
  40a138:	d916      	bls.n	40a168 <_calloc_r+0x58>
  40a13a:	2a24      	cmp	r2, #36	; 0x24
  40a13c:	6083      	str	r3, [r0, #8]
  40a13e:	60c3      	str	r3, [r0, #12]
  40a140:	bf11      	iteee	ne
  40a142:	f100 0210 	addne.w	r2, r0, #16
  40a146:	6103      	streq	r3, [r0, #16]
  40a148:	6143      	streq	r3, [r0, #20]
  40a14a:	f100 0218 	addeq.w	r2, r0, #24
  40a14e:	2300      	movs	r3, #0
  40a150:	6013      	str	r3, [r2, #0]
  40a152:	6053      	str	r3, [r2, #4]
  40a154:	6093      	str	r3, [r2, #8]
  40a156:	4620      	mov	r0, r4
  40a158:	bd10      	pop	{r4, pc}
  40a15a:	4602      	mov	r2, r0
  40a15c:	e7f7      	b.n	40a14e <_calloc_r+0x3e>
  40a15e:	2100      	movs	r1, #0
  40a160:	f7fa fcb6 	bl	404ad0 <memset>
  40a164:	4620      	mov	r0, r4
  40a166:	bd10      	pop	{r4, pc}
  40a168:	f100 0208 	add.w	r2, r0, #8
  40a16c:	e7ef      	b.n	40a14e <_calloc_r+0x3e>
  40a16e:	bf00      	nop

0040a170 <_close_r>:
  40a170:	b538      	push	{r3, r4, r5, lr}
  40a172:	4c07      	ldr	r4, [pc, #28]	; (40a190 <_close_r+0x20>)
  40a174:	2300      	movs	r3, #0
  40a176:	4605      	mov	r5, r0
  40a178:	4608      	mov	r0, r1
  40a17a:	6023      	str	r3, [r4, #0]
  40a17c:	f7f7 f938 	bl	4013f0 <_close>
  40a180:	1c43      	adds	r3, r0, #1
  40a182:	d000      	beq.n	40a186 <_close_r+0x16>
  40a184:	bd38      	pop	{r3, r4, r5, pc}
  40a186:	6823      	ldr	r3, [r4, #0]
  40a188:	2b00      	cmp	r3, #0
  40a18a:	d0fb      	beq.n	40a184 <_close_r+0x14>
  40a18c:	602b      	str	r3, [r5, #0]
  40a18e:	bd38      	pop	{r3, r4, r5, pc}
  40a190:	20400e64 	.word	0x20400e64

0040a194 <_fclose_r>:
  40a194:	b570      	push	{r4, r5, r6, lr}
  40a196:	b159      	cbz	r1, 40a1b0 <_fclose_r+0x1c>
  40a198:	4605      	mov	r5, r0
  40a19a:	460c      	mov	r4, r1
  40a19c:	b110      	cbz	r0, 40a1a4 <_fclose_r+0x10>
  40a19e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a1a0:	2b00      	cmp	r3, #0
  40a1a2:	d03c      	beq.n	40a21e <_fclose_r+0x8a>
  40a1a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a1a6:	07d8      	lsls	r0, r3, #31
  40a1a8:	d505      	bpl.n	40a1b6 <_fclose_r+0x22>
  40a1aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a1ae:	b92b      	cbnz	r3, 40a1bc <_fclose_r+0x28>
  40a1b0:	2600      	movs	r6, #0
  40a1b2:	4630      	mov	r0, r6
  40a1b4:	bd70      	pop	{r4, r5, r6, pc}
  40a1b6:	89a3      	ldrh	r3, [r4, #12]
  40a1b8:	0599      	lsls	r1, r3, #22
  40a1ba:	d53c      	bpl.n	40a236 <_fclose_r+0xa2>
  40a1bc:	4621      	mov	r1, r4
  40a1be:	4628      	mov	r0, r5
  40a1c0:	f7fe fc1c 	bl	4089fc <__sflush_r>
  40a1c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a1c6:	4606      	mov	r6, r0
  40a1c8:	b133      	cbz	r3, 40a1d8 <_fclose_r+0x44>
  40a1ca:	69e1      	ldr	r1, [r4, #28]
  40a1cc:	4628      	mov	r0, r5
  40a1ce:	4798      	blx	r3
  40a1d0:	2800      	cmp	r0, #0
  40a1d2:	bfb8      	it	lt
  40a1d4:	f04f 36ff 	movlt.w	r6, #4294967295
  40a1d8:	89a3      	ldrh	r3, [r4, #12]
  40a1da:	061a      	lsls	r2, r3, #24
  40a1dc:	d422      	bmi.n	40a224 <_fclose_r+0x90>
  40a1de:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a1e0:	b141      	cbz	r1, 40a1f4 <_fclose_r+0x60>
  40a1e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a1e6:	4299      	cmp	r1, r3
  40a1e8:	d002      	beq.n	40a1f0 <_fclose_r+0x5c>
  40a1ea:	4628      	mov	r0, r5
  40a1ec:	f7fe fda0 	bl	408d30 <_free_r>
  40a1f0:	2300      	movs	r3, #0
  40a1f2:	6323      	str	r3, [r4, #48]	; 0x30
  40a1f4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a1f6:	b121      	cbz	r1, 40a202 <_fclose_r+0x6e>
  40a1f8:	4628      	mov	r0, r5
  40a1fa:	f7fe fd99 	bl	408d30 <_free_r>
  40a1fe:	2300      	movs	r3, #0
  40a200:	6463      	str	r3, [r4, #68]	; 0x44
  40a202:	f7fe fd1f 	bl	408c44 <__sfp_lock_acquire>
  40a206:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a208:	2200      	movs	r2, #0
  40a20a:	07db      	lsls	r3, r3, #31
  40a20c:	81a2      	strh	r2, [r4, #12]
  40a20e:	d50e      	bpl.n	40a22e <_fclose_r+0x9a>
  40a210:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a212:	f7ff f825 	bl	409260 <__retarget_lock_close_recursive>
  40a216:	f7fe fd1b 	bl	408c50 <__sfp_lock_release>
  40a21a:	4630      	mov	r0, r6
  40a21c:	bd70      	pop	{r4, r5, r6, pc}
  40a21e:	f7fe fce5 	bl	408bec <__sinit>
  40a222:	e7bf      	b.n	40a1a4 <_fclose_r+0x10>
  40a224:	6921      	ldr	r1, [r4, #16]
  40a226:	4628      	mov	r0, r5
  40a228:	f7fe fd82 	bl	408d30 <_free_r>
  40a22c:	e7d7      	b.n	40a1de <_fclose_r+0x4a>
  40a22e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a230:	f7ff f81a 	bl	409268 <__retarget_lock_release_recursive>
  40a234:	e7ec      	b.n	40a210 <_fclose_r+0x7c>
  40a236:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a238:	f7ff f814 	bl	409264 <__retarget_lock_acquire_recursive>
  40a23c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a240:	2b00      	cmp	r3, #0
  40a242:	d1bb      	bne.n	40a1bc <_fclose_r+0x28>
  40a244:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a246:	f016 0601 	ands.w	r6, r6, #1
  40a24a:	d1b1      	bne.n	40a1b0 <_fclose_r+0x1c>
  40a24c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a24e:	f7ff f80b 	bl	409268 <__retarget_lock_release_recursive>
  40a252:	4630      	mov	r0, r6
  40a254:	bd70      	pop	{r4, r5, r6, pc}
  40a256:	bf00      	nop

0040a258 <__fputwc>:
  40a258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a25c:	b082      	sub	sp, #8
  40a25e:	4680      	mov	r8, r0
  40a260:	4689      	mov	r9, r1
  40a262:	4614      	mov	r4, r2
  40a264:	f000 f8a2 	bl	40a3ac <__locale_mb_cur_max>
  40a268:	2801      	cmp	r0, #1
  40a26a:	d036      	beq.n	40a2da <__fputwc+0x82>
  40a26c:	464a      	mov	r2, r9
  40a26e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40a272:	a901      	add	r1, sp, #4
  40a274:	4640      	mov	r0, r8
  40a276:	f000 f941 	bl	40a4fc <_wcrtomb_r>
  40a27a:	1c42      	adds	r2, r0, #1
  40a27c:	4606      	mov	r6, r0
  40a27e:	d025      	beq.n	40a2cc <__fputwc+0x74>
  40a280:	b3a8      	cbz	r0, 40a2ee <__fputwc+0x96>
  40a282:	f89d e004 	ldrb.w	lr, [sp, #4]
  40a286:	2500      	movs	r5, #0
  40a288:	f10d 0a04 	add.w	sl, sp, #4
  40a28c:	e009      	b.n	40a2a2 <__fputwc+0x4a>
  40a28e:	6823      	ldr	r3, [r4, #0]
  40a290:	1c5a      	adds	r2, r3, #1
  40a292:	6022      	str	r2, [r4, #0]
  40a294:	f883 e000 	strb.w	lr, [r3]
  40a298:	3501      	adds	r5, #1
  40a29a:	42b5      	cmp	r5, r6
  40a29c:	d227      	bcs.n	40a2ee <__fputwc+0x96>
  40a29e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40a2a2:	68a3      	ldr	r3, [r4, #8]
  40a2a4:	3b01      	subs	r3, #1
  40a2a6:	2b00      	cmp	r3, #0
  40a2a8:	60a3      	str	r3, [r4, #8]
  40a2aa:	daf0      	bge.n	40a28e <__fputwc+0x36>
  40a2ac:	69a7      	ldr	r7, [r4, #24]
  40a2ae:	42bb      	cmp	r3, r7
  40a2b0:	4671      	mov	r1, lr
  40a2b2:	4622      	mov	r2, r4
  40a2b4:	4640      	mov	r0, r8
  40a2b6:	db02      	blt.n	40a2be <__fputwc+0x66>
  40a2b8:	f1be 0f0a 	cmp.w	lr, #10
  40a2bc:	d1e7      	bne.n	40a28e <__fputwc+0x36>
  40a2be:	f000 f8c5 	bl	40a44c <__swbuf_r>
  40a2c2:	1c43      	adds	r3, r0, #1
  40a2c4:	d1e8      	bne.n	40a298 <__fputwc+0x40>
  40a2c6:	b002      	add	sp, #8
  40a2c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a2cc:	89a3      	ldrh	r3, [r4, #12]
  40a2ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a2d2:	81a3      	strh	r3, [r4, #12]
  40a2d4:	b002      	add	sp, #8
  40a2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a2da:	f109 33ff 	add.w	r3, r9, #4294967295
  40a2de:	2bfe      	cmp	r3, #254	; 0xfe
  40a2e0:	d8c4      	bhi.n	40a26c <__fputwc+0x14>
  40a2e2:	fa5f fe89 	uxtb.w	lr, r9
  40a2e6:	4606      	mov	r6, r0
  40a2e8:	f88d e004 	strb.w	lr, [sp, #4]
  40a2ec:	e7cb      	b.n	40a286 <__fputwc+0x2e>
  40a2ee:	4648      	mov	r0, r9
  40a2f0:	b002      	add	sp, #8
  40a2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a2f6:	bf00      	nop

0040a2f8 <_fputwc_r>:
  40a2f8:	b530      	push	{r4, r5, lr}
  40a2fa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40a2fc:	f013 0f01 	tst.w	r3, #1
  40a300:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40a304:	4614      	mov	r4, r2
  40a306:	b083      	sub	sp, #12
  40a308:	4605      	mov	r5, r0
  40a30a:	b29a      	uxth	r2, r3
  40a30c:	d101      	bne.n	40a312 <_fputwc_r+0x1a>
  40a30e:	0590      	lsls	r0, r2, #22
  40a310:	d51c      	bpl.n	40a34c <_fputwc_r+0x54>
  40a312:	0490      	lsls	r0, r2, #18
  40a314:	d406      	bmi.n	40a324 <_fputwc_r+0x2c>
  40a316:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40a318:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40a31c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a320:	81a3      	strh	r3, [r4, #12]
  40a322:	6662      	str	r2, [r4, #100]	; 0x64
  40a324:	4628      	mov	r0, r5
  40a326:	4622      	mov	r2, r4
  40a328:	f7ff ff96 	bl	40a258 <__fputwc>
  40a32c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a32e:	07da      	lsls	r2, r3, #31
  40a330:	4605      	mov	r5, r0
  40a332:	d402      	bmi.n	40a33a <_fputwc_r+0x42>
  40a334:	89a3      	ldrh	r3, [r4, #12]
  40a336:	059b      	lsls	r3, r3, #22
  40a338:	d502      	bpl.n	40a340 <_fputwc_r+0x48>
  40a33a:	4628      	mov	r0, r5
  40a33c:	b003      	add	sp, #12
  40a33e:	bd30      	pop	{r4, r5, pc}
  40a340:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a342:	f7fe ff91 	bl	409268 <__retarget_lock_release_recursive>
  40a346:	4628      	mov	r0, r5
  40a348:	b003      	add	sp, #12
  40a34a:	bd30      	pop	{r4, r5, pc}
  40a34c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a34e:	9101      	str	r1, [sp, #4]
  40a350:	f7fe ff88 	bl	409264 <__retarget_lock_acquire_recursive>
  40a354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a358:	9901      	ldr	r1, [sp, #4]
  40a35a:	b29a      	uxth	r2, r3
  40a35c:	e7d9      	b.n	40a312 <_fputwc_r+0x1a>
  40a35e:	bf00      	nop

0040a360 <_fstat_r>:
  40a360:	b538      	push	{r3, r4, r5, lr}
  40a362:	460b      	mov	r3, r1
  40a364:	4c07      	ldr	r4, [pc, #28]	; (40a384 <_fstat_r+0x24>)
  40a366:	4605      	mov	r5, r0
  40a368:	4611      	mov	r1, r2
  40a36a:	4618      	mov	r0, r3
  40a36c:	2300      	movs	r3, #0
  40a36e:	6023      	str	r3, [r4, #0]
  40a370:	f7f7 f841 	bl	4013f6 <_fstat>
  40a374:	1c43      	adds	r3, r0, #1
  40a376:	d000      	beq.n	40a37a <_fstat_r+0x1a>
  40a378:	bd38      	pop	{r3, r4, r5, pc}
  40a37a:	6823      	ldr	r3, [r4, #0]
  40a37c:	2b00      	cmp	r3, #0
  40a37e:	d0fb      	beq.n	40a378 <_fstat_r+0x18>
  40a380:	602b      	str	r3, [r5, #0]
  40a382:	bd38      	pop	{r3, r4, r5, pc}
  40a384:	20400e64 	.word	0x20400e64

0040a388 <_isatty_r>:
  40a388:	b538      	push	{r3, r4, r5, lr}
  40a38a:	4c07      	ldr	r4, [pc, #28]	; (40a3a8 <_isatty_r+0x20>)
  40a38c:	2300      	movs	r3, #0
  40a38e:	4605      	mov	r5, r0
  40a390:	4608      	mov	r0, r1
  40a392:	6023      	str	r3, [r4, #0]
  40a394:	f7f7 f834 	bl	401400 <_isatty>
  40a398:	1c43      	adds	r3, r0, #1
  40a39a:	d000      	beq.n	40a39e <_isatty_r+0x16>
  40a39c:	bd38      	pop	{r3, r4, r5, pc}
  40a39e:	6823      	ldr	r3, [r4, #0]
  40a3a0:	2b00      	cmp	r3, #0
  40a3a2:	d0fb      	beq.n	40a39c <_isatty_r+0x14>
  40a3a4:	602b      	str	r3, [r5, #0]
  40a3a6:	bd38      	pop	{r3, r4, r5, pc}
  40a3a8:	20400e64 	.word	0x20400e64

0040a3ac <__locale_mb_cur_max>:
  40a3ac:	4b04      	ldr	r3, [pc, #16]	; (40a3c0 <__locale_mb_cur_max+0x14>)
  40a3ae:	4a05      	ldr	r2, [pc, #20]	; (40a3c4 <__locale_mb_cur_max+0x18>)
  40a3b0:	681b      	ldr	r3, [r3, #0]
  40a3b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40a3b4:	2b00      	cmp	r3, #0
  40a3b6:	bf08      	it	eq
  40a3b8:	4613      	moveq	r3, r2
  40a3ba:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40a3be:	4770      	bx	lr
  40a3c0:	20400024 	.word	0x20400024
  40a3c4:	20400864 	.word	0x20400864

0040a3c8 <_lseek_r>:
  40a3c8:	b570      	push	{r4, r5, r6, lr}
  40a3ca:	460d      	mov	r5, r1
  40a3cc:	4c08      	ldr	r4, [pc, #32]	; (40a3f0 <_lseek_r+0x28>)
  40a3ce:	4611      	mov	r1, r2
  40a3d0:	4606      	mov	r6, r0
  40a3d2:	461a      	mov	r2, r3
  40a3d4:	4628      	mov	r0, r5
  40a3d6:	2300      	movs	r3, #0
  40a3d8:	6023      	str	r3, [r4, #0]
  40a3da:	f7f7 f813 	bl	401404 <_lseek>
  40a3de:	1c43      	adds	r3, r0, #1
  40a3e0:	d000      	beq.n	40a3e4 <_lseek_r+0x1c>
  40a3e2:	bd70      	pop	{r4, r5, r6, pc}
  40a3e4:	6823      	ldr	r3, [r4, #0]
  40a3e6:	2b00      	cmp	r3, #0
  40a3e8:	d0fb      	beq.n	40a3e2 <_lseek_r+0x1a>
  40a3ea:	6033      	str	r3, [r6, #0]
  40a3ec:	bd70      	pop	{r4, r5, r6, pc}
  40a3ee:	bf00      	nop
  40a3f0:	20400e64 	.word	0x20400e64

0040a3f4 <__ascii_mbtowc>:
  40a3f4:	b082      	sub	sp, #8
  40a3f6:	b149      	cbz	r1, 40a40c <__ascii_mbtowc+0x18>
  40a3f8:	b15a      	cbz	r2, 40a412 <__ascii_mbtowc+0x1e>
  40a3fa:	b16b      	cbz	r3, 40a418 <__ascii_mbtowc+0x24>
  40a3fc:	7813      	ldrb	r3, [r2, #0]
  40a3fe:	600b      	str	r3, [r1, #0]
  40a400:	7812      	ldrb	r2, [r2, #0]
  40a402:	1c10      	adds	r0, r2, #0
  40a404:	bf18      	it	ne
  40a406:	2001      	movne	r0, #1
  40a408:	b002      	add	sp, #8
  40a40a:	4770      	bx	lr
  40a40c:	a901      	add	r1, sp, #4
  40a40e:	2a00      	cmp	r2, #0
  40a410:	d1f3      	bne.n	40a3fa <__ascii_mbtowc+0x6>
  40a412:	4610      	mov	r0, r2
  40a414:	b002      	add	sp, #8
  40a416:	4770      	bx	lr
  40a418:	f06f 0001 	mvn.w	r0, #1
  40a41c:	e7f4      	b.n	40a408 <__ascii_mbtowc+0x14>
  40a41e:	bf00      	nop

0040a420 <_read_r>:
  40a420:	b570      	push	{r4, r5, r6, lr}
  40a422:	460d      	mov	r5, r1
  40a424:	4c08      	ldr	r4, [pc, #32]	; (40a448 <_read_r+0x28>)
  40a426:	4611      	mov	r1, r2
  40a428:	4606      	mov	r6, r0
  40a42a:	461a      	mov	r2, r3
  40a42c:	4628      	mov	r0, r5
  40a42e:	2300      	movs	r3, #0
  40a430:	6023      	str	r3, [r4, #0]
  40a432:	f7f6 fa99 	bl	400968 <_read>
  40a436:	1c43      	adds	r3, r0, #1
  40a438:	d000      	beq.n	40a43c <_read_r+0x1c>
  40a43a:	bd70      	pop	{r4, r5, r6, pc}
  40a43c:	6823      	ldr	r3, [r4, #0]
  40a43e:	2b00      	cmp	r3, #0
  40a440:	d0fb      	beq.n	40a43a <_read_r+0x1a>
  40a442:	6033      	str	r3, [r6, #0]
  40a444:	bd70      	pop	{r4, r5, r6, pc}
  40a446:	bf00      	nop
  40a448:	20400e64 	.word	0x20400e64

0040a44c <__swbuf_r>:
  40a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a44e:	460d      	mov	r5, r1
  40a450:	4614      	mov	r4, r2
  40a452:	4606      	mov	r6, r0
  40a454:	b110      	cbz	r0, 40a45c <__swbuf_r+0x10>
  40a456:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a458:	2b00      	cmp	r3, #0
  40a45a:	d04b      	beq.n	40a4f4 <__swbuf_r+0xa8>
  40a45c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a460:	69a3      	ldr	r3, [r4, #24]
  40a462:	60a3      	str	r3, [r4, #8]
  40a464:	b291      	uxth	r1, r2
  40a466:	0708      	lsls	r0, r1, #28
  40a468:	d539      	bpl.n	40a4de <__swbuf_r+0x92>
  40a46a:	6923      	ldr	r3, [r4, #16]
  40a46c:	2b00      	cmp	r3, #0
  40a46e:	d036      	beq.n	40a4de <__swbuf_r+0x92>
  40a470:	b2ed      	uxtb	r5, r5
  40a472:	0489      	lsls	r1, r1, #18
  40a474:	462f      	mov	r7, r5
  40a476:	d515      	bpl.n	40a4a4 <__swbuf_r+0x58>
  40a478:	6822      	ldr	r2, [r4, #0]
  40a47a:	6961      	ldr	r1, [r4, #20]
  40a47c:	1ad3      	subs	r3, r2, r3
  40a47e:	428b      	cmp	r3, r1
  40a480:	da1c      	bge.n	40a4bc <__swbuf_r+0x70>
  40a482:	3301      	adds	r3, #1
  40a484:	68a1      	ldr	r1, [r4, #8]
  40a486:	1c50      	adds	r0, r2, #1
  40a488:	3901      	subs	r1, #1
  40a48a:	60a1      	str	r1, [r4, #8]
  40a48c:	6020      	str	r0, [r4, #0]
  40a48e:	7015      	strb	r5, [r2, #0]
  40a490:	6962      	ldr	r2, [r4, #20]
  40a492:	429a      	cmp	r2, r3
  40a494:	d01a      	beq.n	40a4cc <__swbuf_r+0x80>
  40a496:	89a3      	ldrh	r3, [r4, #12]
  40a498:	07db      	lsls	r3, r3, #31
  40a49a:	d501      	bpl.n	40a4a0 <__swbuf_r+0x54>
  40a49c:	2d0a      	cmp	r5, #10
  40a49e:	d015      	beq.n	40a4cc <__swbuf_r+0x80>
  40a4a0:	4638      	mov	r0, r7
  40a4a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a4a4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40a4a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a4aa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40a4ae:	81a2      	strh	r2, [r4, #12]
  40a4b0:	6822      	ldr	r2, [r4, #0]
  40a4b2:	6661      	str	r1, [r4, #100]	; 0x64
  40a4b4:	6961      	ldr	r1, [r4, #20]
  40a4b6:	1ad3      	subs	r3, r2, r3
  40a4b8:	428b      	cmp	r3, r1
  40a4ba:	dbe2      	blt.n	40a482 <__swbuf_r+0x36>
  40a4bc:	4621      	mov	r1, r4
  40a4be:	4630      	mov	r0, r6
  40a4c0:	f7fe fb3c 	bl	408b3c <_fflush_r>
  40a4c4:	b940      	cbnz	r0, 40a4d8 <__swbuf_r+0x8c>
  40a4c6:	6822      	ldr	r2, [r4, #0]
  40a4c8:	2301      	movs	r3, #1
  40a4ca:	e7db      	b.n	40a484 <__swbuf_r+0x38>
  40a4cc:	4621      	mov	r1, r4
  40a4ce:	4630      	mov	r0, r6
  40a4d0:	f7fe fb34 	bl	408b3c <_fflush_r>
  40a4d4:	2800      	cmp	r0, #0
  40a4d6:	d0e3      	beq.n	40a4a0 <__swbuf_r+0x54>
  40a4d8:	f04f 37ff 	mov.w	r7, #4294967295
  40a4dc:	e7e0      	b.n	40a4a0 <__swbuf_r+0x54>
  40a4de:	4621      	mov	r1, r4
  40a4e0:	4630      	mov	r0, r6
  40a4e2:	f7fd fa57 	bl	407994 <__swsetup_r>
  40a4e6:	2800      	cmp	r0, #0
  40a4e8:	d1f6      	bne.n	40a4d8 <__swbuf_r+0x8c>
  40a4ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a4ee:	6923      	ldr	r3, [r4, #16]
  40a4f0:	b291      	uxth	r1, r2
  40a4f2:	e7bd      	b.n	40a470 <__swbuf_r+0x24>
  40a4f4:	f7fe fb7a 	bl	408bec <__sinit>
  40a4f8:	e7b0      	b.n	40a45c <__swbuf_r+0x10>
  40a4fa:	bf00      	nop

0040a4fc <_wcrtomb_r>:
  40a4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a4fe:	4606      	mov	r6, r0
  40a500:	b085      	sub	sp, #20
  40a502:	461f      	mov	r7, r3
  40a504:	b189      	cbz	r1, 40a52a <_wcrtomb_r+0x2e>
  40a506:	4c10      	ldr	r4, [pc, #64]	; (40a548 <_wcrtomb_r+0x4c>)
  40a508:	4d10      	ldr	r5, [pc, #64]	; (40a54c <_wcrtomb_r+0x50>)
  40a50a:	6824      	ldr	r4, [r4, #0]
  40a50c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40a50e:	2c00      	cmp	r4, #0
  40a510:	bf08      	it	eq
  40a512:	462c      	moveq	r4, r5
  40a514:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40a518:	47a0      	blx	r4
  40a51a:	1c43      	adds	r3, r0, #1
  40a51c:	d103      	bne.n	40a526 <_wcrtomb_r+0x2a>
  40a51e:	2200      	movs	r2, #0
  40a520:	238a      	movs	r3, #138	; 0x8a
  40a522:	603a      	str	r2, [r7, #0]
  40a524:	6033      	str	r3, [r6, #0]
  40a526:	b005      	add	sp, #20
  40a528:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a52a:	460c      	mov	r4, r1
  40a52c:	4906      	ldr	r1, [pc, #24]	; (40a548 <_wcrtomb_r+0x4c>)
  40a52e:	4a07      	ldr	r2, [pc, #28]	; (40a54c <_wcrtomb_r+0x50>)
  40a530:	6809      	ldr	r1, [r1, #0]
  40a532:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40a534:	2900      	cmp	r1, #0
  40a536:	bf08      	it	eq
  40a538:	4611      	moveq	r1, r2
  40a53a:	4622      	mov	r2, r4
  40a53c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40a540:	a901      	add	r1, sp, #4
  40a542:	47a0      	blx	r4
  40a544:	e7e9      	b.n	40a51a <_wcrtomb_r+0x1e>
  40a546:	bf00      	nop
  40a548:	20400024 	.word	0x20400024
  40a54c:	20400864 	.word	0x20400864

0040a550 <__ascii_wctomb>:
  40a550:	b121      	cbz	r1, 40a55c <__ascii_wctomb+0xc>
  40a552:	2aff      	cmp	r2, #255	; 0xff
  40a554:	d804      	bhi.n	40a560 <__ascii_wctomb+0x10>
  40a556:	700a      	strb	r2, [r1, #0]
  40a558:	2001      	movs	r0, #1
  40a55a:	4770      	bx	lr
  40a55c:	4608      	mov	r0, r1
  40a55e:	4770      	bx	lr
  40a560:	238a      	movs	r3, #138	; 0x8a
  40a562:	6003      	str	r3, [r0, #0]
  40a564:	f04f 30ff 	mov.w	r0, #4294967295
  40a568:	4770      	bx	lr
  40a56a:	bf00      	nop

0040a56c <__gedf2>:
  40a56c:	f04f 3cff 	mov.w	ip, #4294967295
  40a570:	e006      	b.n	40a580 <__cmpdf2+0x4>
  40a572:	bf00      	nop

0040a574 <__ledf2>:
  40a574:	f04f 0c01 	mov.w	ip, #1
  40a578:	e002      	b.n	40a580 <__cmpdf2+0x4>
  40a57a:	bf00      	nop

0040a57c <__cmpdf2>:
  40a57c:	f04f 0c01 	mov.w	ip, #1
  40a580:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a584:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a588:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a58c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a590:	bf18      	it	ne
  40a592:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a596:	d01b      	beq.n	40a5d0 <__cmpdf2+0x54>
  40a598:	b001      	add	sp, #4
  40a59a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a59e:	bf0c      	ite	eq
  40a5a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a5a4:	ea91 0f03 	teqne	r1, r3
  40a5a8:	bf02      	ittt	eq
  40a5aa:	ea90 0f02 	teqeq	r0, r2
  40a5ae:	2000      	moveq	r0, #0
  40a5b0:	4770      	bxeq	lr
  40a5b2:	f110 0f00 	cmn.w	r0, #0
  40a5b6:	ea91 0f03 	teq	r1, r3
  40a5ba:	bf58      	it	pl
  40a5bc:	4299      	cmppl	r1, r3
  40a5be:	bf08      	it	eq
  40a5c0:	4290      	cmpeq	r0, r2
  40a5c2:	bf2c      	ite	cs
  40a5c4:	17d8      	asrcs	r0, r3, #31
  40a5c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a5ca:	f040 0001 	orr.w	r0, r0, #1
  40a5ce:	4770      	bx	lr
  40a5d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a5d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a5d8:	d102      	bne.n	40a5e0 <__cmpdf2+0x64>
  40a5da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a5de:	d107      	bne.n	40a5f0 <__cmpdf2+0x74>
  40a5e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a5e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a5e8:	d1d6      	bne.n	40a598 <__cmpdf2+0x1c>
  40a5ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a5ee:	d0d3      	beq.n	40a598 <__cmpdf2+0x1c>
  40a5f0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a5f4:	4770      	bx	lr
  40a5f6:	bf00      	nop

0040a5f8 <__aeabi_cdrcmple>:
  40a5f8:	4684      	mov	ip, r0
  40a5fa:	4610      	mov	r0, r2
  40a5fc:	4662      	mov	r2, ip
  40a5fe:	468c      	mov	ip, r1
  40a600:	4619      	mov	r1, r3
  40a602:	4663      	mov	r3, ip
  40a604:	e000      	b.n	40a608 <__aeabi_cdcmpeq>
  40a606:	bf00      	nop

0040a608 <__aeabi_cdcmpeq>:
  40a608:	b501      	push	{r0, lr}
  40a60a:	f7ff ffb7 	bl	40a57c <__cmpdf2>
  40a60e:	2800      	cmp	r0, #0
  40a610:	bf48      	it	mi
  40a612:	f110 0f00 	cmnmi.w	r0, #0
  40a616:	bd01      	pop	{r0, pc}

0040a618 <__aeabi_dcmpeq>:
  40a618:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a61c:	f7ff fff4 	bl	40a608 <__aeabi_cdcmpeq>
  40a620:	bf0c      	ite	eq
  40a622:	2001      	moveq	r0, #1
  40a624:	2000      	movne	r0, #0
  40a626:	f85d fb08 	ldr.w	pc, [sp], #8
  40a62a:	bf00      	nop

0040a62c <__aeabi_dcmplt>:
  40a62c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a630:	f7ff ffea 	bl	40a608 <__aeabi_cdcmpeq>
  40a634:	bf34      	ite	cc
  40a636:	2001      	movcc	r0, #1
  40a638:	2000      	movcs	r0, #0
  40a63a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a63e:	bf00      	nop

0040a640 <__aeabi_dcmple>:
  40a640:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a644:	f7ff ffe0 	bl	40a608 <__aeabi_cdcmpeq>
  40a648:	bf94      	ite	ls
  40a64a:	2001      	movls	r0, #1
  40a64c:	2000      	movhi	r0, #0
  40a64e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a652:	bf00      	nop

0040a654 <__aeabi_dcmpge>:
  40a654:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a658:	f7ff ffce 	bl	40a5f8 <__aeabi_cdrcmple>
  40a65c:	bf94      	ite	ls
  40a65e:	2001      	movls	r0, #1
  40a660:	2000      	movhi	r0, #0
  40a662:	f85d fb08 	ldr.w	pc, [sp], #8
  40a666:	bf00      	nop

0040a668 <__aeabi_dcmpgt>:
  40a668:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a66c:	f7ff ffc4 	bl	40a5f8 <__aeabi_cdrcmple>
  40a670:	bf34      	ite	cc
  40a672:	2001      	movcc	r0, #1
  40a674:	2000      	movcs	r0, #0
  40a676:	f85d fb08 	ldr.w	pc, [sp], #8
  40a67a:	bf00      	nop

0040a67c <__aeabi_dcmpun>:
  40a67c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a680:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a684:	d102      	bne.n	40a68c <__aeabi_dcmpun+0x10>
  40a686:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a68a:	d10a      	bne.n	40a6a2 <__aeabi_dcmpun+0x26>
  40a68c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a694:	d102      	bne.n	40a69c <__aeabi_dcmpun+0x20>
  40a696:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a69a:	d102      	bne.n	40a6a2 <__aeabi_dcmpun+0x26>
  40a69c:	f04f 0000 	mov.w	r0, #0
  40a6a0:	4770      	bx	lr
  40a6a2:	f04f 0001 	mov.w	r0, #1
  40a6a6:	4770      	bx	lr

0040a6a8 <__aeabi_d2iz>:
  40a6a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a6ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a6b0:	d215      	bcs.n	40a6de <__aeabi_d2iz+0x36>
  40a6b2:	d511      	bpl.n	40a6d8 <__aeabi_d2iz+0x30>
  40a6b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a6b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a6bc:	d912      	bls.n	40a6e4 <__aeabi_d2iz+0x3c>
  40a6be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a6c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a6c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a6ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a6ce:	fa23 f002 	lsr.w	r0, r3, r2
  40a6d2:	bf18      	it	ne
  40a6d4:	4240      	negne	r0, r0
  40a6d6:	4770      	bx	lr
  40a6d8:	f04f 0000 	mov.w	r0, #0
  40a6dc:	4770      	bx	lr
  40a6de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a6e2:	d105      	bne.n	40a6f0 <__aeabi_d2iz+0x48>
  40a6e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a6e8:	bf08      	it	eq
  40a6ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a6ee:	4770      	bx	lr
  40a6f0:	f04f 0000 	mov.w	r0, #0
  40a6f4:	4770      	bx	lr
  40a6f6:	bf00      	nop

0040a6f8 <sysfont_glyphs>:
  40a6f8:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
  40a708:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
  40a718:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
  40a728:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
  40a738:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
  40a748:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
  40a758:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
  40a768:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
  40a778:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
  40a788:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
  40a798:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
  40a7a8:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
  40a7b8:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
  40a7c8:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
  40a7d8:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
  40a7e8:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
  40a7f8:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
  40a808:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
  40a818:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
  40a828:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
  40a838:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
  40a848:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
  40a858:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
  40a868:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
  40a878:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
  40a888:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
  40a898:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
  40a8a8:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
  40a8b8:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
  40a8c8:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
  40a8d8:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
  40a8e8:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
  40a8f8:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
  40a908:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
  40a918:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
  40a928:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
  40a938:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
  40a948:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
  40a958:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
  40a968:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
  40a978:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
  40a988:	4020 0000 4449 454c 0000 0000 6d54 5172      @..IDLE....TmrQ
  40a998:	0000 0000 6d54 2072 7653 0063 6146 6c69     ....Tmr Svc.Fail
  40a9a8:	6465 7420 206f 7263 6165 6574 7120 6575     ed to create que
  40a9b8:	6575 000d 6146 6c69 6465 7420 206f 7263     ue..Failed to cr
  40a9c8:	6165 6574 7320 6d65 7061 6f68 6572 000d     eate semaphore..
  40a9d8:	6c6f 6465 0000 0000 6146 6c69 6465 7420     oled....Failed t
  40a9e8:	206f 7263 6165 6574 6f20 656c 2064 6174     o create oled ta
  40a9f8:	6b73 000d 6c61 7261 006d 0000 6146 6c69     sk..alarm...Fail
  40aa08:	6465 7420 206f 7263 6165 6574 6120 616c     ed to create ala
  40aa18:	6d72 7420 7361 0d6b 0000 0000 6944 7473     rm task.....Dist
  40aa28:	6e61 6963 3a61 2520 2066 6d63 000a 0000     ancia: %f cm....
  40aa38:	3625 332e 0066 0000 6320 206d 0020 0000     %6.3f... cm  ...
  40aa48:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  40aa58:	2078 7325 0a0d 0000                         x %s....

0040aa60 <_global_impure_ptr>:
  40aa60:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  40aa70:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40aa80:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40aa90:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40aaa0:	296c 0000 0030 0000                         l)..0...

0040aaa8 <blanks.7223>:
  40aaa8:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040aab8 <zeroes.7224>:
  40aab8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040aac8 <blanks.7238>:
  40aac8:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040aad8 <zeroes.7239>:
  40aad8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40aae8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

0040aaf8 <__mprec_bigtens>:
  40aaf8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40ab08:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40ab18:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040ab20 <__mprec_tens>:
  40ab20:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40ab30:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40ab40:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40ab50:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40ab60:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40ab70:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40ab80:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40ab90:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40aba0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40abb0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40abc0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40abd0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40abe0:	9db4 79d9 7843 44ea                         ...yCx.D

0040abe8 <p05.6055>:
  40abe8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  40abf8:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040ac04 <_ctype_>:
  40ac04:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40ac14:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40ac24:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40ac34:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40ac44:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40ac54:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40ac64:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40ac74:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40ac84:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0040ad08 <_init>:
  40ad08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ad0a:	bf00      	nop
  40ad0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ad0e:	bc08      	pop	{r3}
  40ad10:	469e      	mov	lr, r3
  40ad12:	4770      	bx	lr

0040ad14 <__init_array_start>:
  40ad14:	00407a5d 	.word	0x00407a5d

0040ad18 <__frame_dummy_init_array_entry>:
  40ad18:	00400165                                e.@.

0040ad1c <_fini>:
  40ad1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ad1e:	bf00      	nop
  40ad20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ad22:	bc08      	pop	{r3}
  40ad24:	469e      	mov	lr, r3
  40ad26:	4770      	bx	lr

0040ad28 <__fini_array_start>:
  40ad28:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 a6f8 0040 0706 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0e40 2040                                   @.@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	a551 0040 a3f5 0040 0000 0000 ac04 0040     Q.@...@.......@.
20400954:	ac00 0040 aa20 0040 aa20 0040 aa20 0040     ..@. .@. .@. .@.
20400964:	aa20 0040 aa20 0040 aa20 0040 aa20 0040      .@. .@. .@. .@.
20400974:	aa20 0040 aa20 0040 ffff ffff ffff ffff      .@. .@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
