// Seed: 350834806
`timescale 1ps / 1 ps
module module_0 (
    input  id_0
    , id_3,
    input  id_1,
    output id_2
);
  assign id_3 = id_0;
  logic id_4;
  type_10(
      id_0, 1
  ); type_11(
      !id_2, id_2
  );
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
