Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 25 16:26:24 2022
| Host         : jonathanb-ZenBook-UX534FTC-UX534FT running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file pass_through_wrapper_control_sets_placed.rpt
| Design       : pass_through_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   423 |
|    Minimum number of control sets                        |   334 |
|    Addition due to synthesis replication                 |    89 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1541 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   423 |
| >= 0 to < 4        |   121 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    10 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1151 |          337 |
| No           | No                    | Yes                    |             171 |           35 |
| No           | Yes                   | No                     |            1831 |          520 |
| Yes          | No                    | No                     |            1489 |          444 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2513 |          746 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                       Enable Signal                                                                                       |                                                                                    Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                  |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                   |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CAPTURE2_out                                                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                    |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4              |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                   |                1 |              1 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                     |                1 |              1 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                              |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                         |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                    |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                         |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                   |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                               |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_stats_reset/async_rst4                                                                    |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[1]                                      |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                 | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                             |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_1                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                       |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                           |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                     |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                            |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                           |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__48_0[1]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                               |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[0]                                      |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                              |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[0]                                      |                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_2                                     |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                      |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                              |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                      |                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                              |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                           |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG0_OUT2                                                                                |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG5_OUT                                                                                 |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                         |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                            |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                      |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                2 |              2 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                      |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                      |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_2                                     |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                              |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                         |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                         |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                  |                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                        |                1 |              2 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                    |                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[1]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                              |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                           |                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                |                1 |              3 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                2 |              3 |         1.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                2 |              3 |         1.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG5_OUT                                                                                 |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              3 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[5]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[1]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__19_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG0_OUT2                                                                                |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG0_OUT2                                                                                |                1 |              4 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                  | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__75_2                                     |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[4]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[9]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[8]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[6]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[2]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[7]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[3]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[1]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                     | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                      |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/SR[0]                                                                                    |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/configurable_match_cap                                                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_reset_reg                                                                             |                1 |              4 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                3 |              4 |         1.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              4 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                               |                1 |              4 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                               | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                             |                2 |              4 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                      |                1 |              4 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                               |                3 |              4 |         1.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                   |                4 |              4 |         1.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__48_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                               |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[2]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[1]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[4]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[3]                                      |                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[2]                                      |                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/REG5_OUT                                                                                 |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                         |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                 |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CE_REG1_OUT4_out                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CE_REG5_OUT                                                                              |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                             |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                  |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT3_out                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CE_REG5_OUT                                                                              |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out1                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_in                                                                                |                1 |              5 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_i_1_n_0                                            |                1 |              5 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                      | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                1 |              5 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                2 |              5 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                             |                1 |              5 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                         |                1 |              5 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                       | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                2 |              5 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                            |                1 |              5 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                               | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                |                2 |              5 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/E[0]                                                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                2 |              6 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                             |                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                          |                2 |              6 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                           | pass_through_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                |                1 |              6 |         6.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx/data_count                                                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/SR[0]                                                                                    |                2 |              6 |         3.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/enb2                                                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                     |                1 |              6 |         6.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/SR[0]                                                                   |                2 |              6 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                      |                2 |              6 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                  | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                3 |              6 |         2.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                   |                2 |              7 |         3.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid                                                                                     |                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                   |                1 |              7 |         7.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                |                2 |              7 |         3.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                2 |              7 |         3.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                 |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                4 |              8 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                              | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/SR[0]                                                                                    |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1               |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                 |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/E[0]                                                                                                                         |                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CRC_CE                                                                                       |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                            |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                            |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                |                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                4 |              8 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                     |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0                                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                  |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                  | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CRC_CE                                                                                       |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                  |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                  |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                  |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                |                4 |              8 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                     | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                1 |              8 |         8.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                           |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                           |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                           |                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                     |                2 |              8 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                  | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                        |                2 |              8 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                        |                3 |              8 |         2.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[12]                                                                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                3 |              8 |         2.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                  | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                2 |              9 |         4.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                         |                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                         | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |              9 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                       | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |              9 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |              9 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                             | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |              9 |         3.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                   |                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[9]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                3 |              9 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[0][0]                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |             10 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                       | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                3 |             10 |         3.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                               |                4 |             10 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_onehot_rxd_axistream_current_state_reg[5][0]                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_2[0]                                                                                                       |                4 |             10 |         2.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                6 |             10 |         1.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                    |                3 |             10 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                        |                4 |             10 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                        |                3 |             10 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                        |                4 |             10 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                              | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                        |                3 |             10 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_2                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                        |                2 |             10 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                             |                2 |             10 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                4 |             10 |         2.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                             |                2 |             10 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/REG0_OUT2                                                                                |                2 |             10 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                  |                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                              | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                3 |             10 |         3.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                3 |             10 |         3.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                          |                2 |             10 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             11 |         2.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                   | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |             11 |         3.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |             11 |         2.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                         | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |             11 |         2.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                              |                5 |             11 |         2.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[1][0]                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |                6 |             11 |         1.83 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/SR[0]                                                                                                                    |                3 |             11 |         3.67 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                   |                3 |             11 |         3.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                     |                5 |             12 |         2.40 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                2 |             12 |         6.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                3 |             12 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                              |                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                        |                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                2 |             12 |         6.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                              |                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                     |                5 |             12 |         2.40 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                              | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                               |                3 |             12 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                    |                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[14]                                                                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                3 |             13 |         4.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                           |                5 |             13 |         2.60 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                          |                4 |             13 |         3.25 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                       |                4 |             13 |         3.25 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                |                4 |             13 |         3.25 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                     |                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                2 |             14 |         7.00 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out1                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                     |                3 |             14 |         4.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                        |                7 |             14 |         2.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                           |                5 |             14 |         2.80 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                  |                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                  | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                  |                4 |             15 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/sel                                                                                             | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_STR_RXD_ARESETN_0                                                                                                    |                4 |             15 |         3.75 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                4 |             15 |         3.75 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                4 |             16 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__71_1[0]                                      | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                3 |             16 |         5.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                              |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                               |                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[13]                                                                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                6 |             16 |         2.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[5]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                7 |             16 |         2.29 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_enable_int_reg[0]                                                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                4 |             16 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx/sample_int_re                                                                              |                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_field_wr_reg_n_0_[2]                      |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_compare_wr_reg_n_0_[2]                    |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_field_wr_reg_n_0_[1]                      |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_compare_wr_reg_n_0_[1]                    |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_field_wr_reg_n_0_[0]                      |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_compare_wr_reg_n_0_[0]                    |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                        |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                6 |             16 |         2.67 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx/E[0]                                                                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |                3 |             16 |         5.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/E[0]                                                            | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                4 |             16 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                          |                5 |             16 |         3.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_field_wr_reg_n_0_[3]                      |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                  | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                3 |             16 |         5.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                3 |             16 |         5.33 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/wepa                                                               |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_compare_wr_reg_n_0_[3]                    |                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1_n_0                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                4 |             16 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                 |                3 |             17 |         5.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                  |                3 |             17 |         5.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/E[0]                                                                                                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                6 |             17 |         2.83 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                7 |             18 |         2.57 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                       | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                               |                3 |             19 |         6.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                              | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                6 |             20 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n                                                                                                          |                4 |             20 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |                6 |             20 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n                                                           |                4 |             20 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                         | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                5 |             20 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_0                                                          | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                        |                7 |             20 |         2.86 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                  |                4 |             20 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                             |                4 |             21 |         5.25 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                               |                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                        |                8 |             22 |         2.75 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                            | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                8 |             22 |         2.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                 |               22 |             22 |         1.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                |               12 |             23 |         1.92 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                6 |             24 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                 |                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                7 |             25 |         3.57 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                7 |             25 |         3.57 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |               10 |             25 |         2.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                7 |             25 |         3.57 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                            | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                4 |             26 |         6.50 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_statistics_valid                                                                          | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                         |                5 |             26 |         5.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/SR[0]                                                                            |                5 |             28 |         5.60 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/p_0_in                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_stats_reset/SR[0]                                                                         |                9 |             28 |         3.11 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                          | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0                                                              |                8 |             28 |         3.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                           |                                                                                                                                                                                       |                6 |             29 |         4.83 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                        |                9 |             30 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0      |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0       |                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                             |                8 |             31 |         3.88 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[6]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |               10 |             32 |         3.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                  |               11 |             32 |         2.91 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[8]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                9 |             32 |         3.56 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[7]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                9 |             32 |         3.56 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                     | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |               10 |             32 |         3.20 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                            | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                5 |             32 |         6.40 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                     |                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                              | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/intc_control.intc/SR[0]                                                                        |                8 |             32 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |                8 |             32 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                         |               11 |             32 |         2.91 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                   | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                        |               10 |             32 |         3.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                           | pass_through_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |               17 |             32 |         1.88 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__2_n_0                                 |                5 |             32 |         6.40 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                             |               11 |             32 |         2.91 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                  |                8 |             32 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                 | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                |               11 |             32 |         2.91 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[4]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |               10 |             32 |         3.20 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                           |                9 |             32 |         3.56 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[3]                                                                                                                | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |                9 |             32 |         3.56 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/enb2                                                               |                                                                                                                                                                                       |                9 |             33 |         3.67 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                               |                5 |             33 |         6.60 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                               | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                     |               10 |             33 |         3.30 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                |                9 |             33 |         3.67 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                       |                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                 |                                                                                                                                                                                       |                9 |             35 |         3.89 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                               | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[1]                                                                                        |                8 |             35 |         4.38 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                         | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             36 |         6.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/E[0]                                                                                            |                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                   |                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                    |               17 |             36 |         2.12 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |               10 |             37 |         3.70 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_reset_reg_0                                                                           |                7 |             38 |         5.43 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n                                                            |                8 |             40 |         5.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                       |               10 |             47 |         4.70 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                     |                                                                                                                                                                                       |                9 |             47 |         5.22 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                     | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |                8 |             48 |         6.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                         |                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |               15 |             49 |         3.27 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |               15 |             50 |         3.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                          |                                                                                                                                                                                       |               14 |             52 |         3.71 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                              |                                                                                                                                                                                       |               12 |             52 |         4.33 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                          |                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                       |               12 |             52 |         4.33 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                       | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |               13 |             65 |         5.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |               17 |             68 |         4.00 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                         |               34 |             69 |         2.03 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/enb                                                                |                                                                                                                                                                                       |               13 |             72 |         5.54 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_stats_reset/sync_rst1                                                                     |               26 |             86 |         3.31 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/p_0_in                                                             |                                                                                                                                                                                       |               40 |             96 |         2.40 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             |                                                                                                                                                                                       |               22 |            107 |         4.86 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                             | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |               43 |            126 |         2.93 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/WE                                                                 |                                                                                                                                                                                       |               32 |            128 |         4.00 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_out                                                                                   |               44 |            152 |         3.45 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           |                                                                                                                                                                                       |               45 |            166 |         3.69 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/int_mgmt_host_reset                                                                            |               46 |            175 |         3.80 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk        |                                                                                                                                                                                           |                                                                                                                                                                                       |               62 |            203 |         3.27 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                          |               53 |            287 |         5.42 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    | pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  |                                                                                                                                                                                       |              132 |            356 |         2.70 |
|  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk_0 |                                                                                                                                                                                           | pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rx_reset_out                                                                                   |               82 |            392 |         4.78 |
|  pass_through_i/axi_ethernet_0_refclk/inst/clk_out2                                                    |                                                                                                                                                                                           |                                                                                                                                                                                       |               82 |            398 |         4.85 |
|  pass_through_i/processing_system7_0/inst/FCLK_CLK0                                                    |                                                                                                                                                                                           |                                                                                                                                                                                       |              154 |            407 |         2.64 |
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


