// Seed: 2759409276
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    output wor id_14,
    output wand id_15,
    output wire id_16,
    output wand id_17,
    input tri id_18
);
  assign id_4 = id_12;
  module_0(
      id_4, id_6, id_12, id_5, id_0, id_2
  );
  assign id_3 = !id_5;
  id_20(
      .id_0(id_18), .id_1(1), .id_2(1'b0 * 1'b0)
  );
endmodule
