// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cordic_cordic,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.088000,HLS_SYN_LAT=20,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1369,HLS_SYN_LUT=9032,HLS_VERSION=2022_1}" *)

module cordic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        initial_x,
        initial_y,
        final_x,
        final_x_ap_vld,
        final_y,
        final_y_ap_vld,
        mode,
        mode0_theta,
        mode1_theta,
        mode1_theta_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] initial_x;
input  [15:0] initial_y;
output  [15:0] final_x;
output   final_x_ap_vld;
output  [15:0] final_y;
output   final_y_ap_vld;
input   mode;
input  [15:0] mode0_theta;
output  [15:0] mode1_theta;
output   mode1_theta_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg final_x_ap_vld;
reg final_y_ap_vld;
reg mode1_theta_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] mode_read_reg_8714;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] mode_read_reg_8714_pp0_iter1_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter2_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter3_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter4_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter5_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter6_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter7_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter8_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter9_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter10_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter11_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter12_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter13_reg;
reg   [0:0] mode_read_reg_8714_pp0_iter14_reg;
wire   [0:0] xor_ln11_fu_267_p2;
reg   [0:0] xor_ln11_reg_8748;
reg   [0:0] xor_ln11_reg_8748_pp0_iter1_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter2_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter3_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter4_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter5_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter6_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter7_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter8_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter9_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter10_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter11_reg;
reg   [0:0] xor_ln11_reg_8748_pp0_iter12_reg;
wire  signed [15:0] x_V_92_fu_615_p3;
reg  signed [15:0] x_V_92_reg_8766;
wire  signed [15:0] y_V_89_fu_683_p3;
reg  signed [15:0] y_V_89_reg_8772;
wire   [15:0] select_ln348_4_fu_697_p3;
reg   [15:0] select_ln348_4_reg_8778;
reg   [0:0] tmp_13_reg_8783;
wire   [15:0] x_V_5_fu_800_p3;
reg   [15:0] x_V_5_reg_8788;
wire   [15:0] y_V_91_fu_860_p3;
reg   [15:0] y_V_91_reg_8793;
wire   [15:0] y_V_fu_970_p3;
reg   [15:0] y_V_reg_8799;
wire   [0:0] or_ln41_fu_1040_p2;
reg   [0:0] or_ln41_reg_8804;
wire  signed [15:0] theta_V_3_fu_1097_p3;
reg  signed [15:0] theta_V_3_reg_8810;
reg   [0:0] tmp_24_reg_8817;
wire  signed [15:0] x_V_97_fu_1549_p3;
reg  signed [15:0] x_V_97_reg_8823;
wire  signed [15:0] y_V_96_fu_1557_p3;
reg  signed [15:0] y_V_96_reg_8829;
wire  signed [15:0] theta_V_6_fu_1615_p3;
reg  signed [15:0] theta_V_6_reg_8835;
reg  signed [13:0] r_V_6_reg_8842;
reg  signed [13:0] r_V_7_reg_8848;
reg   [0:0] tmp_38_reg_8854;
reg   [0:0] tmp_39_reg_8860;
wire  signed [15:0] x_V_100_fu_2048_p3;
reg  signed [15:0] x_V_100_reg_8865;
wire  signed [15:0] y_V_99_fu_2056_p3;
reg  signed [15:0] y_V_99_reg_8871;
wire  signed [15:0] theta_V_9_fu_2114_p3;
reg  signed [15:0] theta_V_9_reg_8877;
reg  signed [12:0] r_V_8_reg_8884;
reg  signed [12:0] r_V_9_reg_8890;
reg   [0:0] tmp_52_reg_8896;
reg   [0:0] tmp_53_reg_8902;
wire  signed [15:0] x_V_103_fu_2547_p3;
reg  signed [15:0] x_V_103_reg_8907;
wire  signed [15:0] y_V_102_fu_2555_p3;
reg  signed [15:0] y_V_102_reg_8913;
wire  signed [15:0] theta_V_12_fu_2613_p3;
reg  signed [15:0] theta_V_12_reg_8919;
reg  signed [11:0] r_V_10_reg_8926;
reg  signed [11:0] r_V_11_reg_8932;
reg   [0:0] tmp_66_reg_8938;
reg   [0:0] tmp_67_reg_8944;
wire  signed [15:0] x_V_106_fu_3046_p3;
reg  signed [15:0] x_V_106_reg_8949;
wire  signed [15:0] y_V_105_fu_3054_p3;
reg  signed [15:0] y_V_105_reg_8955;
wire  signed [15:0] theta_V_15_fu_3112_p3;
reg  signed [15:0] theta_V_15_reg_8961;
reg  signed [10:0] r_V_12_reg_8968;
reg  signed [10:0] r_V_13_reg_8974;
reg   [0:0] tmp_80_reg_8980;
reg   [0:0] tmp_81_reg_8986;
wire  signed [15:0] x_V_109_fu_3545_p3;
reg  signed [15:0] x_V_109_reg_8991;
wire  signed [15:0] y_V_108_fu_3553_p3;
reg  signed [15:0] y_V_108_reg_8997;
wire  signed [15:0] theta_V_18_fu_3611_p3;
reg  signed [15:0] theta_V_18_reg_9003;
reg  signed [9:0] r_V_14_reg_9010;
reg  signed [9:0] r_V_15_reg_9016;
reg   [0:0] tmp_94_reg_9022;
reg   [0:0] tmp_95_reg_9028;
wire  signed [15:0] x_V_112_fu_4044_p3;
reg  signed [15:0] x_V_112_reg_9033;
wire  signed [15:0] y_V_111_fu_4052_p3;
reg  signed [15:0] y_V_111_reg_9039;
wire  signed [15:0] theta_V_21_fu_4110_p3;
reg  signed [15:0] theta_V_21_reg_9045;
reg  signed [8:0] r_V_16_reg_9052;
reg  signed [8:0] r_V_17_reg_9058;
reg   [0:0] tmp_108_reg_9064;
reg   [0:0] tmp_109_reg_9070;
wire  signed [15:0] x_V_115_fu_4543_p3;
reg  signed [15:0] x_V_115_reg_9075;
wire  signed [15:0] y_V_114_fu_4551_p3;
reg  signed [15:0] y_V_114_reg_9081;
wire  signed [15:0] theta_V_24_fu_4609_p3;
reg  signed [15:0] theta_V_24_reg_9087;
reg  signed [7:0] r_V_18_reg_9094;
reg  signed [7:0] r_V_19_reg_9100;
reg   [0:0] tmp_122_reg_9106;
reg   [0:0] tmp_123_reg_9112;
wire  signed [15:0] x_V_118_fu_5042_p3;
reg  signed [15:0] x_V_118_reg_9117;
wire  signed [15:0] y_V_117_fu_5050_p3;
reg  signed [15:0] y_V_117_reg_9123;
wire  signed [15:0] theta_V_27_fu_5108_p3;
reg  signed [15:0] theta_V_27_reg_9129;
reg  signed [6:0] r_V_20_reg_9136;
reg  signed [6:0] r_V_21_reg_9142;
reg   [0:0] tmp_136_reg_9148;
reg   [0:0] tmp_137_reg_9154;
wire  signed [15:0] x_V_121_fu_5541_p3;
reg  signed [15:0] x_V_121_reg_9159;
wire  signed [15:0] y_V_120_fu_5549_p3;
reg  signed [15:0] y_V_120_reg_9165;
wire  signed [15:0] theta_V_30_fu_5607_p3;
reg  signed [15:0] theta_V_30_reg_9171;
reg  signed [5:0] r_V_22_reg_9178;
reg  signed [5:0] r_V_23_reg_9184;
reg   [0:0] tmp_150_reg_9190;
reg   [0:0] tmp_151_reg_9196;
wire  signed [15:0] x_V_124_fu_6040_p3;
reg  signed [15:0] x_V_124_reg_9201;
wire  signed [15:0] y_V_123_fu_6048_p3;
reg  signed [15:0] y_V_123_reg_9207;
wire  signed [15:0] theta_V_33_fu_6106_p3;
reg  signed [15:0] theta_V_33_reg_9213;
reg  signed [4:0] r_V_24_reg_9220;
reg  signed [4:0] r_V_25_reg_9226;
reg   [0:0] tmp_164_reg_9232;
reg   [0:0] tmp_165_reg_9238;
wire  signed [15:0] x_V_127_fu_6539_p3;
reg  signed [15:0] x_V_127_reg_9243;
wire  signed [15:0] y_V_126_fu_6547_p3;
reg  signed [15:0] y_V_126_reg_9249;
wire  signed [15:0] theta_V_36_fu_6605_p3;
reg  signed [15:0] theta_V_36_reg_9255;
reg  signed [3:0] r_V_26_reg_9262;
reg  signed [3:0] r_V_27_reg_9268;
reg   [0:0] tmp_178_reg_9274;
reg   [0:0] tmp_179_reg_9280;
wire  signed [15:0] x_V_130_fu_7038_p3;
reg  signed [15:0] x_V_130_reg_9285;
wire  signed [15:0] y_V_129_fu_7046_p3;
reg  signed [15:0] y_V_129_reg_9291;
wire   [15:0] theta_V_39_fu_7104_p3;
reg   [15:0] theta_V_39_reg_9297;
reg   [15:0] theta_V_39_reg_9297_pp0_iter14_reg;
reg   [15:0] theta_V_39_reg_9297_pp0_iter15_reg;
reg   [15:0] theta_V_39_reg_9297_pp0_iter16_reg;
reg   [15:0] theta_V_39_reg_9297_pp0_iter17_reg;
reg   [15:0] theta_V_39_reg_9297_pp0_iter18_reg;
reg   [15:0] theta_V_39_reg_9297_pp0_iter19_reg;
reg  signed [2:0] r_V_28_reg_9302;
reg  signed [2:0] r_V_29_reg_9308;
wire   [0:0] and_ln41_26_fu_7146_p2;
reg   [0:0] and_ln41_26_reg_9314;
reg   [0:0] and_ln41_26_reg_9314_pp0_iter14_reg;
wire   [0:0] or_ln41_26_fu_7164_p2;
reg   [0:0] or_ln41_26_reg_9320;
wire  signed [15:0] x_V_133_fu_7430_p3;
reg  signed [15:0] x_V_133_reg_9326;
wire  signed [15:0] y_V_132_fu_7437_p3;
reg  signed [15:0] y_V_132_reg_9332;
reg  signed [1:0] r_V_30_reg_9338;
reg  signed [1:0] r_V_31_reg_9344;
wire   [0:0] or_ln41_27_fu_7477_p2;
reg   [0:0] or_ln41_27_reg_9350;
wire  signed [15:0] x_V_136_fu_7742_p3;
reg  signed [15:0] x_V_136_reg_9356;
wire  signed [15:0] y_V_135_fu_7749_p3;
reg  signed [15:0] y_V_135_reg_9362;
reg   [0:0] rhs_29_reg_9368;
reg   [0:0] rhs_28_reg_9374;
wire   [0:0] or_ln41_28_fu_7785_p2;
reg   [0:0] or_ln41_28_reg_9380;
wire  signed [15:0] x_V_139_fu_8066_p3;
reg  signed [15:0] x_V_139_reg_9386;
wire  signed [15:0] y_V_138_fu_8073_p3;
reg  signed [15:0] y_V_138_reg_9391;
reg   [14:0] rhs_30_reg_9396;
reg   [14:0] rhs_31_reg_9401;
reg   [0:0] p_Result_191_reg_9406;
wire   [15:0] x_V_142_fu_8268_p2;
reg   [15:0] x_V_142_reg_9412;
reg   [0:0] p_Result_192_reg_9417;
reg   [0:0] p_Result_193_reg_9423;
wire   [15:0] y_V_141_fu_8318_p2;
reg   [15:0] y_V_141_reg_9429;
reg   [0:0] p_Result_194_reg_9434;
wire   [15:0] x_V_91_fu_8622_p3;
reg   [15:0] x_V_91_reg_9440;
reg   [15:0] x_V_91_reg_9440_pp0_iter19_reg;
wire   [15:0] y_V_88_fu_8706_p3;
reg   [15:0] y_V_88_reg_9445;
reg   [15:0] y_V_88_reg_9445_pp0_iter19_reg;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] xor_ln11_fu_267_p0;
wire    ap_block_pp0_stage0;
wire  signed [15:0] tmp_fu_273_p1;
wire  signed [15:0] tmp_1_fu_281_p1;
wire   [0:0] tmp_1_fu_281_p3;
wire  signed [16:0] sext_ln859_fu_295_p1;
wire   [16:0] r_V_fu_299_p2;
wire   [0:0] p_Result_s_fu_305_p3;
wire   [0:0] p_Result_1_fu_317_p3;
wire   [0:0] xor_ln941_fu_325_p2;
wire  signed [15:0] p_Val2_2_fu_343_p1;
wire   [15:0] p_Val2_2_fu_343_p2;
wire   [0:0] p_Result_2_fu_353_p3;
wire   [14:0] trunc_ln902_fu_349_p1;
wire   [14:0] x_V_fu_361_p3;
wire  signed [15:0] zext_ln859_fu_373_p0;
wire   [16:0] zext_ln859_fu_373_p1;
wire   [16:0] r_V_1_fu_377_p2;
wire   [0:0] p_Result_3_fu_383_p3;
wire   [0:0] p_Result_4_fu_395_p3;
wire   [0:0] xor_ln941_1_fu_403_p2;
wire  signed [15:0] and_ln24_fu_421_p0;
wire  signed [15:0] and_ln24_fu_421_p1;
wire   [15:0] and_ln24_fu_421_p2;
wire   [0:0] overflow_fu_331_p2;
wire   [0:0] overflow_2_fu_409_p2;
wire  signed [15:0] sext_ln859_1_fu_451_p0;
wire  signed [16:0] sext_ln859_1_fu_451_p1;
wire   [16:0] r_V_2_fu_455_p2;
wire   [0:0] p_Result_5_fu_461_p3;
wire   [0:0] p_Result_6_fu_473_p3;
wire   [0:0] xor_ln941_2_fu_481_p2;
wire   [0:0] overflow_3_fu_487_p2;
wire   [0:0] xor_ln348_2_fu_493_p2;
wire   [15:0] select_ln392_2_fu_499_p3;
wire   [15:0] p_Val2_6_fu_469_p1;
wire  signed [15:0] sext_ln859_2_fu_515_p0;
wire  signed [16:0] sext_ln859_2_fu_515_p1;
wire   [16:0] r_V_3_fu_519_p2;
wire   [0:0] p_Result_7_fu_525_p3;
wire   [0:0] p_Result_8_fu_537_p3;
wire   [0:0] xor_ln941_3_fu_545_p2;
wire   [0:0] overflow_4_fu_551_p2;
wire   [0:0] and_ln17_fu_571_p0;
wire   [0:0] xor_ln1697_fu_289_p2;
wire   [0:0] and_ln17_fu_571_p2;
wire   [0:0] tmp_fu_273_p3;
wire   [0:0] and_ln17_1_fu_577_p2;
wire   [15:0] zext_ln7_fu_369_p1;
wire  signed [15:0] x_V_2_fu_583_p2;
wire   [0:0] xor_ln17_1_fu_591_p2;
wire   [0:0] tmp_7_fu_427_p3;
wire   [0:0] or_ln17_fu_597_p2;
wire   [0:0] and_ln24_1_fu_603_p2;
wire   [0:0] and_ln24_2_fu_609_p1;
wire   [0:0] and_ln24_2_fu_609_p2;
wire   [15:0] x_V_1_fu_507_p3;
wire   [15:0] x_V_2_fu_583_p3;
wire   [0:0] xor_ln348_1_fu_415_p2;
wire   [0:0] and_ln348_fu_623_p2;
wire   [15:0] select_ln392_1_fu_443_p3;
wire  signed [15:0] select_ln348_fu_629_p2;
wire   [0:0] xor_ln348_3_fu_557_p2;
wire   [0:0] and_ln348_1_fu_637_p2;
wire   [15:0] select_ln392_3_fu_563_p3;
wire   [15:0] select_ln348_fu_629_p3;
wire   [0:0] xor_ln348_7_fu_651_p2;
wire   [0:0] and_ln348_2_fu_657_p2;
wire   [15:0] p_Val2_4_fu_391_p1;
wire   [15:0] select_ln348_1_fu_643_p3;
wire   [0:0] xor_ln348_102_fu_671_p2;
wire   [0:0] and_ln348_3_fu_677_p2;
wire   [15:0] p_Val2_8_fu_533_p1;
wire   [15:0] select_ln348_2_fu_663_p3;
wire   [0:0] xor_ln348_fu_337_p2;
wire   [0:0] and_ln348_4_fu_691_p2;
wire   [15:0] select_ln392_fu_435_p3;
wire   [15:0] p_Val2_1_fu_313_p1;
wire  signed [15:0] theta_V_fu_713_p3;
wire   [0:0] tmp_12_fu_719_p3;
wire   [0:0] xor_ln1697_1_fu_727_p2;
wire  signed [16:0] sext_ln1394_fu_742_p1;
wire  signed [16:0] sext_ln1394_1_fu_745_p1;
wire   [16:0] ret_V_fu_748_p2;
wire   [0:0] p_Result_9_fu_754_p3;
wire   [0:0] p_Result_10_fu_766_p3;
wire   [0:0] xor_ln941_4_fu_774_p2;
wire   [0:0] overflow_5_fu_780_p2;
wire   [0:0] xor_ln348_4_fu_786_p2;
wire   [15:0] select_ln392_4_fu_792_p3;
wire   [15:0] x_V_93_fu_762_p1;
wire   [16:0] ret_V_1_fu_808_p2;
wire   [15:0] y_V_90_fu_822_p2;
wire   [0:0] p_Result_11_fu_814_p3;
wire   [0:0] p_Result_12_fu_826_p3;
wire   [0:0] xor_ln941_5_fu_834_p2;
wire   [0:0] overflow_6_fu_840_p2;
wire   [0:0] xor_ln348_5_fu_846_p2;
wire   [15:0] select_ln392_5_fu_852_p3;
wire  signed [16:0] sext_ln859_3_fu_868_p1;
wire   [16:0] ret_V_2_fu_872_p2;
wire   [15:0] theta_V_1_fu_886_p2;
wire   [0:0] p_Result_13_fu_878_p3;
wire   [0:0] p_Result_14_fu_892_p3;
wire   [0:0] xor_ln941_6_fu_900_p2;
wire   [16:0] ret_V_3_fu_918_p2;
wire   [0:0] p_Result_15_fu_924_p3;
wire   [0:0] p_Result_16_fu_936_p3;
wire   [0:0] xor_ln941_7_fu_944_p2;
wire   [0:0] overflow_8_fu_950_p2;
wire   [0:0] xor_ln348_8_fu_956_p2;
wire   [15:0] select_ln392_6_fu_962_p3;
wire   [15:0] y_V_92_fu_932_p1;
wire   [16:0] ret_V_4_fu_978_p2;
wire   [15:0] theta_V_2_fu_992_p2;
wire   [0:0] p_Result_17_fu_984_p3;
wire   [0:0] p_Result_18_fu_998_p3;
wire   [0:0] xor_ln941_8_fu_1006_p2;
wire   [0:0] overflow_7_fu_906_p2;
wire   [0:0] overflow_9_fu_1012_p2;
wire   [0:0] and_ln41_fu_733_p2;
wire   [0:0] and_ln41_1_fu_738_p2;
wire   [0:0] xor_ln348_6_fu_912_p2;
wire   [0:0] and_ln41_30_fu_1046_p2;
wire   [15:0] select_ln392_7_fu_1024_p3;
wire   [0:0] or_ln41_1_fu_1060_p2;
wire   [0:0] xor_ln41_fu_1065_p2;
wire   [0:0] xor_ln348_9_fu_1018_p2;
wire   [0:0] and_ln348_5_fu_1071_p2;
wire   [15:0] select_ln392_8_fu_1032_p3;
wire   [15:0] select_ln41_fu_1052_p3;
wire   [0:0] xor_ln348_103_fu_1085_p2;
wire   [0:0] and_ln348_6_fu_1091_p2;
wire   [15:0] select_ln348_8_fu_1077_p3;
wire  signed [15:0] x_V_94_fu_1113_p3;
wire  signed [14:0] r_V_4_fu_1123_p4;
wire  signed [15:0] y_V_93_fu_1118_p3;
wire  signed [14:0] r_V_5_fu_1137_p4;
wire   [0:0] xor_ln1697_2_fu_1151_p2;
wire   [0:0] tmp_25_fu_1161_p3;
wire  signed [16:0] sext_ln859_4_fu_1174_p1;
wire  signed [16:0] sext_ln859_5_fu_1178_p1;
wire   [16:0] ret_V_5_fu_1182_p2;
wire   [0:0] p_Result_19_fu_1188_p3;
wire   [0:0] p_Result_20_fu_1200_p3;
wire   [0:0] xor_ln941_9_fu_1208_p2;
wire   [0:0] overflow_10_fu_1214_p2;
wire   [0:0] xor_ln348_10_fu_1220_p2;
wire   [15:0] select_ln392_9_fu_1226_p3;
wire   [15:0] x_V_95_fu_1196_p1;
wire  signed [16:0] sext_ln859_6_fu_1242_p1;
wire  signed [16:0] sext_ln859_7_fu_1246_p1;
wire   [16:0] ret_V_6_fu_1250_p2;
wire  signed [15:0] sext_ln1534_fu_1133_p1;
wire   [15:0] y_V_94_fu_1264_p2;
wire   [0:0] p_Result_21_fu_1256_p3;
wire   [0:0] p_Result_22_fu_1270_p3;
wire   [0:0] xor_ln941_10_fu_1278_p2;
wire   [0:0] overflow_11_fu_1284_p2;
wire   [0:0] xor_ln348_11_fu_1290_p2;
wire   [15:0] select_ln392_10_fu_1296_p3;
wire  signed [16:0] sext_ln859_8_fu_1312_p1;
wire   [16:0] ret_V_7_fu_1315_p2;
wire   [15:0] theta_V_4_fu_1329_p2;
wire   [0:0] p_Result_23_fu_1321_p3;
wire   [0:0] p_Result_24_fu_1334_p3;
wire   [0:0] xor_ln941_11_fu_1342_p2;
wire   [16:0] ret_V_8_fu_1360_p2;
wire  signed [15:0] sext_ln1534_1_fu_1147_p1;
wire   [15:0] x_V_96_fu_1374_p2;
wire   [0:0] p_Result_25_fu_1366_p3;
wire   [0:0] p_Result_26_fu_1380_p3;
wire   [0:0] xor_ln941_12_fu_1388_p2;
wire   [0:0] overflow_13_fu_1394_p2;
wire   [0:0] xor_ln348_13_fu_1400_p2;
wire   [15:0] select_ln392_11_fu_1406_p3;
wire   [16:0] ret_V_9_fu_1422_p2;
wire   [0:0] p_Result_27_fu_1428_p3;
wire   [0:0] p_Result_28_fu_1440_p3;
wire   [0:0] xor_ln941_13_fu_1448_p2;
wire   [0:0] overflow_14_fu_1454_p2;
wire   [0:0] xor_ln348_14_fu_1460_p2;
wire   [15:0] select_ln392_12_fu_1466_p3;
wire   [15:0] y_V_95_fu_1436_p1;
wire   [16:0] ret_V_10_fu_1482_p2;
wire   [15:0] theta_V_5_fu_1496_p2;
wire   [0:0] p_Result_29_fu_1488_p3;
wire   [0:0] p_Result_30_fu_1501_p3;
wire   [0:0] xor_ln941_14_fu_1509_p2;
wire   [0:0] overflow_12_fu_1348_p2;
wire   [0:0] overflow_15_fu_1515_p2;
wire   [0:0] and_ln41_2_fu_1156_p2;
wire   [0:0] and_ln41_3_fu_1169_p2;
wire   [0:0] or_ln41_2_fu_1543_p2;
wire   [15:0] x_V_10_fu_1234_p3;
wire   [15:0] x_V_12_fu_1414_p3;
wire   [15:0] y_V_7_fu_1304_p3;
wire   [15:0] y_V_9_fu_1474_p3;
wire   [0:0] or_ln41_3_fu_1565_p2;
wire   [0:0] xor_ln41_1_fu_1569_p2;
wire   [0:0] xor_ln348_15_fu_1521_p2;
wire   [0:0] and_ln348_7_fu_1575_p2;
wire   [15:0] select_ln392_14_fu_1535_p3;
wire   [0:0] xor_ln348_12_fu_1354_p2;
wire   [0:0] and_ln41_31_fu_1589_p2;
wire   [15:0] select_ln392_13_fu_1527_p3;
wire   [15:0] select_ln348_14_fu_1581_p3;
wire   [0:0] xor_ln348_104_fu_1603_p2;
wire   [0:0] and_ln41_32_fu_1609_p2;
wire   [15:0] select_ln41_3_fu_1595_p3;
wire   [0:0] xor_ln1697_3_fu_1665_p2;
wire  signed [16:0] sext_ln859_9_fu_1679_p1;
wire  signed [16:0] sext_ln859_10_fu_1682_p1;
wire   [16:0] ret_V_11_fu_1685_p2;
wire   [0:0] p_Result_31_fu_1691_p3;
wire   [0:0] p_Result_32_fu_1703_p3;
wire   [0:0] xor_ln941_15_fu_1711_p2;
wire   [0:0] overflow_16_fu_1717_p2;
wire   [0:0] xor_ln348_16_fu_1723_p2;
wire   [15:0] select_ln392_15_fu_1729_p3;
wire   [15:0] x_V_98_fu_1699_p1;
wire  signed [16:0] sext_ln859_11_fu_1745_p1;
wire  signed [16:0] sext_ln859_12_fu_1748_p1;
wire   [16:0] ret_V_12_fu_1751_p2;
wire  signed [15:0] sext_ln1534_2_fu_1659_p1;
wire   [15:0] y_V_97_fu_1765_p2;
wire   [0:0] p_Result_33_fu_1757_p3;
wire   [0:0] p_Result_34_fu_1770_p3;
wire   [0:0] xor_ln941_16_fu_1778_p2;
wire   [0:0] overflow_17_fu_1784_p2;
wire   [0:0] xor_ln348_17_fu_1790_p2;
wire   [15:0] select_ln392_16_fu_1796_p3;
wire  signed [16:0] sext_ln859_13_fu_1812_p1;
wire   [16:0] ret_V_13_fu_1815_p2;
wire   [15:0] theta_V_7_fu_1829_p2;
wire   [0:0] p_Result_35_fu_1821_p3;
wire   [0:0] p_Result_36_fu_1834_p3;
wire   [0:0] xor_ln941_17_fu_1842_p2;
wire   [16:0] ret_V_14_fu_1860_p2;
wire  signed [15:0] sext_ln1534_3_fu_1662_p1;
wire   [15:0] x_V_99_fu_1874_p2;
wire   [0:0] p_Result_37_fu_1866_p3;
wire   [0:0] p_Result_38_fu_1879_p3;
wire   [0:0] xor_ln941_18_fu_1887_p2;
wire   [0:0] overflow_19_fu_1893_p2;
wire   [0:0] xor_ln348_19_fu_1899_p2;
wire   [15:0] select_ln392_17_fu_1905_p3;
wire   [16:0] ret_V_15_fu_1921_p2;
wire   [0:0] p_Result_39_fu_1927_p3;
wire   [0:0] p_Result_40_fu_1939_p3;
wire   [0:0] xor_ln941_19_fu_1947_p2;
wire   [0:0] overflow_20_fu_1953_p2;
wire   [0:0] xor_ln348_20_fu_1959_p2;
wire   [15:0] select_ln392_18_fu_1965_p3;
wire   [15:0] y_V_98_fu_1935_p1;
wire   [16:0] ret_V_16_fu_1981_p2;
wire   [15:0] theta_V_8_fu_1995_p2;
wire   [0:0] p_Result_41_fu_1987_p3;
wire   [0:0] p_Result_42_fu_2000_p3;
wire   [0:0] xor_ln941_20_fu_2008_p2;
wire   [0:0] overflow_18_fu_1848_p2;
wire   [0:0] overflow_21_fu_2014_p2;
wire   [0:0] and_ln41_4_fu_1670_p2;
wire   [0:0] and_ln41_5_fu_1675_p2;
wire   [0:0] or_ln41_4_fu_2042_p2;
wire   [15:0] x_V_15_fu_1737_p3;
wire   [15:0] x_V_17_fu_1913_p3;
wire   [15:0] y_V_12_fu_1804_p3;
wire   [15:0] y_V_14_fu_1973_p3;
wire   [0:0] or_ln41_5_fu_2064_p2;
wire   [0:0] xor_ln41_2_fu_2068_p2;
wire   [0:0] xor_ln348_21_fu_2020_p2;
wire   [0:0] and_ln348_8_fu_2074_p2;
wire   [15:0] select_ln392_20_fu_2034_p3;
wire   [0:0] xor_ln348_18_fu_1854_p2;
wire   [0:0] and_ln41_33_fu_2088_p2;
wire   [15:0] select_ln392_19_fu_2026_p3;
wire   [15:0] select_ln348_19_fu_2080_p3;
wire   [0:0] xor_ln348_105_fu_2102_p2;
wire   [0:0] and_ln41_34_fu_2108_p2;
wire   [15:0] select_ln41_7_fu_2094_p3;
wire   [0:0] xor_ln1697_4_fu_2164_p2;
wire  signed [16:0] sext_ln859_14_fu_2178_p1;
wire  signed [16:0] sext_ln859_15_fu_2181_p1;
wire   [16:0] ret_V_17_fu_2184_p2;
wire   [0:0] p_Result_43_fu_2190_p3;
wire   [0:0] p_Result_44_fu_2202_p3;
wire   [0:0] xor_ln941_21_fu_2210_p2;
wire   [0:0] overflow_22_fu_2216_p2;
wire   [0:0] xor_ln348_22_fu_2222_p2;
wire   [15:0] select_ln392_21_fu_2228_p3;
wire   [15:0] x_V_101_fu_2198_p1;
wire  signed [16:0] sext_ln859_16_fu_2244_p1;
wire  signed [16:0] sext_ln859_17_fu_2247_p1;
wire   [16:0] ret_V_18_fu_2250_p2;
wire  signed [15:0] sext_ln1534_4_fu_2158_p1;
wire   [15:0] y_V_100_fu_2264_p2;
wire   [0:0] p_Result_45_fu_2256_p3;
wire   [0:0] p_Result_46_fu_2269_p3;
wire   [0:0] xor_ln941_22_fu_2277_p2;
wire   [0:0] overflow_23_fu_2283_p2;
wire   [0:0] xor_ln348_23_fu_2289_p2;
wire   [15:0] select_ln392_22_fu_2295_p3;
wire  signed [16:0] sext_ln859_18_fu_2311_p1;
wire   [16:0] ret_V_19_fu_2314_p2;
wire   [15:0] theta_V_10_fu_2328_p2;
wire   [0:0] p_Result_47_fu_2320_p3;
wire   [0:0] p_Result_48_fu_2333_p3;
wire   [0:0] xor_ln941_23_fu_2341_p2;
wire   [16:0] ret_V_20_fu_2359_p2;
wire  signed [15:0] sext_ln1534_5_fu_2161_p1;
wire   [15:0] x_V_102_fu_2373_p2;
wire   [0:0] p_Result_49_fu_2365_p3;
wire   [0:0] p_Result_50_fu_2378_p3;
wire   [0:0] xor_ln941_24_fu_2386_p2;
wire   [0:0] overflow_25_fu_2392_p2;
wire   [0:0] xor_ln348_25_fu_2398_p2;
wire   [15:0] select_ln392_23_fu_2404_p3;
wire   [16:0] ret_V_21_fu_2420_p2;
wire   [0:0] p_Result_51_fu_2426_p3;
wire   [0:0] p_Result_52_fu_2438_p3;
wire   [0:0] xor_ln941_25_fu_2446_p2;
wire   [0:0] overflow_26_fu_2452_p2;
wire   [0:0] xor_ln348_26_fu_2458_p2;
wire   [15:0] select_ln392_24_fu_2464_p3;
wire   [15:0] y_V_101_fu_2434_p1;
wire   [16:0] ret_V_22_fu_2480_p2;
wire   [15:0] theta_V_11_fu_2494_p2;
wire   [0:0] p_Result_53_fu_2486_p3;
wire   [0:0] p_Result_54_fu_2499_p3;
wire   [0:0] xor_ln941_26_fu_2507_p2;
wire   [0:0] overflow_24_fu_2347_p2;
wire   [0:0] overflow_27_fu_2513_p2;
wire   [0:0] and_ln41_6_fu_2169_p2;
wire   [0:0] and_ln41_7_fu_2174_p2;
wire   [0:0] or_ln41_6_fu_2541_p2;
wire   [15:0] x_V_20_fu_2236_p3;
wire   [15:0] x_V_22_fu_2412_p3;
wire   [15:0] y_V_17_fu_2303_p3;
wire   [15:0] y_V_19_fu_2472_p3;
wire   [0:0] or_ln41_7_fu_2563_p2;
wire   [0:0] xor_ln41_3_fu_2567_p2;
wire   [0:0] xor_ln348_27_fu_2519_p2;
wire   [0:0] and_ln348_9_fu_2573_p2;
wire   [15:0] select_ln392_26_fu_2533_p3;
wire   [0:0] xor_ln348_24_fu_2353_p2;
wire   [0:0] and_ln41_35_fu_2587_p2;
wire   [15:0] select_ln392_25_fu_2525_p3;
wire   [15:0] select_ln348_24_fu_2579_p3;
wire   [0:0] xor_ln348_106_fu_2601_p2;
wire   [0:0] and_ln41_36_fu_2607_p2;
wire   [15:0] select_ln41_11_fu_2593_p3;
wire   [0:0] xor_ln1697_5_fu_2663_p2;
wire  signed [16:0] sext_ln859_19_fu_2677_p1;
wire  signed [16:0] sext_ln859_20_fu_2680_p1;
wire   [16:0] ret_V_23_fu_2683_p2;
wire   [0:0] p_Result_55_fu_2689_p3;
wire   [0:0] p_Result_56_fu_2701_p3;
wire   [0:0] xor_ln941_27_fu_2709_p2;
wire   [0:0] overflow_28_fu_2715_p2;
wire   [0:0] xor_ln348_28_fu_2721_p2;
wire   [15:0] select_ln392_27_fu_2727_p3;
wire   [15:0] x_V_104_fu_2697_p1;
wire  signed [16:0] sext_ln859_21_fu_2743_p1;
wire  signed [16:0] sext_ln859_22_fu_2746_p1;
wire   [16:0] ret_V_24_fu_2749_p2;
wire  signed [15:0] sext_ln1534_6_fu_2657_p1;
wire   [15:0] y_V_103_fu_2763_p2;
wire   [0:0] p_Result_57_fu_2755_p3;
wire   [0:0] p_Result_58_fu_2768_p3;
wire   [0:0] xor_ln941_28_fu_2776_p2;
wire   [0:0] overflow_29_fu_2782_p2;
wire   [0:0] xor_ln348_29_fu_2788_p2;
wire   [15:0] select_ln392_28_fu_2794_p3;
wire  signed [16:0] sext_ln859_23_fu_2810_p1;
wire   [16:0] ret_V_25_fu_2813_p2;
wire   [15:0] theta_V_13_fu_2827_p2;
wire   [0:0] p_Result_59_fu_2819_p3;
wire   [0:0] p_Result_60_fu_2832_p3;
wire   [0:0] xor_ln941_29_fu_2840_p2;
wire   [16:0] ret_V_26_fu_2858_p2;
wire  signed [15:0] sext_ln1534_7_fu_2660_p1;
wire   [15:0] x_V_105_fu_2872_p2;
wire   [0:0] p_Result_61_fu_2864_p3;
wire   [0:0] p_Result_62_fu_2877_p3;
wire   [0:0] xor_ln941_30_fu_2885_p2;
wire   [0:0] overflow_31_fu_2891_p2;
wire   [0:0] xor_ln348_31_fu_2897_p2;
wire   [15:0] select_ln392_29_fu_2903_p3;
wire   [16:0] ret_V_27_fu_2919_p2;
wire   [0:0] p_Result_63_fu_2925_p3;
wire   [0:0] p_Result_64_fu_2937_p3;
wire   [0:0] xor_ln941_31_fu_2945_p2;
wire   [0:0] overflow_32_fu_2951_p2;
wire   [0:0] xor_ln348_32_fu_2957_p2;
wire   [15:0] select_ln392_30_fu_2963_p3;
wire   [15:0] y_V_104_fu_2933_p1;
wire   [16:0] ret_V_28_fu_2979_p2;
wire   [15:0] theta_V_14_fu_2993_p2;
wire   [0:0] p_Result_65_fu_2985_p3;
wire   [0:0] p_Result_66_fu_2998_p3;
wire   [0:0] xor_ln941_32_fu_3006_p2;
wire   [0:0] overflow_30_fu_2846_p2;
wire   [0:0] overflow_33_fu_3012_p2;
wire   [0:0] and_ln41_8_fu_2668_p2;
wire   [0:0] and_ln41_9_fu_2673_p2;
wire   [0:0] or_ln41_8_fu_3040_p2;
wire   [15:0] x_V_25_fu_2735_p3;
wire   [15:0] x_V_27_fu_2911_p3;
wire   [15:0] y_V_22_fu_2802_p3;
wire   [15:0] y_V_24_fu_2971_p3;
wire   [0:0] or_ln41_9_fu_3062_p2;
wire   [0:0] xor_ln41_4_fu_3066_p2;
wire   [0:0] xor_ln348_33_fu_3018_p2;
wire   [0:0] and_ln348_10_fu_3072_p2;
wire   [15:0] select_ln392_32_fu_3032_p3;
wire   [0:0] xor_ln348_30_fu_2852_p2;
wire   [0:0] and_ln41_37_fu_3086_p2;
wire   [15:0] select_ln392_31_fu_3024_p3;
wire   [15:0] select_ln348_29_fu_3078_p3;
wire   [0:0] xor_ln348_107_fu_3100_p2;
wire   [0:0] and_ln41_38_fu_3106_p2;
wire   [15:0] select_ln41_15_fu_3092_p3;
wire   [0:0] xor_ln1697_6_fu_3162_p2;
wire  signed [16:0] sext_ln859_24_fu_3176_p1;
wire  signed [16:0] sext_ln859_25_fu_3179_p1;
wire   [16:0] ret_V_29_fu_3182_p2;
wire   [0:0] p_Result_67_fu_3188_p3;
wire   [0:0] p_Result_68_fu_3200_p3;
wire   [0:0] xor_ln941_33_fu_3208_p2;
wire   [0:0] overflow_34_fu_3214_p2;
wire   [0:0] xor_ln348_34_fu_3220_p2;
wire   [15:0] select_ln392_33_fu_3226_p3;
wire   [15:0] x_V_107_fu_3196_p1;
wire  signed [16:0] sext_ln859_26_fu_3242_p1;
wire  signed [16:0] sext_ln859_27_fu_3245_p1;
wire   [16:0] ret_V_30_fu_3248_p2;
wire  signed [15:0] sext_ln1534_8_fu_3156_p1;
wire   [15:0] y_V_106_fu_3262_p2;
wire   [0:0] p_Result_69_fu_3254_p3;
wire   [0:0] p_Result_70_fu_3267_p3;
wire   [0:0] xor_ln941_34_fu_3275_p2;
wire   [0:0] overflow_35_fu_3281_p2;
wire   [0:0] xor_ln348_35_fu_3287_p2;
wire   [15:0] select_ln392_34_fu_3293_p3;
wire  signed [16:0] sext_ln859_28_fu_3309_p1;
wire   [16:0] ret_V_31_fu_3312_p2;
wire   [15:0] theta_V_16_fu_3326_p2;
wire   [0:0] p_Result_71_fu_3318_p3;
wire   [0:0] p_Result_72_fu_3331_p3;
wire   [0:0] xor_ln941_35_fu_3339_p2;
wire   [16:0] ret_V_32_fu_3357_p2;
wire  signed [15:0] sext_ln1534_9_fu_3159_p1;
wire   [15:0] x_V_108_fu_3371_p2;
wire   [0:0] p_Result_73_fu_3363_p3;
wire   [0:0] p_Result_74_fu_3376_p3;
wire   [0:0] xor_ln941_36_fu_3384_p2;
wire   [0:0] overflow_37_fu_3390_p2;
wire   [0:0] xor_ln348_37_fu_3396_p2;
wire   [15:0] select_ln392_35_fu_3402_p3;
wire   [16:0] ret_V_33_fu_3418_p2;
wire   [0:0] p_Result_75_fu_3424_p3;
wire   [0:0] p_Result_76_fu_3436_p3;
wire   [0:0] xor_ln941_37_fu_3444_p2;
wire   [0:0] overflow_38_fu_3450_p2;
wire   [0:0] xor_ln348_38_fu_3456_p2;
wire   [15:0] select_ln392_36_fu_3462_p3;
wire   [15:0] y_V_107_fu_3432_p1;
wire   [16:0] ret_V_34_fu_3478_p2;
wire   [15:0] theta_V_17_fu_3492_p2;
wire   [0:0] p_Result_77_fu_3484_p3;
wire   [0:0] p_Result_78_fu_3497_p3;
wire   [0:0] xor_ln941_38_fu_3505_p2;
wire   [0:0] overflow_36_fu_3345_p2;
wire   [0:0] overflow_39_fu_3511_p2;
wire   [0:0] and_ln41_10_fu_3167_p2;
wire   [0:0] and_ln41_11_fu_3172_p2;
wire   [0:0] or_ln41_10_fu_3539_p2;
wire   [15:0] x_V_30_fu_3234_p3;
wire   [15:0] x_V_32_fu_3410_p3;
wire   [15:0] y_V_27_fu_3301_p3;
wire   [15:0] y_V_29_fu_3470_p3;
wire   [0:0] or_ln41_11_fu_3561_p2;
wire   [0:0] xor_ln41_5_fu_3565_p2;
wire   [0:0] xor_ln348_39_fu_3517_p2;
wire   [0:0] and_ln348_11_fu_3571_p2;
wire   [15:0] select_ln392_38_fu_3531_p3;
wire   [0:0] xor_ln348_36_fu_3351_p2;
wire   [0:0] and_ln41_39_fu_3585_p2;
wire   [15:0] select_ln392_37_fu_3523_p3;
wire   [15:0] select_ln348_34_fu_3577_p3;
wire   [0:0] xor_ln348_108_fu_3599_p2;
wire   [0:0] and_ln41_40_fu_3605_p2;
wire   [15:0] select_ln41_19_fu_3591_p3;
wire   [0:0] xor_ln1697_7_fu_3661_p2;
wire  signed [16:0] sext_ln859_29_fu_3675_p1;
wire  signed [16:0] sext_ln859_30_fu_3678_p1;
wire   [16:0] ret_V_35_fu_3681_p2;
wire   [0:0] p_Result_79_fu_3687_p3;
wire   [0:0] p_Result_80_fu_3699_p3;
wire   [0:0] xor_ln941_39_fu_3707_p2;
wire   [0:0] overflow_40_fu_3713_p2;
wire   [0:0] xor_ln348_40_fu_3719_p2;
wire   [15:0] select_ln392_39_fu_3725_p3;
wire   [15:0] x_V_110_fu_3695_p1;
wire  signed [16:0] sext_ln859_31_fu_3741_p1;
wire  signed [16:0] sext_ln859_32_fu_3744_p1;
wire   [16:0] ret_V_36_fu_3747_p2;
wire  signed [15:0] sext_ln1534_10_fu_3655_p1;
wire   [15:0] y_V_109_fu_3761_p2;
wire   [0:0] p_Result_81_fu_3753_p3;
wire   [0:0] p_Result_82_fu_3766_p3;
wire   [0:0] xor_ln941_40_fu_3774_p2;
wire   [0:0] overflow_41_fu_3780_p2;
wire   [0:0] xor_ln348_41_fu_3786_p2;
wire   [15:0] select_ln392_40_fu_3792_p3;
wire  signed [16:0] sext_ln859_33_fu_3808_p1;
wire   [16:0] ret_V_37_fu_3811_p2;
wire   [15:0] theta_V_19_fu_3825_p2;
wire   [0:0] p_Result_83_fu_3817_p3;
wire   [0:0] p_Result_84_fu_3830_p3;
wire   [0:0] xor_ln941_41_fu_3838_p2;
wire   [16:0] ret_V_38_fu_3856_p2;
wire  signed [15:0] sext_ln1534_11_fu_3658_p1;
wire   [15:0] x_V_111_fu_3870_p2;
wire   [0:0] p_Result_85_fu_3862_p3;
wire   [0:0] p_Result_86_fu_3875_p3;
wire   [0:0] xor_ln941_42_fu_3883_p2;
wire   [0:0] overflow_43_fu_3889_p2;
wire   [0:0] xor_ln348_43_fu_3895_p2;
wire   [15:0] select_ln392_41_fu_3901_p3;
wire   [16:0] ret_V_39_fu_3917_p2;
wire   [0:0] p_Result_87_fu_3923_p3;
wire   [0:0] p_Result_88_fu_3935_p3;
wire   [0:0] xor_ln941_43_fu_3943_p2;
wire   [0:0] overflow_44_fu_3949_p2;
wire   [0:0] xor_ln348_44_fu_3955_p2;
wire   [15:0] select_ln392_42_fu_3961_p3;
wire   [15:0] y_V_110_fu_3931_p1;
wire   [16:0] ret_V_40_fu_3977_p2;
wire   [15:0] theta_V_20_fu_3991_p2;
wire   [0:0] p_Result_89_fu_3983_p3;
wire   [0:0] p_Result_90_fu_3996_p3;
wire   [0:0] xor_ln941_44_fu_4004_p2;
wire   [0:0] overflow_42_fu_3844_p2;
wire   [0:0] overflow_45_fu_4010_p2;
wire   [0:0] and_ln41_12_fu_3666_p2;
wire   [0:0] and_ln41_13_fu_3671_p2;
wire   [0:0] or_ln41_12_fu_4038_p2;
wire   [15:0] x_V_35_fu_3733_p3;
wire   [15:0] x_V_37_fu_3909_p3;
wire   [15:0] y_V_32_fu_3800_p3;
wire   [15:0] y_V_34_fu_3969_p3;
wire   [0:0] or_ln41_13_fu_4060_p2;
wire   [0:0] xor_ln41_6_fu_4064_p2;
wire   [0:0] xor_ln348_45_fu_4016_p2;
wire   [0:0] and_ln348_12_fu_4070_p2;
wire   [15:0] select_ln392_44_fu_4030_p3;
wire   [0:0] xor_ln348_42_fu_3850_p2;
wire   [0:0] and_ln41_41_fu_4084_p2;
wire   [15:0] select_ln392_43_fu_4022_p3;
wire   [15:0] select_ln348_39_fu_4076_p3;
wire   [0:0] xor_ln348_109_fu_4098_p2;
wire   [0:0] and_ln41_42_fu_4104_p2;
wire   [15:0] select_ln41_23_fu_4090_p3;
wire   [0:0] xor_ln1697_8_fu_4160_p2;
wire  signed [16:0] sext_ln859_34_fu_4174_p1;
wire  signed [16:0] sext_ln859_35_fu_4177_p1;
wire   [16:0] ret_V_41_fu_4180_p2;
wire   [0:0] p_Result_91_fu_4186_p3;
wire   [0:0] p_Result_92_fu_4198_p3;
wire   [0:0] xor_ln941_45_fu_4206_p2;
wire   [0:0] overflow_46_fu_4212_p2;
wire   [0:0] xor_ln348_46_fu_4218_p2;
wire   [15:0] select_ln392_45_fu_4224_p3;
wire   [15:0] x_V_113_fu_4194_p1;
wire  signed [16:0] sext_ln859_36_fu_4240_p1;
wire  signed [16:0] sext_ln859_37_fu_4243_p1;
wire   [16:0] ret_V_42_fu_4246_p2;
wire  signed [15:0] sext_ln1534_12_fu_4154_p1;
wire   [15:0] y_V_112_fu_4260_p2;
wire   [0:0] p_Result_93_fu_4252_p3;
wire   [0:0] p_Result_94_fu_4265_p3;
wire   [0:0] xor_ln941_46_fu_4273_p2;
wire   [0:0] overflow_47_fu_4279_p2;
wire   [0:0] xor_ln348_47_fu_4285_p2;
wire   [15:0] select_ln392_46_fu_4291_p3;
wire  signed [16:0] sext_ln859_38_fu_4307_p1;
wire   [16:0] ret_V_43_fu_4310_p2;
wire   [15:0] theta_V_22_fu_4324_p2;
wire   [0:0] p_Result_95_fu_4316_p3;
wire   [0:0] p_Result_96_fu_4329_p3;
wire   [0:0] xor_ln941_47_fu_4337_p2;
wire   [16:0] ret_V_44_fu_4355_p2;
wire  signed [15:0] sext_ln1534_13_fu_4157_p1;
wire   [15:0] x_V_114_fu_4369_p2;
wire   [0:0] p_Result_97_fu_4361_p3;
wire   [0:0] p_Result_98_fu_4374_p3;
wire   [0:0] xor_ln941_48_fu_4382_p2;
wire   [0:0] overflow_49_fu_4388_p2;
wire   [0:0] xor_ln348_49_fu_4394_p2;
wire   [15:0] select_ln392_47_fu_4400_p3;
wire   [16:0] ret_V_45_fu_4416_p2;
wire   [0:0] p_Result_99_fu_4422_p3;
wire   [0:0] p_Result_100_fu_4434_p3;
wire   [0:0] xor_ln941_49_fu_4442_p2;
wire   [0:0] overflow_50_fu_4448_p2;
wire   [0:0] xor_ln348_50_fu_4454_p2;
wire   [15:0] select_ln392_48_fu_4460_p3;
wire   [15:0] y_V_113_fu_4430_p1;
wire   [16:0] ret_V_46_fu_4476_p2;
wire   [15:0] theta_V_23_fu_4490_p2;
wire   [0:0] p_Result_101_fu_4482_p3;
wire   [0:0] p_Result_102_fu_4495_p3;
wire   [0:0] xor_ln941_50_fu_4503_p2;
wire   [0:0] overflow_48_fu_4343_p2;
wire   [0:0] overflow_51_fu_4509_p2;
wire   [0:0] and_ln41_14_fu_4165_p2;
wire   [0:0] and_ln41_15_fu_4170_p2;
wire   [0:0] or_ln41_14_fu_4537_p2;
wire   [15:0] x_V_40_fu_4232_p3;
wire   [15:0] x_V_42_fu_4408_p3;
wire   [15:0] y_V_37_fu_4299_p3;
wire   [15:0] y_V_39_fu_4468_p3;
wire   [0:0] or_ln41_15_fu_4559_p2;
wire   [0:0] xor_ln41_7_fu_4563_p2;
wire   [0:0] xor_ln348_51_fu_4515_p2;
wire   [0:0] and_ln348_13_fu_4569_p2;
wire   [15:0] select_ln392_50_fu_4529_p3;
wire   [0:0] xor_ln348_48_fu_4349_p2;
wire   [0:0] and_ln41_43_fu_4583_p2;
wire   [15:0] select_ln392_49_fu_4521_p3;
wire   [15:0] select_ln348_44_fu_4575_p3;
wire   [0:0] xor_ln348_110_fu_4597_p2;
wire   [0:0] and_ln41_44_fu_4603_p2;
wire   [15:0] select_ln41_27_fu_4589_p3;
wire   [0:0] xor_ln1697_9_fu_4659_p2;
wire  signed [16:0] sext_ln859_39_fu_4673_p1;
wire  signed [16:0] sext_ln859_40_fu_4676_p1;
wire   [16:0] ret_V_47_fu_4679_p2;
wire   [0:0] p_Result_103_fu_4685_p3;
wire   [0:0] p_Result_104_fu_4697_p3;
wire   [0:0] xor_ln941_51_fu_4705_p2;
wire   [0:0] overflow_52_fu_4711_p2;
wire   [0:0] xor_ln348_52_fu_4717_p2;
wire   [15:0] select_ln392_51_fu_4723_p3;
wire   [15:0] x_V_116_fu_4693_p1;
wire  signed [16:0] sext_ln859_41_fu_4739_p1;
wire  signed [16:0] sext_ln859_42_fu_4742_p1;
wire   [16:0] ret_V_48_fu_4745_p2;
wire  signed [15:0] sext_ln1534_14_fu_4653_p1;
wire   [15:0] y_V_115_fu_4759_p2;
wire   [0:0] p_Result_105_fu_4751_p3;
wire   [0:0] p_Result_106_fu_4764_p3;
wire   [0:0] xor_ln941_52_fu_4772_p2;
wire   [0:0] overflow_53_fu_4778_p2;
wire   [0:0] xor_ln348_53_fu_4784_p2;
wire   [15:0] select_ln392_52_fu_4790_p3;
wire  signed [16:0] sext_ln859_43_fu_4806_p1;
wire   [16:0] ret_V_49_fu_4809_p2;
wire   [15:0] theta_V_25_fu_4823_p2;
wire   [0:0] p_Result_107_fu_4815_p3;
wire   [0:0] p_Result_108_fu_4828_p3;
wire   [0:0] xor_ln941_53_fu_4836_p2;
wire   [16:0] ret_V_50_fu_4854_p2;
wire  signed [15:0] sext_ln1534_15_fu_4656_p1;
wire   [15:0] x_V_117_fu_4868_p2;
wire   [0:0] p_Result_109_fu_4860_p3;
wire   [0:0] p_Result_110_fu_4873_p3;
wire   [0:0] xor_ln941_54_fu_4881_p2;
wire   [0:0] overflow_55_fu_4887_p2;
wire   [0:0] xor_ln348_55_fu_4893_p2;
wire   [15:0] select_ln392_53_fu_4899_p3;
wire   [16:0] ret_V_51_fu_4915_p2;
wire   [0:0] p_Result_111_fu_4921_p3;
wire   [0:0] p_Result_112_fu_4933_p3;
wire   [0:0] xor_ln941_55_fu_4941_p2;
wire   [0:0] overflow_56_fu_4947_p2;
wire   [0:0] xor_ln348_56_fu_4953_p2;
wire   [15:0] select_ln392_54_fu_4959_p3;
wire   [15:0] y_V_116_fu_4929_p1;
wire   [16:0] ret_V_52_fu_4975_p2;
wire   [15:0] theta_V_26_fu_4989_p2;
wire   [0:0] p_Result_113_fu_4981_p3;
wire   [0:0] p_Result_114_fu_4994_p3;
wire   [0:0] xor_ln941_56_fu_5002_p2;
wire   [0:0] overflow_54_fu_4842_p2;
wire   [0:0] overflow_57_fu_5008_p2;
wire   [0:0] and_ln41_16_fu_4664_p2;
wire   [0:0] and_ln41_17_fu_4669_p2;
wire   [0:0] or_ln41_16_fu_5036_p2;
wire   [15:0] x_V_45_fu_4731_p3;
wire   [15:0] x_V_47_fu_4907_p3;
wire   [15:0] y_V_42_fu_4798_p3;
wire   [15:0] y_V_44_fu_4967_p3;
wire   [0:0] or_ln41_17_fu_5058_p2;
wire   [0:0] xor_ln41_8_fu_5062_p2;
wire   [0:0] xor_ln348_57_fu_5014_p2;
wire   [0:0] and_ln348_14_fu_5068_p2;
wire   [15:0] select_ln392_56_fu_5028_p3;
wire   [0:0] xor_ln348_54_fu_4848_p2;
wire   [0:0] and_ln41_45_fu_5082_p2;
wire   [15:0] select_ln392_55_fu_5020_p3;
wire   [15:0] select_ln348_49_fu_5074_p3;
wire   [0:0] xor_ln348_111_fu_5096_p2;
wire   [0:0] and_ln41_46_fu_5102_p2;
wire   [15:0] select_ln41_31_fu_5088_p3;
wire   [0:0] xor_ln1697_10_fu_5158_p2;
wire  signed [16:0] sext_ln859_44_fu_5172_p1;
wire  signed [16:0] sext_ln859_45_fu_5175_p1;
wire   [16:0] ret_V_53_fu_5178_p2;
wire   [0:0] p_Result_115_fu_5184_p3;
wire   [0:0] p_Result_116_fu_5196_p3;
wire   [0:0] xor_ln941_57_fu_5204_p2;
wire   [0:0] overflow_58_fu_5210_p2;
wire   [0:0] xor_ln348_58_fu_5216_p2;
wire   [15:0] select_ln392_57_fu_5222_p3;
wire   [15:0] x_V_119_fu_5192_p1;
wire  signed [16:0] sext_ln859_46_fu_5238_p1;
wire  signed [16:0] sext_ln859_47_fu_5241_p1;
wire   [16:0] ret_V_54_fu_5244_p2;
wire  signed [15:0] sext_ln1534_16_fu_5152_p1;
wire   [15:0] y_V_118_fu_5258_p2;
wire   [0:0] p_Result_117_fu_5250_p3;
wire   [0:0] p_Result_118_fu_5263_p3;
wire   [0:0] xor_ln941_58_fu_5271_p2;
wire   [0:0] overflow_59_fu_5277_p2;
wire   [0:0] xor_ln348_59_fu_5283_p2;
wire   [15:0] select_ln392_58_fu_5289_p3;
wire  signed [16:0] sext_ln859_48_fu_5305_p1;
wire   [16:0] ret_V_55_fu_5308_p2;
wire   [15:0] theta_V_28_fu_5322_p2;
wire   [0:0] p_Result_119_fu_5314_p3;
wire   [0:0] p_Result_120_fu_5327_p3;
wire   [0:0] xor_ln941_59_fu_5335_p2;
wire   [16:0] ret_V_56_fu_5353_p2;
wire  signed [15:0] sext_ln1534_17_fu_5155_p1;
wire   [15:0] x_V_120_fu_5367_p2;
wire   [0:0] p_Result_121_fu_5359_p3;
wire   [0:0] p_Result_122_fu_5372_p3;
wire   [0:0] xor_ln941_60_fu_5380_p2;
wire   [0:0] overflow_61_fu_5386_p2;
wire   [0:0] xor_ln348_61_fu_5392_p2;
wire   [15:0] select_ln392_59_fu_5398_p3;
wire   [16:0] ret_V_57_fu_5414_p2;
wire   [0:0] p_Result_123_fu_5420_p3;
wire   [0:0] p_Result_124_fu_5432_p3;
wire   [0:0] xor_ln941_61_fu_5440_p2;
wire   [0:0] overflow_62_fu_5446_p2;
wire   [0:0] xor_ln348_62_fu_5452_p2;
wire   [15:0] select_ln392_60_fu_5458_p3;
wire   [15:0] y_V_119_fu_5428_p1;
wire   [16:0] ret_V_58_fu_5474_p2;
wire   [15:0] theta_V_29_fu_5488_p2;
wire   [0:0] p_Result_125_fu_5480_p3;
wire   [0:0] p_Result_126_fu_5493_p3;
wire   [0:0] xor_ln941_62_fu_5501_p2;
wire   [0:0] overflow_60_fu_5341_p2;
wire   [0:0] overflow_63_fu_5507_p2;
wire   [0:0] and_ln41_18_fu_5163_p2;
wire   [0:0] and_ln41_19_fu_5168_p2;
wire   [0:0] or_ln41_18_fu_5535_p2;
wire   [15:0] x_V_50_fu_5230_p3;
wire   [15:0] x_V_52_fu_5406_p3;
wire   [15:0] y_V_47_fu_5297_p3;
wire   [15:0] y_V_49_fu_5466_p3;
wire   [0:0] or_ln41_19_fu_5557_p2;
wire   [0:0] xor_ln41_9_fu_5561_p2;
wire   [0:0] xor_ln348_63_fu_5513_p2;
wire   [0:0] and_ln348_15_fu_5567_p2;
wire   [15:0] select_ln392_62_fu_5527_p3;
wire   [0:0] xor_ln348_60_fu_5347_p2;
wire   [0:0] and_ln41_47_fu_5581_p2;
wire   [15:0] select_ln392_61_fu_5519_p3;
wire   [15:0] select_ln348_54_fu_5573_p3;
wire   [0:0] xor_ln348_112_fu_5595_p2;
wire   [0:0] and_ln41_48_fu_5601_p2;
wire   [15:0] select_ln41_35_fu_5587_p3;
wire   [0:0] xor_ln1697_11_fu_5657_p2;
wire  signed [16:0] sext_ln859_49_fu_5671_p1;
wire  signed [16:0] sext_ln859_50_fu_5674_p1;
wire   [16:0] ret_V_59_fu_5677_p2;
wire   [0:0] p_Result_127_fu_5683_p3;
wire   [0:0] p_Result_128_fu_5695_p3;
wire   [0:0] xor_ln941_63_fu_5703_p2;
wire   [0:0] overflow_64_fu_5709_p2;
wire   [0:0] xor_ln348_64_fu_5715_p2;
wire   [15:0] select_ln392_63_fu_5721_p3;
wire   [15:0] x_V_122_fu_5691_p1;
wire  signed [16:0] sext_ln859_51_fu_5737_p1;
wire  signed [16:0] sext_ln859_52_fu_5740_p1;
wire   [16:0] ret_V_60_fu_5743_p2;
wire  signed [15:0] sext_ln1534_18_fu_5651_p1;
wire   [15:0] y_V_121_fu_5757_p2;
wire   [0:0] p_Result_129_fu_5749_p3;
wire   [0:0] p_Result_130_fu_5762_p3;
wire   [0:0] xor_ln941_64_fu_5770_p2;
wire   [0:0] overflow_65_fu_5776_p2;
wire   [0:0] xor_ln348_65_fu_5782_p2;
wire   [15:0] select_ln392_64_fu_5788_p3;
wire  signed [16:0] sext_ln859_53_fu_5804_p1;
wire   [16:0] ret_V_61_fu_5807_p2;
wire   [15:0] theta_V_31_fu_5821_p2;
wire   [0:0] p_Result_131_fu_5813_p3;
wire   [0:0] p_Result_132_fu_5826_p3;
wire   [0:0] xor_ln941_65_fu_5834_p2;
wire   [16:0] ret_V_62_fu_5852_p2;
wire  signed [15:0] sext_ln1534_19_fu_5654_p1;
wire   [15:0] x_V_123_fu_5866_p2;
wire   [0:0] p_Result_133_fu_5858_p3;
wire   [0:0] p_Result_134_fu_5871_p3;
wire   [0:0] xor_ln941_66_fu_5879_p2;
wire   [0:0] overflow_67_fu_5885_p2;
wire   [0:0] xor_ln348_67_fu_5891_p2;
wire   [15:0] select_ln392_65_fu_5897_p3;
wire   [16:0] ret_V_63_fu_5913_p2;
wire   [0:0] p_Result_135_fu_5919_p3;
wire   [0:0] p_Result_136_fu_5931_p3;
wire   [0:0] xor_ln941_67_fu_5939_p2;
wire   [0:0] overflow_68_fu_5945_p2;
wire   [0:0] xor_ln348_68_fu_5951_p2;
wire   [15:0] select_ln392_66_fu_5957_p3;
wire   [15:0] y_V_122_fu_5927_p1;
wire   [16:0] ret_V_64_fu_5973_p2;
wire   [15:0] theta_V_32_fu_5987_p2;
wire   [0:0] p_Result_137_fu_5979_p3;
wire   [0:0] p_Result_138_fu_5992_p3;
wire   [0:0] xor_ln941_68_fu_6000_p2;
wire   [0:0] overflow_66_fu_5840_p2;
wire   [0:0] overflow_69_fu_6006_p2;
wire   [0:0] and_ln41_20_fu_5662_p2;
wire   [0:0] and_ln41_21_fu_5667_p2;
wire   [0:0] or_ln41_20_fu_6034_p2;
wire   [15:0] x_V_55_fu_5729_p3;
wire   [15:0] x_V_57_fu_5905_p3;
wire   [15:0] y_V_52_fu_5796_p3;
wire   [15:0] y_V_54_fu_5965_p3;
wire   [0:0] or_ln41_21_fu_6056_p2;
wire   [0:0] xor_ln41_10_fu_6060_p2;
wire   [0:0] xor_ln348_69_fu_6012_p2;
wire   [0:0] and_ln348_16_fu_6066_p2;
wire   [15:0] select_ln392_68_fu_6026_p3;
wire   [0:0] xor_ln348_66_fu_5846_p2;
wire   [0:0] and_ln41_49_fu_6080_p2;
wire   [15:0] select_ln392_67_fu_6018_p3;
wire   [15:0] select_ln348_59_fu_6072_p3;
wire   [0:0] xor_ln348_113_fu_6094_p2;
wire   [0:0] and_ln41_50_fu_6100_p2;
wire   [15:0] select_ln41_39_fu_6086_p3;
wire   [0:0] xor_ln1697_12_fu_6156_p2;
wire  signed [16:0] sext_ln859_54_fu_6170_p1;
wire  signed [16:0] sext_ln859_55_fu_6173_p1;
wire   [16:0] ret_V_65_fu_6176_p2;
wire   [0:0] p_Result_139_fu_6182_p3;
wire   [0:0] p_Result_140_fu_6194_p3;
wire   [0:0] xor_ln941_69_fu_6202_p2;
wire   [0:0] overflow_70_fu_6208_p2;
wire   [0:0] xor_ln348_70_fu_6214_p2;
wire   [15:0] select_ln392_69_fu_6220_p3;
wire   [15:0] x_V_125_fu_6190_p1;
wire  signed [16:0] sext_ln859_56_fu_6236_p1;
wire  signed [16:0] sext_ln859_57_fu_6239_p1;
wire   [16:0] ret_V_66_fu_6242_p2;
wire  signed [15:0] sext_ln1534_20_fu_6150_p1;
wire   [15:0] y_V_124_fu_6256_p2;
wire   [0:0] p_Result_141_fu_6248_p3;
wire   [0:0] p_Result_142_fu_6261_p3;
wire   [0:0] xor_ln941_70_fu_6269_p2;
wire   [0:0] overflow_71_fu_6275_p2;
wire   [0:0] xor_ln348_71_fu_6281_p2;
wire   [15:0] select_ln392_70_fu_6287_p3;
wire  signed [16:0] sext_ln859_58_fu_6303_p1;
wire   [16:0] ret_V_67_fu_6306_p2;
wire   [15:0] theta_V_34_fu_6320_p2;
wire   [0:0] p_Result_143_fu_6312_p3;
wire   [0:0] p_Result_144_fu_6325_p3;
wire   [0:0] xor_ln941_71_fu_6333_p2;
wire   [16:0] ret_V_68_fu_6351_p2;
wire  signed [15:0] sext_ln1534_21_fu_6153_p1;
wire   [15:0] x_V_126_fu_6365_p2;
wire   [0:0] p_Result_145_fu_6357_p3;
wire   [0:0] p_Result_146_fu_6370_p3;
wire   [0:0] xor_ln941_72_fu_6378_p2;
wire   [0:0] overflow_73_fu_6384_p2;
wire   [0:0] xor_ln348_73_fu_6390_p2;
wire   [15:0] select_ln392_71_fu_6396_p3;
wire   [16:0] ret_V_69_fu_6412_p2;
wire   [0:0] p_Result_147_fu_6418_p3;
wire   [0:0] p_Result_148_fu_6430_p3;
wire   [0:0] xor_ln941_73_fu_6438_p2;
wire   [0:0] overflow_74_fu_6444_p2;
wire   [0:0] xor_ln348_74_fu_6450_p2;
wire   [15:0] select_ln392_72_fu_6456_p3;
wire   [15:0] y_V_125_fu_6426_p1;
wire   [16:0] ret_V_70_fu_6472_p2;
wire   [15:0] theta_V_35_fu_6486_p2;
wire   [0:0] p_Result_149_fu_6478_p3;
wire   [0:0] p_Result_150_fu_6491_p3;
wire   [0:0] xor_ln941_74_fu_6499_p2;
wire   [0:0] overflow_72_fu_6339_p2;
wire   [0:0] overflow_75_fu_6505_p2;
wire   [0:0] and_ln41_22_fu_6161_p2;
wire   [0:0] and_ln41_23_fu_6166_p2;
wire   [0:0] or_ln41_22_fu_6533_p2;
wire   [15:0] x_V_60_fu_6228_p3;
wire   [15:0] x_V_62_fu_6404_p3;
wire   [15:0] y_V_57_fu_6295_p3;
wire   [15:0] y_V_59_fu_6464_p3;
wire   [0:0] or_ln41_23_fu_6555_p2;
wire   [0:0] xor_ln41_11_fu_6559_p2;
wire   [0:0] xor_ln348_75_fu_6511_p2;
wire   [0:0] and_ln348_17_fu_6565_p2;
wire   [15:0] select_ln392_74_fu_6525_p3;
wire   [0:0] xor_ln348_72_fu_6345_p2;
wire   [0:0] and_ln41_51_fu_6579_p2;
wire   [15:0] select_ln392_73_fu_6517_p3;
wire   [15:0] select_ln348_64_fu_6571_p3;
wire   [0:0] xor_ln348_114_fu_6593_p2;
wire   [0:0] and_ln41_52_fu_6599_p2;
wire   [15:0] select_ln41_43_fu_6585_p3;
wire   [0:0] xor_ln1697_13_fu_6655_p2;
wire  signed [16:0] sext_ln859_59_fu_6669_p1;
wire  signed [16:0] sext_ln859_60_fu_6672_p1;
wire   [16:0] ret_V_71_fu_6675_p2;
wire   [0:0] p_Result_151_fu_6681_p3;
wire   [0:0] p_Result_152_fu_6693_p3;
wire   [0:0] xor_ln941_75_fu_6701_p2;
wire   [0:0] overflow_76_fu_6707_p2;
wire   [0:0] xor_ln348_76_fu_6713_p2;
wire   [15:0] select_ln392_75_fu_6719_p3;
wire   [15:0] x_V_128_fu_6689_p1;
wire  signed [16:0] sext_ln859_61_fu_6735_p1;
wire  signed [16:0] sext_ln859_62_fu_6738_p1;
wire   [16:0] ret_V_72_fu_6741_p2;
wire  signed [15:0] sext_ln1534_22_fu_6649_p1;
wire   [15:0] y_V_127_fu_6755_p2;
wire   [0:0] p_Result_153_fu_6747_p3;
wire   [0:0] p_Result_154_fu_6760_p3;
wire   [0:0] xor_ln941_76_fu_6768_p2;
wire   [0:0] overflow_77_fu_6774_p2;
wire   [0:0] xor_ln348_77_fu_6780_p2;
wire   [15:0] select_ln392_76_fu_6786_p3;
wire  signed [16:0] sext_ln859_63_fu_6802_p1;
wire   [16:0] ret_V_73_fu_6805_p2;
wire   [15:0] theta_V_37_fu_6819_p2;
wire   [0:0] p_Result_155_fu_6811_p3;
wire   [0:0] p_Result_156_fu_6824_p3;
wire   [0:0] xor_ln941_77_fu_6832_p2;
wire   [16:0] ret_V_74_fu_6850_p2;
wire  signed [15:0] sext_ln1534_23_fu_6652_p1;
wire   [15:0] x_V_129_fu_6864_p2;
wire   [0:0] p_Result_157_fu_6856_p3;
wire   [0:0] p_Result_158_fu_6869_p3;
wire   [0:0] xor_ln941_78_fu_6877_p2;
wire   [0:0] overflow_79_fu_6883_p2;
wire   [0:0] xor_ln348_79_fu_6889_p2;
wire   [15:0] select_ln392_77_fu_6895_p3;
wire   [16:0] ret_V_75_fu_6911_p2;
wire   [0:0] p_Result_159_fu_6917_p3;
wire   [0:0] p_Result_160_fu_6929_p3;
wire   [0:0] xor_ln941_79_fu_6937_p2;
wire   [0:0] overflow_80_fu_6943_p2;
wire   [0:0] xor_ln348_80_fu_6949_p2;
wire   [15:0] select_ln392_78_fu_6955_p3;
wire   [15:0] y_V_128_fu_6925_p1;
wire   [16:0] ret_V_76_fu_6971_p2;
wire   [15:0] theta_V_38_fu_6985_p2;
wire   [0:0] p_Result_161_fu_6977_p3;
wire   [0:0] p_Result_162_fu_6990_p3;
wire   [0:0] xor_ln941_80_fu_6998_p2;
wire   [0:0] overflow_78_fu_6838_p2;
wire   [0:0] overflow_81_fu_7004_p2;
wire   [0:0] and_ln41_24_fu_6660_p2;
wire   [0:0] and_ln41_25_fu_6665_p2;
wire   [0:0] or_ln41_24_fu_7032_p2;
wire   [15:0] x_V_65_fu_6727_p3;
wire   [15:0] x_V_67_fu_6903_p3;
wire   [15:0] y_V_62_fu_6794_p3;
wire   [15:0] y_V_64_fu_6963_p3;
wire   [0:0] or_ln41_25_fu_7054_p2;
wire   [0:0] xor_ln41_12_fu_7058_p2;
wire   [0:0] xor_ln348_81_fu_7010_p2;
wire   [0:0] and_ln348_18_fu_7064_p2;
wire   [15:0] select_ln392_80_fu_7024_p3;
wire   [0:0] xor_ln348_78_fu_6844_p2;
wire   [0:0] and_ln41_53_fu_7078_p2;
wire   [15:0] select_ln392_79_fu_7016_p3;
wire   [15:0] select_ln348_69_fu_7070_p3;
wire   [0:0] xor_ln348_115_fu_7092_p2;
wire   [0:0] and_ln41_54_fu_7098_p2;
wire   [15:0] select_ln41_47_fu_7084_p3;
wire   [0:0] tmp_192_fu_7132_p3;
wire   [0:0] xor_ln1697_14_fu_7140_p2;
wire   [0:0] tmp_193_fu_7151_p3;
wire   [0:0] and_ln41_27_fu_7159_p2;
wire  signed [16:0] sext_ln859_64_fu_7176_p1;
wire  signed [16:0] sext_ln859_65_fu_7179_p1;
wire   [16:0] ret_V_77_fu_7182_p2;
wire   [0:0] p_Result_163_fu_7188_p3;
wire   [0:0] p_Result_164_fu_7200_p3;
wire   [0:0] xor_ln941_81_fu_7208_p2;
wire   [0:0] overflow_82_fu_7214_p2;
wire   [0:0] xor_ln348_82_fu_7220_p2;
wire   [15:0] select_ln392_81_fu_7226_p3;
wire   [15:0] x_V_131_fu_7196_p1;
wire  signed [16:0] sext_ln859_66_fu_7242_p1;
wire  signed [16:0] sext_ln859_67_fu_7245_p1;
wire   [16:0] ret_V_78_fu_7248_p2;
wire  signed [15:0] sext_ln1534_24_fu_7170_p1;
wire   [15:0] y_V_130_fu_7262_p2;
wire   [0:0] p_Result_165_fu_7254_p3;
wire   [0:0] p_Result_166_fu_7267_p3;
wire   [0:0] xor_ln941_82_fu_7275_p2;
wire   [0:0] overflow_83_fu_7281_p2;
wire   [0:0] xor_ln348_83_fu_7287_p2;
wire   [15:0] select_ln392_82_fu_7293_p3;
wire   [16:0] ret_V_79_fu_7309_p2;
wire  signed [15:0] sext_ln1534_25_fu_7173_p1;
wire   [15:0] x_V_132_fu_7323_p2;
wire   [0:0] p_Result_167_fu_7315_p3;
wire   [0:0] p_Result_168_fu_7328_p3;
wire   [0:0] xor_ln941_83_fu_7336_p2;
wire   [0:0] overflow_84_fu_7342_p2;
wire   [0:0] xor_ln348_84_fu_7348_p2;
wire   [15:0] select_ln392_83_fu_7354_p3;
wire   [16:0] ret_V_80_fu_7370_p2;
wire   [0:0] p_Result_169_fu_7376_p3;
wire   [0:0] p_Result_170_fu_7388_p3;
wire   [0:0] xor_ln941_84_fu_7396_p2;
wire   [0:0] overflow_85_fu_7402_p2;
wire   [0:0] xor_ln348_85_fu_7408_p2;
wire   [15:0] select_ln392_84_fu_7414_p3;
wire   [15:0] y_V_131_fu_7384_p1;
wire   [15:0] x_V_70_fu_7234_p3;
wire   [15:0] x_V_72_fu_7362_p3;
wire   [15:0] y_V_67_fu_7301_p3;
wire   [15:0] y_V_69_fu_7422_p3;
wire   [0:0] tmp_202_fu_7464_p3;
wire   [0:0] and_ln41_28_fu_7472_p2;
wire  signed [16:0] sext_ln859_68_fu_7488_p1;
wire  signed [16:0] sext_ln859_69_fu_7491_p1;
wire   [16:0] ret_V_81_fu_7494_p2;
wire   [0:0] p_Result_171_fu_7500_p3;
wire   [0:0] p_Result_172_fu_7512_p3;
wire   [0:0] xor_ln941_85_fu_7520_p2;
wire   [0:0] overflow_86_fu_7526_p2;
wire   [0:0] xor_ln348_86_fu_7532_p2;
wire   [15:0] select_ln392_85_fu_7538_p3;
wire   [15:0] x_V_134_fu_7508_p1;
wire  signed [16:0] sext_ln859_70_fu_7554_p1;
wire  signed [16:0] sext_ln859_71_fu_7557_p1;
wire   [16:0] ret_V_82_fu_7560_p2;
wire  signed [15:0] sext_ln1534_26_fu_7482_p1;
wire   [15:0] y_V_133_fu_7574_p2;
wire   [0:0] p_Result_173_fu_7566_p3;
wire   [0:0] p_Result_174_fu_7579_p3;
wire   [0:0] xor_ln941_86_fu_7587_p2;
wire   [0:0] overflow_87_fu_7593_p2;
wire   [0:0] xor_ln348_87_fu_7599_p2;
wire   [15:0] select_ln392_86_fu_7605_p3;
wire   [16:0] ret_V_83_fu_7621_p2;
wire  signed [15:0] sext_ln1534_27_fu_7485_p1;
wire   [15:0] x_V_135_fu_7635_p2;
wire   [0:0] p_Result_175_fu_7627_p3;
wire   [0:0] p_Result_176_fu_7640_p3;
wire   [0:0] xor_ln941_87_fu_7648_p2;
wire   [0:0] overflow_88_fu_7654_p2;
wire   [0:0] xor_ln348_88_fu_7660_p2;
wire   [15:0] select_ln392_87_fu_7666_p3;
wire   [16:0] ret_V_84_fu_7682_p2;
wire   [0:0] p_Result_177_fu_7688_p3;
wire   [0:0] p_Result_178_fu_7700_p3;
wire   [0:0] xor_ln941_88_fu_7708_p2;
wire   [0:0] overflow_89_fu_7714_p2;
wire   [0:0] xor_ln348_89_fu_7720_p2;
wire   [15:0] select_ln392_88_fu_7726_p3;
wire   [15:0] y_V_134_fu_7696_p1;
wire   [15:0] x_V_75_fu_7546_p3;
wire   [15:0] x_V_77_fu_7674_p3;
wire   [15:0] y_V_72_fu_7613_p3;
wire   [15:0] y_V_74_fu_7734_p3;
wire   [0:0] tmp_213_fu_7772_p3;
wire   [0:0] and_ln41_29_fu_7780_p2;
wire  signed [16:0] sext_ln859_72_fu_7790_p1;
wire   [16:0] select_ln859_fu_7793_p3;
wire   [16:0] ret_V_85_fu_7800_p2;
wire   [0:0] p_Result_179_fu_7806_p3;
wire   [0:0] p_Result_180_fu_7818_p3;
wire   [0:0] xor_ln941_89_fu_7826_p2;
wire   [0:0] overflow_90_fu_7832_p2;
wire   [0:0] xor_ln348_90_fu_7838_p2;
wire   [15:0] select_ln392_89_fu_7844_p3;
wire   [15:0] x_V_137_fu_7814_p1;
wire  signed [16:0] sext_ln859_73_fu_7860_p1;
wire   [16:0] select_ln859_1_fu_7863_p3;
wire   [16:0] ret_V_86_fu_7877_p2;
wire   [15:0] select_ln1393_fu_7870_p3;
wire   [15:0] y_V_136_fu_7891_p2;
wire   [0:0] p_Result_181_fu_7883_p3;
wire   [0:0] p_Result_182_fu_7896_p3;
wire   [0:0] xor_ln941_90_fu_7904_p2;
wire   [0:0] overflow_91_fu_7910_p2;
wire   [0:0] xor_ln348_91_fu_7916_p2;
wire   [15:0] select_ln392_90_fu_7922_p3;
wire   [16:0] ret_V_87_fu_7945_p2;
wire   [15:0] select_ln1393_1_fu_7938_p3;
wire   [15:0] x_V_138_fu_7959_p2;
wire   [0:0] p_Result_183_fu_7951_p3;
wire   [0:0] p_Result_184_fu_7964_p3;
wire   [0:0] xor_ln941_91_fu_7972_p2;
wire   [0:0] overflow_92_fu_7978_p2;
wire   [0:0] xor_ln348_92_fu_7984_p2;
wire   [15:0] select_ln392_91_fu_7990_p3;
wire   [16:0] ret_V_88_fu_8006_p2;
wire   [0:0] p_Result_185_fu_8012_p3;
wire   [0:0] p_Result_186_fu_8024_p3;
wire   [0:0] xor_ln941_92_fu_8032_p2;
wire   [0:0] overflow_93_fu_8038_p2;
wire   [0:0] xor_ln348_93_fu_8044_p2;
wire   [15:0] select_ln392_92_fu_8050_p3;
wire   [15:0] y_V_137_fu_8020_p1;
wire   [15:0] x_V_80_fu_7852_p3;
wire   [15:0] x_V_82_fu_7998_p3;
wire   [15:0] y_V_77_fu_7930_p3;
wire   [15:0] y_V_79_fu_8058_p3;
wire  signed [16:0] sext_ln859_74_fu_8100_p1;
wire  signed [16:0] sext_ln859_75_fu_8103_p1;
wire   [16:0] ret_V_89_fu_8106_p2;
wire   [0:0] p_Result_187_fu_8112_p3;
wire   [0:0] p_Result_188_fu_8124_p3;
wire   [0:0] xor_ln941_93_fu_8132_p2;
wire   [0:0] overflow_94_fu_8138_p2;
wire   [0:0] xor_ln348_94_fu_8144_p2;
wire   [15:0] select_ln392_93_fu_8150_p3;
wire   [15:0] x_V_140_fu_8120_p1;
wire  signed [16:0] sext_ln859_76_fu_8166_p1;
wire  signed [16:0] sext_ln859_77_fu_8169_p1;
wire   [16:0] ret_V_90_fu_8172_p2;
wire   [0:0] p_Result_189_fu_8178_p3;
wire   [0:0] p_Result_190_fu_8190_p3;
wire   [0:0] xor_ln941_94_fu_8198_p2;
wire   [0:0] overflow_95_fu_8204_p2;
wire   [0:0] xor_ln348_95_fu_8210_p2;
wire   [15:0] select_ln392_94_fu_8216_p3;
wire   [15:0] y_V_139_fu_8186_p1;
wire  signed [15:0] x_V_141_fu_8158_p3;
wire  signed [13:0] r_V_32_fu_8232_p4;
wire  signed [16:0] sext_ln859_78_fu_8246_p1;
wire  signed [16:0] sext_ln859_79_fu_8250_p1;
wire   [16:0] ret_V_91_fu_8254_p2;
wire  signed [15:0] sext_ln1534_28_fu_8242_p1;
wire  signed [15:0] y_V_140_fu_8224_p3;
wire  signed [13:0] r_V_33_fu_8282_p4;
wire  signed [16:0] sext_ln859_80_fu_8296_p1;
wire  signed [16:0] sext_ln859_81_fu_8300_p1;
wire   [16:0] ret_V_92_fu_8304_p2;
wire  signed [15:0] sext_ln1534_29_fu_8292_p1;
wire   [0:0] xor_ln941_95_fu_8332_p2;
wire   [0:0] overflow_96_fu_8337_p2;
wire   [0:0] xor_ln348_96_fu_8342_p2;
wire   [15:0] select_ln392_95_fu_8346_p3;
wire   [0:0] xor_ln941_96_fu_8361_p2;
wire   [0:0] overflow_97_fu_8366_p2;
wire   [0:0] xor_ln348_97_fu_8371_p2;
wire   [15:0] select_ln392_96_fu_8375_p3;
wire  signed [15:0] x_V_143_fu_8354_p3;
wire   [10:0] rhs_34_fu_8390_p4;
wire  signed [16:0] sext_ln859_82_fu_8400_p1;
wire  signed [16:0] sext_ln859_83_fu_8404_p1;
wire   [16:0] ret_V_93_fu_8408_p2;
wire   [0:0] p_Result_195_fu_8414_p3;
wire   [0:0] p_Result_196_fu_8426_p3;
wire   [0:0] xor_ln941_97_fu_8434_p2;
wire   [0:0] overflow_98_fu_8440_p2;
wire   [0:0] xor_ln348_98_fu_8446_p2;
wire   [15:0] select_ln392_97_fu_8452_p3;
wire   [15:0] x_V_144_fu_8422_p1;
wire  signed [15:0] y_V_142_fu_8383_p3;
wire   [10:0] rhs_35_fu_8468_p4;
wire  signed [16:0] sext_ln859_84_fu_8478_p1;
wire  signed [16:0] sext_ln859_85_fu_8482_p1;
wire   [16:0] ret_V_94_fu_8486_p2;
wire   [0:0] p_Result_197_fu_8492_p3;
wire   [0:0] p_Result_198_fu_8504_p3;
wire   [0:0] xor_ln941_98_fu_8512_p2;
wire   [0:0] overflow_99_fu_8518_p2;
wire   [0:0] xor_ln348_99_fu_8524_p2;
wire   [15:0] select_ln392_98_fu_8530_p3;
wire   [15:0] y_V_143_fu_8500_p1;
wire  signed [15:0] x_V_145_fu_8460_p3;
wire  signed [5:0] r_V_34_fu_8546_p4;
wire  signed [16:0] sext_ln859_86_fu_8560_p1;
wire  signed [16:0] sext_ln859_87_fu_8564_p1;
wire   [16:0] ret_V_95_fu_8568_p2;
wire  signed [15:0] sext_ln1534_30_fu_8556_p1;
wire   [15:0] x_V_146_fu_8582_p2;
wire   [0:0] p_Result_199_fu_8574_p3;
wire   [0:0] p_Result_200_fu_8588_p3;
wire   [0:0] xor_ln941_99_fu_8596_p2;
wire   [0:0] overflow_100_fu_8602_p2;
wire   [0:0] xor_ln348_100_fu_8608_p2;
wire   [15:0] select_ln392_99_fu_8614_p3;
wire  signed [15:0] y_V_144_fu_8538_p3;
wire  signed [5:0] r_V_35_fu_8630_p4;
wire  signed [16:0] sext_ln859_88_fu_8644_p1;
wire  signed [16:0] sext_ln859_89_fu_8648_p1;
wire   [16:0] ret_V_96_fu_8652_p2;
wire  signed [15:0] sext_ln1534_31_fu_8640_p1;
wire   [15:0] y_V_145_fu_8666_p2;
wire   [0:0] p_Result_201_fu_8658_p3;
wire   [0:0] p_Result_202_fu_8672_p3;
wire   [0:0] xor_ln941_100_fu_8680_p2;
wire   [0:0] overflow_101_fu_8686_p2;
wire   [0:0] xor_ln348_101_fu_8692_p2;
wire   [15:0] select_ln392_100_fu_8698_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to19;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln41_26_reg_9314 <= and_ln41_26_fu_7146_p2;
        and_ln41_26_reg_9314_pp0_iter14_reg <= and_ln41_26_reg_9314;
        mode_read_reg_8714_pp0_iter10_reg <= mode_read_reg_8714_pp0_iter9_reg;
        mode_read_reg_8714_pp0_iter11_reg <= mode_read_reg_8714_pp0_iter10_reg;
        mode_read_reg_8714_pp0_iter12_reg <= mode_read_reg_8714_pp0_iter11_reg;
        mode_read_reg_8714_pp0_iter13_reg <= mode_read_reg_8714_pp0_iter12_reg;
        mode_read_reg_8714_pp0_iter14_reg <= mode_read_reg_8714_pp0_iter13_reg;
        mode_read_reg_8714_pp0_iter2_reg <= mode_read_reg_8714_pp0_iter1_reg;
        mode_read_reg_8714_pp0_iter3_reg <= mode_read_reg_8714_pp0_iter2_reg;
        mode_read_reg_8714_pp0_iter4_reg <= mode_read_reg_8714_pp0_iter3_reg;
        mode_read_reg_8714_pp0_iter5_reg <= mode_read_reg_8714_pp0_iter4_reg;
        mode_read_reg_8714_pp0_iter6_reg <= mode_read_reg_8714_pp0_iter5_reg;
        mode_read_reg_8714_pp0_iter7_reg <= mode_read_reg_8714_pp0_iter6_reg;
        mode_read_reg_8714_pp0_iter8_reg <= mode_read_reg_8714_pp0_iter7_reg;
        mode_read_reg_8714_pp0_iter9_reg <= mode_read_reg_8714_pp0_iter8_reg;
        or_ln41_26_reg_9320 <= or_ln41_26_fu_7164_p2;
        or_ln41_27_reg_9350 <= or_ln41_27_fu_7477_p2;
        or_ln41_28_reg_9380 <= or_ln41_28_fu_7785_p2;
        p_Result_191_reg_9406 <= ret_V_91_fu_8254_p2[32'd16];
        p_Result_192_reg_9417 <= x_V_142_fu_8268_p2[32'd15];
        p_Result_193_reg_9423 <= ret_V_92_fu_8304_p2[32'd16];
        p_Result_194_reg_9434 <= y_V_141_fu_8318_p2[32'd15];
        r_V_10_reg_8926 <= {{x_V_103_fu_2547_p3[15:4]}};
        r_V_11_reg_8932 <= {{y_V_102_fu_2555_p3[15:4]}};
        r_V_12_reg_8968 <= {{x_V_106_fu_3046_p3[15:5]}};
        r_V_13_reg_8974 <= {{y_V_105_fu_3054_p3[15:5]}};
        r_V_14_reg_9010 <= {{x_V_109_fu_3545_p3[15:6]}};
        r_V_15_reg_9016 <= {{y_V_108_fu_3553_p3[15:6]}};
        r_V_16_reg_9052 <= {{x_V_112_fu_4044_p3[15:7]}};
        r_V_17_reg_9058 <= {{y_V_111_fu_4052_p3[15:7]}};
        r_V_18_reg_9094 <= {{x_V_115_fu_4543_p3[15:8]}};
        r_V_19_reg_9100 <= {{y_V_114_fu_4551_p3[15:8]}};
        r_V_20_reg_9136 <= {{x_V_118_fu_5042_p3[15:9]}};
        r_V_21_reg_9142 <= {{y_V_117_fu_5050_p3[15:9]}};
        r_V_22_reg_9178 <= {{x_V_121_fu_5541_p3[15:10]}};
        r_V_23_reg_9184 <= {{y_V_120_fu_5549_p3[15:10]}};
        r_V_24_reg_9220 <= {{x_V_124_fu_6040_p3[15:11]}};
        r_V_25_reg_9226 <= {{y_V_123_fu_6048_p3[15:11]}};
        r_V_26_reg_9262 <= {{x_V_127_fu_6539_p3[15:12]}};
        r_V_27_reg_9268 <= {{y_V_126_fu_6547_p3[15:12]}};
        r_V_28_reg_9302 <= {{x_V_130_fu_7038_p3[15:13]}};
        r_V_29_reg_9308 <= {{y_V_129_fu_7046_p3[15:13]}};
        r_V_30_reg_9338 <= {{x_V_133_fu_7430_p3[15:14]}};
        r_V_31_reg_9344 <= {{y_V_132_fu_7437_p3[15:14]}};
        r_V_6_reg_8842 <= {{x_V_97_fu_1549_p3[15:2]}};
        r_V_7_reg_8848 <= {{y_V_96_fu_1557_p3[15:2]}};
        r_V_8_reg_8884 <= {{x_V_100_fu_2048_p3[15:3]}};
        r_V_9_reg_8890 <= {{y_V_99_fu_2056_p3[15:3]}};
        rhs_28_reg_9374 <= y_V_135_fu_7749_p3[32'd15];
        rhs_29_reg_9368 <= x_V_136_fu_7742_p3[32'd15];
        rhs_30_reg_9396 <= {{x_V_139_fu_8066_p3[15:1]}};
        rhs_31_reg_9401 <= {{y_V_138_fu_8073_p3[15:1]}};
        theta_V_12_reg_8919 <= theta_V_12_fu_2613_p3;
        theta_V_15_reg_8961 <= theta_V_15_fu_3112_p3;
        theta_V_18_reg_9003 <= theta_V_18_fu_3611_p3;
        theta_V_21_reg_9045 <= theta_V_21_fu_4110_p3;
        theta_V_24_reg_9087 <= theta_V_24_fu_4609_p3;
        theta_V_27_reg_9129 <= theta_V_27_fu_5108_p3;
        theta_V_30_reg_9171 <= theta_V_30_fu_5607_p3;
        theta_V_33_reg_9213 <= theta_V_33_fu_6106_p3;
        theta_V_36_reg_9255 <= theta_V_36_fu_6605_p3;
        theta_V_39_reg_9297 <= theta_V_39_fu_7104_p3;
        theta_V_39_reg_9297_pp0_iter14_reg <= theta_V_39_reg_9297;
        theta_V_39_reg_9297_pp0_iter15_reg <= theta_V_39_reg_9297_pp0_iter14_reg;
        theta_V_39_reg_9297_pp0_iter16_reg <= theta_V_39_reg_9297_pp0_iter15_reg;
        theta_V_39_reg_9297_pp0_iter17_reg <= theta_V_39_reg_9297_pp0_iter16_reg;
        theta_V_39_reg_9297_pp0_iter18_reg <= theta_V_39_reg_9297_pp0_iter17_reg;
        theta_V_39_reg_9297_pp0_iter19_reg <= theta_V_39_reg_9297_pp0_iter18_reg;
        theta_V_6_reg_8835 <= theta_V_6_fu_1615_p3;
        theta_V_9_reg_8877 <= theta_V_9_fu_2114_p3;
        tmp_108_reg_9064 <= theta_V_21_fu_4110_p3[32'd15];
        tmp_109_reg_9070 <= y_V_111_fu_4052_p3[32'd15];
        tmp_122_reg_9106 <= theta_V_24_fu_4609_p3[32'd15];
        tmp_123_reg_9112 <= y_V_114_fu_4551_p3[32'd15];
        tmp_136_reg_9148 <= theta_V_27_fu_5108_p3[32'd15];
        tmp_137_reg_9154 <= y_V_117_fu_5050_p3[32'd15];
        tmp_150_reg_9190 <= theta_V_30_fu_5607_p3[32'd15];
        tmp_151_reg_9196 <= y_V_120_fu_5549_p3[32'd15];
        tmp_164_reg_9232 <= theta_V_33_fu_6106_p3[32'd15];
        tmp_165_reg_9238 <= y_V_123_fu_6048_p3[32'd15];
        tmp_178_reg_9274 <= theta_V_36_fu_6605_p3[32'd15];
        tmp_179_reg_9280 <= y_V_126_fu_6547_p3[32'd15];
        tmp_38_reg_8854 <= theta_V_6_fu_1615_p3[32'd15];
        tmp_39_reg_8860 <= y_V_96_fu_1557_p3[32'd15];
        tmp_52_reg_8896 <= theta_V_9_fu_2114_p3[32'd15];
        tmp_53_reg_8902 <= y_V_99_fu_2056_p3[32'd15];
        tmp_66_reg_8938 <= theta_V_12_fu_2613_p3[32'd15];
        tmp_67_reg_8944 <= y_V_102_fu_2555_p3[32'd15];
        tmp_80_reg_8980 <= theta_V_15_fu_3112_p3[32'd15];
        tmp_81_reg_8986 <= y_V_105_fu_3054_p3[32'd15];
        tmp_94_reg_9022 <= theta_V_18_fu_3611_p3[32'd15];
        tmp_95_reg_9028 <= y_V_108_fu_3553_p3[32'd15];
        x_V_100_reg_8865 <= x_V_100_fu_2048_p3;
        x_V_103_reg_8907 <= x_V_103_fu_2547_p3;
        x_V_106_reg_8949 <= x_V_106_fu_3046_p3;
        x_V_109_reg_8991 <= x_V_109_fu_3545_p3;
        x_V_112_reg_9033 <= x_V_112_fu_4044_p3;
        x_V_115_reg_9075 <= x_V_115_fu_4543_p3;
        x_V_118_reg_9117 <= x_V_118_fu_5042_p3;
        x_V_121_reg_9159 <= x_V_121_fu_5541_p3;
        x_V_124_reg_9201 <= x_V_124_fu_6040_p3;
        x_V_127_reg_9243 <= x_V_127_fu_6539_p3;
        x_V_130_reg_9285 <= x_V_130_fu_7038_p3;
        x_V_133_reg_9326 <= x_V_133_fu_7430_p3;
        x_V_136_reg_9356 <= x_V_136_fu_7742_p3;
        x_V_139_reg_9386 <= x_V_139_fu_8066_p3;
        x_V_142_reg_9412 <= x_V_142_fu_8268_p2;
        x_V_91_reg_9440 <= x_V_91_fu_8622_p3;
        x_V_91_reg_9440_pp0_iter19_reg <= x_V_91_reg_9440;
        x_V_97_reg_8823 <= x_V_97_fu_1549_p3;
        xor_ln11_reg_8748_pp0_iter10_reg <= xor_ln11_reg_8748_pp0_iter9_reg;
        xor_ln11_reg_8748_pp0_iter11_reg <= xor_ln11_reg_8748_pp0_iter10_reg;
        xor_ln11_reg_8748_pp0_iter12_reg <= xor_ln11_reg_8748_pp0_iter11_reg;
        xor_ln11_reg_8748_pp0_iter2_reg <= xor_ln11_reg_8748_pp0_iter1_reg;
        xor_ln11_reg_8748_pp0_iter3_reg <= xor_ln11_reg_8748_pp0_iter2_reg;
        xor_ln11_reg_8748_pp0_iter4_reg <= xor_ln11_reg_8748_pp0_iter3_reg;
        xor_ln11_reg_8748_pp0_iter5_reg <= xor_ln11_reg_8748_pp0_iter4_reg;
        xor_ln11_reg_8748_pp0_iter6_reg <= xor_ln11_reg_8748_pp0_iter5_reg;
        xor_ln11_reg_8748_pp0_iter7_reg <= xor_ln11_reg_8748_pp0_iter6_reg;
        xor_ln11_reg_8748_pp0_iter8_reg <= xor_ln11_reg_8748_pp0_iter7_reg;
        xor_ln11_reg_8748_pp0_iter9_reg <= xor_ln11_reg_8748_pp0_iter8_reg;
        y_V_102_reg_8913 <= y_V_102_fu_2555_p3;
        y_V_105_reg_8955 <= y_V_105_fu_3054_p3;
        y_V_108_reg_8997 <= y_V_108_fu_3553_p3;
        y_V_111_reg_9039 <= y_V_111_fu_4052_p3;
        y_V_114_reg_9081 <= y_V_114_fu_4551_p3;
        y_V_117_reg_9123 <= y_V_117_fu_5050_p3;
        y_V_120_reg_9165 <= y_V_120_fu_5549_p3;
        y_V_123_reg_9207 <= y_V_123_fu_6048_p3;
        y_V_126_reg_9249 <= y_V_126_fu_6547_p3;
        y_V_129_reg_9291 <= y_V_129_fu_7046_p3;
        y_V_132_reg_9332 <= y_V_132_fu_7437_p3;
        y_V_135_reg_9362 <= y_V_135_fu_7749_p3;
        y_V_138_reg_9391 <= y_V_138_fu_8073_p3;
        y_V_141_reg_9429 <= y_V_141_fu_8318_p2;
        y_V_88_reg_9445 <= y_V_88_fu_8706_p3;
        y_V_88_reg_9445_pp0_iter19_reg <= y_V_88_reg_9445;
        y_V_96_reg_8829 <= y_V_96_fu_1557_p3;
        y_V_99_reg_8871 <= y_V_99_fu_2056_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mode_read_reg_8714 <= mode;
        mode_read_reg_8714_pp0_iter1_reg <= mode_read_reg_8714;
        or_ln41_reg_8804 <= or_ln41_fu_1040_p2;
        select_ln348_4_reg_8778 <= select_ln348_4_fu_697_p3;
        theta_V_3_reg_8810 <= theta_V_3_fu_1097_p3;
        tmp_13_reg_8783 <= y_V_89_fu_683_p3[32'd15];
        tmp_24_reg_8817 <= theta_V_3_fu_1097_p3[32'd15];
        x_V_5_reg_8788 <= x_V_5_fu_800_p3;
        x_V_92_reg_8766 <= x_V_92_fu_615_p3;
        xor_ln11_reg_8748 <= xor_ln11_fu_267_p2;
        xor_ln11_reg_8748_pp0_iter1_reg <= xor_ln11_reg_8748;
        y_V_89_reg_8772 <= y_V_89_fu_683_p3;
        y_V_91_reg_8793 <= y_V_91_fu_860_p3;
        y_V_reg_8799 <= y_V_fu_970_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to19 = 1'b1;
    end else begin
        ap_idle_pp0_0to19 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to19 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        final_x_ap_vld = 1'b1;
    end else begin
        final_x_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        final_y_ap_vld = 1'b1;
    end else begin
        final_y_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mode1_theta_ap_vld = 1'b1;
    end else begin
        mode1_theta_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln17_1_fu_577_p2 = (tmp_fu_273_p3 & and_ln17_fu_571_p2);

assign and_ln17_fu_571_p0 = mode;

assign and_ln17_fu_571_p2 = (xor_ln1697_fu_289_p2 & and_ln17_fu_571_p0);

assign and_ln24_1_fu_603_p2 = (tmp_7_fu_427_p3 & or_ln17_fu_597_p2);

assign and_ln24_2_fu_609_p1 = mode;

assign and_ln24_2_fu_609_p2 = (and_ln24_2_fu_609_p1 & and_ln24_1_fu_603_p2);

assign and_ln24_fu_421_p0 = initial_y;

assign and_ln24_fu_421_p1 = initial_x;

assign and_ln24_fu_421_p2 = (and_ln24_fu_421_p1 & and_ln24_fu_421_p0);

assign and_ln348_10_fu_3072_p2 = (xor_ln41_4_fu_3066_p2 & xor_ln348_33_fu_3018_p2);

assign and_ln348_11_fu_3571_p2 = (xor_ln41_5_fu_3565_p2 & xor_ln348_39_fu_3517_p2);

assign and_ln348_12_fu_4070_p2 = (xor_ln41_6_fu_4064_p2 & xor_ln348_45_fu_4016_p2);

assign and_ln348_13_fu_4569_p2 = (xor_ln41_7_fu_4563_p2 & xor_ln348_51_fu_4515_p2);

assign and_ln348_14_fu_5068_p2 = (xor_ln41_8_fu_5062_p2 & xor_ln348_57_fu_5014_p2);

assign and_ln348_15_fu_5567_p2 = (xor_ln41_9_fu_5561_p2 & xor_ln348_63_fu_5513_p2);

assign and_ln348_16_fu_6066_p2 = (xor_ln41_10_fu_6060_p2 & xor_ln348_69_fu_6012_p2);

assign and_ln348_17_fu_6565_p2 = (xor_ln41_11_fu_6559_p2 & xor_ln348_75_fu_6511_p2);

assign and_ln348_18_fu_7064_p2 = (xor_ln41_12_fu_7058_p2 & xor_ln348_81_fu_7010_p2);

assign and_ln348_1_fu_637_p2 = (xor_ln348_3_fu_557_p2 & and_ln24_2_fu_609_p2);

assign and_ln348_2_fu_657_p2 = (xor_ln348_7_fu_651_p2 & and_ln17_1_fu_577_p2);

assign and_ln348_3_fu_677_p2 = (xor_ln348_102_fu_671_p2 & and_ln24_2_fu_609_p2);

assign and_ln348_4_fu_691_p2 = (xor_ln348_fu_337_p2 & xor_ln11_fu_267_p2);

assign and_ln348_5_fu_1071_p2 = (xor_ln41_fu_1065_p2 & xor_ln348_9_fu_1018_p2);

assign and_ln348_6_fu_1091_p2 = (xor_ln41_fu_1065_p2 & xor_ln348_103_fu_1085_p2);

assign and_ln348_7_fu_1575_p2 = (xor_ln41_1_fu_1569_p2 & xor_ln348_15_fu_1521_p2);

assign and_ln348_8_fu_2074_p2 = (xor_ln41_2_fu_2068_p2 & xor_ln348_21_fu_2020_p2);

assign and_ln348_9_fu_2573_p2 = (xor_ln41_3_fu_2567_p2 & xor_ln348_27_fu_2519_p2);

assign and_ln348_fu_623_p2 = (xor_ln348_1_fu_415_p2 & and_ln17_1_fu_577_p2);

assign and_ln41_10_fu_3167_p2 = (xor_ln1697_6_fu_3162_p2 & xor_ln11_reg_8748_pp0_iter5_reg);

assign and_ln41_11_fu_3172_p2 = (tmp_81_reg_8986 & mode_read_reg_8714_pp0_iter5_reg);

assign and_ln41_12_fu_3666_p2 = (xor_ln1697_7_fu_3661_p2 & xor_ln11_reg_8748_pp0_iter6_reg);

assign and_ln41_13_fu_3671_p2 = (tmp_95_reg_9028 & mode_read_reg_8714_pp0_iter6_reg);

assign and_ln41_14_fu_4165_p2 = (xor_ln1697_8_fu_4160_p2 & xor_ln11_reg_8748_pp0_iter7_reg);

assign and_ln41_15_fu_4170_p2 = (tmp_109_reg_9070 & mode_read_reg_8714_pp0_iter7_reg);

assign and_ln41_16_fu_4664_p2 = (xor_ln1697_9_fu_4659_p2 & xor_ln11_reg_8748_pp0_iter8_reg);

assign and_ln41_17_fu_4669_p2 = (tmp_123_reg_9112 & mode_read_reg_8714_pp0_iter8_reg);

assign and_ln41_18_fu_5163_p2 = (xor_ln1697_10_fu_5158_p2 & xor_ln11_reg_8748_pp0_iter9_reg);

assign and_ln41_19_fu_5168_p2 = (tmp_137_reg_9154 & mode_read_reg_8714_pp0_iter9_reg);

assign and_ln41_1_fu_738_p2 = (tmp_13_reg_8783 & mode_read_reg_8714);

assign and_ln41_20_fu_5662_p2 = (xor_ln1697_11_fu_5657_p2 & xor_ln11_reg_8748_pp0_iter10_reg);

assign and_ln41_21_fu_5667_p2 = (tmp_151_reg_9196 & mode_read_reg_8714_pp0_iter10_reg);

assign and_ln41_22_fu_6161_p2 = (xor_ln1697_12_fu_6156_p2 & xor_ln11_reg_8748_pp0_iter11_reg);

assign and_ln41_23_fu_6166_p2 = (tmp_165_reg_9238 & mode_read_reg_8714_pp0_iter11_reg);

assign and_ln41_24_fu_6660_p2 = (xor_ln1697_13_fu_6655_p2 & xor_ln11_reg_8748_pp0_iter12_reg);

assign and_ln41_25_fu_6665_p2 = (tmp_179_reg_9280 & mode_read_reg_8714_pp0_iter12_reg);

assign and_ln41_26_fu_7146_p2 = (xor_ln1697_14_fu_7140_p2 & xor_ln11_reg_8748_pp0_iter12_reg);

assign and_ln41_27_fu_7159_p2 = (tmp_193_fu_7151_p3 & mode_read_reg_8714_pp0_iter12_reg);

assign and_ln41_28_fu_7472_p2 = (tmp_202_fu_7464_p3 & mode_read_reg_8714_pp0_iter13_reg);

assign and_ln41_29_fu_7780_p2 = (tmp_213_fu_7772_p3 & mode_read_reg_8714_pp0_iter14_reg);

assign and_ln41_2_fu_1156_p2 = (xor_ln1697_2_fu_1151_p2 & xor_ln11_reg_8748_pp0_iter1_reg);

assign and_ln41_30_fu_1046_p2 = (xor_ln348_6_fu_912_p2 & or_ln41_fu_1040_p2);

assign and_ln41_31_fu_1589_p2 = (xor_ln348_12_fu_1354_p2 & or_ln41_2_fu_1543_p2);

assign and_ln41_32_fu_1609_p2 = (xor_ln348_104_fu_1603_p2 & or_ln41_2_fu_1543_p2);

assign and_ln41_33_fu_2088_p2 = (xor_ln348_18_fu_1854_p2 & or_ln41_4_fu_2042_p2);

assign and_ln41_34_fu_2108_p2 = (xor_ln348_105_fu_2102_p2 & or_ln41_4_fu_2042_p2);

assign and_ln41_35_fu_2587_p2 = (xor_ln348_24_fu_2353_p2 & or_ln41_6_fu_2541_p2);

assign and_ln41_36_fu_2607_p2 = (xor_ln348_106_fu_2601_p2 & or_ln41_6_fu_2541_p2);

assign and_ln41_37_fu_3086_p2 = (xor_ln348_30_fu_2852_p2 & or_ln41_8_fu_3040_p2);

assign and_ln41_38_fu_3106_p2 = (xor_ln348_107_fu_3100_p2 & or_ln41_8_fu_3040_p2);

assign and_ln41_39_fu_3585_p2 = (xor_ln348_36_fu_3351_p2 & or_ln41_10_fu_3539_p2);

assign and_ln41_3_fu_1169_p2 = (tmp_25_fu_1161_p3 & mode_read_reg_8714_pp0_iter1_reg);

assign and_ln41_40_fu_3605_p2 = (xor_ln348_108_fu_3599_p2 & or_ln41_10_fu_3539_p2);

assign and_ln41_41_fu_4084_p2 = (xor_ln348_42_fu_3850_p2 & or_ln41_12_fu_4038_p2);

assign and_ln41_42_fu_4104_p2 = (xor_ln348_109_fu_4098_p2 & or_ln41_12_fu_4038_p2);

assign and_ln41_43_fu_4583_p2 = (xor_ln348_48_fu_4349_p2 & or_ln41_14_fu_4537_p2);

assign and_ln41_44_fu_4603_p2 = (xor_ln348_110_fu_4597_p2 & or_ln41_14_fu_4537_p2);

assign and_ln41_45_fu_5082_p2 = (xor_ln348_54_fu_4848_p2 & or_ln41_16_fu_5036_p2);

assign and_ln41_46_fu_5102_p2 = (xor_ln348_111_fu_5096_p2 & or_ln41_16_fu_5036_p2);

assign and_ln41_47_fu_5581_p2 = (xor_ln348_60_fu_5347_p2 & or_ln41_18_fu_5535_p2);

assign and_ln41_48_fu_5601_p2 = (xor_ln348_112_fu_5595_p2 & or_ln41_18_fu_5535_p2);

assign and_ln41_49_fu_6080_p2 = (xor_ln348_66_fu_5846_p2 & or_ln41_20_fu_6034_p2);

assign and_ln41_4_fu_1670_p2 = (xor_ln1697_3_fu_1665_p2 & xor_ln11_reg_8748_pp0_iter2_reg);

assign and_ln41_50_fu_6100_p2 = (xor_ln348_113_fu_6094_p2 & or_ln41_20_fu_6034_p2);

assign and_ln41_51_fu_6579_p2 = (xor_ln348_72_fu_6345_p2 & or_ln41_22_fu_6533_p2);

assign and_ln41_52_fu_6599_p2 = (xor_ln348_114_fu_6593_p2 & or_ln41_22_fu_6533_p2);

assign and_ln41_53_fu_7078_p2 = (xor_ln348_78_fu_6844_p2 & or_ln41_24_fu_7032_p2);

assign and_ln41_54_fu_7098_p2 = (xor_ln348_115_fu_7092_p2 & or_ln41_24_fu_7032_p2);

assign and_ln41_5_fu_1675_p2 = (tmp_39_reg_8860 & mode_read_reg_8714_pp0_iter2_reg);

assign and_ln41_6_fu_2169_p2 = (xor_ln1697_4_fu_2164_p2 & xor_ln11_reg_8748_pp0_iter3_reg);

assign and_ln41_7_fu_2174_p2 = (tmp_53_reg_8902 & mode_read_reg_8714_pp0_iter3_reg);

assign and_ln41_8_fu_2668_p2 = (xor_ln1697_5_fu_2663_p2 & xor_ln11_reg_8748_pp0_iter4_reg);

assign and_ln41_9_fu_2673_p2 = (tmp_67_reg_8944 & mode_read_reg_8714_pp0_iter4_reg);

assign and_ln41_fu_733_p2 = (xor_ln1697_1_fu_727_p2 & xor_ln11_reg_8748);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign final_x = x_V_91_reg_9440_pp0_iter19_reg;

assign final_y = y_V_88_reg_9445_pp0_iter19_reg;

assign mode1_theta = theta_V_39_reg_9297_pp0_iter19_reg;

assign or_ln17_fu_597_p2 = (xor_ln17_1_fu_591_p2 | tmp_1_fu_281_p3);

assign or_ln41_10_fu_3539_p2 = (and_ln41_11_fu_3172_p2 | and_ln41_10_fu_3167_p2);

assign or_ln41_11_fu_3561_p2 = (tmp_80_reg_8980 | mode_read_reg_8714_pp0_iter5_reg);

assign or_ln41_12_fu_4038_p2 = (and_ln41_13_fu_3671_p2 | and_ln41_12_fu_3666_p2);

assign or_ln41_13_fu_4060_p2 = (tmp_94_reg_9022 | mode_read_reg_8714_pp0_iter6_reg);

assign or_ln41_14_fu_4537_p2 = (and_ln41_15_fu_4170_p2 | and_ln41_14_fu_4165_p2);

assign or_ln41_15_fu_4559_p2 = (tmp_108_reg_9064 | mode_read_reg_8714_pp0_iter7_reg);

assign or_ln41_16_fu_5036_p2 = (and_ln41_17_fu_4669_p2 | and_ln41_16_fu_4664_p2);

assign or_ln41_17_fu_5058_p2 = (tmp_122_reg_9106 | mode_read_reg_8714_pp0_iter8_reg);

assign or_ln41_18_fu_5535_p2 = (and_ln41_19_fu_5168_p2 | and_ln41_18_fu_5163_p2);

assign or_ln41_19_fu_5557_p2 = (tmp_136_reg_9148 | mode_read_reg_8714_pp0_iter9_reg);

assign or_ln41_1_fu_1060_p2 = (tmp_12_fu_719_p3 | mode_read_reg_8714);

assign or_ln41_20_fu_6034_p2 = (and_ln41_21_fu_5667_p2 | and_ln41_20_fu_5662_p2);

assign or_ln41_21_fu_6056_p2 = (tmp_150_reg_9190 | mode_read_reg_8714_pp0_iter10_reg);

assign or_ln41_22_fu_6533_p2 = (and_ln41_23_fu_6166_p2 | and_ln41_22_fu_6161_p2);

assign or_ln41_23_fu_6555_p2 = (tmp_164_reg_9232 | mode_read_reg_8714_pp0_iter11_reg);

assign or_ln41_24_fu_7032_p2 = (and_ln41_25_fu_6665_p2 | and_ln41_24_fu_6660_p2);

assign or_ln41_25_fu_7054_p2 = (tmp_178_reg_9274 | mode_read_reg_8714_pp0_iter12_reg);

assign or_ln41_26_fu_7164_p2 = (and_ln41_27_fu_7159_p2 | and_ln41_26_fu_7146_p2);

assign or_ln41_27_fu_7477_p2 = (and_ln41_28_fu_7472_p2 | and_ln41_26_reg_9314);

assign or_ln41_28_fu_7785_p2 = (and_ln41_29_fu_7780_p2 | and_ln41_26_reg_9314_pp0_iter14_reg);

assign or_ln41_2_fu_1543_p2 = (and_ln41_3_fu_1169_p2 | and_ln41_2_fu_1156_p2);

assign or_ln41_3_fu_1565_p2 = (tmp_24_reg_8817 | mode_read_reg_8714_pp0_iter1_reg);

assign or_ln41_4_fu_2042_p2 = (and_ln41_5_fu_1675_p2 | and_ln41_4_fu_1670_p2);

assign or_ln41_5_fu_2064_p2 = (tmp_38_reg_8854 | mode_read_reg_8714_pp0_iter2_reg);

assign or_ln41_6_fu_2541_p2 = (and_ln41_7_fu_2174_p2 | and_ln41_6_fu_2169_p2);

assign or_ln41_7_fu_2563_p2 = (tmp_52_reg_8896 | mode_read_reg_8714_pp0_iter3_reg);

assign or_ln41_8_fu_3040_p2 = (and_ln41_9_fu_2673_p2 | and_ln41_8_fu_2668_p2);

assign or_ln41_9_fu_3062_p2 = (tmp_66_reg_8938 | mode_read_reg_8714_pp0_iter4_reg);

assign or_ln41_fu_1040_p2 = (and_ln41_fu_733_p2 | and_ln41_1_fu_738_p2);

assign overflow_100_fu_8602_p2 = (xor_ln941_99_fu_8596_p2 & p_Result_200_fu_8588_p3);

assign overflow_101_fu_8686_p2 = (xor_ln941_100_fu_8680_p2 & p_Result_202_fu_8672_p3);

assign overflow_10_fu_1214_p2 = (xor_ln941_9_fu_1208_p2 & p_Result_20_fu_1200_p3);

assign overflow_11_fu_1284_p2 = (xor_ln941_10_fu_1278_p2 & p_Result_22_fu_1270_p3);

assign overflow_12_fu_1348_p2 = (xor_ln941_11_fu_1342_p2 & p_Result_24_fu_1334_p3);

assign overflow_13_fu_1394_p2 = (xor_ln941_12_fu_1388_p2 & p_Result_26_fu_1380_p3);

assign overflow_14_fu_1454_p2 = (xor_ln941_13_fu_1448_p2 & p_Result_28_fu_1440_p3);

assign overflow_15_fu_1515_p2 = (xor_ln941_14_fu_1509_p2 & p_Result_30_fu_1501_p3);

assign overflow_16_fu_1717_p2 = (xor_ln941_15_fu_1711_p2 & p_Result_32_fu_1703_p3);

assign overflow_17_fu_1784_p2 = (xor_ln941_16_fu_1778_p2 & p_Result_34_fu_1770_p3);

assign overflow_18_fu_1848_p2 = (xor_ln941_17_fu_1842_p2 & p_Result_36_fu_1834_p3);

assign overflow_19_fu_1893_p2 = (xor_ln941_18_fu_1887_p2 & p_Result_38_fu_1879_p3);

assign overflow_20_fu_1953_p2 = (xor_ln941_19_fu_1947_p2 & p_Result_40_fu_1939_p3);

assign overflow_21_fu_2014_p2 = (xor_ln941_20_fu_2008_p2 & p_Result_42_fu_2000_p3);

assign overflow_22_fu_2216_p2 = (xor_ln941_21_fu_2210_p2 & p_Result_44_fu_2202_p3);

assign overflow_23_fu_2283_p2 = (xor_ln941_22_fu_2277_p2 & p_Result_46_fu_2269_p3);

assign overflow_24_fu_2347_p2 = (xor_ln941_23_fu_2341_p2 & p_Result_48_fu_2333_p3);

assign overflow_25_fu_2392_p2 = (xor_ln941_24_fu_2386_p2 & p_Result_50_fu_2378_p3);

assign overflow_26_fu_2452_p2 = (xor_ln941_25_fu_2446_p2 & p_Result_52_fu_2438_p3);

assign overflow_27_fu_2513_p2 = (xor_ln941_26_fu_2507_p2 & p_Result_54_fu_2499_p3);

assign overflow_28_fu_2715_p2 = (xor_ln941_27_fu_2709_p2 & p_Result_56_fu_2701_p3);

assign overflow_29_fu_2782_p2 = (xor_ln941_28_fu_2776_p2 & p_Result_58_fu_2768_p3);

assign overflow_2_fu_409_p2 = (xor_ln941_1_fu_403_p2 & p_Result_4_fu_395_p3);

assign overflow_30_fu_2846_p2 = (xor_ln941_29_fu_2840_p2 & p_Result_60_fu_2832_p3);

assign overflow_31_fu_2891_p2 = (xor_ln941_30_fu_2885_p2 & p_Result_62_fu_2877_p3);

assign overflow_32_fu_2951_p2 = (xor_ln941_31_fu_2945_p2 & p_Result_64_fu_2937_p3);

assign overflow_33_fu_3012_p2 = (xor_ln941_32_fu_3006_p2 & p_Result_66_fu_2998_p3);

assign overflow_34_fu_3214_p2 = (xor_ln941_33_fu_3208_p2 & p_Result_68_fu_3200_p3);

assign overflow_35_fu_3281_p2 = (xor_ln941_34_fu_3275_p2 & p_Result_70_fu_3267_p3);

assign overflow_36_fu_3345_p2 = (xor_ln941_35_fu_3339_p2 & p_Result_72_fu_3331_p3);

assign overflow_37_fu_3390_p2 = (xor_ln941_36_fu_3384_p2 & p_Result_74_fu_3376_p3);

assign overflow_38_fu_3450_p2 = (xor_ln941_37_fu_3444_p2 & p_Result_76_fu_3436_p3);

assign overflow_39_fu_3511_p2 = (xor_ln941_38_fu_3505_p2 & p_Result_78_fu_3497_p3);

assign overflow_3_fu_487_p2 = (xor_ln941_2_fu_481_p2 & p_Result_6_fu_473_p3);

assign overflow_40_fu_3713_p2 = (xor_ln941_39_fu_3707_p2 & p_Result_80_fu_3699_p3);

assign overflow_41_fu_3780_p2 = (xor_ln941_40_fu_3774_p2 & p_Result_82_fu_3766_p3);

assign overflow_42_fu_3844_p2 = (xor_ln941_41_fu_3838_p2 & p_Result_84_fu_3830_p3);

assign overflow_43_fu_3889_p2 = (xor_ln941_42_fu_3883_p2 & p_Result_86_fu_3875_p3);

assign overflow_44_fu_3949_p2 = (xor_ln941_43_fu_3943_p2 & p_Result_88_fu_3935_p3);

assign overflow_45_fu_4010_p2 = (xor_ln941_44_fu_4004_p2 & p_Result_90_fu_3996_p3);

assign overflow_46_fu_4212_p2 = (xor_ln941_45_fu_4206_p2 & p_Result_92_fu_4198_p3);

assign overflow_47_fu_4279_p2 = (xor_ln941_46_fu_4273_p2 & p_Result_94_fu_4265_p3);

assign overflow_48_fu_4343_p2 = (xor_ln941_47_fu_4337_p2 & p_Result_96_fu_4329_p3);

assign overflow_49_fu_4388_p2 = (xor_ln941_48_fu_4382_p2 & p_Result_98_fu_4374_p3);

assign overflow_4_fu_551_p2 = (xor_ln941_3_fu_545_p2 & p_Result_8_fu_537_p3);

assign overflow_50_fu_4448_p2 = (xor_ln941_49_fu_4442_p2 & p_Result_100_fu_4434_p3);

assign overflow_51_fu_4509_p2 = (xor_ln941_50_fu_4503_p2 & p_Result_102_fu_4495_p3);

assign overflow_52_fu_4711_p2 = (xor_ln941_51_fu_4705_p2 & p_Result_104_fu_4697_p3);

assign overflow_53_fu_4778_p2 = (xor_ln941_52_fu_4772_p2 & p_Result_106_fu_4764_p3);

assign overflow_54_fu_4842_p2 = (xor_ln941_53_fu_4836_p2 & p_Result_108_fu_4828_p3);

assign overflow_55_fu_4887_p2 = (xor_ln941_54_fu_4881_p2 & p_Result_110_fu_4873_p3);

assign overflow_56_fu_4947_p2 = (xor_ln941_55_fu_4941_p2 & p_Result_112_fu_4933_p3);

assign overflow_57_fu_5008_p2 = (xor_ln941_56_fu_5002_p2 & p_Result_114_fu_4994_p3);

assign overflow_58_fu_5210_p2 = (xor_ln941_57_fu_5204_p2 & p_Result_116_fu_5196_p3);

assign overflow_59_fu_5277_p2 = (xor_ln941_58_fu_5271_p2 & p_Result_118_fu_5263_p3);

assign overflow_5_fu_780_p2 = (xor_ln941_4_fu_774_p2 & p_Result_10_fu_766_p3);

assign overflow_60_fu_5341_p2 = (xor_ln941_59_fu_5335_p2 & p_Result_120_fu_5327_p3);

assign overflow_61_fu_5386_p2 = (xor_ln941_60_fu_5380_p2 & p_Result_122_fu_5372_p3);

assign overflow_62_fu_5446_p2 = (xor_ln941_61_fu_5440_p2 & p_Result_124_fu_5432_p3);

assign overflow_63_fu_5507_p2 = (xor_ln941_62_fu_5501_p2 & p_Result_126_fu_5493_p3);

assign overflow_64_fu_5709_p2 = (xor_ln941_63_fu_5703_p2 & p_Result_128_fu_5695_p3);

assign overflow_65_fu_5776_p2 = (xor_ln941_64_fu_5770_p2 & p_Result_130_fu_5762_p3);

assign overflow_66_fu_5840_p2 = (xor_ln941_65_fu_5834_p2 & p_Result_132_fu_5826_p3);

assign overflow_67_fu_5885_p2 = (xor_ln941_66_fu_5879_p2 & p_Result_134_fu_5871_p3);

assign overflow_68_fu_5945_p2 = (xor_ln941_67_fu_5939_p2 & p_Result_136_fu_5931_p3);

assign overflow_69_fu_6006_p2 = (xor_ln941_68_fu_6000_p2 & p_Result_138_fu_5992_p3);

assign overflow_6_fu_840_p2 = (xor_ln941_5_fu_834_p2 & p_Result_12_fu_826_p3);

assign overflow_70_fu_6208_p2 = (xor_ln941_69_fu_6202_p2 & p_Result_140_fu_6194_p3);

assign overflow_71_fu_6275_p2 = (xor_ln941_70_fu_6269_p2 & p_Result_142_fu_6261_p3);

assign overflow_72_fu_6339_p2 = (xor_ln941_71_fu_6333_p2 & p_Result_144_fu_6325_p3);

assign overflow_73_fu_6384_p2 = (xor_ln941_72_fu_6378_p2 & p_Result_146_fu_6370_p3);

assign overflow_74_fu_6444_p2 = (xor_ln941_73_fu_6438_p2 & p_Result_148_fu_6430_p3);

assign overflow_75_fu_6505_p2 = (xor_ln941_74_fu_6499_p2 & p_Result_150_fu_6491_p3);

assign overflow_76_fu_6707_p2 = (xor_ln941_75_fu_6701_p2 & p_Result_152_fu_6693_p3);

assign overflow_77_fu_6774_p2 = (xor_ln941_76_fu_6768_p2 & p_Result_154_fu_6760_p3);

assign overflow_78_fu_6838_p2 = (xor_ln941_77_fu_6832_p2 & p_Result_156_fu_6824_p3);

assign overflow_79_fu_6883_p2 = (xor_ln941_78_fu_6877_p2 & p_Result_158_fu_6869_p3);

assign overflow_7_fu_906_p2 = (xor_ln941_6_fu_900_p2 & p_Result_14_fu_892_p3);

assign overflow_80_fu_6943_p2 = (xor_ln941_79_fu_6937_p2 & p_Result_160_fu_6929_p3);

assign overflow_81_fu_7004_p2 = (xor_ln941_80_fu_6998_p2 & p_Result_162_fu_6990_p3);

assign overflow_82_fu_7214_p2 = (xor_ln941_81_fu_7208_p2 & p_Result_164_fu_7200_p3);

assign overflow_83_fu_7281_p2 = (xor_ln941_82_fu_7275_p2 & p_Result_166_fu_7267_p3);

assign overflow_84_fu_7342_p2 = (xor_ln941_83_fu_7336_p2 & p_Result_168_fu_7328_p3);

assign overflow_85_fu_7402_p2 = (xor_ln941_84_fu_7396_p2 & p_Result_170_fu_7388_p3);

assign overflow_86_fu_7526_p2 = (xor_ln941_85_fu_7520_p2 & p_Result_172_fu_7512_p3);

assign overflow_87_fu_7593_p2 = (xor_ln941_86_fu_7587_p2 & p_Result_174_fu_7579_p3);

assign overflow_88_fu_7654_p2 = (xor_ln941_87_fu_7648_p2 & p_Result_176_fu_7640_p3);

assign overflow_89_fu_7714_p2 = (xor_ln941_88_fu_7708_p2 & p_Result_178_fu_7700_p3);

assign overflow_8_fu_950_p2 = (xor_ln941_7_fu_944_p2 & p_Result_16_fu_936_p3);

assign overflow_90_fu_7832_p2 = (xor_ln941_89_fu_7826_p2 & p_Result_180_fu_7818_p3);

assign overflow_91_fu_7910_p2 = (xor_ln941_90_fu_7904_p2 & p_Result_182_fu_7896_p3);

assign overflow_92_fu_7978_p2 = (xor_ln941_91_fu_7972_p2 & p_Result_184_fu_7964_p3);

assign overflow_93_fu_8038_p2 = (xor_ln941_92_fu_8032_p2 & p_Result_186_fu_8024_p3);

assign overflow_94_fu_8138_p2 = (xor_ln941_93_fu_8132_p2 & p_Result_188_fu_8124_p3);

assign overflow_95_fu_8204_p2 = (xor_ln941_94_fu_8198_p2 & p_Result_190_fu_8190_p3);

assign overflow_96_fu_8337_p2 = (xor_ln941_95_fu_8332_p2 & p_Result_192_reg_9417);

assign overflow_97_fu_8366_p2 = (xor_ln941_96_fu_8361_p2 & p_Result_194_reg_9434);

assign overflow_98_fu_8440_p2 = (xor_ln941_97_fu_8434_p2 & p_Result_196_fu_8426_p3);

assign overflow_99_fu_8518_p2 = (xor_ln941_98_fu_8512_p2 & p_Result_198_fu_8504_p3);

assign overflow_9_fu_1012_p2 = (xor_ln941_8_fu_1006_p2 & p_Result_18_fu_998_p3);

assign overflow_fu_331_p2 = (xor_ln941_fu_325_p2 & p_Result_1_fu_317_p3);

assign p_Result_100_fu_4434_p3 = ret_V_45_fu_4416_p2[32'd15];

assign p_Result_101_fu_4482_p3 = ret_V_46_fu_4476_p2[32'd16];

assign p_Result_102_fu_4495_p3 = theta_V_23_fu_4490_p2[32'd15];

assign p_Result_103_fu_4685_p3 = ret_V_47_fu_4679_p2[32'd16];

assign p_Result_104_fu_4697_p3 = ret_V_47_fu_4679_p2[32'd15];

assign p_Result_105_fu_4751_p3 = ret_V_48_fu_4745_p2[32'd16];

assign p_Result_106_fu_4764_p3 = y_V_115_fu_4759_p2[32'd15];

assign p_Result_107_fu_4815_p3 = ret_V_49_fu_4809_p2[32'd16];

assign p_Result_108_fu_4828_p3 = theta_V_25_fu_4823_p2[32'd15];

assign p_Result_109_fu_4860_p3 = ret_V_50_fu_4854_p2[32'd16];

assign p_Result_10_fu_766_p3 = ret_V_fu_748_p2[32'd15];

assign p_Result_110_fu_4873_p3 = x_V_117_fu_4868_p2[32'd15];

assign p_Result_111_fu_4921_p3 = ret_V_51_fu_4915_p2[32'd16];

assign p_Result_112_fu_4933_p3 = ret_V_51_fu_4915_p2[32'd15];

assign p_Result_113_fu_4981_p3 = ret_V_52_fu_4975_p2[32'd16];

assign p_Result_114_fu_4994_p3 = theta_V_26_fu_4989_p2[32'd15];

assign p_Result_115_fu_5184_p3 = ret_V_53_fu_5178_p2[32'd16];

assign p_Result_116_fu_5196_p3 = ret_V_53_fu_5178_p2[32'd15];

assign p_Result_117_fu_5250_p3 = ret_V_54_fu_5244_p2[32'd16];

assign p_Result_118_fu_5263_p3 = y_V_118_fu_5258_p2[32'd15];

assign p_Result_119_fu_5314_p3 = ret_V_55_fu_5308_p2[32'd16];

assign p_Result_11_fu_814_p3 = ret_V_1_fu_808_p2[32'd16];

assign p_Result_120_fu_5327_p3 = theta_V_28_fu_5322_p2[32'd15];

assign p_Result_121_fu_5359_p3 = ret_V_56_fu_5353_p2[32'd16];

assign p_Result_122_fu_5372_p3 = x_V_120_fu_5367_p2[32'd15];

assign p_Result_123_fu_5420_p3 = ret_V_57_fu_5414_p2[32'd16];

assign p_Result_124_fu_5432_p3 = ret_V_57_fu_5414_p2[32'd15];

assign p_Result_125_fu_5480_p3 = ret_V_58_fu_5474_p2[32'd16];

assign p_Result_126_fu_5493_p3 = theta_V_29_fu_5488_p2[32'd15];

assign p_Result_127_fu_5683_p3 = ret_V_59_fu_5677_p2[32'd16];

assign p_Result_128_fu_5695_p3 = ret_V_59_fu_5677_p2[32'd15];

assign p_Result_129_fu_5749_p3 = ret_V_60_fu_5743_p2[32'd16];

assign p_Result_12_fu_826_p3 = y_V_90_fu_822_p2[32'd15];

assign p_Result_130_fu_5762_p3 = y_V_121_fu_5757_p2[32'd15];

assign p_Result_131_fu_5813_p3 = ret_V_61_fu_5807_p2[32'd16];

assign p_Result_132_fu_5826_p3 = theta_V_31_fu_5821_p2[32'd15];

assign p_Result_133_fu_5858_p3 = ret_V_62_fu_5852_p2[32'd16];

assign p_Result_134_fu_5871_p3 = x_V_123_fu_5866_p2[32'd15];

assign p_Result_135_fu_5919_p3 = ret_V_63_fu_5913_p2[32'd16];

assign p_Result_136_fu_5931_p3 = ret_V_63_fu_5913_p2[32'd15];

assign p_Result_137_fu_5979_p3 = ret_V_64_fu_5973_p2[32'd16];

assign p_Result_138_fu_5992_p3 = theta_V_32_fu_5987_p2[32'd15];

assign p_Result_139_fu_6182_p3 = ret_V_65_fu_6176_p2[32'd16];

assign p_Result_13_fu_878_p3 = ret_V_2_fu_872_p2[32'd16];

assign p_Result_140_fu_6194_p3 = ret_V_65_fu_6176_p2[32'd15];

assign p_Result_141_fu_6248_p3 = ret_V_66_fu_6242_p2[32'd16];

assign p_Result_142_fu_6261_p3 = y_V_124_fu_6256_p2[32'd15];

assign p_Result_143_fu_6312_p3 = ret_V_67_fu_6306_p2[32'd16];

assign p_Result_144_fu_6325_p3 = theta_V_34_fu_6320_p2[32'd15];

assign p_Result_145_fu_6357_p3 = ret_V_68_fu_6351_p2[32'd16];

assign p_Result_146_fu_6370_p3 = x_V_126_fu_6365_p2[32'd15];

assign p_Result_147_fu_6418_p3 = ret_V_69_fu_6412_p2[32'd16];

assign p_Result_148_fu_6430_p3 = ret_V_69_fu_6412_p2[32'd15];

assign p_Result_149_fu_6478_p3 = ret_V_70_fu_6472_p2[32'd16];

assign p_Result_14_fu_892_p3 = theta_V_1_fu_886_p2[32'd15];

assign p_Result_150_fu_6491_p3 = theta_V_35_fu_6486_p2[32'd15];

assign p_Result_151_fu_6681_p3 = ret_V_71_fu_6675_p2[32'd16];

assign p_Result_152_fu_6693_p3 = ret_V_71_fu_6675_p2[32'd15];

assign p_Result_153_fu_6747_p3 = ret_V_72_fu_6741_p2[32'd16];

assign p_Result_154_fu_6760_p3 = y_V_127_fu_6755_p2[32'd15];

assign p_Result_155_fu_6811_p3 = ret_V_73_fu_6805_p2[32'd16];

assign p_Result_156_fu_6824_p3 = theta_V_37_fu_6819_p2[32'd15];

assign p_Result_157_fu_6856_p3 = ret_V_74_fu_6850_p2[32'd16];

assign p_Result_158_fu_6869_p3 = x_V_129_fu_6864_p2[32'd15];

assign p_Result_159_fu_6917_p3 = ret_V_75_fu_6911_p2[32'd16];

assign p_Result_15_fu_924_p3 = ret_V_3_fu_918_p2[32'd16];

assign p_Result_160_fu_6929_p3 = ret_V_75_fu_6911_p2[32'd15];

assign p_Result_161_fu_6977_p3 = ret_V_76_fu_6971_p2[32'd16];

assign p_Result_162_fu_6990_p3 = theta_V_38_fu_6985_p2[32'd15];

assign p_Result_163_fu_7188_p3 = ret_V_77_fu_7182_p2[32'd16];

assign p_Result_164_fu_7200_p3 = ret_V_77_fu_7182_p2[32'd15];

assign p_Result_165_fu_7254_p3 = ret_V_78_fu_7248_p2[32'd16];

assign p_Result_166_fu_7267_p3 = y_V_130_fu_7262_p2[32'd15];

assign p_Result_167_fu_7315_p3 = ret_V_79_fu_7309_p2[32'd16];

assign p_Result_168_fu_7328_p3 = x_V_132_fu_7323_p2[32'd15];

assign p_Result_169_fu_7376_p3 = ret_V_80_fu_7370_p2[32'd16];

assign p_Result_16_fu_936_p3 = ret_V_3_fu_918_p2[32'd15];

assign p_Result_170_fu_7388_p3 = ret_V_80_fu_7370_p2[32'd15];

assign p_Result_171_fu_7500_p3 = ret_V_81_fu_7494_p2[32'd16];

assign p_Result_172_fu_7512_p3 = ret_V_81_fu_7494_p2[32'd15];

assign p_Result_173_fu_7566_p3 = ret_V_82_fu_7560_p2[32'd16];

assign p_Result_174_fu_7579_p3 = y_V_133_fu_7574_p2[32'd15];

assign p_Result_175_fu_7627_p3 = ret_V_83_fu_7621_p2[32'd16];

assign p_Result_176_fu_7640_p3 = x_V_135_fu_7635_p2[32'd15];

assign p_Result_177_fu_7688_p3 = ret_V_84_fu_7682_p2[32'd16];

assign p_Result_178_fu_7700_p3 = ret_V_84_fu_7682_p2[32'd15];

assign p_Result_179_fu_7806_p3 = ret_V_85_fu_7800_p2[32'd16];

assign p_Result_17_fu_984_p3 = ret_V_4_fu_978_p2[32'd16];

assign p_Result_180_fu_7818_p3 = ret_V_85_fu_7800_p2[32'd15];

assign p_Result_181_fu_7883_p3 = ret_V_86_fu_7877_p2[32'd16];

assign p_Result_182_fu_7896_p3 = y_V_136_fu_7891_p2[32'd15];

assign p_Result_183_fu_7951_p3 = ret_V_87_fu_7945_p2[32'd16];

assign p_Result_184_fu_7964_p3 = x_V_138_fu_7959_p2[32'd15];

assign p_Result_185_fu_8012_p3 = ret_V_88_fu_8006_p2[32'd16];

assign p_Result_186_fu_8024_p3 = ret_V_88_fu_8006_p2[32'd15];

assign p_Result_187_fu_8112_p3 = ret_V_89_fu_8106_p2[32'd16];

assign p_Result_188_fu_8124_p3 = ret_V_89_fu_8106_p2[32'd15];

assign p_Result_189_fu_8178_p3 = ret_V_90_fu_8172_p2[32'd16];

assign p_Result_18_fu_998_p3 = theta_V_2_fu_992_p2[32'd15];

assign p_Result_190_fu_8190_p3 = ret_V_90_fu_8172_p2[32'd15];

assign p_Result_195_fu_8414_p3 = ret_V_93_fu_8408_p2[32'd16];

assign p_Result_196_fu_8426_p3 = ret_V_93_fu_8408_p2[32'd15];

assign p_Result_197_fu_8492_p3 = ret_V_94_fu_8486_p2[32'd16];

assign p_Result_198_fu_8504_p3 = ret_V_94_fu_8486_p2[32'd15];

assign p_Result_199_fu_8574_p3 = ret_V_95_fu_8568_p2[32'd16];

assign p_Result_19_fu_1188_p3 = ret_V_5_fu_1182_p2[32'd16];

assign p_Result_1_fu_317_p3 = r_V_fu_299_p2[32'd15];

assign p_Result_200_fu_8588_p3 = x_V_146_fu_8582_p2[32'd15];

assign p_Result_201_fu_8658_p3 = ret_V_96_fu_8652_p2[32'd16];

assign p_Result_202_fu_8672_p3 = y_V_145_fu_8666_p2[32'd15];

assign p_Result_20_fu_1200_p3 = ret_V_5_fu_1182_p2[32'd15];

assign p_Result_21_fu_1256_p3 = ret_V_6_fu_1250_p2[32'd16];

assign p_Result_22_fu_1270_p3 = y_V_94_fu_1264_p2[32'd15];

assign p_Result_23_fu_1321_p3 = ret_V_7_fu_1315_p2[32'd16];

assign p_Result_24_fu_1334_p3 = theta_V_4_fu_1329_p2[32'd15];

assign p_Result_25_fu_1366_p3 = ret_V_8_fu_1360_p2[32'd16];

assign p_Result_26_fu_1380_p3 = x_V_96_fu_1374_p2[32'd15];

assign p_Result_27_fu_1428_p3 = ret_V_9_fu_1422_p2[32'd16];

assign p_Result_28_fu_1440_p3 = ret_V_9_fu_1422_p2[32'd15];

assign p_Result_29_fu_1488_p3 = ret_V_10_fu_1482_p2[32'd16];

assign p_Result_2_fu_353_p3 = p_Val2_2_fu_343_p2[32'd15];

assign p_Result_30_fu_1501_p3 = theta_V_5_fu_1496_p2[32'd15];

assign p_Result_31_fu_1691_p3 = ret_V_11_fu_1685_p2[32'd16];

assign p_Result_32_fu_1703_p3 = ret_V_11_fu_1685_p2[32'd15];

assign p_Result_33_fu_1757_p3 = ret_V_12_fu_1751_p2[32'd16];

assign p_Result_34_fu_1770_p3 = y_V_97_fu_1765_p2[32'd15];

assign p_Result_35_fu_1821_p3 = ret_V_13_fu_1815_p2[32'd16];

assign p_Result_36_fu_1834_p3 = theta_V_7_fu_1829_p2[32'd15];

assign p_Result_37_fu_1866_p3 = ret_V_14_fu_1860_p2[32'd16];

assign p_Result_38_fu_1879_p3 = x_V_99_fu_1874_p2[32'd15];

assign p_Result_39_fu_1927_p3 = ret_V_15_fu_1921_p2[32'd16];

assign p_Result_3_fu_383_p3 = r_V_1_fu_377_p2[32'd16];

assign p_Result_40_fu_1939_p3 = ret_V_15_fu_1921_p2[32'd15];

assign p_Result_41_fu_1987_p3 = ret_V_16_fu_1981_p2[32'd16];

assign p_Result_42_fu_2000_p3 = theta_V_8_fu_1995_p2[32'd15];

assign p_Result_43_fu_2190_p3 = ret_V_17_fu_2184_p2[32'd16];

assign p_Result_44_fu_2202_p3 = ret_V_17_fu_2184_p2[32'd15];

assign p_Result_45_fu_2256_p3 = ret_V_18_fu_2250_p2[32'd16];

assign p_Result_46_fu_2269_p3 = y_V_100_fu_2264_p2[32'd15];

assign p_Result_47_fu_2320_p3 = ret_V_19_fu_2314_p2[32'd16];

assign p_Result_48_fu_2333_p3 = theta_V_10_fu_2328_p2[32'd15];

assign p_Result_49_fu_2365_p3 = ret_V_20_fu_2359_p2[32'd16];

assign p_Result_4_fu_395_p3 = r_V_1_fu_377_p2[32'd15];

assign p_Result_50_fu_2378_p3 = x_V_102_fu_2373_p2[32'd15];

assign p_Result_51_fu_2426_p3 = ret_V_21_fu_2420_p2[32'd16];

assign p_Result_52_fu_2438_p3 = ret_V_21_fu_2420_p2[32'd15];

assign p_Result_53_fu_2486_p3 = ret_V_22_fu_2480_p2[32'd16];

assign p_Result_54_fu_2499_p3 = theta_V_11_fu_2494_p2[32'd15];

assign p_Result_55_fu_2689_p3 = ret_V_23_fu_2683_p2[32'd16];

assign p_Result_56_fu_2701_p3 = ret_V_23_fu_2683_p2[32'd15];

assign p_Result_57_fu_2755_p3 = ret_V_24_fu_2749_p2[32'd16];

assign p_Result_58_fu_2768_p3 = y_V_103_fu_2763_p2[32'd15];

assign p_Result_59_fu_2819_p3 = ret_V_25_fu_2813_p2[32'd16];

assign p_Result_5_fu_461_p3 = r_V_2_fu_455_p2[32'd16];

assign p_Result_60_fu_2832_p3 = theta_V_13_fu_2827_p2[32'd15];

assign p_Result_61_fu_2864_p3 = ret_V_26_fu_2858_p2[32'd16];

assign p_Result_62_fu_2877_p3 = x_V_105_fu_2872_p2[32'd15];

assign p_Result_63_fu_2925_p3 = ret_V_27_fu_2919_p2[32'd16];

assign p_Result_64_fu_2937_p3 = ret_V_27_fu_2919_p2[32'd15];

assign p_Result_65_fu_2985_p3 = ret_V_28_fu_2979_p2[32'd16];

assign p_Result_66_fu_2998_p3 = theta_V_14_fu_2993_p2[32'd15];

assign p_Result_67_fu_3188_p3 = ret_V_29_fu_3182_p2[32'd16];

assign p_Result_68_fu_3200_p3 = ret_V_29_fu_3182_p2[32'd15];

assign p_Result_69_fu_3254_p3 = ret_V_30_fu_3248_p2[32'd16];

assign p_Result_6_fu_473_p3 = r_V_2_fu_455_p2[32'd15];

assign p_Result_70_fu_3267_p3 = y_V_106_fu_3262_p2[32'd15];

assign p_Result_71_fu_3318_p3 = ret_V_31_fu_3312_p2[32'd16];

assign p_Result_72_fu_3331_p3 = theta_V_16_fu_3326_p2[32'd15];

assign p_Result_73_fu_3363_p3 = ret_V_32_fu_3357_p2[32'd16];

assign p_Result_74_fu_3376_p3 = x_V_108_fu_3371_p2[32'd15];

assign p_Result_75_fu_3424_p3 = ret_V_33_fu_3418_p2[32'd16];

assign p_Result_76_fu_3436_p3 = ret_V_33_fu_3418_p2[32'd15];

assign p_Result_77_fu_3484_p3 = ret_V_34_fu_3478_p2[32'd16];

assign p_Result_78_fu_3497_p3 = theta_V_17_fu_3492_p2[32'd15];

assign p_Result_79_fu_3687_p3 = ret_V_35_fu_3681_p2[32'd16];

assign p_Result_7_fu_525_p3 = r_V_3_fu_519_p2[32'd16];

assign p_Result_80_fu_3699_p3 = ret_V_35_fu_3681_p2[32'd15];

assign p_Result_81_fu_3753_p3 = ret_V_36_fu_3747_p2[32'd16];

assign p_Result_82_fu_3766_p3 = y_V_109_fu_3761_p2[32'd15];

assign p_Result_83_fu_3817_p3 = ret_V_37_fu_3811_p2[32'd16];

assign p_Result_84_fu_3830_p3 = theta_V_19_fu_3825_p2[32'd15];

assign p_Result_85_fu_3862_p3 = ret_V_38_fu_3856_p2[32'd16];

assign p_Result_86_fu_3875_p3 = x_V_111_fu_3870_p2[32'd15];

assign p_Result_87_fu_3923_p3 = ret_V_39_fu_3917_p2[32'd16];

assign p_Result_88_fu_3935_p3 = ret_V_39_fu_3917_p2[32'd15];

assign p_Result_89_fu_3983_p3 = ret_V_40_fu_3977_p2[32'd16];

assign p_Result_8_fu_537_p3 = r_V_3_fu_519_p2[32'd15];

assign p_Result_90_fu_3996_p3 = theta_V_20_fu_3991_p2[32'd15];

assign p_Result_91_fu_4186_p3 = ret_V_41_fu_4180_p2[32'd16];

assign p_Result_92_fu_4198_p3 = ret_V_41_fu_4180_p2[32'd15];

assign p_Result_93_fu_4252_p3 = ret_V_42_fu_4246_p2[32'd16];

assign p_Result_94_fu_4265_p3 = y_V_112_fu_4260_p2[32'd15];

assign p_Result_95_fu_4316_p3 = ret_V_43_fu_4310_p2[32'd16];

assign p_Result_96_fu_4329_p3 = theta_V_22_fu_4324_p2[32'd15];

assign p_Result_97_fu_4361_p3 = ret_V_44_fu_4355_p2[32'd16];

assign p_Result_98_fu_4374_p3 = x_V_114_fu_4369_p2[32'd15];

assign p_Result_99_fu_4422_p3 = ret_V_45_fu_4416_p2[32'd16];

assign p_Result_9_fu_754_p3 = ret_V_fu_748_p2[32'd16];

assign p_Result_s_fu_305_p3 = r_V_fu_299_p2[32'd16];

assign p_Val2_1_fu_313_p1 = r_V_fu_299_p2[15:0];

assign p_Val2_2_fu_343_p1 = initial_x;

assign p_Val2_2_fu_343_p2 = ($signed(16'd0) - $signed(p_Val2_2_fu_343_p1));

assign p_Val2_4_fu_391_p1 = r_V_1_fu_377_p2[15:0];

assign p_Val2_6_fu_469_p1 = r_V_2_fu_455_p2[15:0];

assign p_Val2_8_fu_533_p1 = r_V_3_fu_519_p2[15:0];

assign r_V_1_fu_377_p2 = (17'd0 - zext_ln859_fu_373_p1);

assign r_V_2_fu_455_p2 = ($signed(17'd0) - $signed(sext_ln859_1_fu_451_p1));

assign r_V_32_fu_8232_p4 = {{x_V_141_fu_8158_p3[15:2]}};

assign r_V_33_fu_8282_p4 = {{y_V_140_fu_8224_p3[15:2]}};

assign r_V_34_fu_8546_p4 = {{x_V_145_fu_8460_p3[15:10]}};

assign r_V_35_fu_8630_p4 = {{y_V_144_fu_8538_p3[15:10]}};

assign r_V_3_fu_519_p2 = ($signed(17'd0) - $signed(sext_ln859_2_fu_515_p1));

assign r_V_4_fu_1123_p4 = {{x_V_94_fu_1113_p3[15:1]}};

assign r_V_5_fu_1137_p4 = {{y_V_93_fu_1118_p3[15:1]}};

assign r_V_fu_299_p2 = ($signed(17'd0) - $signed(sext_ln859_fu_295_p1));

assign ret_V_10_fu_1482_p2 = ($signed(sext_ln859_8_fu_1312_p1) + $signed(17'd1899));

assign ret_V_11_fu_1685_p2 = ($signed(sext_ln859_9_fu_1679_p1) - $signed(sext_ln859_10_fu_1682_p1));

assign ret_V_12_fu_1751_p2 = ($signed(sext_ln859_11_fu_1745_p1) + $signed(sext_ln859_12_fu_1748_p1));

assign ret_V_13_fu_1815_p2 = ($signed(sext_ln859_13_fu_1812_p1) + $signed(17'd130069));

assign ret_V_14_fu_1860_p2 = ($signed(sext_ln859_9_fu_1679_p1) + $signed(sext_ln859_10_fu_1682_p1));

assign ret_V_15_fu_1921_p2 = ($signed(sext_ln859_11_fu_1745_p1) - $signed(sext_ln859_12_fu_1748_p1));

assign ret_V_16_fu_1981_p2 = ($signed(sext_ln859_13_fu_1812_p1) + $signed(17'd1003));

assign ret_V_17_fu_2184_p2 = ($signed(sext_ln859_14_fu_2178_p1) - $signed(sext_ln859_15_fu_2181_p1));

assign ret_V_18_fu_2250_p2 = ($signed(sext_ln859_16_fu_2244_p1) + $signed(sext_ln859_17_fu_2247_p1));

assign ret_V_19_fu_2314_p2 = ($signed(sext_ln859_18_fu_2311_p1) + $signed(17'd130563));

assign ret_V_1_fu_808_p2 = ($signed(sext_ln1394_1_fu_745_p1) + $signed(sext_ln1394_fu_742_p1));

assign ret_V_20_fu_2359_p2 = ($signed(sext_ln859_14_fu_2178_p1) + $signed(sext_ln859_15_fu_2181_p1));

assign ret_V_21_fu_2420_p2 = ($signed(sext_ln859_16_fu_2244_p1) - $signed(sext_ln859_17_fu_2247_p1));

assign ret_V_22_fu_2480_p2 = ($signed(sext_ln859_18_fu_2311_p1) + $signed(17'd509));

assign ret_V_23_fu_2683_p2 = ($signed(sext_ln859_19_fu_2677_p1) - $signed(sext_ln859_20_fu_2680_p1));

assign ret_V_24_fu_2749_p2 = ($signed(sext_ln859_21_fu_2743_p1) + $signed(sext_ln859_22_fu_2746_p1));

assign ret_V_25_fu_2813_p2 = ($signed(sext_ln859_23_fu_2810_p1) + $signed(17'd130816));

assign ret_V_26_fu_2858_p2 = ($signed(sext_ln859_19_fu_2677_p1) + $signed(sext_ln859_20_fu_2680_p1));

assign ret_V_27_fu_2919_p2 = ($signed(sext_ln859_21_fu_2743_p1) - $signed(sext_ln859_22_fu_2746_p1));

assign ret_V_28_fu_2979_p2 = ($signed(sext_ln859_23_fu_2810_p1) + $signed(17'd256));

assign ret_V_29_fu_3182_p2 = ($signed(sext_ln859_24_fu_3176_p1) - $signed(sext_ln859_25_fu_3179_p1));

assign ret_V_2_fu_872_p2 = ($signed(sext_ln859_3_fu_868_p1) + $signed(17'd127855));

assign ret_V_30_fu_3248_p2 = ($signed(sext_ln859_26_fu_3242_p1) + $signed(sext_ln859_27_fu_3245_p1));

assign ret_V_31_fu_3312_p2 = ($signed(sext_ln859_28_fu_3309_p1) + $signed(17'd130944));

assign ret_V_32_fu_3357_p2 = ($signed(sext_ln859_24_fu_3176_p1) + $signed(sext_ln859_25_fu_3179_p1));

assign ret_V_33_fu_3418_p2 = ($signed(sext_ln859_26_fu_3242_p1) - $signed(sext_ln859_27_fu_3245_p1));

assign ret_V_34_fu_3478_p2 = ($signed(sext_ln859_28_fu_3309_p1) + $signed(17'd128));

assign ret_V_35_fu_3681_p2 = ($signed(sext_ln859_29_fu_3675_p1) - $signed(sext_ln859_30_fu_3678_p1));

assign ret_V_36_fu_3747_p2 = ($signed(sext_ln859_31_fu_3741_p1) + $signed(sext_ln859_32_fu_3744_p1));

assign ret_V_37_fu_3811_p2 = ($signed(sext_ln859_33_fu_3808_p1) + $signed(17'd131008));

assign ret_V_38_fu_3856_p2 = ($signed(sext_ln859_29_fu_3675_p1) + $signed(sext_ln859_30_fu_3678_p1));

assign ret_V_39_fu_3917_p2 = ($signed(sext_ln859_31_fu_3741_p1) - $signed(sext_ln859_32_fu_3744_p1));

assign ret_V_3_fu_918_p2 = ($signed(sext_ln1394_1_fu_745_p1) - $signed(sext_ln1394_fu_742_p1));

assign ret_V_40_fu_3977_p2 = ($signed(sext_ln859_33_fu_3808_p1) + $signed(17'd64));

assign ret_V_41_fu_4180_p2 = ($signed(sext_ln859_34_fu_4174_p1) - $signed(sext_ln859_35_fu_4177_p1));

assign ret_V_42_fu_4246_p2 = ($signed(sext_ln859_36_fu_4240_p1) + $signed(sext_ln859_37_fu_4243_p1));

assign ret_V_43_fu_4310_p2 = ($signed(sext_ln859_38_fu_4307_p1) + $signed(17'd131040));

assign ret_V_44_fu_4355_p2 = ($signed(sext_ln859_34_fu_4174_p1) + $signed(sext_ln859_35_fu_4177_p1));

assign ret_V_45_fu_4416_p2 = ($signed(sext_ln859_36_fu_4240_p1) - $signed(sext_ln859_37_fu_4243_p1));

assign ret_V_46_fu_4476_p2 = ($signed(sext_ln859_38_fu_4307_p1) + $signed(17'd32));

assign ret_V_47_fu_4679_p2 = ($signed(sext_ln859_39_fu_4673_p1) - $signed(sext_ln859_40_fu_4676_p1));

assign ret_V_48_fu_4745_p2 = ($signed(sext_ln859_41_fu_4739_p1) + $signed(sext_ln859_42_fu_4742_p1));

assign ret_V_49_fu_4809_p2 = ($signed(sext_ln859_43_fu_4806_p1) + $signed(17'd131056));

assign ret_V_4_fu_978_p2 = ($signed(sext_ln859_3_fu_868_p1) + $signed(17'd3217));

assign ret_V_50_fu_4854_p2 = ($signed(sext_ln859_39_fu_4673_p1) + $signed(sext_ln859_40_fu_4676_p1));

assign ret_V_51_fu_4915_p2 = ($signed(sext_ln859_41_fu_4739_p1) - $signed(sext_ln859_42_fu_4742_p1));

assign ret_V_52_fu_4975_p2 = ($signed(sext_ln859_43_fu_4806_p1) + $signed(17'd16));

assign ret_V_53_fu_5178_p2 = ($signed(sext_ln859_44_fu_5172_p1) - $signed(sext_ln859_45_fu_5175_p1));

assign ret_V_54_fu_5244_p2 = ($signed(sext_ln859_46_fu_5238_p1) + $signed(sext_ln859_47_fu_5241_p1));

assign ret_V_55_fu_5308_p2 = ($signed(sext_ln859_48_fu_5305_p1) + $signed(17'd131064));

assign ret_V_56_fu_5353_p2 = ($signed(sext_ln859_44_fu_5172_p1) + $signed(sext_ln859_45_fu_5175_p1));

assign ret_V_57_fu_5414_p2 = ($signed(sext_ln859_46_fu_5238_p1) - $signed(sext_ln859_47_fu_5241_p1));

assign ret_V_58_fu_5474_p2 = ($signed(sext_ln859_48_fu_5305_p1) + $signed(17'd8));

assign ret_V_59_fu_5677_p2 = ($signed(sext_ln859_49_fu_5671_p1) - $signed(sext_ln859_50_fu_5674_p1));

assign ret_V_5_fu_1182_p2 = ($signed(sext_ln859_4_fu_1174_p1) - $signed(sext_ln859_5_fu_1178_p1));

assign ret_V_60_fu_5743_p2 = ($signed(sext_ln859_51_fu_5737_p1) + $signed(sext_ln859_52_fu_5740_p1));

assign ret_V_61_fu_5807_p2 = ($signed(sext_ln859_53_fu_5804_p1) + $signed(17'd131068));

assign ret_V_62_fu_5852_p2 = ($signed(sext_ln859_49_fu_5671_p1) + $signed(sext_ln859_50_fu_5674_p1));

assign ret_V_63_fu_5913_p2 = ($signed(sext_ln859_51_fu_5737_p1) - $signed(sext_ln859_52_fu_5740_p1));

assign ret_V_64_fu_5973_p2 = ($signed(sext_ln859_53_fu_5804_p1) + $signed(17'd4));

assign ret_V_65_fu_6176_p2 = ($signed(sext_ln859_54_fu_6170_p1) - $signed(sext_ln859_55_fu_6173_p1));

assign ret_V_66_fu_6242_p2 = ($signed(sext_ln859_56_fu_6236_p1) + $signed(sext_ln859_57_fu_6239_p1));

assign ret_V_67_fu_6306_p2 = ($signed(sext_ln859_58_fu_6303_p1) + $signed(17'd131070));

assign ret_V_68_fu_6351_p2 = ($signed(sext_ln859_54_fu_6170_p1) + $signed(sext_ln859_55_fu_6173_p1));

assign ret_V_69_fu_6412_p2 = ($signed(sext_ln859_56_fu_6236_p1) - $signed(sext_ln859_57_fu_6239_p1));

assign ret_V_6_fu_1250_p2 = ($signed(sext_ln859_6_fu_1242_p1) + $signed(sext_ln859_7_fu_1246_p1));

assign ret_V_70_fu_6472_p2 = ($signed(sext_ln859_58_fu_6303_p1) + $signed(17'd2));

assign ret_V_71_fu_6675_p2 = ($signed(sext_ln859_59_fu_6669_p1) - $signed(sext_ln859_60_fu_6672_p1));

assign ret_V_72_fu_6741_p2 = ($signed(sext_ln859_61_fu_6735_p1) + $signed(sext_ln859_62_fu_6738_p1));

assign ret_V_73_fu_6805_p2 = ($signed(sext_ln859_63_fu_6802_p1) + $signed(17'd131071));

assign ret_V_74_fu_6850_p2 = ($signed(sext_ln859_59_fu_6669_p1) + $signed(sext_ln859_60_fu_6672_p1));

assign ret_V_75_fu_6911_p2 = ($signed(sext_ln859_61_fu_6735_p1) - $signed(sext_ln859_62_fu_6738_p1));

assign ret_V_76_fu_6971_p2 = ($signed(sext_ln859_63_fu_6802_p1) + $signed(17'd1));

assign ret_V_77_fu_7182_p2 = ($signed(sext_ln859_64_fu_7176_p1) - $signed(sext_ln859_65_fu_7179_p1));

assign ret_V_78_fu_7248_p2 = ($signed(sext_ln859_66_fu_7242_p1) + $signed(sext_ln859_67_fu_7245_p1));

assign ret_V_79_fu_7309_p2 = ($signed(sext_ln859_64_fu_7176_p1) + $signed(sext_ln859_65_fu_7179_p1));

assign ret_V_7_fu_1315_p2 = ($signed(sext_ln859_8_fu_1312_p1) + $signed(17'd129173));

assign ret_V_80_fu_7370_p2 = ($signed(sext_ln859_66_fu_7242_p1) - $signed(sext_ln859_67_fu_7245_p1));

assign ret_V_81_fu_7494_p2 = ($signed(sext_ln859_68_fu_7488_p1) - $signed(sext_ln859_69_fu_7491_p1));

assign ret_V_82_fu_7560_p2 = ($signed(sext_ln859_70_fu_7554_p1) + $signed(sext_ln859_71_fu_7557_p1));

assign ret_V_83_fu_7621_p2 = ($signed(sext_ln859_68_fu_7488_p1) + $signed(sext_ln859_69_fu_7491_p1));

assign ret_V_84_fu_7682_p2 = ($signed(sext_ln859_70_fu_7554_p1) - $signed(sext_ln859_71_fu_7557_p1));

assign ret_V_85_fu_7800_p2 = ($signed(sext_ln859_72_fu_7790_p1) - $signed(select_ln859_fu_7793_p3));

assign ret_V_86_fu_7877_p2 = ($signed(sext_ln859_73_fu_7860_p1) + $signed(select_ln859_1_fu_7863_p3));

assign ret_V_87_fu_7945_p2 = ($signed(sext_ln859_72_fu_7790_p1) + $signed(select_ln859_fu_7793_p3));

assign ret_V_88_fu_8006_p2 = ($signed(sext_ln859_73_fu_7860_p1) - $signed(select_ln859_1_fu_7863_p3));

assign ret_V_89_fu_8106_p2 = ($signed(sext_ln859_74_fu_8100_p1) - $signed(sext_ln859_75_fu_8103_p1));

assign ret_V_8_fu_1360_p2 = ($signed(sext_ln859_4_fu_1174_p1) + $signed(sext_ln859_5_fu_1178_p1));

assign ret_V_90_fu_8172_p2 = ($signed(sext_ln859_76_fu_8166_p1) - $signed(sext_ln859_77_fu_8169_p1));

assign ret_V_91_fu_8254_p2 = ($signed(sext_ln859_78_fu_8246_p1) + $signed(sext_ln859_79_fu_8250_p1));

assign ret_V_92_fu_8304_p2 = ($signed(sext_ln859_80_fu_8296_p1) + $signed(sext_ln859_81_fu_8300_p1));

assign ret_V_93_fu_8408_p2 = ($signed(sext_ln859_82_fu_8400_p1) - $signed(sext_ln859_83_fu_8404_p1));

assign ret_V_94_fu_8486_p2 = ($signed(sext_ln859_84_fu_8478_p1) - $signed(sext_ln859_85_fu_8482_p1));

assign ret_V_95_fu_8568_p2 = ($signed(sext_ln859_86_fu_8560_p1) + $signed(sext_ln859_87_fu_8564_p1));

assign ret_V_96_fu_8652_p2 = ($signed(sext_ln859_88_fu_8644_p1) + $signed(sext_ln859_89_fu_8648_p1));

assign ret_V_9_fu_1422_p2 = ($signed(sext_ln859_6_fu_1242_p1) - $signed(sext_ln859_7_fu_1246_p1));

assign ret_V_fu_748_p2 = ($signed(sext_ln1394_fu_742_p1) - $signed(sext_ln1394_1_fu_745_p1));

assign rhs_34_fu_8390_p4 = {{x_V_143_fu_8354_p3[15:5]}};

assign rhs_35_fu_8468_p4 = {{y_V_142_fu_8383_p3[15:5]}};

assign select_ln1393_1_fu_7938_p3 = ((rhs_28_reg_9374[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1393_fu_7870_p3 = ((rhs_29_reg_9368[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln348_14_fu_1581_p3 = ((and_ln348_7_fu_1575_p2[0:0] == 1'b1) ? select_ln392_14_fu_1535_p3 : theta_V_5_fu_1496_p2);

assign select_ln348_19_fu_2080_p3 = ((and_ln348_8_fu_2074_p2[0:0] == 1'b1) ? select_ln392_20_fu_2034_p3 : theta_V_8_fu_1995_p2);

assign select_ln348_1_fu_643_p3 = ((and_ln348_1_fu_637_p2[0:0] == 1'b1) ? select_ln392_3_fu_563_p3 : select_ln348_fu_629_p3);

assign select_ln348_24_fu_2579_p3 = ((and_ln348_9_fu_2573_p2[0:0] == 1'b1) ? select_ln392_26_fu_2533_p3 : theta_V_11_fu_2494_p2);

assign select_ln348_29_fu_3078_p3 = ((and_ln348_10_fu_3072_p2[0:0] == 1'b1) ? select_ln392_32_fu_3032_p3 : theta_V_14_fu_2993_p2);

assign select_ln348_2_fu_663_p3 = ((and_ln348_2_fu_657_p2[0:0] == 1'b1) ? p_Val2_4_fu_391_p1 : select_ln348_1_fu_643_p3);

assign select_ln348_34_fu_3577_p3 = ((and_ln348_11_fu_3571_p2[0:0] == 1'b1) ? select_ln392_38_fu_3531_p3 : theta_V_17_fu_3492_p2);

assign select_ln348_39_fu_4076_p3 = ((and_ln348_12_fu_4070_p2[0:0] == 1'b1) ? select_ln392_44_fu_4030_p3 : theta_V_20_fu_3991_p2);

assign select_ln348_44_fu_4575_p3 = ((and_ln348_13_fu_4569_p2[0:0] == 1'b1) ? select_ln392_50_fu_4529_p3 : theta_V_23_fu_4490_p2);

assign select_ln348_49_fu_5074_p3 = ((and_ln348_14_fu_5068_p2[0:0] == 1'b1) ? select_ln392_56_fu_5028_p3 : theta_V_26_fu_4989_p2);

assign select_ln348_4_fu_697_p3 = ((and_ln348_4_fu_691_p2[0:0] == 1'b1) ? select_ln392_fu_435_p3 : p_Val2_1_fu_313_p1);

assign select_ln348_54_fu_5573_p3 = ((and_ln348_15_fu_5567_p2[0:0] == 1'b1) ? select_ln392_62_fu_5527_p3 : theta_V_29_fu_5488_p2);

assign select_ln348_59_fu_6072_p3 = ((and_ln348_16_fu_6066_p2[0:0] == 1'b1) ? select_ln392_68_fu_6026_p3 : theta_V_32_fu_5987_p2);

assign select_ln348_64_fu_6571_p3 = ((and_ln348_17_fu_6565_p2[0:0] == 1'b1) ? select_ln392_74_fu_6525_p3 : theta_V_35_fu_6486_p2);

assign select_ln348_69_fu_7070_p3 = ((and_ln348_18_fu_7064_p2[0:0] == 1'b1) ? select_ln392_80_fu_7024_p3 : theta_V_38_fu_6985_p2);

assign select_ln348_8_fu_1077_p3 = ((and_ln348_5_fu_1071_p2[0:0] == 1'b1) ? select_ln392_8_fu_1032_p3 : select_ln41_fu_1052_p3);

assign select_ln348_fu_629_p2 = initial_y;

assign select_ln348_fu_629_p3 = ((and_ln348_fu_623_p2[0:0] == 1'b1) ? select_ln392_1_fu_443_p3 : select_ln348_fu_629_p2);

assign select_ln392_100_fu_8698_p3 = ((overflow_101_fu_8686_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_10_fu_1296_p3 = ((overflow_11_fu_1284_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_11_fu_1406_p3 = ((overflow_13_fu_1394_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_12_fu_1466_p3 = ((overflow_14_fu_1454_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_13_fu_1527_p3 = ((overflow_12_fu_1348_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_14_fu_1535_p3 = ((overflow_15_fu_1515_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_15_fu_1729_p3 = ((overflow_16_fu_1717_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_16_fu_1796_p3 = ((overflow_17_fu_1784_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_17_fu_1905_p3 = ((overflow_19_fu_1893_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_18_fu_1965_p3 = ((overflow_20_fu_1953_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_19_fu_2026_p3 = ((overflow_18_fu_1848_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_1_fu_443_p3 = ((overflow_2_fu_409_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_20_fu_2034_p3 = ((overflow_21_fu_2014_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_21_fu_2228_p3 = ((overflow_22_fu_2216_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_22_fu_2295_p3 = ((overflow_23_fu_2283_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_23_fu_2404_p3 = ((overflow_25_fu_2392_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_24_fu_2464_p3 = ((overflow_26_fu_2452_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_25_fu_2525_p3 = ((overflow_24_fu_2347_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_26_fu_2533_p3 = ((overflow_27_fu_2513_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_27_fu_2727_p3 = ((overflow_28_fu_2715_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_28_fu_2794_p3 = ((overflow_29_fu_2782_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_29_fu_2903_p3 = ((overflow_31_fu_2891_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_2_fu_499_p3 = ((overflow_3_fu_487_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_30_fu_2963_p3 = ((overflow_32_fu_2951_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_31_fu_3024_p3 = ((overflow_30_fu_2846_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_32_fu_3032_p3 = ((overflow_33_fu_3012_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_33_fu_3226_p3 = ((overflow_34_fu_3214_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_34_fu_3293_p3 = ((overflow_35_fu_3281_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_35_fu_3402_p3 = ((overflow_37_fu_3390_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_36_fu_3462_p3 = ((overflow_38_fu_3450_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_37_fu_3523_p3 = ((overflow_36_fu_3345_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_38_fu_3531_p3 = ((overflow_39_fu_3511_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_39_fu_3725_p3 = ((overflow_40_fu_3713_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_3_fu_563_p3 = ((overflow_4_fu_551_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_40_fu_3792_p3 = ((overflow_41_fu_3780_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_41_fu_3901_p3 = ((overflow_43_fu_3889_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_42_fu_3961_p3 = ((overflow_44_fu_3949_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_43_fu_4022_p3 = ((overflow_42_fu_3844_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_44_fu_4030_p3 = ((overflow_45_fu_4010_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_45_fu_4224_p3 = ((overflow_46_fu_4212_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_46_fu_4291_p3 = ((overflow_47_fu_4279_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_47_fu_4400_p3 = ((overflow_49_fu_4388_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_48_fu_4460_p3 = ((overflow_50_fu_4448_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_49_fu_4521_p3 = ((overflow_48_fu_4343_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_4_fu_792_p3 = ((overflow_5_fu_780_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_50_fu_4529_p3 = ((overflow_51_fu_4509_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_51_fu_4723_p3 = ((overflow_52_fu_4711_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_52_fu_4790_p3 = ((overflow_53_fu_4778_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_53_fu_4899_p3 = ((overflow_55_fu_4887_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_54_fu_4959_p3 = ((overflow_56_fu_4947_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_55_fu_5020_p3 = ((overflow_54_fu_4842_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_56_fu_5028_p3 = ((overflow_57_fu_5008_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_57_fu_5222_p3 = ((overflow_58_fu_5210_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_58_fu_5289_p3 = ((overflow_59_fu_5277_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_59_fu_5398_p3 = ((overflow_61_fu_5386_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_5_fu_852_p3 = ((overflow_6_fu_840_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_60_fu_5458_p3 = ((overflow_62_fu_5446_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_61_fu_5519_p3 = ((overflow_60_fu_5341_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_62_fu_5527_p3 = ((overflow_63_fu_5507_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_63_fu_5721_p3 = ((overflow_64_fu_5709_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_64_fu_5788_p3 = ((overflow_65_fu_5776_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_65_fu_5897_p3 = ((overflow_67_fu_5885_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_66_fu_5957_p3 = ((overflow_68_fu_5945_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_67_fu_6018_p3 = ((overflow_66_fu_5840_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_68_fu_6026_p3 = ((overflow_69_fu_6006_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_69_fu_6220_p3 = ((overflow_70_fu_6208_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_6_fu_962_p3 = ((overflow_8_fu_950_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_70_fu_6287_p3 = ((overflow_71_fu_6275_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_71_fu_6396_p3 = ((overflow_73_fu_6384_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_72_fu_6456_p3 = ((overflow_74_fu_6444_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_73_fu_6517_p3 = ((overflow_72_fu_6339_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_74_fu_6525_p3 = ((overflow_75_fu_6505_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_75_fu_6719_p3 = ((overflow_76_fu_6707_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_76_fu_6786_p3 = ((overflow_77_fu_6774_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_77_fu_6895_p3 = ((overflow_79_fu_6883_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_78_fu_6955_p3 = ((overflow_80_fu_6943_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_79_fu_7016_p3 = ((overflow_78_fu_6838_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_7_fu_1024_p3 = ((overflow_7_fu_906_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_80_fu_7024_p3 = ((overflow_81_fu_7004_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_81_fu_7226_p3 = ((overflow_82_fu_7214_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_82_fu_7293_p3 = ((overflow_83_fu_7281_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_83_fu_7354_p3 = ((overflow_84_fu_7342_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_84_fu_7414_p3 = ((overflow_85_fu_7402_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_85_fu_7538_p3 = ((overflow_86_fu_7526_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_86_fu_7605_p3 = ((overflow_87_fu_7593_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_87_fu_7666_p3 = ((overflow_88_fu_7654_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_88_fu_7726_p3 = ((overflow_89_fu_7714_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_89_fu_7844_p3 = ((overflow_90_fu_7832_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_8_fu_1032_p3 = ((overflow_9_fu_1012_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_90_fu_7922_p3 = ((overflow_91_fu_7910_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_91_fu_7990_p3 = ((overflow_92_fu_7978_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_92_fu_8050_p3 = ((overflow_93_fu_8038_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_93_fu_8150_p3 = ((overflow_94_fu_8138_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_94_fu_8216_p3 = ((overflow_95_fu_8204_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_95_fu_8346_p3 = ((overflow_96_fu_8337_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_96_fu_8375_p3 = ((overflow_97_fu_8366_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_97_fu_8452_p3 = ((overflow_98_fu_8440_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_98_fu_8530_p3 = ((overflow_99_fu_8518_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_99_fu_8614_p3 = ((overflow_100_fu_8602_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_9_fu_1226_p3 = ((overflow_10_fu_1214_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_fu_435_p3 = ((overflow_fu_331_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln41_11_fu_2593_p3 = ((and_ln41_35_fu_2587_p2[0:0] == 1'b1) ? select_ln392_25_fu_2525_p3 : select_ln348_24_fu_2579_p3);

assign select_ln41_15_fu_3092_p3 = ((and_ln41_37_fu_3086_p2[0:0] == 1'b1) ? select_ln392_31_fu_3024_p3 : select_ln348_29_fu_3078_p3);

assign select_ln41_19_fu_3591_p3 = ((and_ln41_39_fu_3585_p2[0:0] == 1'b1) ? select_ln392_37_fu_3523_p3 : select_ln348_34_fu_3577_p3);

assign select_ln41_23_fu_4090_p3 = ((and_ln41_41_fu_4084_p2[0:0] == 1'b1) ? select_ln392_43_fu_4022_p3 : select_ln348_39_fu_4076_p3);

assign select_ln41_27_fu_4589_p3 = ((and_ln41_43_fu_4583_p2[0:0] == 1'b1) ? select_ln392_49_fu_4521_p3 : select_ln348_44_fu_4575_p3);

assign select_ln41_31_fu_5088_p3 = ((and_ln41_45_fu_5082_p2[0:0] == 1'b1) ? select_ln392_55_fu_5020_p3 : select_ln348_49_fu_5074_p3);

assign select_ln41_35_fu_5587_p3 = ((and_ln41_47_fu_5581_p2[0:0] == 1'b1) ? select_ln392_61_fu_5519_p3 : select_ln348_54_fu_5573_p3);

assign select_ln41_39_fu_6086_p3 = ((and_ln41_49_fu_6080_p2[0:0] == 1'b1) ? select_ln392_67_fu_6018_p3 : select_ln348_59_fu_6072_p3);

assign select_ln41_3_fu_1595_p3 = ((and_ln41_31_fu_1589_p2[0:0] == 1'b1) ? select_ln392_13_fu_1527_p3 : select_ln348_14_fu_1581_p3);

assign select_ln41_43_fu_6585_p3 = ((and_ln41_51_fu_6579_p2[0:0] == 1'b1) ? select_ln392_73_fu_6517_p3 : select_ln348_64_fu_6571_p3);

assign select_ln41_47_fu_7084_p3 = ((and_ln41_53_fu_7078_p2[0:0] == 1'b1) ? select_ln392_79_fu_7016_p3 : select_ln348_69_fu_7070_p3);

assign select_ln41_7_fu_2094_p3 = ((and_ln41_33_fu_2088_p2[0:0] == 1'b1) ? select_ln392_19_fu_2026_p3 : select_ln348_19_fu_2080_p3);

assign select_ln41_fu_1052_p3 = ((and_ln41_30_fu_1046_p2[0:0] == 1'b1) ? select_ln392_7_fu_1024_p3 : theta_V_1_fu_886_p2);

assign select_ln859_1_fu_7863_p3 = ((rhs_29_reg_9368[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln859_fu_7793_p3 = ((rhs_28_reg_9374[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign sext_ln1394_1_fu_745_p1 = y_V_89_reg_8772;

assign sext_ln1394_fu_742_p1 = x_V_92_reg_8766;

assign sext_ln1534_10_fu_3655_p1 = r_V_14_reg_9010;

assign sext_ln1534_11_fu_3658_p1 = r_V_15_reg_9016;

assign sext_ln1534_12_fu_4154_p1 = r_V_16_reg_9052;

assign sext_ln1534_13_fu_4157_p1 = r_V_17_reg_9058;

assign sext_ln1534_14_fu_4653_p1 = r_V_18_reg_9094;

assign sext_ln1534_15_fu_4656_p1 = r_V_19_reg_9100;

assign sext_ln1534_16_fu_5152_p1 = r_V_20_reg_9136;

assign sext_ln1534_17_fu_5155_p1 = r_V_21_reg_9142;

assign sext_ln1534_18_fu_5651_p1 = r_V_22_reg_9178;

assign sext_ln1534_19_fu_5654_p1 = r_V_23_reg_9184;

assign sext_ln1534_1_fu_1147_p1 = r_V_5_fu_1137_p4;

assign sext_ln1534_20_fu_6150_p1 = r_V_24_reg_9220;

assign sext_ln1534_21_fu_6153_p1 = r_V_25_reg_9226;

assign sext_ln1534_22_fu_6649_p1 = r_V_26_reg_9262;

assign sext_ln1534_23_fu_6652_p1 = r_V_27_reg_9268;

assign sext_ln1534_24_fu_7170_p1 = r_V_28_reg_9302;

assign sext_ln1534_25_fu_7173_p1 = r_V_29_reg_9308;

assign sext_ln1534_26_fu_7482_p1 = r_V_30_reg_9338;

assign sext_ln1534_27_fu_7485_p1 = r_V_31_reg_9344;

assign sext_ln1534_28_fu_8242_p1 = r_V_32_fu_8232_p4;

assign sext_ln1534_29_fu_8292_p1 = r_V_33_fu_8282_p4;

assign sext_ln1534_2_fu_1659_p1 = r_V_6_reg_8842;

assign sext_ln1534_30_fu_8556_p1 = r_V_34_fu_8546_p4;

assign sext_ln1534_31_fu_8640_p1 = r_V_35_fu_8630_p4;

assign sext_ln1534_3_fu_1662_p1 = r_V_7_reg_8848;

assign sext_ln1534_4_fu_2158_p1 = r_V_8_reg_8884;

assign sext_ln1534_5_fu_2161_p1 = r_V_9_reg_8890;

assign sext_ln1534_6_fu_2657_p1 = r_V_10_reg_8926;

assign sext_ln1534_7_fu_2660_p1 = r_V_11_reg_8932;

assign sext_ln1534_8_fu_3156_p1 = r_V_12_reg_8968;

assign sext_ln1534_9_fu_3159_p1 = r_V_13_reg_8974;

assign sext_ln1534_fu_1133_p1 = r_V_4_fu_1123_p4;

assign sext_ln859_10_fu_1682_p1 = r_V_7_reg_8848;

assign sext_ln859_11_fu_1745_p1 = y_V_96_reg_8829;

assign sext_ln859_12_fu_1748_p1 = r_V_6_reg_8842;

assign sext_ln859_13_fu_1812_p1 = theta_V_6_reg_8835;

assign sext_ln859_14_fu_2178_p1 = x_V_100_reg_8865;

assign sext_ln859_15_fu_2181_p1 = r_V_9_reg_8890;

assign sext_ln859_16_fu_2244_p1 = y_V_99_reg_8871;

assign sext_ln859_17_fu_2247_p1 = r_V_8_reg_8884;

assign sext_ln859_18_fu_2311_p1 = theta_V_9_reg_8877;

assign sext_ln859_19_fu_2677_p1 = x_V_103_reg_8907;

assign sext_ln859_1_fu_451_p0 = initial_x;

assign sext_ln859_1_fu_451_p1 = sext_ln859_1_fu_451_p0;

assign sext_ln859_20_fu_2680_p1 = r_V_11_reg_8932;

assign sext_ln859_21_fu_2743_p1 = y_V_102_reg_8913;

assign sext_ln859_22_fu_2746_p1 = r_V_10_reg_8926;

assign sext_ln859_23_fu_2810_p1 = theta_V_12_reg_8919;

assign sext_ln859_24_fu_3176_p1 = x_V_106_reg_8949;

assign sext_ln859_25_fu_3179_p1 = r_V_13_reg_8974;

assign sext_ln859_26_fu_3242_p1 = y_V_105_reg_8955;

assign sext_ln859_27_fu_3245_p1 = r_V_12_reg_8968;

assign sext_ln859_28_fu_3309_p1 = theta_V_15_reg_8961;

assign sext_ln859_29_fu_3675_p1 = x_V_109_reg_8991;

assign sext_ln859_2_fu_515_p0 = initial_y;

assign sext_ln859_2_fu_515_p1 = sext_ln859_2_fu_515_p0;

assign sext_ln859_30_fu_3678_p1 = r_V_15_reg_9016;

assign sext_ln859_31_fu_3741_p1 = y_V_108_reg_8997;

assign sext_ln859_32_fu_3744_p1 = r_V_14_reg_9010;

assign sext_ln859_33_fu_3808_p1 = theta_V_18_reg_9003;

assign sext_ln859_34_fu_4174_p1 = x_V_112_reg_9033;

assign sext_ln859_35_fu_4177_p1 = r_V_17_reg_9058;

assign sext_ln859_36_fu_4240_p1 = y_V_111_reg_9039;

assign sext_ln859_37_fu_4243_p1 = r_V_16_reg_9052;

assign sext_ln859_38_fu_4307_p1 = theta_V_21_reg_9045;

assign sext_ln859_39_fu_4673_p1 = x_V_115_reg_9075;

assign sext_ln859_3_fu_868_p1 = theta_V_fu_713_p3;

assign sext_ln859_40_fu_4676_p1 = r_V_19_reg_9100;

assign sext_ln859_41_fu_4739_p1 = y_V_114_reg_9081;

assign sext_ln859_42_fu_4742_p1 = r_V_18_reg_9094;

assign sext_ln859_43_fu_4806_p1 = theta_V_24_reg_9087;

assign sext_ln859_44_fu_5172_p1 = x_V_118_reg_9117;

assign sext_ln859_45_fu_5175_p1 = r_V_21_reg_9142;

assign sext_ln859_46_fu_5238_p1 = y_V_117_reg_9123;

assign sext_ln859_47_fu_5241_p1 = r_V_20_reg_9136;

assign sext_ln859_48_fu_5305_p1 = theta_V_27_reg_9129;

assign sext_ln859_49_fu_5671_p1 = x_V_121_reg_9159;

assign sext_ln859_4_fu_1174_p1 = x_V_94_fu_1113_p3;

assign sext_ln859_50_fu_5674_p1 = r_V_23_reg_9184;

assign sext_ln859_51_fu_5737_p1 = y_V_120_reg_9165;

assign sext_ln859_52_fu_5740_p1 = r_V_22_reg_9178;

assign sext_ln859_53_fu_5804_p1 = theta_V_30_reg_9171;

assign sext_ln859_54_fu_6170_p1 = x_V_124_reg_9201;

assign sext_ln859_55_fu_6173_p1 = r_V_25_reg_9226;

assign sext_ln859_56_fu_6236_p1 = y_V_123_reg_9207;

assign sext_ln859_57_fu_6239_p1 = r_V_24_reg_9220;

assign sext_ln859_58_fu_6303_p1 = theta_V_33_reg_9213;

assign sext_ln859_59_fu_6669_p1 = x_V_127_reg_9243;

assign sext_ln859_5_fu_1178_p1 = r_V_5_fu_1137_p4;

assign sext_ln859_60_fu_6672_p1 = r_V_27_reg_9268;

assign sext_ln859_61_fu_6735_p1 = y_V_126_reg_9249;

assign sext_ln859_62_fu_6738_p1 = r_V_26_reg_9262;

assign sext_ln859_63_fu_6802_p1 = theta_V_36_reg_9255;

assign sext_ln859_64_fu_7176_p1 = x_V_130_reg_9285;

assign sext_ln859_65_fu_7179_p1 = r_V_29_reg_9308;

assign sext_ln859_66_fu_7242_p1 = y_V_129_reg_9291;

assign sext_ln859_67_fu_7245_p1 = r_V_28_reg_9302;

assign sext_ln859_68_fu_7488_p1 = x_V_133_reg_9326;

assign sext_ln859_69_fu_7491_p1 = r_V_31_reg_9344;

assign sext_ln859_6_fu_1242_p1 = y_V_93_fu_1118_p3;

assign sext_ln859_70_fu_7554_p1 = y_V_132_reg_9332;

assign sext_ln859_71_fu_7557_p1 = r_V_30_reg_9338;

assign sext_ln859_72_fu_7790_p1 = x_V_136_reg_9356;

assign sext_ln859_73_fu_7860_p1 = y_V_135_reg_9362;

assign sext_ln859_74_fu_8100_p1 = x_V_139_reg_9386;

assign sext_ln859_75_fu_8103_p1 = $signed(rhs_30_reg_9396);

assign sext_ln859_76_fu_8166_p1 = y_V_138_reg_9391;

assign sext_ln859_77_fu_8169_p1 = $signed(rhs_31_reg_9401);

assign sext_ln859_78_fu_8246_p1 = x_V_141_fu_8158_p3;

assign sext_ln859_79_fu_8250_p1 = r_V_32_fu_8232_p4;

assign sext_ln859_7_fu_1246_p1 = r_V_4_fu_1123_p4;

assign sext_ln859_80_fu_8296_p1 = y_V_140_fu_8224_p3;

assign sext_ln859_81_fu_8300_p1 = r_V_33_fu_8282_p4;

assign sext_ln859_82_fu_8400_p1 = x_V_143_fu_8354_p3;

assign sext_ln859_83_fu_8404_p1 = $signed(rhs_34_fu_8390_p4);

assign sext_ln859_84_fu_8478_p1 = y_V_142_fu_8383_p3;

assign sext_ln859_85_fu_8482_p1 = $signed(rhs_35_fu_8468_p4);

assign sext_ln859_86_fu_8560_p1 = x_V_145_fu_8460_p3;

assign sext_ln859_87_fu_8564_p1 = r_V_34_fu_8546_p4;

assign sext_ln859_88_fu_8644_p1 = y_V_144_fu_8538_p3;

assign sext_ln859_89_fu_8648_p1 = r_V_35_fu_8630_p4;

assign sext_ln859_8_fu_1312_p1 = theta_V_3_reg_8810;

assign sext_ln859_9_fu_1679_p1 = x_V_97_reg_8823;

assign sext_ln859_fu_295_p1 = $signed(mode0_theta);

assign theta_V_10_fu_2328_p2 = ($signed(theta_V_9_reg_8877) + $signed(16'd65027));

assign theta_V_11_fu_2494_p2 = ($signed(theta_V_9_reg_8877) + $signed(16'd509));

assign theta_V_12_fu_2613_p3 = ((and_ln41_36_fu_2607_p2[0:0] == 1'b1) ? theta_V_10_fu_2328_p2 : select_ln41_11_fu_2593_p3);

assign theta_V_13_fu_2827_p2 = ($signed(theta_V_12_reg_8919) + $signed(16'd65280));

assign theta_V_14_fu_2993_p2 = ($signed(theta_V_12_reg_8919) + $signed(16'd256));

assign theta_V_15_fu_3112_p3 = ((and_ln41_38_fu_3106_p2[0:0] == 1'b1) ? theta_V_13_fu_2827_p2 : select_ln41_15_fu_3092_p3);

assign theta_V_16_fu_3326_p2 = ($signed(theta_V_15_reg_8961) + $signed(16'd65408));

assign theta_V_17_fu_3492_p2 = ($signed(theta_V_15_reg_8961) + $signed(16'd128));

assign theta_V_18_fu_3611_p3 = ((and_ln41_40_fu_3605_p2[0:0] == 1'b1) ? theta_V_16_fu_3326_p2 : select_ln41_19_fu_3591_p3);

assign theta_V_19_fu_3825_p2 = ($signed(theta_V_18_reg_9003) + $signed(16'd65472));

assign theta_V_1_fu_886_p2 = ($signed(theta_V_fu_713_p3) + $signed(16'd62319));

assign theta_V_20_fu_3991_p2 = ($signed(theta_V_18_reg_9003) + $signed(16'd64));

assign theta_V_21_fu_4110_p3 = ((and_ln41_42_fu_4104_p2[0:0] == 1'b1) ? theta_V_19_fu_3825_p2 : select_ln41_23_fu_4090_p3);

assign theta_V_22_fu_4324_p2 = ($signed(theta_V_21_reg_9045) + $signed(16'd65504));

assign theta_V_23_fu_4490_p2 = ($signed(theta_V_21_reg_9045) + $signed(16'd32));

assign theta_V_24_fu_4609_p3 = ((and_ln41_44_fu_4603_p2[0:0] == 1'b1) ? theta_V_22_fu_4324_p2 : select_ln41_27_fu_4589_p3);

assign theta_V_25_fu_4823_p2 = ($signed(theta_V_24_reg_9087) + $signed(16'd65520));

assign theta_V_26_fu_4989_p2 = ($signed(theta_V_24_reg_9087) + $signed(16'd16));

assign theta_V_27_fu_5108_p3 = ((and_ln41_46_fu_5102_p2[0:0] == 1'b1) ? theta_V_25_fu_4823_p2 : select_ln41_31_fu_5088_p3);

assign theta_V_28_fu_5322_p2 = ($signed(theta_V_27_reg_9129) + $signed(16'd65528));

assign theta_V_29_fu_5488_p2 = ($signed(theta_V_27_reg_9129) + $signed(16'd8));

assign theta_V_2_fu_992_p2 = ($signed(theta_V_fu_713_p3) + $signed(16'd3217));

assign theta_V_30_fu_5607_p3 = ((and_ln41_48_fu_5601_p2[0:0] == 1'b1) ? theta_V_28_fu_5322_p2 : select_ln41_35_fu_5587_p3);

assign theta_V_31_fu_5821_p2 = ($signed(theta_V_30_reg_9171) + $signed(16'd65532));

assign theta_V_32_fu_5987_p2 = ($signed(theta_V_30_reg_9171) + $signed(16'd4));

assign theta_V_33_fu_6106_p3 = ((and_ln41_50_fu_6100_p2[0:0] == 1'b1) ? theta_V_31_fu_5821_p2 : select_ln41_39_fu_6086_p3);

assign theta_V_34_fu_6320_p2 = ($signed(theta_V_33_reg_9213) + $signed(16'd65534));

assign theta_V_35_fu_6486_p2 = ($signed(theta_V_33_reg_9213) + $signed(16'd2));

assign theta_V_36_fu_6605_p3 = ((and_ln41_52_fu_6599_p2[0:0] == 1'b1) ? theta_V_34_fu_6320_p2 : select_ln41_43_fu_6585_p3);

assign theta_V_37_fu_6819_p2 = ($signed(theta_V_36_reg_9255) + $signed(16'd65535));

assign theta_V_38_fu_6985_p2 = ($signed(theta_V_36_reg_9255) + $signed(16'd1));

assign theta_V_39_fu_7104_p3 = ((and_ln41_54_fu_7098_p2[0:0] == 1'b1) ? theta_V_37_fu_6819_p2 : select_ln41_47_fu_7084_p3);

assign theta_V_3_fu_1097_p3 = ((and_ln348_6_fu_1091_p2[0:0] == 1'b1) ? theta_V_2_fu_992_p2 : select_ln348_8_fu_1077_p3);

assign theta_V_4_fu_1329_p2 = ($signed(theta_V_3_reg_8810) + $signed(16'd63637));

assign theta_V_5_fu_1496_p2 = ($signed(theta_V_3_reg_8810) + $signed(16'd1899));

assign theta_V_6_fu_1615_p3 = ((and_ln41_32_fu_1609_p2[0:0] == 1'b1) ? theta_V_4_fu_1329_p2 : select_ln41_3_fu_1595_p3);

assign theta_V_7_fu_1829_p2 = ($signed(theta_V_6_reg_8835) + $signed(16'd64533));

assign theta_V_8_fu_1995_p2 = ($signed(theta_V_6_reg_8835) + $signed(16'd1003));

assign theta_V_9_fu_2114_p3 = ((and_ln41_34_fu_2108_p2[0:0] == 1'b1) ? theta_V_7_fu_1829_p2 : select_ln41_7_fu_2094_p3);

assign theta_V_fu_713_p3 = ((mode_read_reg_8714[0:0] == 1'b1) ? 16'd0 : select_ln348_4_reg_8778);

assign tmp_12_fu_719_p3 = theta_V_fu_713_p3[32'd15];

assign tmp_192_fu_7132_p3 = theta_V_39_fu_7104_p3[32'd15];

assign tmp_193_fu_7151_p3 = y_V_129_fu_7046_p3[32'd15];

assign tmp_1_fu_281_p1 = initial_y;

assign tmp_1_fu_281_p3 = tmp_1_fu_281_p1[32'd15];

assign tmp_202_fu_7464_p3 = y_V_132_fu_7437_p3[32'd15];

assign tmp_213_fu_7772_p3 = y_V_135_fu_7749_p3[32'd15];

assign tmp_25_fu_1161_p3 = y_V_93_fu_1118_p3[32'd15];

assign tmp_7_fu_427_p3 = and_ln24_fu_421_p2[32'd15];

assign tmp_fu_273_p1 = initial_x;

assign tmp_fu_273_p3 = tmp_fu_273_p1[32'd15];

assign trunc_ln902_fu_349_p1 = p_Val2_2_fu_343_p2[14:0];

assign x_V_100_fu_2048_p3 = ((or_ln41_4_fu_2042_p2[0:0] == 1'b1) ? x_V_15_fu_1737_p3 : x_V_17_fu_1913_p3);

assign x_V_101_fu_2198_p1 = ret_V_17_fu_2184_p2[15:0];

assign x_V_102_fu_2373_p2 = ($signed(x_V_100_reg_8865) + $signed(sext_ln1534_5_fu_2161_p1));

assign x_V_103_fu_2547_p3 = ((or_ln41_6_fu_2541_p2[0:0] == 1'b1) ? x_V_20_fu_2236_p3 : x_V_22_fu_2412_p3);

assign x_V_104_fu_2697_p1 = ret_V_23_fu_2683_p2[15:0];

assign x_V_105_fu_2872_p2 = ($signed(x_V_103_reg_8907) + $signed(sext_ln1534_7_fu_2660_p1));

assign x_V_106_fu_3046_p3 = ((or_ln41_8_fu_3040_p2[0:0] == 1'b1) ? x_V_25_fu_2735_p3 : x_V_27_fu_2911_p3);

assign x_V_107_fu_3196_p1 = ret_V_29_fu_3182_p2[15:0];

assign x_V_108_fu_3371_p2 = ($signed(x_V_106_reg_8949) + $signed(sext_ln1534_9_fu_3159_p1));

assign x_V_109_fu_3545_p3 = ((or_ln41_10_fu_3539_p2[0:0] == 1'b1) ? x_V_30_fu_3234_p3 : x_V_32_fu_3410_p3);

assign x_V_10_fu_1234_p3 = ((xor_ln348_10_fu_1220_p2[0:0] == 1'b1) ? select_ln392_9_fu_1226_p3 : x_V_95_fu_1196_p1);

assign x_V_110_fu_3695_p1 = ret_V_35_fu_3681_p2[15:0];

assign x_V_111_fu_3870_p2 = ($signed(x_V_109_reg_8991) + $signed(sext_ln1534_11_fu_3658_p1));

assign x_V_112_fu_4044_p3 = ((or_ln41_12_fu_4038_p2[0:0] == 1'b1) ? x_V_35_fu_3733_p3 : x_V_37_fu_3909_p3);

assign x_V_113_fu_4194_p1 = ret_V_41_fu_4180_p2[15:0];

assign x_V_114_fu_4369_p2 = ($signed(x_V_112_reg_9033) + $signed(sext_ln1534_13_fu_4157_p1));

assign x_V_115_fu_4543_p3 = ((or_ln41_14_fu_4537_p2[0:0] == 1'b1) ? x_V_40_fu_4232_p3 : x_V_42_fu_4408_p3);

assign x_V_116_fu_4693_p1 = ret_V_47_fu_4679_p2[15:0];

assign x_V_117_fu_4868_p2 = ($signed(x_V_115_reg_9075) + $signed(sext_ln1534_15_fu_4656_p1));

assign x_V_118_fu_5042_p3 = ((or_ln41_16_fu_5036_p2[0:0] == 1'b1) ? x_V_45_fu_4731_p3 : x_V_47_fu_4907_p3);

assign x_V_119_fu_5192_p1 = ret_V_53_fu_5178_p2[15:0];

assign x_V_120_fu_5367_p2 = ($signed(x_V_118_reg_9117) + $signed(sext_ln1534_17_fu_5155_p1));

assign x_V_121_fu_5541_p3 = ((or_ln41_18_fu_5535_p2[0:0] == 1'b1) ? x_V_50_fu_5230_p3 : x_V_52_fu_5406_p3);

assign x_V_122_fu_5691_p1 = ret_V_59_fu_5677_p2[15:0];

assign x_V_123_fu_5866_p2 = ($signed(x_V_121_reg_9159) + $signed(sext_ln1534_19_fu_5654_p1));

assign x_V_124_fu_6040_p3 = ((or_ln41_20_fu_6034_p2[0:0] == 1'b1) ? x_V_55_fu_5729_p3 : x_V_57_fu_5905_p3);

assign x_V_125_fu_6190_p1 = ret_V_65_fu_6176_p2[15:0];

assign x_V_126_fu_6365_p2 = ($signed(x_V_124_reg_9201) + $signed(sext_ln1534_21_fu_6153_p1));

assign x_V_127_fu_6539_p3 = ((or_ln41_22_fu_6533_p2[0:0] == 1'b1) ? x_V_60_fu_6228_p3 : x_V_62_fu_6404_p3);

assign x_V_128_fu_6689_p1 = ret_V_71_fu_6675_p2[15:0];

assign x_V_129_fu_6864_p2 = ($signed(x_V_127_reg_9243) + $signed(sext_ln1534_23_fu_6652_p1));

assign x_V_12_fu_1414_p3 = ((xor_ln348_13_fu_1400_p2[0:0] == 1'b1) ? select_ln392_11_fu_1406_p3 : x_V_96_fu_1374_p2);

assign x_V_130_fu_7038_p3 = ((or_ln41_24_fu_7032_p2[0:0] == 1'b1) ? x_V_65_fu_6727_p3 : x_V_67_fu_6903_p3);

assign x_V_131_fu_7196_p1 = ret_V_77_fu_7182_p2[15:0];

assign x_V_132_fu_7323_p2 = ($signed(x_V_130_reg_9285) + $signed(sext_ln1534_25_fu_7173_p1));

assign x_V_133_fu_7430_p3 = ((or_ln41_26_reg_9320[0:0] == 1'b1) ? x_V_70_fu_7234_p3 : x_V_72_fu_7362_p3);

assign x_V_134_fu_7508_p1 = ret_V_81_fu_7494_p2[15:0];

assign x_V_135_fu_7635_p2 = ($signed(x_V_133_reg_9326) + $signed(sext_ln1534_27_fu_7485_p1));

assign x_V_136_fu_7742_p3 = ((or_ln41_27_reg_9350[0:0] == 1'b1) ? x_V_75_fu_7546_p3 : x_V_77_fu_7674_p3);

assign x_V_137_fu_7814_p1 = ret_V_85_fu_7800_p2[15:0];

assign x_V_138_fu_7959_p2 = ($signed(x_V_136_reg_9356) + $signed(select_ln1393_1_fu_7938_p3));

assign x_V_139_fu_8066_p3 = ((or_ln41_28_reg_9380[0:0] == 1'b1) ? x_V_80_fu_7852_p3 : x_V_82_fu_7998_p3);

assign x_V_140_fu_8120_p1 = ret_V_89_fu_8106_p2[15:0];

assign x_V_141_fu_8158_p3 = ((xor_ln348_94_fu_8144_p2[0:0] == 1'b1) ? select_ln392_93_fu_8150_p3 : x_V_140_fu_8120_p1);

assign x_V_142_fu_8268_p2 = ($signed(x_V_141_fu_8158_p3) + $signed(sext_ln1534_28_fu_8242_p1));

assign x_V_143_fu_8354_p3 = ((xor_ln348_96_fu_8342_p2[0:0] == 1'b1) ? select_ln392_95_fu_8346_p3 : x_V_142_reg_9412);

assign x_V_144_fu_8422_p1 = ret_V_93_fu_8408_p2[15:0];

assign x_V_145_fu_8460_p3 = ((xor_ln348_98_fu_8446_p2[0:0] == 1'b1) ? select_ln392_97_fu_8452_p3 : x_V_144_fu_8422_p1);

assign x_V_146_fu_8582_p2 = ($signed(x_V_145_fu_8460_p3) + $signed(sext_ln1534_30_fu_8556_p1));

assign x_V_15_fu_1737_p3 = ((xor_ln348_16_fu_1723_p2[0:0] == 1'b1) ? select_ln392_15_fu_1729_p3 : x_V_98_fu_1699_p1);

assign x_V_17_fu_1913_p3 = ((xor_ln348_19_fu_1899_p2[0:0] == 1'b1) ? select_ln392_17_fu_1905_p3 : x_V_99_fu_1874_p2);

assign x_V_1_fu_507_p3 = ((xor_ln348_2_fu_493_p2[0:0] == 1'b1) ? select_ln392_2_fu_499_p3 : p_Val2_6_fu_469_p1);

assign x_V_20_fu_2236_p3 = ((xor_ln348_22_fu_2222_p2[0:0] == 1'b1) ? select_ln392_21_fu_2228_p3 : x_V_101_fu_2198_p1);

assign x_V_22_fu_2412_p3 = ((xor_ln348_25_fu_2398_p2[0:0] == 1'b1) ? select_ln392_23_fu_2404_p3 : x_V_102_fu_2373_p2);

assign x_V_25_fu_2735_p3 = ((xor_ln348_28_fu_2721_p2[0:0] == 1'b1) ? select_ln392_27_fu_2727_p3 : x_V_104_fu_2697_p1);

assign x_V_27_fu_2911_p3 = ((xor_ln348_31_fu_2897_p2[0:0] == 1'b1) ? select_ln392_29_fu_2903_p3 : x_V_105_fu_2872_p2);

assign x_V_2_fu_583_p2 = initial_x;

assign x_V_2_fu_583_p3 = ((and_ln17_1_fu_577_p2[0:0] == 1'b1) ? zext_ln7_fu_369_p1 : x_V_2_fu_583_p2);

assign x_V_30_fu_3234_p3 = ((xor_ln348_34_fu_3220_p2[0:0] == 1'b1) ? select_ln392_33_fu_3226_p3 : x_V_107_fu_3196_p1);

assign x_V_32_fu_3410_p3 = ((xor_ln348_37_fu_3396_p2[0:0] == 1'b1) ? select_ln392_35_fu_3402_p3 : x_V_108_fu_3371_p2);

assign x_V_35_fu_3733_p3 = ((xor_ln348_40_fu_3719_p2[0:0] == 1'b1) ? select_ln392_39_fu_3725_p3 : x_V_110_fu_3695_p1);

assign x_V_37_fu_3909_p3 = ((xor_ln348_43_fu_3895_p2[0:0] == 1'b1) ? select_ln392_41_fu_3901_p3 : x_V_111_fu_3870_p2);

assign x_V_40_fu_4232_p3 = ((xor_ln348_46_fu_4218_p2[0:0] == 1'b1) ? select_ln392_45_fu_4224_p3 : x_V_113_fu_4194_p1);

assign x_V_42_fu_4408_p3 = ((xor_ln348_49_fu_4394_p2[0:0] == 1'b1) ? select_ln392_47_fu_4400_p3 : x_V_114_fu_4369_p2);

assign x_V_45_fu_4731_p3 = ((xor_ln348_52_fu_4717_p2[0:0] == 1'b1) ? select_ln392_51_fu_4723_p3 : x_V_116_fu_4693_p1);

assign x_V_47_fu_4907_p3 = ((xor_ln348_55_fu_4893_p2[0:0] == 1'b1) ? select_ln392_53_fu_4899_p3 : x_V_117_fu_4868_p2);

assign x_V_50_fu_5230_p3 = ((xor_ln348_58_fu_5216_p2[0:0] == 1'b1) ? select_ln392_57_fu_5222_p3 : x_V_119_fu_5192_p1);

assign x_V_52_fu_5406_p3 = ((xor_ln348_61_fu_5392_p2[0:0] == 1'b1) ? select_ln392_59_fu_5398_p3 : x_V_120_fu_5367_p2);

assign x_V_55_fu_5729_p3 = ((xor_ln348_64_fu_5715_p2[0:0] == 1'b1) ? select_ln392_63_fu_5721_p3 : x_V_122_fu_5691_p1);

assign x_V_57_fu_5905_p3 = ((xor_ln348_67_fu_5891_p2[0:0] == 1'b1) ? select_ln392_65_fu_5897_p3 : x_V_123_fu_5866_p2);

assign x_V_5_fu_800_p3 = ((xor_ln348_4_fu_786_p2[0:0] == 1'b1) ? select_ln392_4_fu_792_p3 : x_V_93_fu_762_p1);

assign x_V_60_fu_6228_p3 = ((xor_ln348_70_fu_6214_p2[0:0] == 1'b1) ? select_ln392_69_fu_6220_p3 : x_V_125_fu_6190_p1);

assign x_V_62_fu_6404_p3 = ((xor_ln348_73_fu_6390_p2[0:0] == 1'b1) ? select_ln392_71_fu_6396_p3 : x_V_126_fu_6365_p2);

assign x_V_65_fu_6727_p3 = ((xor_ln348_76_fu_6713_p2[0:0] == 1'b1) ? select_ln392_75_fu_6719_p3 : x_V_128_fu_6689_p1);

assign x_V_67_fu_6903_p3 = ((xor_ln348_79_fu_6889_p2[0:0] == 1'b1) ? select_ln392_77_fu_6895_p3 : x_V_129_fu_6864_p2);

assign x_V_70_fu_7234_p3 = ((xor_ln348_82_fu_7220_p2[0:0] == 1'b1) ? select_ln392_81_fu_7226_p3 : x_V_131_fu_7196_p1);

assign x_V_72_fu_7362_p3 = ((xor_ln348_84_fu_7348_p2[0:0] == 1'b1) ? select_ln392_83_fu_7354_p3 : x_V_132_fu_7323_p2);

assign x_V_75_fu_7546_p3 = ((xor_ln348_86_fu_7532_p2[0:0] == 1'b1) ? select_ln392_85_fu_7538_p3 : x_V_134_fu_7508_p1);

assign x_V_77_fu_7674_p3 = ((xor_ln348_88_fu_7660_p2[0:0] == 1'b1) ? select_ln392_87_fu_7666_p3 : x_V_135_fu_7635_p2);

assign x_V_80_fu_7852_p3 = ((xor_ln348_90_fu_7838_p2[0:0] == 1'b1) ? select_ln392_89_fu_7844_p3 : x_V_137_fu_7814_p1);

assign x_V_82_fu_7998_p3 = ((xor_ln348_92_fu_7984_p2[0:0] == 1'b1) ? select_ln392_91_fu_7990_p3 : x_V_138_fu_7959_p2);

assign x_V_91_fu_8622_p3 = ((xor_ln348_100_fu_8608_p2[0:0] == 1'b1) ? select_ln392_99_fu_8614_p3 : x_V_146_fu_8582_p2);

assign x_V_92_fu_615_p3 = ((and_ln24_2_fu_609_p2[0:0] == 1'b1) ? x_V_1_fu_507_p3 : x_V_2_fu_583_p3);

assign x_V_93_fu_762_p1 = ret_V_fu_748_p2[15:0];

assign x_V_94_fu_1113_p3 = ((or_ln41_reg_8804[0:0] == 1'b1) ? x_V_5_reg_8788 : y_V_91_reg_8793);

assign x_V_95_fu_1196_p1 = ret_V_5_fu_1182_p2[15:0];

assign x_V_96_fu_1374_p2 = ($signed(x_V_94_fu_1113_p3) + $signed(sext_ln1534_1_fu_1147_p1));

assign x_V_97_fu_1549_p3 = ((or_ln41_2_fu_1543_p2[0:0] == 1'b1) ? x_V_10_fu_1234_p3 : x_V_12_fu_1414_p3);

assign x_V_98_fu_1699_p1 = ret_V_11_fu_1685_p2[15:0];

assign x_V_99_fu_1874_p2 = ($signed(x_V_97_reg_8823) + $signed(sext_ln1534_3_fu_1662_p1));

assign x_V_fu_361_p3 = ((p_Result_2_fu_353_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln902_fu_349_p1);

assign xor_ln11_fu_267_p0 = mode;

assign xor_ln11_fu_267_p2 = (xor_ln11_fu_267_p0 ^ 1'd1);

assign xor_ln1697_10_fu_5158_p2 = (tmp_136_reg_9148 ^ 1'd1);

assign xor_ln1697_11_fu_5657_p2 = (tmp_150_reg_9190 ^ 1'd1);

assign xor_ln1697_12_fu_6156_p2 = (tmp_164_reg_9232 ^ 1'd1);

assign xor_ln1697_13_fu_6655_p2 = (tmp_178_reg_9274 ^ 1'd1);

assign xor_ln1697_14_fu_7140_p2 = (tmp_192_fu_7132_p3 ^ 1'd1);

assign xor_ln1697_1_fu_727_p2 = (tmp_12_fu_719_p3 ^ 1'd1);

assign xor_ln1697_2_fu_1151_p2 = (tmp_24_reg_8817 ^ 1'd1);

assign xor_ln1697_3_fu_1665_p2 = (tmp_38_reg_8854 ^ 1'd1);

assign xor_ln1697_4_fu_2164_p2 = (tmp_52_reg_8896 ^ 1'd1);

assign xor_ln1697_5_fu_2663_p2 = (tmp_66_reg_8938 ^ 1'd1);

assign xor_ln1697_6_fu_3162_p2 = (tmp_80_reg_8980 ^ 1'd1);

assign xor_ln1697_7_fu_3661_p2 = (tmp_94_reg_9022 ^ 1'd1);

assign xor_ln1697_8_fu_4160_p2 = (tmp_108_reg_9064 ^ 1'd1);

assign xor_ln1697_9_fu_4659_p2 = (tmp_122_reg_9106 ^ 1'd1);

assign xor_ln1697_fu_289_p2 = (tmp_1_fu_281_p3 ^ 1'd1);

assign xor_ln17_1_fu_591_p2 = (tmp_fu_273_p3 ^ 1'd1);

assign xor_ln348_100_fu_8608_p2 = (p_Result_200_fu_8588_p3 ^ p_Result_199_fu_8574_p3);

assign xor_ln348_101_fu_8692_p2 = (p_Result_202_fu_8672_p3 ^ p_Result_201_fu_8658_p3);

assign xor_ln348_102_fu_671_p2 = (xor_ln348_3_fu_557_p2 ^ 1'd1);

assign xor_ln348_103_fu_1085_p2 = (xor_ln348_9_fu_1018_p2 ^ 1'd1);

assign xor_ln348_104_fu_1603_p2 = (xor_ln348_12_fu_1354_p2 ^ 1'd1);

assign xor_ln348_105_fu_2102_p2 = (xor_ln348_18_fu_1854_p2 ^ 1'd1);

assign xor_ln348_106_fu_2601_p2 = (xor_ln348_24_fu_2353_p2 ^ 1'd1);

assign xor_ln348_107_fu_3100_p2 = (xor_ln348_30_fu_2852_p2 ^ 1'd1);

assign xor_ln348_108_fu_3599_p2 = (xor_ln348_36_fu_3351_p2 ^ 1'd1);

assign xor_ln348_109_fu_4098_p2 = (xor_ln348_42_fu_3850_p2 ^ 1'd1);

assign xor_ln348_10_fu_1220_p2 = (p_Result_20_fu_1200_p3 ^ p_Result_19_fu_1188_p3);

assign xor_ln348_110_fu_4597_p2 = (xor_ln348_48_fu_4349_p2 ^ 1'd1);

assign xor_ln348_111_fu_5096_p2 = (xor_ln348_54_fu_4848_p2 ^ 1'd1);

assign xor_ln348_112_fu_5595_p2 = (xor_ln348_60_fu_5347_p2 ^ 1'd1);

assign xor_ln348_113_fu_6094_p2 = (xor_ln348_66_fu_5846_p2 ^ 1'd1);

assign xor_ln348_114_fu_6593_p2 = (xor_ln348_72_fu_6345_p2 ^ 1'd1);

assign xor_ln348_115_fu_7092_p2 = (xor_ln348_78_fu_6844_p2 ^ 1'd1);

assign xor_ln348_11_fu_1290_p2 = (p_Result_22_fu_1270_p3 ^ p_Result_21_fu_1256_p3);

assign xor_ln348_12_fu_1354_p2 = (p_Result_24_fu_1334_p3 ^ p_Result_23_fu_1321_p3);

assign xor_ln348_13_fu_1400_p2 = (p_Result_26_fu_1380_p3 ^ p_Result_25_fu_1366_p3);

assign xor_ln348_14_fu_1460_p2 = (p_Result_28_fu_1440_p3 ^ p_Result_27_fu_1428_p3);

assign xor_ln348_15_fu_1521_p2 = (p_Result_30_fu_1501_p3 ^ p_Result_29_fu_1488_p3);

assign xor_ln348_16_fu_1723_p2 = (p_Result_32_fu_1703_p3 ^ p_Result_31_fu_1691_p3);

assign xor_ln348_17_fu_1790_p2 = (p_Result_34_fu_1770_p3 ^ p_Result_33_fu_1757_p3);

assign xor_ln348_18_fu_1854_p2 = (p_Result_36_fu_1834_p3 ^ p_Result_35_fu_1821_p3);

assign xor_ln348_19_fu_1899_p2 = (p_Result_38_fu_1879_p3 ^ p_Result_37_fu_1866_p3);

assign xor_ln348_1_fu_415_p2 = (p_Result_4_fu_395_p3 ^ p_Result_3_fu_383_p3);

assign xor_ln348_20_fu_1959_p2 = (p_Result_40_fu_1939_p3 ^ p_Result_39_fu_1927_p3);

assign xor_ln348_21_fu_2020_p2 = (p_Result_42_fu_2000_p3 ^ p_Result_41_fu_1987_p3);

assign xor_ln348_22_fu_2222_p2 = (p_Result_44_fu_2202_p3 ^ p_Result_43_fu_2190_p3);

assign xor_ln348_23_fu_2289_p2 = (p_Result_46_fu_2269_p3 ^ p_Result_45_fu_2256_p3);

assign xor_ln348_24_fu_2353_p2 = (p_Result_48_fu_2333_p3 ^ p_Result_47_fu_2320_p3);

assign xor_ln348_25_fu_2398_p2 = (p_Result_50_fu_2378_p3 ^ p_Result_49_fu_2365_p3);

assign xor_ln348_26_fu_2458_p2 = (p_Result_52_fu_2438_p3 ^ p_Result_51_fu_2426_p3);

assign xor_ln348_27_fu_2519_p2 = (p_Result_54_fu_2499_p3 ^ p_Result_53_fu_2486_p3);

assign xor_ln348_28_fu_2721_p2 = (p_Result_56_fu_2701_p3 ^ p_Result_55_fu_2689_p3);

assign xor_ln348_29_fu_2788_p2 = (p_Result_58_fu_2768_p3 ^ p_Result_57_fu_2755_p3);

assign xor_ln348_2_fu_493_p2 = (p_Result_6_fu_473_p3 ^ p_Result_5_fu_461_p3);

assign xor_ln348_30_fu_2852_p2 = (p_Result_60_fu_2832_p3 ^ p_Result_59_fu_2819_p3);

assign xor_ln348_31_fu_2897_p2 = (p_Result_62_fu_2877_p3 ^ p_Result_61_fu_2864_p3);

assign xor_ln348_32_fu_2957_p2 = (p_Result_64_fu_2937_p3 ^ p_Result_63_fu_2925_p3);

assign xor_ln348_33_fu_3018_p2 = (p_Result_66_fu_2998_p3 ^ p_Result_65_fu_2985_p3);

assign xor_ln348_34_fu_3220_p2 = (p_Result_68_fu_3200_p3 ^ p_Result_67_fu_3188_p3);

assign xor_ln348_35_fu_3287_p2 = (p_Result_70_fu_3267_p3 ^ p_Result_69_fu_3254_p3);

assign xor_ln348_36_fu_3351_p2 = (p_Result_72_fu_3331_p3 ^ p_Result_71_fu_3318_p3);

assign xor_ln348_37_fu_3396_p2 = (p_Result_74_fu_3376_p3 ^ p_Result_73_fu_3363_p3);

assign xor_ln348_38_fu_3456_p2 = (p_Result_76_fu_3436_p3 ^ p_Result_75_fu_3424_p3);

assign xor_ln348_39_fu_3517_p2 = (p_Result_78_fu_3497_p3 ^ p_Result_77_fu_3484_p3);

assign xor_ln348_3_fu_557_p2 = (p_Result_8_fu_537_p3 ^ p_Result_7_fu_525_p3);

assign xor_ln348_40_fu_3719_p2 = (p_Result_80_fu_3699_p3 ^ p_Result_79_fu_3687_p3);

assign xor_ln348_41_fu_3786_p2 = (p_Result_82_fu_3766_p3 ^ p_Result_81_fu_3753_p3);

assign xor_ln348_42_fu_3850_p2 = (p_Result_84_fu_3830_p3 ^ p_Result_83_fu_3817_p3);

assign xor_ln348_43_fu_3895_p2 = (p_Result_86_fu_3875_p3 ^ p_Result_85_fu_3862_p3);

assign xor_ln348_44_fu_3955_p2 = (p_Result_88_fu_3935_p3 ^ p_Result_87_fu_3923_p3);

assign xor_ln348_45_fu_4016_p2 = (p_Result_90_fu_3996_p3 ^ p_Result_89_fu_3983_p3);

assign xor_ln348_46_fu_4218_p2 = (p_Result_92_fu_4198_p3 ^ p_Result_91_fu_4186_p3);

assign xor_ln348_47_fu_4285_p2 = (p_Result_94_fu_4265_p3 ^ p_Result_93_fu_4252_p3);

assign xor_ln348_48_fu_4349_p2 = (p_Result_96_fu_4329_p3 ^ p_Result_95_fu_4316_p3);

assign xor_ln348_49_fu_4394_p2 = (p_Result_98_fu_4374_p3 ^ p_Result_97_fu_4361_p3);

assign xor_ln348_4_fu_786_p2 = (p_Result_9_fu_754_p3 ^ p_Result_10_fu_766_p3);

assign xor_ln348_50_fu_4454_p2 = (p_Result_99_fu_4422_p3 ^ p_Result_100_fu_4434_p3);

assign xor_ln348_51_fu_4515_p2 = (p_Result_102_fu_4495_p3 ^ p_Result_101_fu_4482_p3);

assign xor_ln348_52_fu_4717_p2 = (p_Result_104_fu_4697_p3 ^ p_Result_103_fu_4685_p3);

assign xor_ln348_53_fu_4784_p2 = (p_Result_106_fu_4764_p3 ^ p_Result_105_fu_4751_p3);

assign xor_ln348_54_fu_4848_p2 = (p_Result_108_fu_4828_p3 ^ p_Result_107_fu_4815_p3);

assign xor_ln348_55_fu_4893_p2 = (p_Result_110_fu_4873_p3 ^ p_Result_109_fu_4860_p3);

assign xor_ln348_56_fu_4953_p2 = (p_Result_112_fu_4933_p3 ^ p_Result_111_fu_4921_p3);

assign xor_ln348_57_fu_5014_p2 = (p_Result_114_fu_4994_p3 ^ p_Result_113_fu_4981_p3);

assign xor_ln348_58_fu_5216_p2 = (p_Result_116_fu_5196_p3 ^ p_Result_115_fu_5184_p3);

assign xor_ln348_59_fu_5283_p2 = (p_Result_118_fu_5263_p3 ^ p_Result_117_fu_5250_p3);

assign xor_ln348_5_fu_846_p2 = (p_Result_12_fu_826_p3 ^ p_Result_11_fu_814_p3);

assign xor_ln348_60_fu_5347_p2 = (p_Result_120_fu_5327_p3 ^ p_Result_119_fu_5314_p3);

assign xor_ln348_61_fu_5392_p2 = (p_Result_122_fu_5372_p3 ^ p_Result_121_fu_5359_p3);

assign xor_ln348_62_fu_5452_p2 = (p_Result_124_fu_5432_p3 ^ p_Result_123_fu_5420_p3);

assign xor_ln348_63_fu_5513_p2 = (p_Result_126_fu_5493_p3 ^ p_Result_125_fu_5480_p3);

assign xor_ln348_64_fu_5715_p2 = (p_Result_128_fu_5695_p3 ^ p_Result_127_fu_5683_p3);

assign xor_ln348_65_fu_5782_p2 = (p_Result_130_fu_5762_p3 ^ p_Result_129_fu_5749_p3);

assign xor_ln348_66_fu_5846_p2 = (p_Result_132_fu_5826_p3 ^ p_Result_131_fu_5813_p3);

assign xor_ln348_67_fu_5891_p2 = (p_Result_134_fu_5871_p3 ^ p_Result_133_fu_5858_p3);

assign xor_ln348_68_fu_5951_p2 = (p_Result_136_fu_5931_p3 ^ p_Result_135_fu_5919_p3);

assign xor_ln348_69_fu_6012_p2 = (p_Result_138_fu_5992_p3 ^ p_Result_137_fu_5979_p3);

assign xor_ln348_6_fu_912_p2 = (p_Result_14_fu_892_p3 ^ p_Result_13_fu_878_p3);

assign xor_ln348_70_fu_6214_p2 = (p_Result_140_fu_6194_p3 ^ p_Result_139_fu_6182_p3);

assign xor_ln348_71_fu_6281_p2 = (p_Result_142_fu_6261_p3 ^ p_Result_141_fu_6248_p3);

assign xor_ln348_72_fu_6345_p2 = (p_Result_144_fu_6325_p3 ^ p_Result_143_fu_6312_p3);

assign xor_ln348_73_fu_6390_p2 = (p_Result_146_fu_6370_p3 ^ p_Result_145_fu_6357_p3);

assign xor_ln348_74_fu_6450_p2 = (p_Result_148_fu_6430_p3 ^ p_Result_147_fu_6418_p3);

assign xor_ln348_75_fu_6511_p2 = (p_Result_150_fu_6491_p3 ^ p_Result_149_fu_6478_p3);

assign xor_ln348_76_fu_6713_p2 = (p_Result_152_fu_6693_p3 ^ p_Result_151_fu_6681_p3);

assign xor_ln348_77_fu_6780_p2 = (p_Result_154_fu_6760_p3 ^ p_Result_153_fu_6747_p3);

assign xor_ln348_78_fu_6844_p2 = (p_Result_156_fu_6824_p3 ^ p_Result_155_fu_6811_p3);

assign xor_ln348_79_fu_6889_p2 = (p_Result_158_fu_6869_p3 ^ p_Result_157_fu_6856_p3);

assign xor_ln348_7_fu_651_p2 = (xor_ln348_1_fu_415_p2 ^ 1'd1);

assign xor_ln348_80_fu_6949_p2 = (p_Result_160_fu_6929_p3 ^ p_Result_159_fu_6917_p3);

assign xor_ln348_81_fu_7010_p2 = (p_Result_162_fu_6990_p3 ^ p_Result_161_fu_6977_p3);

assign xor_ln348_82_fu_7220_p2 = (p_Result_164_fu_7200_p3 ^ p_Result_163_fu_7188_p3);

assign xor_ln348_83_fu_7287_p2 = (p_Result_166_fu_7267_p3 ^ p_Result_165_fu_7254_p3);

assign xor_ln348_84_fu_7348_p2 = (p_Result_168_fu_7328_p3 ^ p_Result_167_fu_7315_p3);

assign xor_ln348_85_fu_7408_p2 = (p_Result_170_fu_7388_p3 ^ p_Result_169_fu_7376_p3);

assign xor_ln348_86_fu_7532_p2 = (p_Result_172_fu_7512_p3 ^ p_Result_171_fu_7500_p3);

assign xor_ln348_87_fu_7599_p2 = (p_Result_174_fu_7579_p3 ^ p_Result_173_fu_7566_p3);

assign xor_ln348_88_fu_7660_p2 = (p_Result_176_fu_7640_p3 ^ p_Result_175_fu_7627_p3);

assign xor_ln348_89_fu_7720_p2 = (p_Result_178_fu_7700_p3 ^ p_Result_177_fu_7688_p3);

assign xor_ln348_8_fu_956_p2 = (p_Result_16_fu_936_p3 ^ p_Result_15_fu_924_p3);

assign xor_ln348_90_fu_7838_p2 = (p_Result_180_fu_7818_p3 ^ p_Result_179_fu_7806_p3);

assign xor_ln348_91_fu_7916_p2 = (p_Result_182_fu_7896_p3 ^ p_Result_181_fu_7883_p3);

assign xor_ln348_92_fu_7984_p2 = (p_Result_184_fu_7964_p3 ^ p_Result_183_fu_7951_p3);

assign xor_ln348_93_fu_8044_p2 = (p_Result_186_fu_8024_p3 ^ p_Result_185_fu_8012_p3);

assign xor_ln348_94_fu_8144_p2 = (p_Result_188_fu_8124_p3 ^ p_Result_187_fu_8112_p3);

assign xor_ln348_95_fu_8210_p2 = (p_Result_190_fu_8190_p3 ^ p_Result_189_fu_8178_p3);

assign xor_ln348_96_fu_8342_p2 = (p_Result_192_reg_9417 ^ p_Result_191_reg_9406);

assign xor_ln348_97_fu_8371_p2 = (p_Result_194_reg_9434 ^ p_Result_193_reg_9423);

assign xor_ln348_98_fu_8446_p2 = (p_Result_196_fu_8426_p3 ^ p_Result_195_fu_8414_p3);

assign xor_ln348_99_fu_8524_p2 = (p_Result_198_fu_8504_p3 ^ p_Result_197_fu_8492_p3);

assign xor_ln348_9_fu_1018_p2 = (p_Result_18_fu_998_p3 ^ p_Result_17_fu_984_p3);

assign xor_ln348_fu_337_p2 = (p_Result_s_fu_305_p3 ^ p_Result_1_fu_317_p3);

assign xor_ln41_10_fu_6060_p2 = (or_ln41_21_fu_6056_p2 ^ and_ln41_21_fu_5667_p2);

assign xor_ln41_11_fu_6559_p2 = (or_ln41_23_fu_6555_p2 ^ and_ln41_23_fu_6166_p2);

assign xor_ln41_12_fu_7058_p2 = (or_ln41_25_fu_7054_p2 ^ and_ln41_25_fu_6665_p2);

assign xor_ln41_1_fu_1569_p2 = (or_ln41_3_fu_1565_p2 ^ and_ln41_3_fu_1169_p2);

assign xor_ln41_2_fu_2068_p2 = (or_ln41_5_fu_2064_p2 ^ and_ln41_5_fu_1675_p2);

assign xor_ln41_3_fu_2567_p2 = (or_ln41_7_fu_2563_p2 ^ and_ln41_7_fu_2174_p2);

assign xor_ln41_4_fu_3066_p2 = (or_ln41_9_fu_3062_p2 ^ and_ln41_9_fu_2673_p2);

assign xor_ln41_5_fu_3565_p2 = (or_ln41_11_fu_3561_p2 ^ and_ln41_11_fu_3172_p2);

assign xor_ln41_6_fu_4064_p2 = (or_ln41_13_fu_4060_p2 ^ and_ln41_13_fu_3671_p2);

assign xor_ln41_7_fu_4563_p2 = (or_ln41_15_fu_4559_p2 ^ and_ln41_15_fu_4170_p2);

assign xor_ln41_8_fu_5062_p2 = (or_ln41_17_fu_5058_p2 ^ and_ln41_17_fu_4669_p2);

assign xor_ln41_9_fu_5561_p2 = (or_ln41_19_fu_5557_p2 ^ and_ln41_19_fu_5168_p2);

assign xor_ln41_fu_1065_p2 = (or_ln41_1_fu_1060_p2 ^ and_ln41_1_fu_738_p2);

assign xor_ln941_100_fu_8680_p2 = (p_Result_201_fu_8658_p3 ^ 1'd1);

assign xor_ln941_10_fu_1278_p2 = (p_Result_21_fu_1256_p3 ^ 1'd1);

assign xor_ln941_11_fu_1342_p2 = (p_Result_23_fu_1321_p3 ^ 1'd1);

assign xor_ln941_12_fu_1388_p2 = (p_Result_25_fu_1366_p3 ^ 1'd1);

assign xor_ln941_13_fu_1448_p2 = (p_Result_27_fu_1428_p3 ^ 1'd1);

assign xor_ln941_14_fu_1509_p2 = (p_Result_29_fu_1488_p3 ^ 1'd1);

assign xor_ln941_15_fu_1711_p2 = (p_Result_31_fu_1691_p3 ^ 1'd1);

assign xor_ln941_16_fu_1778_p2 = (p_Result_33_fu_1757_p3 ^ 1'd1);

assign xor_ln941_17_fu_1842_p2 = (p_Result_35_fu_1821_p3 ^ 1'd1);

assign xor_ln941_18_fu_1887_p2 = (p_Result_37_fu_1866_p3 ^ 1'd1);

assign xor_ln941_19_fu_1947_p2 = (p_Result_39_fu_1927_p3 ^ 1'd1);

assign xor_ln941_1_fu_403_p2 = (p_Result_3_fu_383_p3 ^ 1'd1);

assign xor_ln941_20_fu_2008_p2 = (p_Result_41_fu_1987_p3 ^ 1'd1);

assign xor_ln941_21_fu_2210_p2 = (p_Result_43_fu_2190_p3 ^ 1'd1);

assign xor_ln941_22_fu_2277_p2 = (p_Result_45_fu_2256_p3 ^ 1'd1);

assign xor_ln941_23_fu_2341_p2 = (p_Result_47_fu_2320_p3 ^ 1'd1);

assign xor_ln941_24_fu_2386_p2 = (p_Result_49_fu_2365_p3 ^ 1'd1);

assign xor_ln941_25_fu_2446_p2 = (p_Result_51_fu_2426_p3 ^ 1'd1);

assign xor_ln941_26_fu_2507_p2 = (p_Result_53_fu_2486_p3 ^ 1'd1);

assign xor_ln941_27_fu_2709_p2 = (p_Result_55_fu_2689_p3 ^ 1'd1);

assign xor_ln941_28_fu_2776_p2 = (p_Result_57_fu_2755_p3 ^ 1'd1);

assign xor_ln941_29_fu_2840_p2 = (p_Result_59_fu_2819_p3 ^ 1'd1);

assign xor_ln941_2_fu_481_p2 = (p_Result_5_fu_461_p3 ^ 1'd1);

assign xor_ln941_30_fu_2885_p2 = (p_Result_61_fu_2864_p3 ^ 1'd1);

assign xor_ln941_31_fu_2945_p2 = (p_Result_63_fu_2925_p3 ^ 1'd1);

assign xor_ln941_32_fu_3006_p2 = (p_Result_65_fu_2985_p3 ^ 1'd1);

assign xor_ln941_33_fu_3208_p2 = (p_Result_67_fu_3188_p3 ^ 1'd1);

assign xor_ln941_34_fu_3275_p2 = (p_Result_69_fu_3254_p3 ^ 1'd1);

assign xor_ln941_35_fu_3339_p2 = (p_Result_71_fu_3318_p3 ^ 1'd1);

assign xor_ln941_36_fu_3384_p2 = (p_Result_73_fu_3363_p3 ^ 1'd1);

assign xor_ln941_37_fu_3444_p2 = (p_Result_75_fu_3424_p3 ^ 1'd1);

assign xor_ln941_38_fu_3505_p2 = (p_Result_77_fu_3484_p3 ^ 1'd1);

assign xor_ln941_39_fu_3707_p2 = (p_Result_79_fu_3687_p3 ^ 1'd1);

assign xor_ln941_3_fu_545_p2 = (p_Result_7_fu_525_p3 ^ 1'd1);

assign xor_ln941_40_fu_3774_p2 = (p_Result_81_fu_3753_p3 ^ 1'd1);

assign xor_ln941_41_fu_3838_p2 = (p_Result_83_fu_3817_p3 ^ 1'd1);

assign xor_ln941_42_fu_3883_p2 = (p_Result_85_fu_3862_p3 ^ 1'd1);

assign xor_ln941_43_fu_3943_p2 = (p_Result_87_fu_3923_p3 ^ 1'd1);

assign xor_ln941_44_fu_4004_p2 = (p_Result_89_fu_3983_p3 ^ 1'd1);

assign xor_ln941_45_fu_4206_p2 = (p_Result_91_fu_4186_p3 ^ 1'd1);

assign xor_ln941_46_fu_4273_p2 = (p_Result_93_fu_4252_p3 ^ 1'd1);

assign xor_ln941_47_fu_4337_p2 = (p_Result_95_fu_4316_p3 ^ 1'd1);

assign xor_ln941_48_fu_4382_p2 = (p_Result_97_fu_4361_p3 ^ 1'd1);

assign xor_ln941_49_fu_4442_p2 = (p_Result_99_fu_4422_p3 ^ 1'd1);

assign xor_ln941_4_fu_774_p2 = (p_Result_9_fu_754_p3 ^ 1'd1);

assign xor_ln941_50_fu_4503_p2 = (p_Result_101_fu_4482_p3 ^ 1'd1);

assign xor_ln941_51_fu_4705_p2 = (p_Result_103_fu_4685_p3 ^ 1'd1);

assign xor_ln941_52_fu_4772_p2 = (p_Result_105_fu_4751_p3 ^ 1'd1);

assign xor_ln941_53_fu_4836_p2 = (p_Result_107_fu_4815_p3 ^ 1'd1);

assign xor_ln941_54_fu_4881_p2 = (p_Result_109_fu_4860_p3 ^ 1'd1);

assign xor_ln941_55_fu_4941_p2 = (p_Result_111_fu_4921_p3 ^ 1'd1);

assign xor_ln941_56_fu_5002_p2 = (p_Result_113_fu_4981_p3 ^ 1'd1);

assign xor_ln941_57_fu_5204_p2 = (p_Result_115_fu_5184_p3 ^ 1'd1);

assign xor_ln941_58_fu_5271_p2 = (p_Result_117_fu_5250_p3 ^ 1'd1);

assign xor_ln941_59_fu_5335_p2 = (p_Result_119_fu_5314_p3 ^ 1'd1);

assign xor_ln941_5_fu_834_p2 = (p_Result_11_fu_814_p3 ^ 1'd1);

assign xor_ln941_60_fu_5380_p2 = (p_Result_121_fu_5359_p3 ^ 1'd1);

assign xor_ln941_61_fu_5440_p2 = (p_Result_123_fu_5420_p3 ^ 1'd1);

assign xor_ln941_62_fu_5501_p2 = (p_Result_125_fu_5480_p3 ^ 1'd1);

assign xor_ln941_63_fu_5703_p2 = (p_Result_127_fu_5683_p3 ^ 1'd1);

assign xor_ln941_64_fu_5770_p2 = (p_Result_129_fu_5749_p3 ^ 1'd1);

assign xor_ln941_65_fu_5834_p2 = (p_Result_131_fu_5813_p3 ^ 1'd1);

assign xor_ln941_66_fu_5879_p2 = (p_Result_133_fu_5858_p3 ^ 1'd1);

assign xor_ln941_67_fu_5939_p2 = (p_Result_135_fu_5919_p3 ^ 1'd1);

assign xor_ln941_68_fu_6000_p2 = (p_Result_137_fu_5979_p3 ^ 1'd1);

assign xor_ln941_69_fu_6202_p2 = (p_Result_139_fu_6182_p3 ^ 1'd1);

assign xor_ln941_6_fu_900_p2 = (p_Result_13_fu_878_p3 ^ 1'd1);

assign xor_ln941_70_fu_6269_p2 = (p_Result_141_fu_6248_p3 ^ 1'd1);

assign xor_ln941_71_fu_6333_p2 = (p_Result_143_fu_6312_p3 ^ 1'd1);

assign xor_ln941_72_fu_6378_p2 = (p_Result_145_fu_6357_p3 ^ 1'd1);

assign xor_ln941_73_fu_6438_p2 = (p_Result_147_fu_6418_p3 ^ 1'd1);

assign xor_ln941_74_fu_6499_p2 = (p_Result_149_fu_6478_p3 ^ 1'd1);

assign xor_ln941_75_fu_6701_p2 = (p_Result_151_fu_6681_p3 ^ 1'd1);

assign xor_ln941_76_fu_6768_p2 = (p_Result_153_fu_6747_p3 ^ 1'd1);

assign xor_ln941_77_fu_6832_p2 = (p_Result_155_fu_6811_p3 ^ 1'd1);

assign xor_ln941_78_fu_6877_p2 = (p_Result_157_fu_6856_p3 ^ 1'd1);

assign xor_ln941_79_fu_6937_p2 = (p_Result_159_fu_6917_p3 ^ 1'd1);

assign xor_ln941_7_fu_944_p2 = (p_Result_15_fu_924_p3 ^ 1'd1);

assign xor_ln941_80_fu_6998_p2 = (p_Result_161_fu_6977_p3 ^ 1'd1);

assign xor_ln941_81_fu_7208_p2 = (p_Result_163_fu_7188_p3 ^ 1'd1);

assign xor_ln941_82_fu_7275_p2 = (p_Result_165_fu_7254_p3 ^ 1'd1);

assign xor_ln941_83_fu_7336_p2 = (p_Result_167_fu_7315_p3 ^ 1'd1);

assign xor_ln941_84_fu_7396_p2 = (p_Result_169_fu_7376_p3 ^ 1'd1);

assign xor_ln941_85_fu_7520_p2 = (p_Result_171_fu_7500_p3 ^ 1'd1);

assign xor_ln941_86_fu_7587_p2 = (p_Result_173_fu_7566_p3 ^ 1'd1);

assign xor_ln941_87_fu_7648_p2 = (p_Result_175_fu_7627_p3 ^ 1'd1);

assign xor_ln941_88_fu_7708_p2 = (p_Result_177_fu_7688_p3 ^ 1'd1);

assign xor_ln941_89_fu_7826_p2 = (p_Result_179_fu_7806_p3 ^ 1'd1);

assign xor_ln941_8_fu_1006_p2 = (p_Result_17_fu_984_p3 ^ 1'd1);

assign xor_ln941_90_fu_7904_p2 = (p_Result_181_fu_7883_p3 ^ 1'd1);

assign xor_ln941_91_fu_7972_p2 = (p_Result_183_fu_7951_p3 ^ 1'd1);

assign xor_ln941_92_fu_8032_p2 = (p_Result_185_fu_8012_p3 ^ 1'd1);

assign xor_ln941_93_fu_8132_p2 = (p_Result_187_fu_8112_p3 ^ 1'd1);

assign xor_ln941_94_fu_8198_p2 = (p_Result_189_fu_8178_p3 ^ 1'd1);

assign xor_ln941_95_fu_8332_p2 = (p_Result_191_reg_9406 ^ 1'd1);

assign xor_ln941_96_fu_8361_p2 = (p_Result_193_reg_9423 ^ 1'd1);

assign xor_ln941_97_fu_8434_p2 = (p_Result_195_fu_8414_p3 ^ 1'd1);

assign xor_ln941_98_fu_8512_p2 = (p_Result_197_fu_8492_p3 ^ 1'd1);

assign xor_ln941_99_fu_8596_p2 = (p_Result_199_fu_8574_p3 ^ 1'd1);

assign xor_ln941_9_fu_1208_p2 = (p_Result_19_fu_1188_p3 ^ 1'd1);

assign xor_ln941_fu_325_p2 = (p_Result_s_fu_305_p3 ^ 1'd1);

assign y_V_100_fu_2264_p2 = ($signed(y_V_99_reg_8871) + $signed(sext_ln1534_4_fu_2158_p1));

assign y_V_101_fu_2434_p1 = ret_V_21_fu_2420_p2[15:0];

assign y_V_102_fu_2555_p3 = ((or_ln41_6_fu_2541_p2[0:0] == 1'b1) ? y_V_17_fu_2303_p3 : y_V_19_fu_2472_p3);

assign y_V_103_fu_2763_p2 = ($signed(y_V_102_reg_8913) + $signed(sext_ln1534_6_fu_2657_p1));

assign y_V_104_fu_2933_p1 = ret_V_27_fu_2919_p2[15:0];

assign y_V_105_fu_3054_p3 = ((or_ln41_8_fu_3040_p2[0:0] == 1'b1) ? y_V_22_fu_2802_p3 : y_V_24_fu_2971_p3);

assign y_V_106_fu_3262_p2 = ($signed(y_V_105_reg_8955) + $signed(sext_ln1534_8_fu_3156_p1));

assign y_V_107_fu_3432_p1 = ret_V_33_fu_3418_p2[15:0];

assign y_V_108_fu_3553_p3 = ((or_ln41_10_fu_3539_p2[0:0] == 1'b1) ? y_V_27_fu_3301_p3 : y_V_29_fu_3470_p3);

assign y_V_109_fu_3761_p2 = ($signed(y_V_108_reg_8997) + $signed(sext_ln1534_10_fu_3655_p1));

assign y_V_110_fu_3931_p1 = ret_V_39_fu_3917_p2[15:0];

assign y_V_111_fu_4052_p3 = ((or_ln41_12_fu_4038_p2[0:0] == 1'b1) ? y_V_32_fu_3800_p3 : y_V_34_fu_3969_p3);

assign y_V_112_fu_4260_p2 = ($signed(y_V_111_reg_9039) + $signed(sext_ln1534_12_fu_4154_p1));

assign y_V_113_fu_4430_p1 = ret_V_45_fu_4416_p2[15:0];

assign y_V_114_fu_4551_p3 = ((or_ln41_14_fu_4537_p2[0:0] == 1'b1) ? y_V_37_fu_4299_p3 : y_V_39_fu_4468_p3);

assign y_V_115_fu_4759_p2 = ($signed(y_V_114_reg_9081) + $signed(sext_ln1534_14_fu_4653_p1));

assign y_V_116_fu_4929_p1 = ret_V_51_fu_4915_p2[15:0];

assign y_V_117_fu_5050_p3 = ((or_ln41_16_fu_5036_p2[0:0] == 1'b1) ? y_V_42_fu_4798_p3 : y_V_44_fu_4967_p3);

assign y_V_118_fu_5258_p2 = ($signed(y_V_117_reg_9123) + $signed(sext_ln1534_16_fu_5152_p1));

assign y_V_119_fu_5428_p1 = ret_V_57_fu_5414_p2[15:0];

assign y_V_120_fu_5549_p3 = ((or_ln41_18_fu_5535_p2[0:0] == 1'b1) ? y_V_47_fu_5297_p3 : y_V_49_fu_5466_p3);

assign y_V_121_fu_5757_p2 = ($signed(y_V_120_reg_9165) + $signed(sext_ln1534_18_fu_5651_p1));

assign y_V_122_fu_5927_p1 = ret_V_63_fu_5913_p2[15:0];

assign y_V_123_fu_6048_p3 = ((or_ln41_20_fu_6034_p2[0:0] == 1'b1) ? y_V_52_fu_5796_p3 : y_V_54_fu_5965_p3);

assign y_V_124_fu_6256_p2 = ($signed(y_V_123_reg_9207) + $signed(sext_ln1534_20_fu_6150_p1));

assign y_V_125_fu_6426_p1 = ret_V_69_fu_6412_p2[15:0];

assign y_V_126_fu_6547_p3 = ((or_ln41_22_fu_6533_p2[0:0] == 1'b1) ? y_V_57_fu_6295_p3 : y_V_59_fu_6464_p3);

assign y_V_127_fu_6755_p2 = ($signed(y_V_126_reg_9249) + $signed(sext_ln1534_22_fu_6649_p1));

assign y_V_128_fu_6925_p1 = ret_V_75_fu_6911_p2[15:0];

assign y_V_129_fu_7046_p3 = ((or_ln41_24_fu_7032_p2[0:0] == 1'b1) ? y_V_62_fu_6794_p3 : y_V_64_fu_6963_p3);

assign y_V_12_fu_1804_p3 = ((xor_ln348_17_fu_1790_p2[0:0] == 1'b1) ? select_ln392_16_fu_1796_p3 : y_V_97_fu_1765_p2);

assign y_V_130_fu_7262_p2 = ($signed(y_V_129_reg_9291) + $signed(sext_ln1534_24_fu_7170_p1));

assign y_V_131_fu_7384_p1 = ret_V_80_fu_7370_p2[15:0];

assign y_V_132_fu_7437_p3 = ((or_ln41_26_reg_9320[0:0] == 1'b1) ? y_V_67_fu_7301_p3 : y_V_69_fu_7422_p3);

assign y_V_133_fu_7574_p2 = ($signed(y_V_132_reg_9332) + $signed(sext_ln1534_26_fu_7482_p1));

assign y_V_134_fu_7696_p1 = ret_V_84_fu_7682_p2[15:0];

assign y_V_135_fu_7749_p3 = ((or_ln41_27_reg_9350[0:0] == 1'b1) ? y_V_72_fu_7613_p3 : y_V_74_fu_7734_p3);

assign y_V_136_fu_7891_p2 = ($signed(y_V_135_reg_9362) + $signed(select_ln1393_fu_7870_p3));

assign y_V_137_fu_8020_p1 = ret_V_88_fu_8006_p2[15:0];

assign y_V_138_fu_8073_p3 = ((or_ln41_28_reg_9380[0:0] == 1'b1) ? y_V_77_fu_7930_p3 : y_V_79_fu_8058_p3);

assign y_V_139_fu_8186_p1 = ret_V_90_fu_8172_p2[15:0];

assign y_V_140_fu_8224_p3 = ((xor_ln348_95_fu_8210_p2[0:0] == 1'b1) ? select_ln392_94_fu_8216_p3 : y_V_139_fu_8186_p1);

assign y_V_141_fu_8318_p2 = ($signed(y_V_140_fu_8224_p3) + $signed(sext_ln1534_29_fu_8292_p1));

assign y_V_142_fu_8383_p3 = ((xor_ln348_97_fu_8371_p2[0:0] == 1'b1) ? select_ln392_96_fu_8375_p3 : y_V_141_reg_9429);

assign y_V_143_fu_8500_p1 = ret_V_94_fu_8486_p2[15:0];

assign y_V_144_fu_8538_p3 = ((xor_ln348_99_fu_8524_p2[0:0] == 1'b1) ? select_ln392_98_fu_8530_p3 : y_V_143_fu_8500_p1);

assign y_V_145_fu_8666_p2 = ($signed(y_V_144_fu_8538_p3) + $signed(sext_ln1534_31_fu_8640_p1));

assign y_V_14_fu_1973_p3 = ((xor_ln348_20_fu_1959_p2[0:0] == 1'b1) ? select_ln392_18_fu_1965_p3 : y_V_98_fu_1935_p1);

assign y_V_17_fu_2303_p3 = ((xor_ln348_23_fu_2289_p2[0:0] == 1'b1) ? select_ln392_22_fu_2295_p3 : y_V_100_fu_2264_p2);

assign y_V_19_fu_2472_p3 = ((xor_ln348_26_fu_2458_p2[0:0] == 1'b1) ? select_ln392_24_fu_2464_p3 : y_V_101_fu_2434_p1);

assign y_V_22_fu_2802_p3 = ((xor_ln348_29_fu_2788_p2[0:0] == 1'b1) ? select_ln392_28_fu_2794_p3 : y_V_103_fu_2763_p2);

assign y_V_24_fu_2971_p3 = ((xor_ln348_32_fu_2957_p2[0:0] == 1'b1) ? select_ln392_30_fu_2963_p3 : y_V_104_fu_2933_p1);

assign y_V_27_fu_3301_p3 = ((xor_ln348_35_fu_3287_p2[0:0] == 1'b1) ? select_ln392_34_fu_3293_p3 : y_V_106_fu_3262_p2);

assign y_V_29_fu_3470_p3 = ((xor_ln348_38_fu_3456_p2[0:0] == 1'b1) ? select_ln392_36_fu_3462_p3 : y_V_107_fu_3432_p1);

assign y_V_32_fu_3800_p3 = ((xor_ln348_41_fu_3786_p2[0:0] == 1'b1) ? select_ln392_40_fu_3792_p3 : y_V_109_fu_3761_p2);

assign y_V_34_fu_3969_p3 = ((xor_ln348_44_fu_3955_p2[0:0] == 1'b1) ? select_ln392_42_fu_3961_p3 : y_V_110_fu_3931_p1);

assign y_V_37_fu_4299_p3 = ((xor_ln348_47_fu_4285_p2[0:0] == 1'b1) ? select_ln392_46_fu_4291_p3 : y_V_112_fu_4260_p2);

assign y_V_39_fu_4468_p3 = ((xor_ln348_50_fu_4454_p2[0:0] == 1'b1) ? select_ln392_48_fu_4460_p3 : y_V_113_fu_4430_p1);

assign y_V_42_fu_4798_p3 = ((xor_ln348_53_fu_4784_p2[0:0] == 1'b1) ? select_ln392_52_fu_4790_p3 : y_V_115_fu_4759_p2);

assign y_V_44_fu_4967_p3 = ((xor_ln348_56_fu_4953_p2[0:0] == 1'b1) ? select_ln392_54_fu_4959_p3 : y_V_116_fu_4929_p1);

assign y_V_47_fu_5297_p3 = ((xor_ln348_59_fu_5283_p2[0:0] == 1'b1) ? select_ln392_58_fu_5289_p3 : y_V_118_fu_5258_p2);

assign y_V_49_fu_5466_p3 = ((xor_ln348_62_fu_5452_p2[0:0] == 1'b1) ? select_ln392_60_fu_5458_p3 : y_V_119_fu_5428_p1);

assign y_V_52_fu_5796_p3 = ((xor_ln348_65_fu_5782_p2[0:0] == 1'b1) ? select_ln392_64_fu_5788_p3 : y_V_121_fu_5757_p2);

assign y_V_54_fu_5965_p3 = ((xor_ln348_68_fu_5951_p2[0:0] == 1'b1) ? select_ln392_66_fu_5957_p3 : y_V_122_fu_5927_p1);

assign y_V_57_fu_6295_p3 = ((xor_ln348_71_fu_6281_p2[0:0] == 1'b1) ? select_ln392_70_fu_6287_p3 : y_V_124_fu_6256_p2);

assign y_V_59_fu_6464_p3 = ((xor_ln348_74_fu_6450_p2[0:0] == 1'b1) ? select_ln392_72_fu_6456_p3 : y_V_125_fu_6426_p1);

assign y_V_62_fu_6794_p3 = ((xor_ln348_77_fu_6780_p2[0:0] == 1'b1) ? select_ln392_76_fu_6786_p3 : y_V_127_fu_6755_p2);

assign y_V_64_fu_6963_p3 = ((xor_ln348_80_fu_6949_p2[0:0] == 1'b1) ? select_ln392_78_fu_6955_p3 : y_V_128_fu_6925_p1);

assign y_V_67_fu_7301_p3 = ((xor_ln348_83_fu_7287_p2[0:0] == 1'b1) ? select_ln392_82_fu_7293_p3 : y_V_130_fu_7262_p2);

assign y_V_69_fu_7422_p3 = ((xor_ln348_85_fu_7408_p2[0:0] == 1'b1) ? select_ln392_84_fu_7414_p3 : y_V_131_fu_7384_p1);

assign y_V_72_fu_7613_p3 = ((xor_ln348_87_fu_7599_p2[0:0] == 1'b1) ? select_ln392_86_fu_7605_p3 : y_V_133_fu_7574_p2);

assign y_V_74_fu_7734_p3 = ((xor_ln348_89_fu_7720_p2[0:0] == 1'b1) ? select_ln392_88_fu_7726_p3 : y_V_134_fu_7696_p1);

assign y_V_77_fu_7930_p3 = ((xor_ln348_91_fu_7916_p2[0:0] == 1'b1) ? select_ln392_90_fu_7922_p3 : y_V_136_fu_7891_p2);

assign y_V_79_fu_8058_p3 = ((xor_ln348_93_fu_8044_p2[0:0] == 1'b1) ? select_ln392_92_fu_8050_p3 : y_V_137_fu_8020_p1);

assign y_V_7_fu_1304_p3 = ((xor_ln348_11_fu_1290_p2[0:0] == 1'b1) ? select_ln392_10_fu_1296_p3 : y_V_94_fu_1264_p2);

assign y_V_88_fu_8706_p3 = ((xor_ln348_101_fu_8692_p2[0:0] == 1'b1) ? select_ln392_100_fu_8698_p3 : y_V_145_fu_8666_p2);

assign y_V_89_fu_683_p3 = ((and_ln348_3_fu_677_p2[0:0] == 1'b1) ? p_Val2_8_fu_533_p1 : select_ln348_2_fu_663_p3);

assign y_V_90_fu_822_p2 = ($signed(y_V_89_reg_8772) + $signed(x_V_92_reg_8766));

assign y_V_91_fu_860_p3 = ((xor_ln348_5_fu_846_p2[0:0] == 1'b1) ? select_ln392_5_fu_852_p3 : y_V_90_fu_822_p2);

assign y_V_92_fu_932_p1 = ret_V_3_fu_918_p2[15:0];

assign y_V_93_fu_1118_p3 = ((or_ln41_reg_8804[0:0] == 1'b1) ? y_V_91_reg_8793 : y_V_reg_8799);

assign y_V_94_fu_1264_p2 = ($signed(y_V_93_fu_1118_p3) + $signed(sext_ln1534_fu_1133_p1));

assign y_V_95_fu_1436_p1 = ret_V_9_fu_1422_p2[15:0];

assign y_V_96_fu_1557_p3 = ((or_ln41_2_fu_1543_p2[0:0] == 1'b1) ? y_V_7_fu_1304_p3 : y_V_9_fu_1474_p3);

assign y_V_97_fu_1765_p2 = ($signed(y_V_96_reg_8829) + $signed(sext_ln1534_2_fu_1659_p1));

assign y_V_98_fu_1935_p1 = ret_V_15_fu_1921_p2[15:0];

assign y_V_99_fu_2056_p3 = ((or_ln41_4_fu_2042_p2[0:0] == 1'b1) ? y_V_12_fu_1804_p3 : y_V_14_fu_1973_p3);

assign y_V_9_fu_1474_p3 = ((xor_ln348_14_fu_1460_p2[0:0] == 1'b1) ? select_ln392_12_fu_1466_p3 : y_V_95_fu_1436_p1);

assign y_V_fu_970_p3 = ((xor_ln348_8_fu_956_p2[0:0] == 1'b1) ? select_ln392_6_fu_962_p3 : y_V_92_fu_932_p1);

assign zext_ln7_fu_369_p1 = x_V_fu_361_p3;

assign zext_ln859_fu_373_p0 = initial_y;

assign zext_ln859_fu_373_p1 = $unsigned(zext_ln859_fu_373_p0);

endmodule //cordic
