Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Jun 13 15:04:20 2017
| Host             : LaptopDiewo running 64-bit major release  (build 9200)
| Command          : report_power -file Slave_Endpoint_top_power_routed.rpt -pb Slave_Endpoint_top_power_summary_routed.pb -rpx Slave_Endpoint_top_power_routed.rpx
| Design           : Slave_Endpoint_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.602 |
| Dynamic (W)              | 2.494 |
| Device Static (W)        | 0.107 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 73.1  |
| Junction Temperature (C) | 36.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.161 |      777 |       --- |             --- |
|   LUT as Logic |     0.970 |      349 |     63400 |            0.55 |
|   CARRY4       |     0.121 |       39 |     15850 |            0.25 |
|   Register     |     0.060 |      299 |    126800 |            0.24 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.005 |       13 |     63400 |            0.02 |
|   Others       |     0.000 |       29 |       --- |             --- |
| Signals        |     1.101 |      613 |       --- |             --- |
| DSPs           |     0.078 |        1 |       240 |            0.42 |
| I/O            |     0.155 |       20 |       210 |            9.52 |
| Static Power   |     0.107 |          |           |                 |
| Total          |     2.602 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.371 |       2.348 |      0.023 |
| Vccaux    |       1.800 |     0.024 |       0.005 |      0.019 |
| Vcco33    |       3.300 |     0.046 |       0.042 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| Slave_Endpoint_top  |     2.494 |
|   ALU_DISPLAY       |     1.779 |
|     alucito         |     0.524 |
|     clockcito       |     0.147 |
|     displaycito     |    <0.001 |
|     doublecito      |     0.698 |
|   TX_CTRL_inst      |     0.115 |
|   UART_RX_CTRL_inst |     0.158 |
|   uart_basic_inst   |     0.260 |
|     baud8_tick_blk  |     0.109 |
|     baud_tick_blk   |     0.067 |
|     uart_rx_blk     |     0.076 |
|       rx_sync_inst  |     0.045 |
|     uart_tx_blk     |     0.007 |
+---------------------+-----------+


