{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556138278697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556138278701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:37:58 2019 " "Processing started: Wed Apr 24 23:37:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556138278701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556138278701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556138278703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556138279662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281558 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281560 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e-RTL " "Found design unit 1: altfp_add_sub0_altbarrel_shift_q3e-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub0_altbarrel_shift_07g-RTL " "Found design unit 2: altfp_add_sub0_altbarrel_shift_07g-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub0_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub0_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub0_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub0_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub0_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub0_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub0_altfp_add_sub_u1k-RTL " "Found design unit 21: altfp_add_sub0_altfp_add_sub_u1k-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub0-RTL " "Found design unit 22: altfp_add_sub0-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 5859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e " "Found entity 1: altfp_add_sub0_altbarrel_shift_q3e" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub0_altbarrel_shift_07g " "Found entity 2: altfp_add_sub0_altbarrel_shift_07g" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub0_altpriority_encoder_3e8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub0_altpriority_encoder_6e8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub0_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub0_altpriority_encoder_be8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub0_altpriority_encoder_3v7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub0_altpriority_encoder_6v7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub0_altpriority_encoder_bv7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8 " "Found entity 9: altfp_add_sub0_altpriority_encoder_uv8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9 " "Found entity 10: altfp_add_sub0_altpriority_encoder_ue9" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8 " "Found entity 11: altfp_add_sub0_altpriority_encoder_ou8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub0_altpriority_encoder_nh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub0_altpriority_encoder_qh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub0_altpriority_encoder_vh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9 " "Found entity 15: altfp_add_sub0_altpriority_encoder_ii9" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub0_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub0_altpriority_encoder_n28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub0_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub0_altpriority_encoder_q28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub0_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub0_altpriority_encoder_v28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub0_altpriority_encoder_i39 " "Found entity 19: altfp_add_sub0_altpriority_encoder_i39" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub0_altpriority_encoder_cna " "Found entity 20: altfp_add_sub0_altpriority_encoder_cna" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub0_altfp_add_sub_u1k " "Found entity 21: altfp_add_sub0_altfp_add_sub_u1k" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub0 " "Found entity 22: altfp_add_sub0" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 5847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281657 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281660 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281662 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556138281860 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SELRES\[3..0\] " "Pin \"SELRES\[3..0\]\" is missing source" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 120 1944 2120 136 "SELRES\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1556138281874 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -248 160 328 -232 "CLK" "" } { -256 328 432 -240 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1556138281876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 lpm_clshift1:inst8 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"lpm_clshift1:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 168 456 632 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138281930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281931 ""}  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138281931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ved.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ved.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ved " "Found entity 1: lpm_clshift_ved" {  } { { "db/lpm_clshift_ved.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ved.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138281936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138281936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ved lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ved:auto_generated " "Elaborating entity \"lpm_clshift_ved\" for hierarchy \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ved:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst10 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 184 160 272 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138281986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281987 ""}  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138281987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 lpm_clshift0:inst4 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"lpm_clshift0:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 280 456 632 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138281993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138281993 ""}  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138281993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ufc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ufc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ufc " "Found entity 1: lpm_clshift_ufc" {  } { { "db/lpm_clshift_ufc.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ufc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138282000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138282000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ufc lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ufc:auto_generated " "Elaborating entity \"lpm_clshift_ufc\" for hierarchy \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ufc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst7 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -32 456 616 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282077 ""}  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138282077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qdj " "Found entity 1: add_sub_qdj" {  } { { "db/add_sub_qdj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/add_sub_qdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138282150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138282150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qdj lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdj:auto_generated " "Elaborating entity \"add_sub_qdj\" for hierarchy \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 48 1720 1864 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 7 " "Parameter \"LPM_SIZE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282180 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138282180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j6e " "Found entity 1: mux_j6e" {  } { { "db/mux_j6e.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/mux_j6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556138282260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556138282260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j6e lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_j6e:auto_generated " "Elaborating entity \"mux_j6e\" for hierarchy \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_j6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND LPM_AND:inst2 " "Elaborating entity \"LPM_AND\" for hierarchy \"LPM_AND:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 40 1120 1240 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_AND:inst2 " "Elaborated megafunction instantiation \"LPM_AND:inst2\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 40 1120 1240 96 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138282279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_AND:inst2 " "Instantiated megafunction \"LPM_AND:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282279 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 40 1120 1240 96 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138282279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR LPM_OR:inst3 " "Elaborating entity \"LPM_OR\" for hierarchy \"LPM_OR:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 144 1120 1240 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_OR:inst3 " "Elaborated megafunction instantiation \"LPM_OR:inst3\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 144 1120 1240 200 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138282292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_OR:inst3 " "Instantiated megafunction \"LPM_OR:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282292 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 144 1120 1240 200 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138282292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR LPM_XOR:inst5 " "Elaborating entity \"LPM_XOR\" for hierarchy \"LPM_XOR:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 224 1120 1240 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_XOR:inst5 " "Elaborated megafunction instantiation \"LPM_XOR:inst5\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 224 1120 1240 280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138282299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_XOR:inst5 " "Instantiated megafunction \"LPM_XOR:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556138282299 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 224 1120 1240 280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556138282299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[3\] GND " "Pin \"SELRES\[3\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 120 1944 2120 136 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556138283715 "|ALU|SELRES[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[2\] GND " "Pin \"SELRES\[2\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 120 1944 2120 136 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556138283715 "|ALU|SELRES[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[1\] GND " "Pin \"SELRES\[1\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 120 1944 2120 136 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556138283715 "|ALU|SELRES[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[0\] GND " "Pin \"SELRES\[0\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 120 1944 2120 136 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556138283715 "|ALU|SELRES[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1556138283715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556138284526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[3\] " "No output dependent on input pin \"ALUSEL\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -216 160 328 -200 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284723 "|ALU|ALUSEL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[2\] " "No output dependent on input pin \"ALUSEL\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -216 160 328 -200 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284723 "|ALU|ALUSEL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[1\] " "No output dependent on input pin \"ALUSEL\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -216 160 328 -200 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284723 "|ALU|ALUSEL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[0\] " "No output dependent on input pin \"ALUSEL\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -216 160 328 -200 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284723 "|ALU|ALUSEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -248 160 328 -232 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556138284723 "|ALU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556138284723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556138284724 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556138284724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556138284724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556138284724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556138284774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:38:04 2019 " "Processing ended: Wed Apr 24 23:38:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556138284774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556138284774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556138284774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556138284774 ""}
