!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACMD_ERR_STATUS	xmc_sdmmc.h	/^  __I  uint16_t  ACMD_ERR_STATUS;$/;"	m	struct:__anon263
ADDRSEL	xmc_ebu.h	/^  __IO uint32_t  ADDRSEL[4];$/;"	m	struct:__anon221
ARGUMENT1	xmc_sdmmc.h	/^  __IO uint32_t  ARGUMENT1;$/;"	m	struct:__anon263
BGA144	xmc_device.h	107;"	d
BGA196	xmc_device.h	119;"	d
BGA64	xmc_device.h	110;"	d
BLOCK_COUNT	xmc_sdmmc.h	/^  __IO uint16_t  BLOCK_COUNT;$/;"	m	struct:__anon263
BLOCK_GAP_CTRL	xmc_sdmmc.h	/^  __IO uint8_t   BLOCK_GAP_CTRL;$/;"	m	struct:__anon263
BLOCK_SIZE	xmc_sdmmc.h	/^  __IO uint16_t  BLOCK_SIZE;$/;"	m	struct:__anon263
BRG	xmc_usic.h	/^  __IO uint32_t  BRG;			\/**< Baud rate generator register*\/$/;"	m	struct:XMC_USIC_CH
BS_DMA_BUSY	xmc_usbd_regs.h	1726;"	d
BS_DMA_DONE	xmc_usbd_regs.h	1727;"	d
BS_HOST_BUSY	xmc_usbd_regs.h	1728;"	d
BS_HOST_READY	xmc_usbd_regs.h	1725;"	d
BUS	xmc_ebu.h	/^  } BUS[4];$/;"	m	struct:__anon221	typeref:struct:__anon221::__anon222
BYP	xmc_usic.h	/^  __IO uint32_t  BYP;			\/**< FIFO bypass register*\/$/;"	m	struct:XMC_USIC_CH
BYPCR	xmc_usic.h	/^  __IO uint32_t  BYPCR;			\/**< FIFO bypass control register*\/$/;"	m	struct:XMC_USIC_CH
CAN_MO0	xmc_can_map.h	368;"	d
CAN_MO1	xmc_can_map.h	369;"	d
CAN_MO10	xmc_can_map.h	378;"	d
CAN_MO100	xmc_can_map.h	473;"	d
CAN_MO101	xmc_can_map.h	474;"	d
CAN_MO102	xmc_can_map.h	475;"	d
CAN_MO103	xmc_can_map.h	476;"	d
CAN_MO104	xmc_can_map.h	477;"	d
CAN_MO105	xmc_can_map.h	478;"	d
CAN_MO106	xmc_can_map.h	479;"	d
CAN_MO107	xmc_can_map.h	480;"	d
CAN_MO108	xmc_can_map.h	481;"	d
CAN_MO109	xmc_can_map.h	482;"	d
CAN_MO11	xmc_can_map.h	379;"	d
CAN_MO110	xmc_can_map.h	483;"	d
CAN_MO111	xmc_can_map.h	484;"	d
CAN_MO112	xmc_can_map.h	485;"	d
CAN_MO113	xmc_can_map.h	486;"	d
CAN_MO114	xmc_can_map.h	487;"	d
CAN_MO115	xmc_can_map.h	488;"	d
CAN_MO116	xmc_can_map.h	489;"	d
CAN_MO117	xmc_can_map.h	490;"	d
CAN_MO118	xmc_can_map.h	491;"	d
CAN_MO119	xmc_can_map.h	492;"	d
CAN_MO12	xmc_can_map.h	380;"	d
CAN_MO120	xmc_can_map.h	493;"	d
CAN_MO121	xmc_can_map.h	494;"	d
CAN_MO122	xmc_can_map.h	495;"	d
CAN_MO123	xmc_can_map.h	496;"	d
CAN_MO124	xmc_can_map.h	497;"	d
CAN_MO125	xmc_can_map.h	498;"	d
CAN_MO126	xmc_can_map.h	499;"	d
CAN_MO127	xmc_can_map.h	500;"	d
CAN_MO128	xmc_can_map.h	501;"	d
CAN_MO129	xmc_can_map.h	502;"	d
CAN_MO13	xmc_can_map.h	381;"	d
CAN_MO130	xmc_can_map.h	503;"	d
CAN_MO131	xmc_can_map.h	504;"	d
CAN_MO132	xmc_can_map.h	505;"	d
CAN_MO133	xmc_can_map.h	506;"	d
CAN_MO134	xmc_can_map.h	507;"	d
CAN_MO135	xmc_can_map.h	508;"	d
CAN_MO136	xmc_can_map.h	509;"	d
CAN_MO137	xmc_can_map.h	510;"	d
CAN_MO138	xmc_can_map.h	511;"	d
CAN_MO139	xmc_can_map.h	512;"	d
CAN_MO14	xmc_can_map.h	382;"	d
CAN_MO140	xmc_can_map.h	513;"	d
CAN_MO141	xmc_can_map.h	514;"	d
CAN_MO142	xmc_can_map.h	515;"	d
CAN_MO143	xmc_can_map.h	516;"	d
CAN_MO144	xmc_can_map.h	517;"	d
CAN_MO145	xmc_can_map.h	518;"	d
CAN_MO146	xmc_can_map.h	519;"	d
CAN_MO147	xmc_can_map.h	520;"	d
CAN_MO148	xmc_can_map.h	521;"	d
CAN_MO149	xmc_can_map.h	522;"	d
CAN_MO15	xmc_can_map.h	383;"	d
CAN_MO150	xmc_can_map.h	523;"	d
CAN_MO151	xmc_can_map.h	524;"	d
CAN_MO152	xmc_can_map.h	525;"	d
CAN_MO153	xmc_can_map.h	526;"	d
CAN_MO154	xmc_can_map.h	527;"	d
CAN_MO155	xmc_can_map.h	528;"	d
CAN_MO156	xmc_can_map.h	529;"	d
CAN_MO157	xmc_can_map.h	530;"	d
CAN_MO158	xmc_can_map.h	531;"	d
CAN_MO159	xmc_can_map.h	532;"	d
CAN_MO16	xmc_can_map.h	384;"	d
CAN_MO160	xmc_can_map.h	533;"	d
CAN_MO161	xmc_can_map.h	534;"	d
CAN_MO162	xmc_can_map.h	535;"	d
CAN_MO163	xmc_can_map.h	536;"	d
CAN_MO164	xmc_can_map.h	537;"	d
CAN_MO165	xmc_can_map.h	538;"	d
CAN_MO166	xmc_can_map.h	539;"	d
CAN_MO167	xmc_can_map.h	540;"	d
CAN_MO168	xmc_can_map.h	541;"	d
CAN_MO169	xmc_can_map.h	542;"	d
CAN_MO17	xmc_can_map.h	385;"	d
CAN_MO170	xmc_can_map.h	543;"	d
CAN_MO171	xmc_can_map.h	544;"	d
CAN_MO172	xmc_can_map.h	545;"	d
CAN_MO173	xmc_can_map.h	546;"	d
CAN_MO174	xmc_can_map.h	547;"	d
CAN_MO175	xmc_can_map.h	548;"	d
CAN_MO176	xmc_can_map.h	549;"	d
CAN_MO177	xmc_can_map.h	550;"	d
CAN_MO178	xmc_can_map.h	551;"	d
CAN_MO179	xmc_can_map.h	552;"	d
CAN_MO18	xmc_can_map.h	386;"	d
CAN_MO180	xmc_can_map.h	553;"	d
CAN_MO181	xmc_can_map.h	554;"	d
CAN_MO182	xmc_can_map.h	555;"	d
CAN_MO183	xmc_can_map.h	556;"	d
CAN_MO184	xmc_can_map.h	557;"	d
CAN_MO185	xmc_can_map.h	558;"	d
CAN_MO186	xmc_can_map.h	559;"	d
CAN_MO187	xmc_can_map.h	560;"	d
CAN_MO188	xmc_can_map.h	561;"	d
CAN_MO189	xmc_can_map.h	562;"	d
CAN_MO19	xmc_can_map.h	387;"	d
CAN_MO190	xmc_can_map.h	563;"	d
CAN_MO191	xmc_can_map.h	564;"	d
CAN_MO192	xmc_can_map.h	565;"	d
CAN_MO193	xmc_can_map.h	566;"	d
CAN_MO194	xmc_can_map.h	567;"	d
CAN_MO195	xmc_can_map.h	568;"	d
CAN_MO196	xmc_can_map.h	569;"	d
CAN_MO197	xmc_can_map.h	570;"	d
CAN_MO198	xmc_can_map.h	571;"	d
CAN_MO199	xmc_can_map.h	572;"	d
CAN_MO2	xmc_can_map.h	370;"	d
CAN_MO20	xmc_can_map.h	388;"	d
CAN_MO200	xmc_can_map.h	573;"	d
CAN_MO201	xmc_can_map.h	574;"	d
CAN_MO202	xmc_can_map.h	575;"	d
CAN_MO203	xmc_can_map.h	576;"	d
CAN_MO204	xmc_can_map.h	577;"	d
CAN_MO205	xmc_can_map.h	578;"	d
CAN_MO206	xmc_can_map.h	579;"	d
CAN_MO207	xmc_can_map.h	580;"	d
CAN_MO208	xmc_can_map.h	581;"	d
CAN_MO209	xmc_can_map.h	582;"	d
CAN_MO21	xmc_can_map.h	389;"	d
CAN_MO210	xmc_can_map.h	583;"	d
CAN_MO211	xmc_can_map.h	584;"	d
CAN_MO212	xmc_can_map.h	585;"	d
CAN_MO213	xmc_can_map.h	586;"	d
CAN_MO214	xmc_can_map.h	587;"	d
CAN_MO215	xmc_can_map.h	588;"	d
CAN_MO216	xmc_can_map.h	589;"	d
CAN_MO217	xmc_can_map.h	590;"	d
CAN_MO218	xmc_can_map.h	591;"	d
CAN_MO219	xmc_can_map.h	592;"	d
CAN_MO22	xmc_can_map.h	390;"	d
CAN_MO220	xmc_can_map.h	593;"	d
CAN_MO221	xmc_can_map.h	594;"	d
CAN_MO222	xmc_can_map.h	595;"	d
CAN_MO223	xmc_can_map.h	596;"	d
CAN_MO224	xmc_can_map.h	597;"	d
CAN_MO225	xmc_can_map.h	598;"	d
CAN_MO226	xmc_can_map.h	599;"	d
CAN_MO227	xmc_can_map.h	600;"	d
CAN_MO228	xmc_can_map.h	601;"	d
CAN_MO229	xmc_can_map.h	602;"	d
CAN_MO23	xmc_can_map.h	391;"	d
CAN_MO230	xmc_can_map.h	603;"	d
CAN_MO231	xmc_can_map.h	604;"	d
CAN_MO232	xmc_can_map.h	605;"	d
CAN_MO233	xmc_can_map.h	606;"	d
CAN_MO234	xmc_can_map.h	607;"	d
CAN_MO235	xmc_can_map.h	608;"	d
CAN_MO236	xmc_can_map.h	609;"	d
CAN_MO237	xmc_can_map.h	610;"	d
CAN_MO238	xmc_can_map.h	611;"	d
CAN_MO239	xmc_can_map.h	612;"	d
CAN_MO24	xmc_can_map.h	392;"	d
CAN_MO240	xmc_can_map.h	613;"	d
CAN_MO241	xmc_can_map.h	614;"	d
CAN_MO242	xmc_can_map.h	615;"	d
CAN_MO243	xmc_can_map.h	616;"	d
CAN_MO244	xmc_can_map.h	617;"	d
CAN_MO245	xmc_can_map.h	618;"	d
CAN_MO246	xmc_can_map.h	619;"	d
CAN_MO247	xmc_can_map.h	620;"	d
CAN_MO248	xmc_can_map.h	621;"	d
CAN_MO249	xmc_can_map.h	622;"	d
CAN_MO25	xmc_can_map.h	393;"	d
CAN_MO250	xmc_can_map.h	623;"	d
CAN_MO251	xmc_can_map.h	624;"	d
CAN_MO252	xmc_can_map.h	625;"	d
CAN_MO253	xmc_can_map.h	626;"	d
CAN_MO254	xmc_can_map.h	627;"	d
CAN_MO255	xmc_can_map.h	628;"	d
CAN_MO26	xmc_can_map.h	394;"	d
CAN_MO27	xmc_can_map.h	395;"	d
CAN_MO28	xmc_can_map.h	396;"	d
CAN_MO29	xmc_can_map.h	397;"	d
CAN_MO3	xmc_can_map.h	371;"	d
CAN_MO30	xmc_can_map.h	398;"	d
CAN_MO31	xmc_can_map.h	399;"	d
CAN_MO32	xmc_can_map.h	404;"	d
CAN_MO33	xmc_can_map.h	405;"	d
CAN_MO34	xmc_can_map.h	406;"	d
CAN_MO35	xmc_can_map.h	407;"	d
CAN_MO36	xmc_can_map.h	408;"	d
CAN_MO37	xmc_can_map.h	409;"	d
CAN_MO38	xmc_can_map.h	410;"	d
CAN_MO39	xmc_can_map.h	411;"	d
CAN_MO4	xmc_can_map.h	372;"	d
CAN_MO40	xmc_can_map.h	412;"	d
CAN_MO41	xmc_can_map.h	413;"	d
CAN_MO42	xmc_can_map.h	414;"	d
CAN_MO43	xmc_can_map.h	415;"	d
CAN_MO44	xmc_can_map.h	416;"	d
CAN_MO45	xmc_can_map.h	417;"	d
CAN_MO46	xmc_can_map.h	418;"	d
CAN_MO47	xmc_can_map.h	419;"	d
CAN_MO48	xmc_can_map.h	420;"	d
CAN_MO49	xmc_can_map.h	421;"	d
CAN_MO5	xmc_can_map.h	373;"	d
CAN_MO50	xmc_can_map.h	422;"	d
CAN_MO51	xmc_can_map.h	423;"	d
CAN_MO52	xmc_can_map.h	424;"	d
CAN_MO53	xmc_can_map.h	425;"	d
CAN_MO54	xmc_can_map.h	426;"	d
CAN_MO55	xmc_can_map.h	427;"	d
CAN_MO56	xmc_can_map.h	428;"	d
CAN_MO57	xmc_can_map.h	429;"	d
CAN_MO58	xmc_can_map.h	430;"	d
CAN_MO59	xmc_can_map.h	431;"	d
CAN_MO6	xmc_can_map.h	374;"	d
CAN_MO60	xmc_can_map.h	432;"	d
CAN_MO61	xmc_can_map.h	433;"	d
CAN_MO62	xmc_can_map.h	434;"	d
CAN_MO63	xmc_can_map.h	435;"	d
CAN_MO64	xmc_can_map.h	437;"	d
CAN_MO65	xmc_can_map.h	438;"	d
CAN_MO66	xmc_can_map.h	439;"	d
CAN_MO67	xmc_can_map.h	440;"	d
CAN_MO68	xmc_can_map.h	441;"	d
CAN_MO69	xmc_can_map.h	442;"	d
CAN_MO7	xmc_can_map.h	375;"	d
CAN_MO70	xmc_can_map.h	443;"	d
CAN_MO71	xmc_can_map.h	444;"	d
CAN_MO72	xmc_can_map.h	445;"	d
CAN_MO73	xmc_can_map.h	446;"	d
CAN_MO74	xmc_can_map.h	447;"	d
CAN_MO75	xmc_can_map.h	448;"	d
CAN_MO76	xmc_can_map.h	449;"	d
CAN_MO77	xmc_can_map.h	450;"	d
CAN_MO78	xmc_can_map.h	451;"	d
CAN_MO79	xmc_can_map.h	452;"	d
CAN_MO8	xmc_can_map.h	376;"	d
CAN_MO80	xmc_can_map.h	453;"	d
CAN_MO81	xmc_can_map.h	454;"	d
CAN_MO82	xmc_can_map.h	455;"	d
CAN_MO83	xmc_can_map.h	456;"	d
CAN_MO84	xmc_can_map.h	457;"	d
CAN_MO85	xmc_can_map.h	458;"	d
CAN_MO86	xmc_can_map.h	459;"	d
CAN_MO87	xmc_can_map.h	460;"	d
CAN_MO88	xmc_can_map.h	461;"	d
CAN_MO89	xmc_can_map.h	462;"	d
CAN_MO9	xmc_can_map.h	377;"	d
CAN_MO90	xmc_can_map.h	463;"	d
CAN_MO91	xmc_can_map.h	464;"	d
CAN_MO92	xmc_can_map.h	465;"	d
CAN_MO93	xmc_can_map.h	466;"	d
CAN_MO94	xmc_can_map.h	467;"	d
CAN_MO95	xmc_can_map.h	468;"	d
CAN_MO96	xmc_can_map.h	469;"	d
CAN_MO97	xmc_can_map.h	470;"	d
CAN_MO98	xmc_can_map.h	471;"	d
CAN_MO99	xmc_can_map.h	472;"	d
CAN_MO_MOIPR_Msk	xmc_can.h	171;"	d
CAN_NODE0_RXD_P0_14	xmc_can_map.h	115;"	d
CAN_NODE0_RXD_P0_14	xmc_can_map.h	134;"	d
CAN_NODE0_RXD_P0_14	xmc_can_map.h	62;"	d
CAN_NODE0_RXD_P0_14	xmc_can_map.h	79;"	d
CAN_NODE0_RXD_P0_14	xmc_can_map.h	98;"	d
CAN_NODE0_RXD_P0_15	xmc_can_map.h	116;"	d
CAN_NODE0_RXD_P0_15	xmc_can_map.h	135;"	d
CAN_NODE0_RXD_P0_15	xmc_can_map.h	63;"	d
CAN_NODE0_RXD_P0_15	xmc_can_map.h	80;"	d
CAN_NODE0_RXD_P0_15	xmc_can_map.h	99;"	d
CAN_NODE0_RXD_P0_4	xmc_can_map.h	113;"	d
CAN_NODE0_RXD_P0_4	xmc_can_map.h	132;"	d
CAN_NODE0_RXD_P0_4	xmc_can_map.h	60;"	d
CAN_NODE0_RXD_P0_4	xmc_can_map.h	77;"	d
CAN_NODE0_RXD_P0_4	xmc_can_map.h	96;"	d
CAN_NODE0_RXD_P0_5	xmc_can_map.h	114;"	d
CAN_NODE0_RXD_P0_5	xmc_can_map.h	133;"	d
CAN_NODE0_RXD_P0_5	xmc_can_map.h	61;"	d
CAN_NODE0_RXD_P0_5	xmc_can_map.h	78;"	d
CAN_NODE0_RXD_P0_5	xmc_can_map.h	97;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	152;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	160;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	168;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	175;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	181;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	187;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	196;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	204;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	214;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	223;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	233;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	242;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	258;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	270;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	286;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	297;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	318;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	335;"	d
CAN_NODE0_RXD_P14_3	xmc_can_map.h	359;"	d
CAN_NODE0_RXD_P1_0	xmc_can_map.h	102;"	d
CAN_NODE0_RXD_P1_0	xmc_can_map.h	119;"	d
CAN_NODE0_RXD_P1_0	xmc_can_map.h	138;"	d
CAN_NODE0_RXD_P1_0	xmc_can_map.h	66;"	d
CAN_NODE0_RXD_P1_0	xmc_can_map.h	83;"	d
CAN_NODE0_RXD_P1_1	xmc_can_map.h	103;"	d
CAN_NODE0_RXD_P1_1	xmc_can_map.h	120;"	d
CAN_NODE0_RXD_P1_1	xmc_can_map.h	139;"	d
CAN_NODE0_RXD_P1_1	xmc_can_map.h	67;"	d
CAN_NODE0_RXD_P1_1	xmc_can_map.h	84;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	151;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	159;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	167;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	174;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	180;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	186;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	195;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	203;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	213;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	222;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	232;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	241;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	257;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	269;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	285;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	296;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	317;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	334;"	d
CAN_NODE0_RXD_P1_5	xmc_can_map.h	358;"	d
CAN_NODE0_RXD_P2_0	xmc_can_map.h	100;"	d
CAN_NODE0_RXD_P2_0	xmc_can_map.h	117;"	d
CAN_NODE0_RXD_P2_0	xmc_can_map.h	136;"	d
CAN_NODE0_RXD_P2_0	xmc_can_map.h	64;"	d
CAN_NODE0_RXD_P2_0	xmc_can_map.h	81;"	d
CAN_NODE0_RXD_P2_1	xmc_can_map.h	101;"	d
CAN_NODE0_RXD_P2_1	xmc_can_map.h	118;"	d
CAN_NODE0_RXD_P2_1	xmc_can_map.h	137;"	d
CAN_NODE0_RXD_P2_1	xmc_can_map.h	65;"	d
CAN_NODE0_RXD_P2_1	xmc_can_map.h	82;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	243;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	271;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	298;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	319;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	336;"	d
CAN_NODE0_RXD_P3_12	xmc_can_map.h	360;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	155;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	163;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	170;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	190;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	198;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	208;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	217;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	227;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	236;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	248;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	262;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	276;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	290;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	303;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	323;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	341;"	d
CAN_NODE1_RXD_CAN0INS	xmc_can_map.h	364;"	d
CAN_NODE1_RXD_P0_12	xmc_can_map.h	104;"	d
CAN_NODE1_RXD_P0_12	xmc_can_map.h	121;"	d
CAN_NODE1_RXD_P0_12	xmc_can_map.h	140;"	d
CAN_NODE1_RXD_P0_12	xmc_can_map.h	68;"	d
CAN_NODE1_RXD_P0_12	xmc_can_map.h	85;"	d
CAN_NODE1_RXD_P0_13	xmc_can_map.h	105;"	d
CAN_NODE1_RXD_P0_13	xmc_can_map.h	122;"	d
CAN_NODE1_RXD_P0_13	xmc_can_map.h	141;"	d
CAN_NODE1_RXD_P0_13	xmc_can_map.h	69;"	d
CAN_NODE1_RXD_P0_13	xmc_can_map.h	86;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	206;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	225;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	246;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	260;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	274;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	288;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	301;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	321;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	339;"	d
CAN_NODE1_RXD_P1_13	xmc_can_map.h	362;"	d
CAN_NODE1_RXD_P1_2	xmc_can_map.h	108;"	d
CAN_NODE1_RXD_P1_2	xmc_can_map.h	127;"	d
CAN_NODE1_RXD_P1_2	xmc_can_map.h	146;"	d
CAN_NODE1_RXD_P1_2	xmc_can_map.h	72;"	d
CAN_NODE1_RXD_P1_2	xmc_can_map.h	91;"	d
CAN_NODE1_RXD_P1_3	xmc_can_map.h	109;"	d
CAN_NODE1_RXD_P1_3	xmc_can_map.h	128;"	d
CAN_NODE1_RXD_P1_3	xmc_can_map.h	147;"	d
CAN_NODE1_RXD_P1_3	xmc_can_map.h	73;"	d
CAN_NODE1_RXD_P1_3	xmc_can_map.h	92;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	154;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	162;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	169;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	189;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	197;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	207;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	216;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	226;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	235;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	247;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	261;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	275;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	289;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	302;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	322;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	340;"	d
CAN_NODE1_RXD_P1_4	xmc_can_map.h	363;"	d
CAN_NODE1_RXD_P2_10	xmc_can_map.h	106;"	d
CAN_NODE1_RXD_P2_10	xmc_can_map.h	125;"	d
CAN_NODE1_RXD_P2_10	xmc_can_map.h	144;"	d
CAN_NODE1_RXD_P2_10	xmc_can_map.h	70;"	d
CAN_NODE1_RXD_P2_10	xmc_can_map.h	89;"	d
CAN_NODE1_RXD_P2_11	xmc_can_map.h	107;"	d
CAN_NODE1_RXD_P2_11	xmc_can_map.h	126;"	d
CAN_NODE1_RXD_P2_11	xmc_can_map.h	145;"	d
CAN_NODE1_RXD_P2_11	xmc_can_map.h	71;"	d
CAN_NODE1_RXD_P2_11	xmc_can_map.h	90;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	153;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	161;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	188;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	205;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	215;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	224;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	234;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	244;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	259;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	272;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	287;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	299;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	320;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	337;"	d
CAN_NODE1_RXD_P2_6	xmc_can_map.h	361;"	d
CAN_NODE1_RXD_P3_11	xmc_can_map.h	245;"	d
CAN_NODE1_RXD_P3_11	xmc_can_map.h	273;"	d
CAN_NODE1_RXD_P3_11	xmc_can_map.h	300;"	d
CAN_NODE1_RXD_P3_11	xmc_can_map.h	338;"	d
CAN_NODE1_RXD_P4_8	xmc_can_map.h	123;"	d
CAN_NODE1_RXD_P4_8	xmc_can_map.h	142;"	d
CAN_NODE1_RXD_P4_8	xmc_can_map.h	87;"	d
CAN_NODE1_RXD_P4_9	xmc_can_map.h	124;"	d
CAN_NODE1_RXD_P4_9	xmc_can_map.h	143;"	d
CAN_NODE1_RXD_P4_9	xmc_can_map.h	88;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	252;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	264;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	280;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	292;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	307;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	325;"	d
CAN_NODE2_RXD_CAN1INS	xmc_can_map.h	345;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	249;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	263;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	277;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	291;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	304;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	324;"	d
CAN_NODE2_RXD_P1_8	xmc_can_map.h	342;"	d
CAN_NODE2_RXD_P3_8	xmc_can_map.h	250;"	d
CAN_NODE2_RXD_P3_8	xmc_can_map.h	278;"	d
CAN_NODE2_RXD_P3_8	xmc_can_map.h	305;"	d
CAN_NODE2_RXD_P3_8	xmc_can_map.h	343;"	d
CAN_NODE2_RXD_P4_6	xmc_can_map.h	251;"	d
CAN_NODE2_RXD_P4_6	xmc_can_map.h	279;"	d
CAN_NODE2_RXD_P4_6	xmc_can_map.h	306;"	d
CAN_NODE2_RXD_P4_6	xmc_can_map.h	344;"	d
CAN_NODE3_RXD_P0_8	xmc_can_map.h	308;"	d
CAN_NODE3_RXD_P0_8	xmc_can_map.h	326;"	d
CAN_NODE3_RXD_P0_8	xmc_can_map.h	346;"	d
CAN_NODE3_RXD_P6_6	xmc_can_map.h	309;"	d
CAN_NODE3_RXD_P6_6	xmc_can_map.h	327;"	d
CAN_NODE3_RXD_P6_6	xmc_can_map.h	347;"	d
CAN_NODE3_RXD_P7_1	xmc_can_map.h	348;"	d
CAN_NODE4_RXD_P14_4	xmc_can_map.h	311;"	d
CAN_NODE4_RXD_P14_4	xmc_can_map.h	329;"	d
CAN_NODE4_RXD_P14_4	xmc_can_map.h	350;"	d
CAN_NODE4_RXD_P2_15	xmc_can_map.h	310;"	d
CAN_NODE4_RXD_P2_15	xmc_can_map.h	328;"	d
CAN_NODE4_RXD_P2_15	xmc_can_map.h	349;"	d
CAN_NODE4_RXD_P7_3	xmc_can_map.h	351;"	d
CAN_NODE5_RXD_P2_6	xmc_can_map.h	313;"	d
CAN_NODE5_RXD_P2_6	xmc_can_map.h	330;"	d
CAN_NODE5_RXD_P2_6	xmc_can_map.h	353;"	d
CAN_NODE5_RXD_P5_10	xmc_can_map.h	312;"	d
CAN_NODE5_RXD_P5_10	xmc_can_map.h	352;"	d
CAN_NODE5_RXD_P8_0	xmc_can_map.h	354;"	d
CAN_NODE_NIPR_Msk	xmc_can.h	169;"	d
CCFG	xmc_usic.h	/^  __I  uint32_t  CCFG;			\/**< Channel configuration register*\/$/;"	m	struct:XMC_USIC_CH
CCR	xmc_usic.h	/^  __IO uint32_t  CCR;			\/**< Channel control register*\/$/;"	m	struct:XMC_USIC_CH
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	1046;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	1291;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	1522;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	1767;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	184;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	1998;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	2252;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	2494;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	2748;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	3478;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	3732;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	3974;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	4228;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	4482;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	4724;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	505;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	620;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	69;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	725;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	840;"	d
CCU40_IN0_CAN0_SR7	xmc4_ccu4_map.h	944;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	1047;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	1292;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	1523;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	1768;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	185;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	1999;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	2253;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	2495;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	2749;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	289;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	2990;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	3228;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	3479;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	3733;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	3975;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	402;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	4229;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	4483;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	4725;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	506;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	621;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	70;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	726;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	841;"	d
CCU40_IN0_CCU40_ST0	xmc4_ccu4_map.h	945;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	1048;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	1293;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	1524;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	1769;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	186;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	2000;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	2254;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	2496;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	2750;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	290;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	2991;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	3229;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	3480;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	3734;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	3976;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	403;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	4230;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	4484;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	4726;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	507;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	622;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	71;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	727;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	842;"	d
CCU40_IN0_CCU40_ST1	xmc4_ccu4_map.h	946;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	1049;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	1294;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	1525;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	1770;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	187;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	2001;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	2255;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	2497;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	2751;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	291;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	2992;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	3230;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	3481;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	3735;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	3977;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	404;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	4231;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	4485;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	4727;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	508;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	623;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	728;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	72;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	843;"	d
CCU40_IN0_CCU40_ST2	xmc4_ccu4_map.h	947;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	1050;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	1295;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	1526;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	1771;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	188;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	2002;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	2256;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	2498;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	2752;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	292;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	2993;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	3231;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	3482;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	3736;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	3978;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	405;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	4232;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	4486;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	4728;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	509;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	624;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	729;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	73;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	844;"	d
CCU40_IN0_CCU40_ST3	xmc4_ccu4_map.h	948;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1051;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1296;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1527;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1772;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	189;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2003;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2257;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2499;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2753;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	293;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2994;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3232;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3483;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3737;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3979;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	406;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4233;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4487;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4729;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	510;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	625;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	730;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	74;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	845;"	d
CCU40_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	949;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1052;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1297;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1528;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1773;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	190;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2004;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2258;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2500;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2754;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	294;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2995;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3233;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3484;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3738;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3980;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	407;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4234;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4488;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4730;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	511;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	626;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	731;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	75;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	846;"	d
CCU40_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	950;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	1053;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	1298;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	1529;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	1774;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	191;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	2005;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	2259;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	2501;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	2755;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	295;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	2996;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	3234;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	3485;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	3739;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	3981;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	408;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	4235;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	4489;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	4731;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	512;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	627;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	732;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	76;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	847;"	d
CCU40_IN0_P1_3	xmc4_ccu4_map.h	951;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	1054;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	1299;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	1530;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	1775;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	192;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	2006;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	2260;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	2502;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	2756;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	296;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	2997;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	3235;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	3486;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	3740;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	3982;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	409;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	4236;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	4490;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	4732;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	513;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	628;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	733;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	77;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	848;"	d
CCU40_IN0_P2_1	xmc4_ccu4_map.h	952;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	1055;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	1300;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	1531;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	1776;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	2007;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	2261;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	2503;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	2757;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	297;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	2998;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	3236;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	3487;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	3741;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	3983;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	4237;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	4491;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	4733;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	514;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	734;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	78;"	d
CCU40_IN0_P2_8	xmc4_ccu4_map.h	953;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	1056;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	1301;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	1532;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	1777;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	193;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	2008;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	2262;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	2504;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	2758;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	298;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	2999;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	3237;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	3488;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	3742;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	3984;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	410;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	4238;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	4492;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	4734;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	515;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	629;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	735;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	79;"	d
CCU40_IN0_POSIF0_OUT0	xmc4_ccu4_map.h	849;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	1057;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	1302;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	1533;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	1778;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	194;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	2009;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	2263;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	2505;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	2759;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	299;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	3000;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	3238;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	3489;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	3743;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	3985;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	411;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	4239;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	4493;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	4735;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	516;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	630;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	736;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	80;"	d
CCU40_IN0_POSIF0_OUT1	xmc4_ccu4_map.h	850;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	1058;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	1303;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	1534;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	1779;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	195;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	2010;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	2264;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	2506;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	2760;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	3001;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	300;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	3239;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	3490;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	3744;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	3986;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	412;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	4240;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	4494;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	4736;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	517;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	631;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	737;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	81;"	d
CCU40_IN0_POSIF0_OUT3	xmc4_ccu4_map.h	851;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1059;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1304;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1535;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1780;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	196;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2011;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2265;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2507;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2761;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3002;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	301;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3240;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3491;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3745;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3987;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	413;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4241;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4495;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4737;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	518;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	632;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	738;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	82;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	852;"	d
CCU40_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	954;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	1060;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	1305;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	1536;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	1781;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	197;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	2012;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	2266;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	2508;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	2762;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	3003;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	302;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	3241;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	3492;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	3746;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	3988;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	414;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	4242;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	4496;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	4738;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	519;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	633;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	739;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	83;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	853;"	d
CCU40_IN0_SCU_GSC40	xmc4_ccu4_map.h	955;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1061;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1306;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1537;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1782;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	198;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2013;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2267;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2509;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2763;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3004;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	303;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3242;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3493;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3747;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3989;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	415;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4243;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4497;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4739;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	520;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	634;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	740;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	84;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	854;"	d
CCU40_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	956;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	1062;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	1307;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	1538;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	1783;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	199;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	2014;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	2268;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	2510;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	2764;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	3005;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	304;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	3243;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	3494;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	3748;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	3990;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	416;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	4244;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	4498;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	4740;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	521;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	635;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	741;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	855;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	85;"	d
CCU40_IN1_CCU40_ST0	xmc4_ccu4_map.h	957;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	1063;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	1308;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	1539;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	1784;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	200;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	2015;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	2269;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	2511;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	2765;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	3006;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	305;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	3244;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	3495;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	3749;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	3991;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	417;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	4245;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	4499;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	4741;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	522;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	636;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	742;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	856;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	86;"	d
CCU40_IN1_CCU40_ST1	xmc4_ccu4_map.h	958;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	1064;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	1309;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	1540;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	1785;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	2016;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	201;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	2270;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	2512;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	2766;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	3007;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	306;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	3245;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	3496;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	3750;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	3992;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	418;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	4246;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	4500;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	4742;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	523;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	637;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	743;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	857;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	87;"	d
CCU40_IN1_CCU40_ST2	xmc4_ccu4_map.h	959;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	1065;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	1310;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	1541;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	1786;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	2017;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	202;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	2271;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	2513;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	2767;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	3008;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	307;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	3246;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	3497;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	3751;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	3993;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	419;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	4247;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	4501;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	4743;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	524;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	638;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	744;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	858;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	88;"	d
CCU40_IN1_CCU40_ST3	xmc4_ccu4_map.h	960;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1066;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1311;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1542;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1787;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2018;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	203;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2272;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2514;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2768;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3009;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	308;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3247;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3498;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3752;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3994;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	420;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4248;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4502;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4744;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	525;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	639;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	745;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	859;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	89;"	d
CCU40_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	961;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1067;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1312;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1543;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1788;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2019;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	204;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2273;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2515;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2769;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3010;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	309;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3248;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3499;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3753;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3995;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	421;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4249;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4503;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4745;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	526;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	640;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	746;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	860;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	90;"	d
CCU40_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	962;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	1068;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	1313;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	1544;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	1789;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	2020;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	205;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	2274;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	2516;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	2770;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	3011;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	310;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	3249;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	3500;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	3754;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	3996;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	422;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	4250;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	4504;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	4746;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	527;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	641;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	747;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	861;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	91;"	d
CCU40_IN1_P1_2	xmc4_ccu4_map.h	963;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	1069;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	1314;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	1545;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	1790;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	2021;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	206;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	2275;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	2517;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	2771;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	3012;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	311;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	3250;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	3501;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	3755;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	3997;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	423;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	4251;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	4505;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	4747;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	528;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	642;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	748;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	862;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	92;"	d
CCU40_IN1_P2_0	xmc4_ccu4_map.h	964;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	1070;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	1315;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	1546;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	1791;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	2022;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	2276;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	2518;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	2772;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	3013;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	312;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	3251;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	3502;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	3756;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	3998;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	4252;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	4506;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	4748;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	529;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	749;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	93;"	d
CCU40_IN1_P2_8	xmc4_ccu4_map.h	965;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	1071;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	1316;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	1547;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	1792;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	2023;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	207;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	2277;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	2519;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	2773;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	3014;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	313;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	3252;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	3503;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	3757;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	3999;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	424;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	4253;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	4507;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	4749;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	530;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	643;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	750;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	863;"	d
CCU40_IN1_POSIF0_OUT0	xmc4_ccu4_map.h	94;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	1072;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	1317;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	1548;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	1793;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	2024;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	208;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	2278;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	2520;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	2774;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	3015;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	314;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	3253;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	3504;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	3758;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	4000;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	4254;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	425;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	4508;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	4750;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	531;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	644;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	751;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	864;"	d
CCU40_IN1_POSIF0_OUT1	xmc4_ccu4_map.h	95;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1073;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1318;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1549;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1794;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2025;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	209;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2279;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2521;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2775;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3016;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	315;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3254;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3505;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3759;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4001;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4255;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	426;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4509;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4751;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	532;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	645;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	752;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	865;"	d
CCU40_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	96;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	1074;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	1319;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	1550;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	1795;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	2026;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	210;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	2280;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	2522;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	2776;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	3017;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	316;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	3255;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	3506;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	3760;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	4002;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	4256;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	427;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	4510;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	4752;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	533;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	646;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	753;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	866;"	d
CCU40_IN1_POSIF0_OUT3	xmc4_ccu4_map.h	97;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	1075;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	1320;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	1551;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	1796;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	2027;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	211;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	2281;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	2523;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	2777;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	3018;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	317;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	3256;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	3507;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	3761;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	4003;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	4257;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	428;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	4511;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	4753;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	534;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	647;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	754;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	867;"	d
CCU40_IN1_POSIF0_OUT4	xmc4_ccu4_map.h	98;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1076;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1321;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1552;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1797;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2028;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	212;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2282;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2524;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2778;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3019;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	318;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3257;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3508;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3762;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4004;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4258;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	429;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4512;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4754;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	535;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	648;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	755;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	868;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	966;"	d
CCU40_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	99;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	100;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	1077;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	1322;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	1553;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	1798;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	2029;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	213;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	2283;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	2525;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	2779;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	3020;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	319;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	3258;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	3509;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	3763;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	4005;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	4259;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	430;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	4513;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	4755;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	536;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	649;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	756;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	869;"	d
CCU40_IN1_SCU_GSC40	xmc4_ccu4_map.h	967;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	101;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	1078;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	1323;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	1554;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	1799;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	2030;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	214;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	2284;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	2526;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	2780;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	3021;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	320;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	3259;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	3510;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	3764;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	4006;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	4260;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	431;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	4514;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	4756;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	537;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	650;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	757;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	870;"	d
CCU40_IN2_CCU40_ST0	xmc4_ccu4_map.h	968;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	102;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	1079;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	1324;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	1555;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	1800;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	2031;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	215;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	2285;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	2527;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	2781;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	3022;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	321;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	3260;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	3511;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	3765;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	4007;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	4261;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	432;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	4515;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	4757;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	538;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	651;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	758;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	871;"	d
CCU40_IN2_CCU40_ST1	xmc4_ccu4_map.h	969;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	103;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	1080;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	1325;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	1556;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	1801;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	2032;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	216;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	2286;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	2528;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	2782;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	3023;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	322;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	3261;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	3512;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	3766;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	4008;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	4262;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	433;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	4516;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	4758;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	539;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	652;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	759;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	872;"	d
CCU40_IN2_CCU40_ST2	xmc4_ccu4_map.h	970;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	104;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	1081;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	1326;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	1557;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	1802;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	2033;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	217;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	2287;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	2529;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	2783;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	3024;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	323;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	3262;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	3513;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	3767;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	4009;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	4263;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	434;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	4517;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	4759;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	540;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	653;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	760;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	873;"	d
CCU40_IN2_CCU40_ST3	xmc4_ccu4_map.h	971;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	105;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1082;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1327;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1558;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1803;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2034;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	218;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2288;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2530;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2784;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3025;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	324;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3263;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3514;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3768;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4010;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4264;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	435;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4518;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4760;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	541;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	654;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	761;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	874;"	d
CCU40_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	972;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	106;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1083;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1328;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1559;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1804;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2035;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	219;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2289;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2531;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2785;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3026;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	325;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3264;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3515;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3769;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4011;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4265;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	436;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4519;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4761;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	542;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	655;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	762;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	875;"	d
CCU40_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	973;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	107;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	1084;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	1329;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	1560;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	1805;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	2036;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	220;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	2290;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	2532;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	2786;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	3027;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	3265;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	326;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	3516;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	3770;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	4012;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	4266;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	437;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	4520;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	4762;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	543;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	656;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	763;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	876;"	d
CCU40_IN2_P1_1	xmc4_ccu4_map.h	974;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	1085;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	108;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	1330;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	1561;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	1806;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	2037;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	2291;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	2533;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	2787;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	3028;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	3266;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	327;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	3517;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	3771;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	4013;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	4267;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	4521;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	4763;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	544;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	764;"	d
CCU40_IN2_P2_7	xmc4_ccu4_map.h	975;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	1086;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	109;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	1331;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	1562;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	1807;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	2038;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	2292;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	2534;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	2788;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	3029;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	3267;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	328;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	3518;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	3772;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	4014;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	4268;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	4522;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	4764;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	545;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	765;"	d
CCU40_IN2_P2_8	xmc4_ccu4_map.h	976;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	1087;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	110;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	1332;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	1563;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	1808;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	2039;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	221;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	2293;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	2535;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	2789;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	3030;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	3268;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	329;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	3519;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	3773;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	4015;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	4269;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	438;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	4523;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	4765;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	546;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	657;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	766;"	d
CCU40_IN2_POSIF0_OUT0	xmc4_ccu4_map.h	877;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1088;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	111;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1333;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1564;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1809;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2040;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	222;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2294;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2536;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2790;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3031;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3269;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	330;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3520;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3774;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4016;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4270;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	439;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4524;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4766;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	547;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	658;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	767;"	d
CCU40_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	878;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	1089;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	112;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	1334;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	1565;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	1810;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	2041;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	223;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	2295;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	2537;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	2791;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	3032;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	3270;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	331;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	3521;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	3775;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	4017;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	4271;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	440;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	4525;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	4767;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	548;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	659;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	768;"	d
CCU40_IN2_POSIF0_OUT3	xmc4_ccu4_map.h	879;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	1090;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	113;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	1335;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	1566;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	1811;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	2042;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	224;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	2296;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	2538;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	2792;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	3033;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	3271;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	332;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	3522;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	3776;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	4018;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	4272;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	441;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	4526;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	4768;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	549;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	660;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	769;"	d
CCU40_IN2_POSIF0_OUT4	xmc4_ccu4_map.h	880;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1091;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	114;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1336;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1567;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1812;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2043;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	225;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2297;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2539;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2793;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3034;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3272;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	333;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3523;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3777;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4019;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4273;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	442;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4527;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4769;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	550;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	661;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	770;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	881;"	d
CCU40_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	977;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	1092;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	115;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	1337;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	1568;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	1813;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	2044;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	226;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	2298;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	2540;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	2794;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	3035;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	3273;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	334;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	3524;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	3778;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	4020;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	4274;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	443;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	4528;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	4770;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	551;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	662;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	771;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	882;"	d
CCU40_IN2_SCU_GSC40	xmc4_ccu4_map.h	978;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	1093;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	116;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	1338;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	1569;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	1814;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	2045;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	227;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	2299;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	2541;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	2795;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	3036;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	3274;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	335;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	3525;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	3779;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	4021;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	4275;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	444;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	4529;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	4771;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	552;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	663;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	772;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	883;"	d
CCU40_IN2_U0C1_DX2INS	xmc4_ccu4_map.h	979;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	1094;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	117;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	1339;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	1570;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	1815;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	2046;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	228;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	2300;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	2542;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	2796;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	3037;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	3275;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	336;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	3526;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	3780;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	4022;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	4276;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	445;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	4530;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	4772;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	553;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	664;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	773;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	884;"	d
CCU40_IN3_CCU40_ST0	xmc4_ccu4_map.h	980;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	1095;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	118;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	1340;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	1571;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	1816;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	2047;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	229;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	2301;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	2543;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	2797;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	3038;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	3276;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	337;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	3527;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	3781;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	4023;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	4277;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	446;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	4531;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	4773;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	554;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	665;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	774;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	885;"	d
CCU40_IN3_CCU40_ST1	xmc4_ccu4_map.h	981;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	1096;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	119;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	1341;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	1572;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	1817;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	2048;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	2302;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	230;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	2544;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	2798;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	3039;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	3277;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	338;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	3528;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	3782;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	4024;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	4278;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	447;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	4532;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	4774;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	555;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	666;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	775;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	886;"	d
CCU40_IN3_CCU40_ST2	xmc4_ccu4_map.h	982;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	1097;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	120;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	1342;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	1573;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	1818;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	2049;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	2303;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	231;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	2545;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	2799;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	3040;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	3278;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	339;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	3529;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	3783;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	4025;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	4279;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	448;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	4533;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	4775;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	556;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	667;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	776;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	887;"	d
CCU40_IN3_CCU40_ST3	xmc4_ccu4_map.h	983;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	1098;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	121;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	1343;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	1574;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	1819;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	2050;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	2304;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	232;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	2546;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	2800;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	3041;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	3279;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	340;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	3530;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	3784;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	4026;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	4280;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	449;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	4534;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	4776;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	557;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	668;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	777;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	888;"	d
CCU40_IN3_CCU80_IGBTO	xmc4_ccu4_map.h	984;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1099;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	122;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1344;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1575;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1820;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2051;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2305;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	233;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2547;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2801;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3042;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3280;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	341;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3531;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3785;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4027;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4281;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	450;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4535;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4777;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	558;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	669;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	778;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	889;"	d
CCU40_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	985;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1100;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	123;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1345;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1576;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1821;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2052;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2306;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	234;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2548;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2802;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3043;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3281;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	342;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3532;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3786;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4028;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4282;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	451;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4536;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4778;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	559;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	670;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	779;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	890;"	d
CCU40_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	986;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	1101;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	124;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	1346;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	1577;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	1822;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	2053;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	2307;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	235;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	2549;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	2803;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	3044;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	3282;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	343;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	3533;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	3787;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	4029;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	4283;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	452;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	4537;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	4779;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	560;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	671;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	780;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	891;"	d
CCU40_IN3_P1_0	xmc4_ccu4_map.h	987;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	1102;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	125;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	1347;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	1578;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	1823;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	2054;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	2308;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	2550;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	2804;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	3045;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	3283;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	344;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	3534;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	3788;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	4030;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	4284;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	4538;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	4780;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	561;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	781;"	d
CCU40_IN3_P2_6	xmc4_ccu4_map.h	988;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	1103;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	126;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	1348;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	1579;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	1824;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	2055;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	2309;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	2551;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	2805;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	3046;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	3284;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	345;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	3535;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	3789;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	4031;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	4285;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	4539;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	4781;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	562;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	782;"	d
CCU40_IN3_P2_8	xmc4_ccu4_map.h	989;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	1104;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	127;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	1349;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	1580;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	1825;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	2056;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	2310;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	236;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	2552;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	2806;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	3047;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	3285;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	346;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	3536;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	3790;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	4032;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	4286;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	453;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	4540;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	4782;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	563;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	672;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	783;"	d
CCU40_IN3_POSIF0_OUT3	xmc4_ccu4_map.h	892;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1105;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	128;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1350;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1581;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1826;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2057;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2311;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	237;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2553;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2807;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3048;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3286;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	347;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3537;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3791;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4033;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4287;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4541;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	454;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4783;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	564;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	673;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	784;"	d
CCU40_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	893;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1106;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	129;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1351;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1582;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1827;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2058;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2312;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	238;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2554;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2808;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3049;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3287;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	348;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3538;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3792;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4034;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4288;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4542;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	455;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4784;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	565;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	674;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	785;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	894;"	d
CCU40_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	990;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	1107;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	130;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	1352;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	1583;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	1828;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	2059;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	2313;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	239;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	2555;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	2809;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	3050;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	3288;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	349;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	3539;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	3793;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	4035;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	4289;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	4543;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	456;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	4785;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	566;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	675;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	786;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	895;"	d
CCU40_IN3_SCU_GSC40	xmc4_ccu4_map.h	991;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	1108;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	131;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	1353;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	1584;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	1829;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	2060;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	2314;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	240;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	2556;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	2810;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	3051;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	3289;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	350;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	3540;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	3794;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	4036;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	4290;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	4544;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	457;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	4786;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	567;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	676;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	787;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	896;"	d
CCU40_IN3_U1C0_DX2INS	xmc4_ccu4_map.h	992;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	1109;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	132;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	1354;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	1585;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	1830;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	2061;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	2315;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	241;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	2557;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	2811;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	3052;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	3290;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	351;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	3541;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	3795;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	4037;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	4291;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	4545;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	458;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	4787;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	568;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	677;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	788;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	897;"	d
CCU40_IN3_VADC0_G0ARBCNT	xmc4_ccu4_map.h	993;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	1110;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	133;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	1355;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	1586;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	1831;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	2062;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	2316;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	242;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	2558;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	2812;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	3542;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	3796;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	4038;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	4292;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	4546;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	4788;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	569;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	678;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	789;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	898;"	d
CCU41_IN0_CAN0_SR7	xmc4_ccu4_map.h	994;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	1111;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	134;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	1356;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	1587;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	1832;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	2063;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	2317;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	243;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	2559;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	2813;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	3053;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	3291;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	352;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	3543;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	3797;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	4039;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	4293;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	4547;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	459;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	4789;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	570;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	679;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	790;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	899;"	d
CCU41_IN0_CCU41_ST0	xmc4_ccu4_map.h	995;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	1112;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	1357;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	135;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	1588;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	1833;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	2064;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	2318;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	244;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	2560;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	2814;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	3054;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	3292;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	353;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	3544;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	3798;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	4040;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	4294;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	4548;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	460;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	4790;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	571;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	680;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	791;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	900;"	d
CCU41_IN0_CCU41_ST1	xmc4_ccu4_map.h	996;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	1113;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	1358;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	136;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	1589;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	1834;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	2065;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	2319;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	245;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	2561;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	2815;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	3055;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	3293;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	3545;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	354;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	3799;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	4041;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	4295;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	4549;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	461;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	4791;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	572;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	681;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	792;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	901;"	d
CCU41_IN0_CCU41_ST2	xmc4_ccu4_map.h	997;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	1114;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	1359;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	137;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	1590;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	1835;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	2066;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	2320;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	246;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	2562;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	2816;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	3056;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	3294;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	3546;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	355;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	3800;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	4042;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	4296;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	4550;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	462;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	4792;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	573;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	682;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	793;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	902;"	d
CCU41_IN0_CCU41_ST3	xmc4_ccu4_map.h	998;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1115;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1360;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	138;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1591;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1836;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2067;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2321;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	247;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2563;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2817;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3057;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3295;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3547;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	356;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3801;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4043;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4297;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4551;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	463;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4793;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	574;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	683;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	794;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	903;"	d
CCU41_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	999;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1000;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1116;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1361;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	139;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1592;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1837;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2068;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2322;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	248;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2564;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2818;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3058;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3296;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3548;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	357;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3802;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4044;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4298;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4552;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	464;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4794;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	575;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	684;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	795;"	d
CCU41_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	904;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	1001;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	1117;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	1362;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	140;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	1593;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	1838;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	2069;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	2323;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	249;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	2565;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	2819;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	3059;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	3297;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	3549;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	358;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	3803;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	4045;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	4299;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	4553;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	465;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	4795;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	576;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	685;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	796;"	d
CCU41_IN0_P1_4	xmc4_ccu4_map.h	905;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	1002;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	1118;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	1363;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	141;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	1594;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	1839;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	2070;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	2324;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	250;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	2566;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	2820;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	3060;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	3298;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	3550;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	359;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	3804;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	4046;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	4300;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	4554;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	466;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	4796;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	577;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	686;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	797;"	d
CCU41_IN0_P2_5	xmc4_ccu4_map.h	906;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	1003;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	1119;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	1364;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	142;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	1595;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	1840;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	2071;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	2325;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	2567;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	2821;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	3061;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	3299;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	3551;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	360;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	3805;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	4047;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	4301;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	4555;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	4797;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	578;"	d
CCU41_IN0_P2_9	xmc4_ccu4_map.h	798;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	1120;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	1365;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	1596;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	1841;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	2072;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	2326;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	2568;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	2822;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	3062;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	3300;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	3552;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	3806;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	4048;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	4302;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	4556;"	d
CCU41_IN0_POSIF1_OUT0	xmc4_ccu4_map.h	4798;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	1121;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	1366;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	1597;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	1842;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	2073;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	2327;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	2569;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	2823;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	3063;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	3301;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	3553;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	3807;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	4049;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	4303;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	4557;"	d
CCU41_IN0_POSIF1_OUT1	xmc4_ccu4_map.h	4799;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	1122;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	1367;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	1598;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	1843;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	2074;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	2328;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	2570;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	2824;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	3064;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	3302;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	3554;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	3808;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	4050;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	4304;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	4558;"	d
CCU41_IN0_POSIF1_OUT3	xmc4_ccu4_map.h	4800;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1004;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1123;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1368;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	143;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1599;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1844;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2075;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2329;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	251;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2571;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2825;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3065;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3303;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3555;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	361;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3809;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4051;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4305;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4559;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	467;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4801;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	579;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	687;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	799;"	d
CCU41_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	907;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	1005;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	1124;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	1369;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	144;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	1600;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	1845;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	2076;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	2330;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	252;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	2572;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	2826;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	3066;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	3304;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	3556;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	362;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	3810;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	4052;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	4306;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	4560;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	468;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	4802;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	580;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	688;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	800;"	d
CCU41_IN0_SCU_GSC41	xmc4_ccu4_map.h	908;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1006;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1125;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1370;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	145;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1601;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1846;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2077;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2331;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	253;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2573;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2827;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3067;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3305;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3557;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	363;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3811;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4053;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4307;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4561;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	469;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4803;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	581;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	689;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	801;"	d
CCU41_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	909;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	1007;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	1126;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	1371;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	146;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	1602;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	1847;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	2078;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	2332;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	254;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	2574;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	2828;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	3068;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	3306;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	3558;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	364;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	3812;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	4054;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	4308;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	4562;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	470;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	4804;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	582;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	690;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	802;"	d
CCU41_IN1_CCU41_ST0	xmc4_ccu4_map.h	910;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	1008;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	1127;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	1372;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	147;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	1603;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	1848;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	2079;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	2333;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	255;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	2575;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	2829;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	3069;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	3307;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	3559;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	365;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	3813;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	4055;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	4309;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	4563;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	471;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	4805;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	583;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	691;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	803;"	d
CCU41_IN1_CCU41_ST1	xmc4_ccu4_map.h	911;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	1009;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	1128;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	1373;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	148;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	1604;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	1849;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	2080;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	2334;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	256;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	2576;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	2830;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	3070;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	3308;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	3560;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	366;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	3814;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	4056;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	4310;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	4564;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	472;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	4806;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	584;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	692;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	804;"	d
CCU41_IN1_CCU41_ST2	xmc4_ccu4_map.h	912;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	1010;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	1129;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	1374;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	149;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	1605;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	1850;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	2081;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	2335;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	2577;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	257;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	2831;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	3071;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	3309;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	3561;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	367;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	3815;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	4057;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	4311;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	4565;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	473;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	4807;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	585;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	693;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	805;"	d
CCU41_IN1_CCU41_ST3	xmc4_ccu4_map.h	913;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1011;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1130;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1375;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	150;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1606;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1851;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2082;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2336;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2578;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	258;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2832;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3072;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3310;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3562;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	368;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3816;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4058;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4312;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4566;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	474;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4808;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	586;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	694;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	806;"	d
CCU41_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	914;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1012;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1131;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1376;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	151;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1607;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1852;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2083;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2337;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2579;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	259;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2833;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3073;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3311;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3563;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	369;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3817;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4059;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4313;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4567;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	475;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4809;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	587;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	695;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	807;"	d
CCU41_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	915;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	1013;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	1132;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	1377;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	152;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	1608;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	1853;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	2084;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	2338;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	2580;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	260;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	2834;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	3074;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	3312;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	3564;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	370;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	3818;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	4060;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	4314;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	4568;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	476;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	4810;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	588;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	696;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	808;"	d
CCU41_IN1_P1_5	xmc4_ccu4_map.h	916;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	1014;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	1133;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	1378;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	153;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	1609;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	1854;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	2085;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	2339;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	2581;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	261;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	2835;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	3075;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	3313;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	3565;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	371;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	3819;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	4061;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	4315;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	4569;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	477;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	4811;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	589;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	697;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	809;"	d
CCU41_IN1_P2_4	xmc4_ccu4_map.h	917;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	1015;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	1134;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	1379;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	154;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	1610;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	1855;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	2086;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	2340;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	2582;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	2836;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	3076;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	3314;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	3566;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	372;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	3820;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	4062;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	4316;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	4570;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	4812;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	590;"	d
CCU41_IN1_P2_9	xmc4_ccu4_map.h	810;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	1135;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	1380;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	1611;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	1856;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	2087;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	2341;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	2583;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	2837;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	3077;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	3315;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	3567;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	3821;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	4063;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	4317;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	4571;"	d
CCU41_IN1_POSIF1_OUT0	xmc4_ccu4_map.h	4813;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	1136;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	1381;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	1612;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	1857;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	2088;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	2342;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	2584;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	2838;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	3078;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	3316;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	3568;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	3822;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	4064;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	4318;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	4572;"	d
CCU41_IN1_POSIF1_OUT1	xmc4_ccu4_map.h	4814;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1137;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1382;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1613;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1858;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2089;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2343;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2585;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2839;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3079;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3317;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3569;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3823;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4065;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4319;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4573;"	d
CCU41_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4815;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	1138;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	1383;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	1614;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	1859;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	2090;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	2344;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	2586;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	2840;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	3080;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	3318;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	3570;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	3824;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	4066;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	4320;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	4574;"	d
CCU41_IN1_POSIF1_OUT3	xmc4_ccu4_map.h	4816;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	1139;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	1384;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	1615;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	1860;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	2091;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	2345;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	2587;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	2841;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	3081;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	3319;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	3571;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	3825;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	4067;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	4321;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	4575;"	d
CCU41_IN1_POSIF1_OUT4	xmc4_ccu4_map.h	4817;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1016;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1140;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1385;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	155;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1616;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1861;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2092;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2346;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2588;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	262;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2842;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3082;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3320;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3572;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	373;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3826;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4068;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4322;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4576;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	478;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4818;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	591;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	698;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	811;"	d
CCU41_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	918;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	1017;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	1141;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	1386;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	156;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	1617;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	1862;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	2093;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	2347;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	2589;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	263;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	2843;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	3083;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	3321;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	3573;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	374;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	3827;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	4069;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	4323;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	4577;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	479;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	4819;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	592;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	699;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	812;"	d
CCU41_IN1_SCU_GSC41	xmc4_ccu4_map.h	919;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	1018;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	1142;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	1387;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	157;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	1618;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	1863;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	2094;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	2348;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	2590;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	264;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	2844;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	3084;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	3322;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	3574;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	375;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	3828;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	4070;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	4324;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	4578;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	480;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	4820;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	593;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	700;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	813;"	d
CCU41_IN2_CCU41_ST0	xmc4_ccu4_map.h	920;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	1019;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	1143;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	1388;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	158;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	1619;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	1864;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	2095;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	2349;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	2591;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	265;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	2845;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	3085;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	3323;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	3575;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	376;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	3829;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	4071;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	4325;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	4579;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	481;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	4821;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	594;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	701;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	814;"	d
CCU41_IN2_CCU41_ST1	xmc4_ccu4_map.h	921;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	1020;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	1144;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	1389;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	159;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	1620;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	1865;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	2096;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	2350;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	2592;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	266;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	2846;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	3086;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	3324;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	3576;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	377;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	3830;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	4072;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	4326;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	4580;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	4822;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	482;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	595;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	702;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	815;"	d
CCU41_IN2_CCU41_ST2	xmc4_ccu4_map.h	922;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	1021;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	1145;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	1390;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	160;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	1621;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	1866;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	2097;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	2351;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	2593;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	267;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	2847;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	3087;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	3325;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	3577;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	378;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	3831;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	4073;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	4327;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	4581;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	4823;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	483;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	596;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	703;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	816;"	d
CCU41_IN2_CCU41_ST3	xmc4_ccu4_map.h	923;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1022;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1146;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1391;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	161;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1622;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1867;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2098;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2352;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2594;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	268;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2848;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3088;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3326;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3578;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	379;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3832;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4074;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4328;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4582;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4824;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	484;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	597;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	704;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	817;"	d
CCU41_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	924;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1023;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1147;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1392;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1623;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	162;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1868;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2099;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2353;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2595;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	269;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2849;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3089;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3327;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3579;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	380;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3833;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4075;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4329;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4583;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4825;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	485;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	598;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	705;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	818;"	d
CCU41_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	925;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	1024;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	1148;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	1624;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	2100;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	2354;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	2596;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	2850;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	3090;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	3328;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	3580;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	3834;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	4076;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	4330;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	4584;"	d
CCU41_IN2_P1_10	xmc4_ccu4_map.h	4826;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	1025;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	1149;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	1393;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	1625;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	163;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	1869;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	2101;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	2355;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	2597;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	270;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	2851;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	3091;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	3329;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	3581;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	381;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	3835;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	4077;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	4331;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	4585;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	4827;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	486;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	599;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	706;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	819;"	d
CCU41_IN2_P2_3	xmc4_ccu4_map.h	926;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	1026;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	1150;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	1394;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	1626;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	164;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	1870;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	2102;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	2356;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	2598;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	2852;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	3092;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	3330;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	3582;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	382;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	3836;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	4078;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	4332;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	4586;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	4828;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	600;"	d
CCU41_IN2_P2_9	xmc4_ccu4_map.h	820;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	1151;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	1395;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	1627;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	1871;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	2103;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	2357;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	2599;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	2853;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	3093;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	3331;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	3583;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	3837;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	4079;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	4333;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	4587;"	d
CCU41_IN2_POSIF1_OUT0	xmc4_ccu4_map.h	4829;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1152;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1396;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1628;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1872;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2104;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2358;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2600;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2854;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3094;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3332;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3584;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3838;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4080;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4334;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4588;"	d
CCU41_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4830;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	1153;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	1397;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	1629;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	1873;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	2105;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	2359;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	2601;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	2855;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	3095;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	3333;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	3585;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	3839;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	4081;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	4335;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	4589;"	d
CCU41_IN2_POSIF1_OUT3	xmc4_ccu4_map.h	4831;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	1154;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	1398;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	1630;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	1874;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	2106;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	2360;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	2602;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	2856;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	3096;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	3334;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	3586;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	3840;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	4082;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	4336;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	4590;"	d
CCU41_IN2_POSIF1_OUT4	xmc4_ccu4_map.h	4832;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1027;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1155;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1399;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1631;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	165;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1875;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2107;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2361;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2603;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	271;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2857;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3097;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3335;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3587;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	383;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3841;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4083;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4337;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4591;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4833;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	487;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	601;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	707;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	821;"	d
CCU41_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	927;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	1028;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	1156;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	1400;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	1632;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	166;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	1876;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	2108;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	2362;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	2604;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	272;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	2858;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	3098;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	3336;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	3588;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	3842;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	384;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	4084;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	4338;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	4592;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	4834;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	488;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	602;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	708;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	822;"	d
CCU41_IN2_SCU_GSC41	xmc4_ccu4_map.h	928;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	1029;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	1157;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	1401;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	1633;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	167;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	1877;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	2109;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	2363;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	2605;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	273;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	2859;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	3099;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	3337;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	3589;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	3843;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	385;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	4085;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	4339;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	4593;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	4835;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	489;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	603;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	709;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	823;"	d
CCU41_IN2_VADC0_G0BFL1	xmc4_ccu4_map.h	929;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	1030;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	1158;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	1402;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	1634;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	168;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	1878;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	2110;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	2364;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	2606;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	274;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	2860;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	3100;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	3338;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	3590;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	3844;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	386;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	4086;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	4340;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	4594;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	4836;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	490;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	604;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	710;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	824;"	d
CCU41_IN3_CCU41_ST0	xmc4_ccu4_map.h	930;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	1031;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	1159;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	1403;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	1635;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	169;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	1879;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	2111;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	2365;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	2607;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	275;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	2861;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	3101;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	3339;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	3591;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	3845;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	387;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	4087;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	4341;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	4595;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	4837;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	491;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	605;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	711;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	825;"	d
CCU41_IN3_CCU41_ST1	xmc4_ccu4_map.h	931;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	1032;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	1160;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	1404;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	1636;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	170;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	1880;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	2112;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	2366;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	2608;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	276;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	2862;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	3102;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	3340;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	3592;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	3846;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	388;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	4088;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	4342;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	4596;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	4838;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	492;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	606;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	712;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	826;"	d
CCU41_IN3_CCU41_ST2	xmc4_ccu4_map.h	932;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	1033;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	1161;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	1405;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	1637;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	171;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	1881;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	2113;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	2367;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	2609;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	277;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	2863;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	3103;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	3341;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	3593;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	3847;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	389;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	4089;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	4343;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	4597;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	4839;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	493;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	607;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	713;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	827;"	d
CCU41_IN3_CCU41_ST3	xmc4_ccu4_map.h	933;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	1162;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	1406;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	1638;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	1882;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	2114;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	2368;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	2610;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	2864;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	3104;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	3342;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	3594;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	3848;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	4090;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	4344;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	4598;"	d
CCU41_IN3_CCU81_IGBTO	xmc4_ccu4_map.h	4840;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1034;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1163;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1407;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1639;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	172;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1883;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2115;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2369;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2611;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	278;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2865;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3105;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3343;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3595;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3849;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	390;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4091;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4345;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4599;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4841;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	494;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	608;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	714;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	828;"	d
CCU41_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	934;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1035;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1164;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1408;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1640;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	173;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1884;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2116;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2370;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2612;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	279;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2866;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3106;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3344;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3596;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3850;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	391;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4092;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4346;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4600;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4842;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	495;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	609;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	715;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	829;"	d
CCU41_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	935;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	1036;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	1165;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	1641;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	2117;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	2371;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	2613;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	2867;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	3107;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	3345;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	3597;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	3851;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	4093;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	4347;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	4601;"	d
CCU41_IN3_P1_11	xmc4_ccu4_map.h	4843;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	1037;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	1166;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	1409;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	1642;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	174;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	1885;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	2118;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	2372;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	2614;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	280;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	2868;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	3108;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	3346;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	3598;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	3852;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	392;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	4094;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	4348;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	4602;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	4844;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	496;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	610;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	716;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	830;"	d
CCU41_IN3_P2_2	xmc4_ccu4_map.h	936;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	1038;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	1167;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	1410;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	1643;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	175;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	1886;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	2119;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	2373;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	2615;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	2869;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	3109;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	3347;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	3599;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	3853;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	393;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	4095;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	4349;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	4603;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	4845;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	611;"	d
CCU41_IN3_P2_9	xmc4_ccu4_map.h	831;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	1168;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	1411;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	1644;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	1887;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	2120;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	2374;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	2616;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	2870;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	3110;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	3348;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	3600;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	3854;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	4096;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	4350;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	4604;"	d
CCU41_IN3_POSIF1_OUT3	xmc4_ccu4_map.h	4846;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1169;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1412;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1645;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1888;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2121;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2375;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2617;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2871;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3111;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3349;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3601;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3855;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4097;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4351;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4605;"	d
CCU41_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4847;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1039;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1170;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1413;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1646;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	176;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1889;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2122;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2376;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2618;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	281;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2872;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3112;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3350;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3602;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3856;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	394;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4098;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4352;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4606;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4848;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	497;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	612;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	717;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	832;"	d
CCU41_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	937;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	1040;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	1171;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	1414;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	1647;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	177;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	1890;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	2123;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	2377;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	2619;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	282;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	2873;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	3113;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	3351;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	3603;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	3857;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	395;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	4099;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	4353;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	4607;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	4849;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	498;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	613;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	718;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	833;"	d
CCU41_IN3_SCU_GSC41	xmc4_ccu4_map.h	938;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	1041;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	1172;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	1415;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	1648;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	178;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	1891;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	2124;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	2378;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	2620;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	283;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	2874;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	3114;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	3352;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	3604;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	3858;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	396;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	4100;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	4354;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	4608;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	4850;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	499;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	614;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	719;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	834;"	d
CCU41_IN3_VADC0_G0BFL2	xmc4_ccu4_map.h	939;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	1042;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	1173;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	1416;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	1649;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	179;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	1892;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	2125;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	2379;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	2621;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	284;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	2875;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	3115;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	3353;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	3605;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	3859;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	397;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	4101;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	4355;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	4609;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	4851;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	500;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	615;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	720;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	835;"	d
CCU41_IN3_VADC0_G1ARBCNT	xmc4_ccu4_map.h	940;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	1174;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	1417;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	1650;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	1893;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	2126;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	2380;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	2622;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	2876;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	3116;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	3354;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	3606;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	3860;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	4102;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	4356;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	4610;"	d
CCU42_IN0_CCU42_ST0	xmc4_ccu4_map.h	4852;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	1175;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	1418;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	1651;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	1894;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	2127;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	2381;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	2623;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	2877;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	3117;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	3355;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	3607;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	3861;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	4103;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	4357;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	4611;"	d
CCU42_IN0_CCU42_ST1	xmc4_ccu4_map.h	4853;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	1176;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	1419;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	1652;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	1895;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	2128;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	2382;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	2624;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	2878;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	3118;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	3356;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	3608;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	3862;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	4104;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	4358;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	4612;"	d
CCU42_IN0_CCU42_ST2	xmc4_ccu4_map.h	4854;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	1177;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	1420;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	1653;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	1896;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	2129;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	2383;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	2625;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	2879;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	3119;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	3357;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	3609;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	3863;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	4105;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	4359;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	4613;"	d
CCU42_IN0_CCU42_ST3	xmc4_ccu4_map.h	4855;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	1178;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	1421;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	1654;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	1897;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	2130;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	2384;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	2626;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	2880;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	3120;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	3358;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	3610;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	3864;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	4106;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	4360;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	4614;"	d
CCU42_IN0_CCU80_IGBTO	xmc4_ccu4_map.h	4856;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1179;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1422;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1655;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1898;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2131;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2385;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2627;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2881;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3121;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3359;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3611;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3865;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4107;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4361;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4615;"	d
CCU42_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4857;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1180;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1423;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1656;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1899;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2132;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2386;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2628;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2882;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3122;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3360;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3612;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3866;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4108;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4362;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4616;"	d
CCU42_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4858;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	1181;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	1657;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	2133;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	2387;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	2629;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	2883;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	3123;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	3361;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	3613;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	3867;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	4109;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	4363;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	4617;"	d
CCU42_IN0_P2_15	xmc4_ccu4_map.h	4859;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	2134;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	2630;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	3362;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	3614;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	4110;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	4364;"	d
CCU42_IN0_P3_15	xmc4_ccu4_map.h	4860;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	1182;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	1658;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	2135;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	2388;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	2631;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	2884;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	3124;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	3363;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	3615;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	3868;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	4111;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	4365;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	4618;"	d
CCU42_IN0_P3_6	xmc4_ccu4_map.h	4861;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	1183;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	1424;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	1659;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	1900;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	2136;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	2389;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	2632;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	2885;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	3125;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	3364;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	3616;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	3869;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	4112;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	4366;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	4619;"	d
CCU42_IN0_POSIF0_OUT2	xmc4_ccu4_map.h	4862;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	1184;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	1425;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	1660;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	1901;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	2137;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	2390;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	2633;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	2886;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	3126;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	3365;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	3617;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	3870;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	4113;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	4367;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	4620;"	d
CCU42_IN0_POSIF0_OUT5	xmc4_ccu4_map.h	4863;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1185;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1426;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1661;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1902;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2138;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2391;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2634;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2887;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3127;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3366;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3618;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3871;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4114;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4368;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4621;"	d
CCU42_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4864;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	1186;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	1427;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	1662;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	1903;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	2139;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	2392;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	2635;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	2888;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	3128;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	3367;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	3619;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	3872;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	4115;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	4369;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	4622;"	d
CCU42_IN0_SCU_GSC42	xmc4_ccu4_map.h	4865;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1187;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1428;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1663;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1904;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2140;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2393;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2636;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2889;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3129;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3368;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3620;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3873;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4116;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4370;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4623;"	d
CCU42_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4866;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	1188;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	1429;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	1664;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	1905;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	2141;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	2394;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	2637;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	2890;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	3130;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	3369;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	3621;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	3874;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	4117;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	4371;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	4624;"	d
CCU42_IN1_CCU42_ST0	xmc4_ccu4_map.h	4867;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	1189;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	1430;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	1665;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	1906;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	2142;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	2395;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	2638;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	2891;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	3131;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	3370;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	3622;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	3875;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	4118;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	4372;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	4625;"	d
CCU42_IN1_CCU42_ST1	xmc4_ccu4_map.h	4868;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	1190;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	1431;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	1666;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	1907;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	2143;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	2396;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	2639;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	2892;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	3132;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	3371;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	3623;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	3876;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	4119;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	4373;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	4626;"	d
CCU42_IN1_CCU42_ST2	xmc4_ccu4_map.h	4869;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	1191;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	1432;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	1667;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	1908;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	2144;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	2397;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	2640;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	2893;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	3133;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	3372;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	3624;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	3877;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	4120;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	4374;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	4627;"	d
CCU42_IN1_CCU42_ST3	xmc4_ccu4_map.h	4870;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1192;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1433;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1668;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1909;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2145;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2398;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2641;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2894;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3134;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3373;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3625;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3878;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4121;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4375;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4628;"	d
CCU42_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4871;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1193;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1434;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1669;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1910;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2146;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2399;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2642;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2895;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3135;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3374;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3626;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3879;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4122;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4376;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4629;"	d
CCU42_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4872;"	d
CCU42_IN1_HRPWM0_QOUT3	xmc4_ccu4_map.h	1194;"	d
CCU42_IN1_HRPWM0_QOUT3	xmc4_ccu4_map.h	1435;"	d
CCU42_IN1_HRPWM0_QOUT3	xmc4_ccu4_map.h	1670;"	d
CCU42_IN1_HRPWM0_QOUT3	xmc4_ccu4_map.h	1911;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	1195;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	1671;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	2147;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	2400;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	2643;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	2896;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	3136;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	3375;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	3627;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	3880;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	4123;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	4377;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	4630;"	d
CCU42_IN1_P2_15	xmc4_ccu4_map.h	4873;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	2148;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	2644;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	3376;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	3628;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	4124;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	4378;"	d
CCU42_IN1_P3_14	xmc4_ccu4_map.h	4874;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	1196;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	1672;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	2149;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	2401;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	2645;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	2897;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	3137;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	3377;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	3629;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	3881;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	4125;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	4379;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	4631;"	d
CCU42_IN1_P3_5	xmc4_ccu4_map.h	4875;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1197;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1436;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1673;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	1912;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2150;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2402;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2646;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	2898;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3138;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3378;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3630;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	3882;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4126;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4380;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4632;"	d
CCU42_IN1_POSIF0_OUT2	xmc4_ccu4_map.h	4876;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	1198;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	1437;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	1674;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	1913;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	2151;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	2403;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	2647;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	2899;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	3139;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	3379;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	3631;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	3883;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	4127;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	4381;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	4633;"	d
CCU42_IN1_POSIF0_OUT5	xmc4_ccu4_map.h	4877;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1199;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1438;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1675;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1914;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2152;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2404;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2648;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2900;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3140;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3380;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3632;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3884;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4128;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4382;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4634;"	d
CCU42_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4878;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	1200;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	1439;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	1676;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	1915;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	2153;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	2405;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	2649;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	2901;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	3141;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	3381;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	3633;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	3885;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	4129;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	4383;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	4635;"	d
CCU42_IN1_SCU_GSC42	xmc4_ccu4_map.h	4879;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1201;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1440;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1677;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1916;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2154;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2406;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2650;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2902;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3142;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3382;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3634;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3886;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4130;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4384;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4636;"	d
CCU42_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4880;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	1202;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	1441;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	1678;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	1917;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	2155;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	2407;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	2651;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	2903;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	3635;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	3887;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	4131;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	4385;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	4637;"	d
CCU42_IN2_CAN0_SR7	xmc4_ccu4_map.h	4881;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	1203;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	1442;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	1679;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	1918;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	2156;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	2408;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	2652;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	2904;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	3143;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	3383;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	3636;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	3888;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	4132;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	4386;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	4638;"	d
CCU42_IN2_CCU42_ST0	xmc4_ccu4_map.h	4882;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	1204;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	1443;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	1680;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	1919;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	2157;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	2409;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	2653;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	2905;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	3144;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	3384;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	3637;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	3889;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	4133;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	4387;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	4639;"	d
CCU42_IN2_CCU42_ST1	xmc4_ccu4_map.h	4883;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	1205;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	1444;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	1681;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	1920;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	2158;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	2410;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	2654;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	2906;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	3145;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	3385;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	3638;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	3890;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	4134;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	4388;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	4640;"	d
CCU42_IN2_CCU42_ST2	xmc4_ccu4_map.h	4884;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	1206;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	1445;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	1682;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	1921;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	2159;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	2411;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	2655;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	2907;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	3146;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	3386;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	3639;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	3891;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	4135;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	4389;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	4641;"	d
CCU42_IN2_CCU42_ST3	xmc4_ccu4_map.h	4885;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1207;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1446;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1683;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1922;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2160;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2412;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2656;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2908;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3147;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3387;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3640;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3892;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4136;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4390;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4642;"	d
CCU42_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4886;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1208;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1447;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1684;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1923;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2161;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2413;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2657;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2909;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3148;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3388;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3641;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3893;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4137;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4391;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4643;"	d
CCU42_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4887;"	d
CCU42_IN2_HRPWM0_QOUT1	xmc4_ccu4_map.h	1209;"	d
CCU42_IN2_HRPWM0_QOUT1	xmc4_ccu4_map.h	1448;"	d
CCU42_IN2_HRPWM0_QOUT1	xmc4_ccu4_map.h	1685;"	d
CCU42_IN2_HRPWM0_QOUT1	xmc4_ccu4_map.h	1924;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	2162;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	2658;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	3389;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	3642;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	4138;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	4392;"	d
CCU42_IN2_P0_15	xmc4_ccu4_map.h	4888;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	1210;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	1686;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	2163;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	2414;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	2659;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	2910;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	3149;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	3390;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	3643;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	3894;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	4139;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	4393;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	4644;"	d
CCU42_IN2_P2_15	xmc4_ccu4_map.h	4889;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	1211;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	1687;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	2164;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	2415;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	2660;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	2911;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	3150;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	3391;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	3644;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	3895;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	4140;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	4394;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	4645;"	d
CCU42_IN2_P3_4	xmc4_ccu4_map.h	4890;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1212;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1449;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1688;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	1925;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2165;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2416;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2661;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	2912;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3151;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3392;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3645;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	3896;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4141;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4395;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4646;"	d
CCU42_IN2_POSIF0_OUT2	xmc4_ccu4_map.h	4891;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	1213;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	1450;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	1689;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	1926;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	2166;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	2417;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	2662;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	2913;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	3152;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	3393;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	3646;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	3897;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	4142;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	4396;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	4647;"	d
CCU42_IN2_POSIF0_OUT5	xmc4_ccu4_map.h	4892;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1214;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1451;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1690;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1927;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2167;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2418;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2663;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2914;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3153;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3394;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3647;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3898;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4143;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4397;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4648;"	d
CCU42_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4893;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	1215;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	1452;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	1691;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	1928;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	2168;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	2419;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	2664;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	2915;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	3154;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	3395;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	3648;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	3899;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	4144;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	4398;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	4649;"	d
CCU42_IN2_SCU_GSC42	xmc4_ccu4_map.h	4894;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1216;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1453;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1692;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1929;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2169;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2420;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2665;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2916;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3155;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3396;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3649;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3900;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4145;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4399;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4650;"	d
CCU42_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4895;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	1217;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	1454;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	1693;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	1930;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	2170;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	2421;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	2666;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	2917;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	3156;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	3397;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	3650;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	3901;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	4146;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	4400;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	4651;"	d
CCU42_IN3_CCU42_ST0	xmc4_ccu4_map.h	4896;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	1218;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	1455;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	1694;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	1931;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	2171;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	2422;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	2667;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	2918;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	3157;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	3398;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	3651;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	3902;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	4147;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	4401;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	4652;"	d
CCU42_IN3_CCU42_ST1	xmc4_ccu4_map.h	4897;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	1219;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	1456;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	1695;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	1932;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	2172;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	2423;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	2668;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	2919;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	3158;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	3399;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	3652;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	3903;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	4148;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	4402;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	4653;"	d
CCU42_IN3_CCU42_ST2	xmc4_ccu4_map.h	4898;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	1220;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	1457;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	1696;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	1933;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	2173;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	2424;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	2669;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	2920;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	3159;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	3400;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	3653;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	3904;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	4149;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	4403;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	4654;"	d
CCU42_IN3_CCU42_ST3	xmc4_ccu4_map.h	4899;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1221;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1458;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1697;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1934;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2174;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2425;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2670;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2921;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3160;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3401;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3654;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3905;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4150;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4404;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4655;"	d
CCU42_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4900;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1222;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1459;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1698;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1935;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2175;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2426;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2671;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2922;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3161;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3402;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3655;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3906;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4151;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4405;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4656;"	d
CCU42_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4901;"	d
CCU42_IN3_HRPWM0_QOUT2	xmc4_ccu4_map.h	1223;"	d
CCU42_IN3_HRPWM0_QOUT2	xmc4_ccu4_map.h	1460;"	d
CCU42_IN3_HRPWM0_QOUT2	xmc4_ccu4_map.h	1699;"	d
CCU42_IN3_HRPWM0_QOUT2	xmc4_ccu4_map.h	1936;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	2176;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	2672;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	3403;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	3656;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	4152;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	4406;"	d
CCU42_IN3_P0_14	xmc4_ccu4_map.h	4902;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	1224;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	1700;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	2177;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	2427;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	2673;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	2923;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	3162;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	3404;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	3657;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	3907;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	4153;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	4407;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	4657;"	d
CCU42_IN3_P2_15	xmc4_ccu4_map.h	4903;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	1225;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	1701;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	2178;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	2428;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	2674;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	2924;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	3163;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	3405;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	3658;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	3908;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	4154;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	4408;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	4658;"	d
CCU42_IN3_P3_3	xmc4_ccu4_map.h	4904;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	1226;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	1461;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	1702;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	1937;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	2179;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	2429;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	2675;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	2925;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	3164;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	3406;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	3659;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	3909;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	4155;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	4409;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	4659;"	d
CCU42_IN3_POSIF0_OUT2	xmc4_ccu4_map.h	4905;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1227;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1462;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1703;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	1938;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2180;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2430;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2676;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	2926;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3165;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3407;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3660;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	3910;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4156;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4410;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4660;"	d
CCU42_IN3_POSIF0_OUT5	xmc4_ccu4_map.h	4906;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1228;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1463;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1704;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1939;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2181;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2431;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2677;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2927;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3166;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3408;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3661;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3911;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4157;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4411;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4661;"	d
CCU42_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4907;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	1229;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	1464;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	1705;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	1940;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	2182;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	2432;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	2678;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	2928;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	3167;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	3409;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	3662;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	3912;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	4158;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	4412;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	4662;"	d
CCU42_IN3_SCU_GSC42	xmc4_ccu4_map.h	4908;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1230;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1465;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1706;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1941;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2183;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2433;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2679;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2929;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3168;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3410;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3663;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3913;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4159;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4413;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4663;"	d
CCU42_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4909;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	1231;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	1466;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	1707;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	1942;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	2184;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	2434;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	2680;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	2930;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	3169;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	3411;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	3664;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	3914;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	4160;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	4414;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	4664;"	d
CCU42_IN3_VADC0_G2ARBCNT	xmc4_ccu4_map.h	4910;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	1232;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	1467;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	1708;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	1943;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	2185;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	2435;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	2681;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	2931;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	3170;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	3412;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	3665;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	3915;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	4161;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	4415;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	4665;"	d
CCU43_IN0_CCU43_ST0	xmc4_ccu4_map.h	4911;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	1233;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	1468;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	1709;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	1944;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	2186;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	2436;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	2682;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	2932;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	3171;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	3413;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	3666;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	3916;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	4162;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	4416;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	4666;"	d
CCU43_IN0_CCU43_ST1	xmc4_ccu4_map.h	4912;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	1234;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	1469;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	1710;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	1945;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	2187;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	2437;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	2683;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	2933;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	3172;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	3414;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	3667;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	3917;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	4163;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	4417;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	4667;"	d
CCU43_IN0_CCU43_ST2	xmc4_ccu4_map.h	4913;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	1235;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	1470;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	1711;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	1946;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	2188;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	2438;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	2684;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	2934;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	3173;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	3415;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	3668;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	3918;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	4164;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	4418;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	4668;"	d
CCU43_IN0_CCU43_ST3	xmc4_ccu4_map.h	4914;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	1236;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	1471;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	1712;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	1947;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	2189;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	2439;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	2685;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	2935;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	3174;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	3416;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	3669;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	3919;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	4165;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	4419;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	4669;"	d
CCU43_IN0_CCU81_IGBTO	xmc4_ccu4_map.h	4915;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1237;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1472;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1713;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	1948;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2190;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2440;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2686;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	2936;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3175;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3417;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3670;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	3920;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4166;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4420;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4670;"	d
CCU43_IN0_ERU1_PDOUT0	xmc4_ccu4_map.h	4916;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1238;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1473;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1714;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	1949;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2191;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2441;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2687;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	2937;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3176;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3418;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3671;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	3921;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4167;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4421;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4671;"	d
CCU43_IN0_ERU1_PDOUT1	xmc4_ccu4_map.h	4917;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	1239;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	1715;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	2192;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	2442;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	2688;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	2938;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	3177;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	3419;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	3672;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	3922;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	4168;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	4422;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	4672;"	d
CCU43_IN0_P2_14	xmc4_ccu4_map.h	4918;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	2193;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	2689;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	3420;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	3673;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	4169;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	4423;"	d
CCU43_IN0_P4_6	xmc4_ccu4_map.h	4919;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	2194;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	2690;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	3421;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	3674;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	4170;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	4424;"	d
CCU43_IN0_P4_7	xmc4_ccu4_map.h	4920;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	1240;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	1474;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	1716;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	1950;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	2195;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	2443;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	2691;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	2939;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	3178;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	3422;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	3675;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	3923;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	4171;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	4425;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	4673;"	d
CCU43_IN0_POSIF1_OUT2	xmc4_ccu4_map.h	4921;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	1241;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	1475;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	1717;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	1951;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	2196;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	2444;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	2692;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	2940;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	3179;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	3423;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	3676;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	3924;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	4172;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	4426;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	4674;"	d
CCU43_IN0_POSIF1_OUT5	xmc4_ccu4_map.h	4922;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1242;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1476;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1718;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	1952;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2197;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2445;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2693;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	2941;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3180;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3424;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3677;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	3925;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4173;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4427;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4675;"	d
CCU43_IN0_SCU_ERU1_IOUT0	xmc4_ccu4_map.h	4923;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	1243;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	1477;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	1719;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	1953;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	2198;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	2446;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	2694;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	2942;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	3181;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	3425;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	3678;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	3926;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	4174;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	4428;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	4676;"	d
CCU43_IN0_SCU_GSC43	xmc4_ccu4_map.h	4924;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1244;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1478;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1720;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	1954;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2199;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2447;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2695;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	2943;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3182;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3426;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3679;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	3927;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4175;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4429;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4677;"	d
CCU43_IN0_U0C0_DX2INS	xmc4_ccu4_map.h	4925;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1245;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1479;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1721;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	1955;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2200;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2448;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2696;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	2944;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3183;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3427;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3680;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	3928;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4176;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4430;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4678;"	d
CCU43_IN0_VADC0_G0BFL0	xmc4_ccu4_map.h	4926;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	1246;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	1480;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	1722;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	1956;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	2201;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	2449;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	2697;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	2945;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	3681;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	3929;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	4177;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	4431;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	4679;"	d
CCU43_IN1_CAN0_SR7	xmc4_ccu4_map.h	4927;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	1247;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	1481;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	1723;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	1957;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	2202;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	2450;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	2698;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	2946;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	3184;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	3428;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	3682;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	3930;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	4178;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	4432;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	4680;"	d
CCU43_IN1_CCU43_ST0	xmc4_ccu4_map.h	4928;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	1248;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	1482;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	1724;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	1958;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	2203;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	2451;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	2699;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	2947;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	3185;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	3429;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	3683;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	3931;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	4179;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	4433;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	4681;"	d
CCU43_IN1_CCU43_ST1	xmc4_ccu4_map.h	4929;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	1249;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	1483;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	1725;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	1959;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	2204;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	2452;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	2700;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	2948;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	3186;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	3430;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	3684;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	3932;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	4180;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	4434;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	4682;"	d
CCU43_IN1_CCU43_ST2	xmc4_ccu4_map.h	4930;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	1250;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	1484;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	1726;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	1960;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	2205;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	2453;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	2701;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	2949;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	3187;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	3431;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	3685;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	3933;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	4181;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	4435;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	4683;"	d
CCU43_IN1_CCU43_ST3	xmc4_ccu4_map.h	4931;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1251;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1485;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1727;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	1961;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2206;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2454;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2702;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	2950;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3188;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3432;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3686;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	3934;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4182;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4436;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4684;"	d
CCU43_IN1_ERU1_PDOUT0	xmc4_ccu4_map.h	4932;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1252;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1486;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1728;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	1962;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2207;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2455;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2703;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	2951;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3189;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3433;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3687;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	3935;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4183;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4437;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4685;"	d
CCU43_IN1_ERU1_PDOUT1	xmc4_ccu4_map.h	4933;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	1253;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	1729;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	2208;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	2456;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	2704;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	2952;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	3190;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	3434;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	3688;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	3936;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	4184;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	4438;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	4686;"	d
CCU43_IN1_P2_14	xmc4_ccu4_map.h	4934;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	2209;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	2705;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	3435;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	3689;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	4185;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	4439;"	d
CCU43_IN1_P4_2	xmc4_ccu4_map.h	4935;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	2210;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	2706;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	3436;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	3690;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	4186;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	4440;"	d
CCU43_IN1_P4_5	xmc4_ccu4_map.h	4936;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1254;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1487;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1730;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	1963;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2211;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2457;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2707;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	2953;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3191;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3437;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3691;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	3937;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4187;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4441;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4687;"	d
CCU43_IN1_POSIF1_OUT2	xmc4_ccu4_map.h	4937;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	1255;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	1488;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	1731;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	1964;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	2212;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	2458;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	2708;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	2954;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	3192;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	3438;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	3692;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	3938;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	4188;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	4442;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	4688;"	d
CCU43_IN1_POSIF1_OUT5	xmc4_ccu4_map.h	4938;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1256;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1489;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1732;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	1965;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2213;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2459;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2709;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	2955;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3193;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3439;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3693;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	3939;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4189;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4443;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4689;"	d
CCU43_IN1_SCU_ERU1_IOUT1	xmc4_ccu4_map.h	4939;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	1257;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	1490;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	1733;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	1966;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	2214;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	2460;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	2710;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	2956;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	3194;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	3440;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	3694;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	3940;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	4190;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	4444;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	4690;"	d
CCU43_IN1_SCU_GSC43	xmc4_ccu4_map.h	4940;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1258;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1491;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1734;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	1967;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2215;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2461;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2711;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	2957;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3195;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3441;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3695;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	3941;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4191;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4445;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4691;"	d
CCU43_IN1_U0C1_DX2INS	xmc4_ccu4_map.h	4941;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	1259;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	1492;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	1735;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	1968;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	2216;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	2462;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	2712;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	2958;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	3196;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	3442;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	3696;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	3942;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	4192;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	4446;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	4692;"	d
CCU43_IN1_VADC0_G1BFL0	xmc4_ccu4_map.h	4942;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	1260;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	1493;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	1736;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	1969;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	2217;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	2463;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	2713;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	2959;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	3197;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	3443;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	3697;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	3943;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	4193;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	4447;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	4693;"	d
CCU43_IN2_CCU43_ST0	xmc4_ccu4_map.h	4943;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	1261;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	1494;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	1737;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	1970;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	2218;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	2464;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	2714;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	2960;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	3198;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	3444;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	3698;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	3944;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	4194;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	4448;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	4694;"	d
CCU43_IN2_CCU43_ST1	xmc4_ccu4_map.h	4944;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	1262;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	1495;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	1738;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	1971;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	2219;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	2465;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	2715;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	2961;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	3199;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	3445;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	3699;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	3945;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	4195;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	4449;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	4695;"	d
CCU43_IN2_CCU43_ST2	xmc4_ccu4_map.h	4945;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	1263;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	1496;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	1739;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	1972;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	2220;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	2466;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	2716;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	2962;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	3200;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	3446;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	3700;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	3946;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	4196;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	4450;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	4696;"	d
CCU43_IN2_CCU43_ST3	xmc4_ccu4_map.h	4946;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1264;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1497;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1740;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	1973;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2221;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2467;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2717;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	2963;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3201;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3447;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3701;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	3947;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4197;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4451;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4697;"	d
CCU43_IN2_ERU1_PDOUT0	xmc4_ccu4_map.h	4947;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1265;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1498;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1741;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	1974;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2222;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2468;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2718;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	2964;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3202;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3448;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3702;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	3948;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4198;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4452;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4698;"	d
CCU43_IN2_ERU1_PDOUT2	xmc4_ccu4_map.h	4948;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	2223;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	2719;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	3449;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	3703;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	4199;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	4453;"	d
CCU43_IN2_P2_13	xmc4_ccu4_map.h	4949;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	1266;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	1742;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	2224;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	2469;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	2720;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	2965;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	3203;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	3450;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	3704;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	3949;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	4200;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	4454;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	4699;"	d
CCU43_IN2_P2_14	xmc4_ccu4_map.h	4950;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	2225;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	2721;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	3451;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	3705;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	4201;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	4455;"	d
CCU43_IN2_P4_4	xmc4_ccu4_map.h	4951;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1267;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1499;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1743;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	1975;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2226;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2470;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2722;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	2966;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3204;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3452;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3706;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	3950;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4202;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4456;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4700;"	d
CCU43_IN2_POSIF1_OUT2	xmc4_ccu4_map.h	4952;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	1268;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	1500;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	1744;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	1976;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	2227;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	2471;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	2723;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	2967;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	3205;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	3453;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	3707;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	3951;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	4203;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	4457;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	4701;"	d
CCU43_IN2_POSIF1_OUT5	xmc4_ccu4_map.h	4953;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1269;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1501;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1745;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	1977;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2228;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2472;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2724;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	2968;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3206;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3454;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3708;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	3952;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4204;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4458;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4702;"	d
CCU43_IN2_SCU_ERU1_IOUT2	xmc4_ccu4_map.h	4954;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	1270;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	1502;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	1746;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	1978;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	2229;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	2473;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	2725;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	2969;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	3207;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	3455;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	3709;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	3953;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	4205;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	4459;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	4703;"	d
CCU43_IN2_SCU_GSC43	xmc4_ccu4_map.h	4955;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1271;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1503;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1747;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	1979;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2230;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2474;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2726;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	2970;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3208;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3456;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3710;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	3954;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4206;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4460;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4704;"	d
CCU43_IN2_U1C0_DX2INS	xmc4_ccu4_map.h	4956;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	1272;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	1504;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	1748;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	1980;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	2231;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	2475;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	2727;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	2971;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	3209;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	3457;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	3711;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	3955;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	4207;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	4461;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	4705;"	d
CCU43_IN2_VADC0_G2BFL0	xmc4_ccu4_map.h	4957;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	1273;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	1505;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	1749;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	1981;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	2232;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	2476;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	2728;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	2972;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	3210;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	3458;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	3712;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	3956;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	4208;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	4462;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	4706;"	d
CCU43_IN3_CCU43_ST0	xmc4_ccu4_map.h	4958;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	1274;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	1506;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	1750;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	1982;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	2233;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	2477;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	2729;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	2973;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	3211;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	3459;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	3713;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	3957;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	4209;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	4463;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	4707;"	d
CCU43_IN3_CCU43_ST1	xmc4_ccu4_map.h	4959;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	1275;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	1507;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	1751;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	1983;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	2234;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	2478;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	2730;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	2974;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	3212;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	3460;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	3714;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	3958;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	4210;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	4464;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	4708;"	d
CCU43_IN3_CCU43_ST2	xmc4_ccu4_map.h	4960;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	1276;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	1508;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	1752;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	1984;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	2235;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	2479;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	2731;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	2975;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	3213;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	3461;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	3715;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	3959;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	4211;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	4465;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	4709;"	d
CCU43_IN3_CCU43_ST3	xmc4_ccu4_map.h	4961;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1277;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1509;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1753;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	1985;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2236;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2480;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2732;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	2976;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3214;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3462;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3716;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	3960;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4212;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4466;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4710;"	d
CCU43_IN3_ERU1_PDOUT0	xmc4_ccu4_map.h	4962;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1278;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1510;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1754;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	1986;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2237;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2481;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2733;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	2977;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3215;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3463;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3717;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	3961;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4213;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4467;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4711;"	d
CCU43_IN3_ERU1_PDOUT3	xmc4_ccu4_map.h	4963;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	2238;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	2734;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	3464;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	3718;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	4214;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	4468;"	d
CCU43_IN3_P2_12	xmc4_ccu4_map.h	4964;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	1279;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	1755;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	2239;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	2482;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	2735;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	2978;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	3216;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	3465;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	3719;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	3962;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	4215;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	4469;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	4712;"	d
CCU43_IN3_P2_14	xmc4_ccu4_map.h	4965;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	2240;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	2736;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	3466;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	3720;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	4216;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	4470;"	d
CCU43_IN3_P4_3	xmc4_ccu4_map.h	4966;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	1280;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	1511;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	1756;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	1987;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	2241;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	2483;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	2737;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	2979;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	3217;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	3467;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	3721;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	3963;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	4217;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	4471;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	4713;"	d
CCU43_IN3_POSIF1_OUT2	xmc4_ccu4_map.h	4967;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1281;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1512;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1757;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	1988;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2242;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2484;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2738;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	2980;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3218;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3468;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3722;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	3964;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4218;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4472;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4714;"	d
CCU43_IN3_POSIF1_OUT5	xmc4_ccu4_map.h	4968;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1282;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1513;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1758;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	1989;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2243;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2485;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2739;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	2981;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3219;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3469;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3723;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	3965;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4219;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4473;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4715;"	d
CCU43_IN3_SCU_ERU1_IOUT3	xmc4_ccu4_map.h	4969;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	1283;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	1514;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	1759;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	1990;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	2244;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	2486;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	2740;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	2982;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	3220;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	3470;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	3724;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	3966;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	4220;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	4474;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	4716;"	d
CCU43_IN3_SCU_GSC43	xmc4_ccu4_map.h	4970;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1284;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1515;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1760;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	1991;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2245;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2487;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2741;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	2983;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3221;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3471;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3725;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	3967;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4221;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4475;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4717;"	d
CCU43_IN3_U1C1_DX2INS	xmc4_ccu4_map.h	4971;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	1285;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	1516;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	1761;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	1992;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	2246;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	2488;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	2742;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	2984;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	3222;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	3472;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	3726;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	3968;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	4222;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	4476;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	4718;"	d
CCU43_IN3_VADC0_G3ARBCNT	xmc4_ccu4_map.h	4972;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	1286;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	1517;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	1762;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	1993;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	2247;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	2489;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	2743;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	2985;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	3223;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	3473;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	3727;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	3969;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	4223;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	4477;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	4719;"	d
CCU43_IN3_VADC0_G3BFL0	xmc4_ccu4_map.h	4973;"	d
CCU4V1	xmc_device.h	277;"	d
CCU4V1	xmc_device.h	286;"	d
CCU4V1	xmc_device.h	295;"	d
CCU4V1	xmc_device.h	304;"	d
CCU4V1	xmc_device.h	313;"	d
CCU4V1	xmc_device.h	322;"	d
CCU4V1	xmc_device.h	331;"	d
CCU4V1	xmc_device.h	340;"	d
CCU4V1	xmc_device.h	349;"	d
CCU4V1	xmc_device.h	358;"	d
CCU4V1	xmc_device.h	367;"	d
CCU4V1	xmc_device.h	376;"	d
CCU4V1	xmc_device.h	385;"	d
CCU4V1	xmc_device.h	394;"	d
CCU4V1	xmc_device.h	413;"	d
CCU4V1	xmc_device.h	422;"	d
CCU4V1	xmc_device.h	431;"	d
CCU4V1	xmc_device.h	440;"	d
CCU4V1	xmc_device.h	449;"	d
CCU4V1	xmc_device.h	458;"	d
CCU4V1	xmc_device.h	467;"	d
CCU4V1	xmc_device.h	476;"	d
CCU4V1	xmc_device.h	485;"	d
CCU4V1	xmc_device.h	494;"	d
CCU4V1	xmc_device.h	503;"	d
CCU4V1	xmc_device.h	512;"	d
CCU4V1	xmc_device.h	521;"	d
CCU4V1	xmc_device.h	530;"	d
CCU4V2	xmc_device.h	1004;"	d
CCU4V2	xmc_device.h	1013;"	d
CCU4V2	xmc_device.h	1022;"	d
CCU4V2	xmc_device.h	1031;"	d
CCU4V2	xmc_device.h	1040;"	d
CCU4V2	xmc_device.h	1049;"	d
CCU4V2	xmc_device.h	1058;"	d
CCU4V2	xmc_device.h	1067;"	d
CCU4V2	xmc_device.h	1076;"	d
CCU4V2	xmc_device.h	1085;"	d
CCU4V2	xmc_device.h	128;"	d
CCU4V2	xmc_device.h	138;"	d
CCU4V2	xmc_device.h	148;"	d
CCU4V2	xmc_device.h	158;"	d
CCU4V2	xmc_device.h	168;"	d
CCU4V2	xmc_device.h	178;"	d
CCU4V2	xmc_device.h	188;"	d
CCU4V2	xmc_device.h	198;"	d
CCU4V2	xmc_device.h	208;"	d
CCU4V2	xmc_device.h	218;"	d
CCU4V2	xmc_device.h	228;"	d
CCU4V2	xmc_device.h	238;"	d
CCU4V2	xmc_device.h	248;"	d
CCU4V2	xmc_device.h	258;"	d
CCU4V2	xmc_device.h	268;"	d
CCU4V2	xmc_device.h	404;"	d
CCU4V2	xmc_device.h	539;"	d
CCU4V2	xmc_device.h	547;"	d
CCU4V2	xmc_device.h	555;"	d
CCU4V2	xmc_device.h	563;"	d
CCU4V2	xmc_device.h	571;"	d
CCU4V2	xmc_device.h	579;"	d
CCU4V2	xmc_device.h	587;"	d
CCU4V2	xmc_device.h	595;"	d
CCU4V2	xmc_device.h	603;"	d
CCU4V2	xmc_device.h	611;"	d
CCU4V2	xmc_device.h	619;"	d
CCU4V2	xmc_device.h	627;"	d
CCU4V2	xmc_device.h	635;"	d
CCU4V2	xmc_device.h	643;"	d
CCU4V2	xmc_device.h	651;"	d
CCU4V2	xmc_device.h	659;"	d
CCU4V2	xmc_device.h	667;"	d
CCU4V2	xmc_device.h	675;"	d
CCU4V2	xmc_device.h	683;"	d
CCU4V2	xmc_device.h	691;"	d
CCU4V2	xmc_device.h	699;"	d
CCU4V2	xmc_device.h	707;"	d
CCU4V2	xmc_device.h	715;"	d
CCU4V2	xmc_device.h	723;"	d
CCU4V2	xmc_device.h	731;"	d
CCU4V2	xmc_device.h	739;"	d
CCU4V2	xmc_device.h	747;"	d
CCU4V2	xmc_device.h	755;"	d
CCU4V2	xmc_device.h	763;"	d
CCU4V2	xmc_device.h	771;"	d
CCU4V2	xmc_device.h	779;"	d
CCU4V2	xmc_device.h	787;"	d
CCU4V2	xmc_device.h	795;"	d
CCU4V2	xmc_device.h	803;"	d
CCU4V2	xmc_device.h	811;"	d
CCU4V2	xmc_device.h	819;"	d
CCU4V2	xmc_device.h	827;"	d
CCU4V2	xmc_device.h	835;"	d
CCU4V2	xmc_device.h	844;"	d
CCU4V2	xmc_device.h	853;"	d
CCU4V2	xmc_device.h	862;"	d
CCU4V2	xmc_device.h	871;"	d
CCU4V2	xmc_device.h	880;"	d
CCU4V2	xmc_device.h	889;"	d
CCU4V2	xmc_device.h	898;"	d
CCU4V2	xmc_device.h	907;"	d
CCU4V2	xmc_device.h	916;"	d
CCU4V2	xmc_device.h	925;"	d
CCU4V2	xmc_device.h	941;"	d
CCU4V2	xmc_device.h	950;"	d
CCU4V2	xmc_device.h	959;"	d
CCU4V2	xmc_device.h	968;"	d
CCU4V2	xmc_device.h	977;"	d
CCU4V2	xmc_device.h	986;"	d
CCU4V2	xmc_device.h	995;"	d
CCU4V3	xmc_device.h	1094;"	d
CCU4V3	xmc_device.h	1102;"	d
CCU4V3	xmc_device.h	1110;"	d
CCU4V3	xmc_device.h	1118;"	d
CCU4V3	xmc_device.h	1126;"	d
CCU4V3	xmc_device.h	1135;"	d
CCU4V3	xmc_device.h	1144;"	d
CCU4V3	xmc_device.h	1153;"	d
CCU4V3	xmc_device.h	1162;"	d
CCU4V3	xmc_device.h	1171;"	d
CCU4V3	xmc_device.h	1180;"	d
CCU4V3	xmc_device.h	1189;"	d
CCU4V3	xmc_device.h	1198;"	d
CCU4V3	xmc_device.h	1207;"	d
CCU4V3	xmc_device.h	1216;"	d
CCU4V3	xmc_device.h	1225;"	d
CCU4V3	xmc_device.h	1234;"	d
CCU4V3	xmc_device.h	1243;"	d
CCU4V3	xmc_device.h	1252;"	d
CCU4V3	xmc_device.h	1261;"	d
CCU4V3	xmc_device.h	1270;"	d
CCU4V3	xmc_device.h	1279;"	d
CCU4V3	xmc_device.h	1290;"	d
CCU4V3	xmc_device.h	1299;"	d
CCU4V3	xmc_device.h	1308;"	d
CCU4V3	xmc_device.h	1317;"	d
CCU4V3	xmc_device.h	1326;"	d
CCU4V3	xmc_device.h	1335;"	d
CCU4V3	xmc_device.h	1344;"	d
CCU4V3	xmc_device.h	1353;"	d
CCU4V3	xmc_device.h	1362;"	d
CCU4V3	xmc_device.h	1371;"	d
CCU4V3	xmc_device.h	1381;"	d
CCU4V3	xmc_device.h	1391;"	d
CCU4V3	xmc_device.h	1401;"	d
CCU4V3	xmc_device.h	1411;"	d
CCU4V3	xmc_device.h	1421;"	d
CCU4V3	xmc_device.h	1431;"	d
CCU4V3	xmc_device.h	1441;"	d
CCU4V3	xmc_device.h	1451;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1056;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1187;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	128;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1312;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1443;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1568;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1693;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1824;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	186;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	1955;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	2080;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	2211;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	2342;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	245;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	2467;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	303;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	358;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	412;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	471;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	528;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	580;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	69;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	705;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	818;"	d
CCU80_IN0_CCU40_SR3	xmc4_ccu8_map.h	943;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1057;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1188;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1313;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1444;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1569;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1694;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1825;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	1956;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	2081;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	2212;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	2343;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	2468;"	d
CCU80_IN0_CCU80_ST0	xmc4_ccu8_map.h	529;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1058;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1189;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	129;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1314;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1445;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1570;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1695;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1826;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	187;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	1957;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	2082;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	2213;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	2344;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	2469;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	246;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	304;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	359;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	413;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	472;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	530;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	581;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	706;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	70;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	819;"	d
CCU80_IN0_CCU80_ST1	xmc4_ccu8_map.h	944;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1059;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1190;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	130;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1315;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1446;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1571;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1696;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1827;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	188;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	1958;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	2083;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	2214;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	2345;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	2470;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	247;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	305;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	360;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	414;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	473;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	531;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	582;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	707;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	71;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	820;"	d
CCU80_IN0_CCU80_ST2	xmc4_ccu8_map.h	945;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1060;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1191;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1316;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	131;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1447;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1572;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1697;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1828;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	189;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	1959;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	2084;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	2215;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	2346;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	2471;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	248;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	306;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	361;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	415;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	474;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	532;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	583;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	708;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	72;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	821;"	d
CCU80_IN0_CCU80_ST3	xmc4_ccu8_map.h	946;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1061;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1192;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1317;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1448;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1573;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1698;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1829;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	1960;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	2085;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	2216;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	2347;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	2472;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	584;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	709;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	822;"	d
CCU80_IN0_CCU81_SR3	xmc4_ccu8_map.h	947;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1062;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1193;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1318;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	132;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1449;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1574;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1699;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1830;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	190;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1961;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2086;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2217;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2348;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2473;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	249;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	307;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	362;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	416;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	475;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	533;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	585;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	710;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	73;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	823;"	d
CCU80_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	948;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	133;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	191;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	250;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	417;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	476;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	586;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	711;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	74;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	824;"	d
CCU80_IN0_HRPWM0_C0O	xmc4_ccu8_map.h	949;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1063;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1194;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1319;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	134;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1450;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1575;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1700;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1831;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	192;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	1962;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	2087;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	2218;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	2349;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	2474;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	251;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	308;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	363;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	418;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	477;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	534;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	587;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	712;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	75;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	825;"	d
CCU80_IN0_P0_7	xmc4_ccu8_map.h	950;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1064;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1195;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1320;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1451;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1576;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1701;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1832;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	1963;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	2088;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	2219;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	2350;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	2475;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	535;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	588;"	d
CCU80_IN0_P3_2	xmc4_ccu8_map.h	826;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1065;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1196;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1321;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1452;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1577;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1702;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1833;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	1964;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	2089;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	2220;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	2351;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	2476;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	536;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	589;"	d
CCU80_IN0_P3_4	xmc4_ccu8_map.h	827;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1066;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1197;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1322;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	135;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1453;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1578;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1703;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1834;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	193;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	1965;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	2090;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	2221;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	2352;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	2477;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	252;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	309;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	364;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	419;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	478;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	590;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	713;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	76;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	828;"	d
CCU80_IN0_POSIF0_OUT2	xmc4_ccu8_map.h	951;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1067;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1198;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1323;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	136;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1454;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1579;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1704;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1835;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	194;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	1966;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	2091;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	2222;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	2353;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	2478;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	253;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	310;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	365;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	420;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	479;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	591;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	714;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	77;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	829;"	d
CCU80_IN0_POSIF0_OUT5	xmc4_ccu8_map.h	952;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1068;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1199;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1324;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	137;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1455;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1580;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1705;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1836;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	195;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1967;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2092;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2223;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2354;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2479;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	254;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	311;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	366;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	421;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	480;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	537;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	592;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	715;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	78;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	830;"	d
CCU80_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	953;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1069;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1200;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1325;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	138;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1456;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1581;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1706;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1837;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	1968;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	196;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	2093;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	2224;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	2355;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	2480;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	255;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	312;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	367;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	422;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	481;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	538;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	593;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	716;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	79;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	831;"	d
CCU80_IN0_SCU_GSC80	xmc4_ccu8_map.h	954;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1070;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1201;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1326;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	139;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1457;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1582;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1707;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1838;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	1969;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	197;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	2094;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	2225;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	2356;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	2481;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	256;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	313;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	368;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	423;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	482;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	539;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	594;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	717;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	80;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	832;"	d
CCU80_IN0_VADC0_G0BFL0	xmc4_ccu8_map.h	955;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1071;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1202;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1327;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	140;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1458;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1583;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1708;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1839;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1970;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	198;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2095;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2226;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2357;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2482;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	257;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	314;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	369;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	424;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	483;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	540;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	595;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	718;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	81;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	833;"	d
CCU80_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	956;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1072;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1203;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1328;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	141;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1459;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1584;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1709;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1840;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	1971;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	199;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	2096;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	2227;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	2358;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	2483;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	258;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	315;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	370;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	425;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	484;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	541;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	596;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	719;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	82;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	834;"	d
CCU80_IN1_CCU41_SR3	xmc4_ccu8_map.h	957;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1073;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1204;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1329;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	142;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1460;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1585;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1710;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1841;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	1972;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	200;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	2097;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	2228;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	2359;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	2484;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	259;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	316;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	371;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	426;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	485;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	542;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	597;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	720;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	835;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	83;"	d
CCU80_IN1_CCU80_ST0	xmc4_ccu8_map.h	958;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1074;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1205;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1330;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1461;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1586;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1711;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1842;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	1973;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	2098;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	2229;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	2360;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	2485;"	d
CCU80_IN1_CCU80_ST1	xmc4_ccu8_map.h	543;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1075;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1206;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1331;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	143;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1462;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1587;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1712;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1843;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	1974;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	201;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	2099;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	2230;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	2361;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	2486;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	260;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	317;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	372;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	427;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	486;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	544;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	598;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	721;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	836;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	84;"	d
CCU80_IN1_CCU80_ST2	xmc4_ccu8_map.h	959;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1076;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1207;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1332;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	144;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1463;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1588;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1713;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1844;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	1975;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	202;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	2100;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	2231;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	2362;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	2487;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	261;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	318;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	373;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	428;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	487;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	545;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	599;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	722;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	837;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	85;"	d
CCU80_IN1_CCU80_ST3	xmc4_ccu8_map.h	960;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1077;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1208;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1333;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1464;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1589;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1714;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1845;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	1976;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	2101;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	2232;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	2363;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	2488;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	600;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	723;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	838;"	d
CCU80_IN1_CCU81_SR3	xmc4_ccu8_map.h	961;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1078;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1209;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1334;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	145;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1465;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1590;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1715;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1846;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1977;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	203;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2102;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2233;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2364;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2489;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	262;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	319;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	374;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	429;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	488;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	546;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	601;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	724;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	839;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	86;"	d
CCU80_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	962;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1079;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1210;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1335;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1466;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	146;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1591;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1716;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1847;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	1978;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	204;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	2103;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	2234;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	2365;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	2490;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	263;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	320;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	375;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	430;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	489;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	547;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	602;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	725;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	840;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	87;"	d
CCU80_IN1_ERU1_PDOUT1	xmc4_ccu8_map.h	963;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	147;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	205;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	264;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	431;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	490;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	603;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	726;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	841;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	88;"	d
CCU80_IN1_HRPWM0_C1O	xmc4_ccu8_map.h	964;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1080;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1211;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1336;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1467;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	148;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1592;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1717;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1848;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	1979;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	206;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	2104;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	2235;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	2366;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	2491;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	265;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	321;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	376;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	432;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	491;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	548;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	604;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	727;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	842;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	89;"	d
CCU80_IN1_P0_7	xmc4_ccu8_map.h	965;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1081;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1212;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1337;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1468;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	149;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1593;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1718;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1849;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	1980;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	207;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	2105;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	2236;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	2367;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	2492;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	266;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	322;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	377;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	433;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	492;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	549;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	605;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	728;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	843;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	90;"	d
CCU80_IN1_P0_8	xmc4_ccu8_map.h	966;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1082;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1213;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1338;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1469;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1594;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1719;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1850;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	1981;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	2106;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	2237;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	2368;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	2493;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	550;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	606;"	d
CCU80_IN1_P3_1	xmc4_ccu8_map.h	844;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1083;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1214;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1339;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1470;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	150;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1595;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1720;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1851;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	1982;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	208;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	2107;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	2238;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	2369;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	2494;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	267;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	323;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	378;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	434;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	493;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	607;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	729;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	845;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	91;"	d
CCU80_IN1_POSIF0_OUT2	xmc4_ccu8_map.h	967;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1084;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1215;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1340;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1471;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	151;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1596;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1721;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1852;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	1983;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	209;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	2108;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	2239;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	2370;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	2495;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	268;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	324;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	379;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	435;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	494;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	608;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	730;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	846;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	92;"	d
CCU80_IN1_POSIF0_OUT5	xmc4_ccu8_map.h	968;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1085;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1216;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1341;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1472;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	152;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1597;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1722;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1853;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1984;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2109;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	210;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2240;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2371;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2496;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	269;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	325;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	380;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	436;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	495;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	551;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	609;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	731;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	847;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	93;"	d
CCU80_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	969;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1086;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1217;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1342;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1473;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	153;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1598;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1723;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1854;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	1985;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	2110;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	211;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	2241;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	2372;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	2497;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	270;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	326;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	381;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	437;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	496;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	552;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	610;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	732;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	848;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	94;"	d
CCU80_IN1_SCU_GSC80	xmc4_ccu8_map.h	970;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1087;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1218;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1343;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1474;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	154;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1599;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1724;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1855;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	1986;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	2111;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	212;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	2242;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	2373;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	2498;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	271;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	327;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	382;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	438;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	497;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	553;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	611;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	733;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	849;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	95;"	d
CCU80_IN1_VADC0_G0BFL1	xmc4_ccu8_map.h	971;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1088;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1219;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1344;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1475;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1600;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1725;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1856;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	1987;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	2112;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	2243;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	2374;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	2499;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	612;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	734;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	850;"	d
CCU80_IN2_CCU42_SR3	xmc4_ccu8_map.h	972;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1089;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1220;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1345;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1476;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	155;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1601;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1726;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1857;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	1988;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	2113;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	213;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	2244;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	2375;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	2500;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	272;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	328;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	383;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	439;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	498;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	554;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	613;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	735;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	851;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	96;"	d
CCU80_IN2_CCU80_ST0	xmc4_ccu8_map.h	973;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1090;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1221;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1346;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1477;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	156;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1602;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1727;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1858;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	1989;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	2114;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	214;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	2245;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	2376;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	2501;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	273;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	329;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	384;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	440;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	499;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	555;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	614;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	736;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	852;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	974;"	d
CCU80_IN2_CCU80_ST1	xmc4_ccu8_map.h	97;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1091;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1222;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1347;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1478;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1603;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1728;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1859;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	1990;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	2115;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	2246;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	2377;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	2502;"	d
CCU80_IN2_CCU80_ST2	xmc4_ccu8_map.h	556;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1092;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1223;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1348;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1479;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	157;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1604;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1729;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1860;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	1991;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	2116;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	215;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	2247;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	2378;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	2503;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	274;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	330;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	385;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	441;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	500;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	557;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	615;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	737;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	853;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	975;"	d
CCU80_IN2_CCU80_ST3	xmc4_ccu8_map.h	98;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1093;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1224;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1349;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1480;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1605;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1730;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1861;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	1992;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	2117;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	2248;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	2379;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	2504;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	616;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	738;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	854;"	d
CCU80_IN2_CCU81_SR3	xmc4_ccu8_map.h	976;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1094;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1225;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1350;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1481;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	158;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1606;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1731;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1862;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	1993;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	2118;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	216;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	2249;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	2380;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	2505;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	275;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	331;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	386;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	442;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	501;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	558;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	617;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	739;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	855;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	977;"	d
CCU80_IN2_ERU1_PDOUT0	xmc4_ccu8_map.h	99;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	100;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1095;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1226;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1351;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1482;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	159;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1607;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1732;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1863;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1994;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2119;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	217;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2250;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2381;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2506;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	276;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	332;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	387;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	443;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	502;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	559;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	618;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	740;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	856;"	d
CCU80_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	978;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	101;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	160;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	218;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	277;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	444;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	503;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	619;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	741;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	857;"	d
CCU80_IN2_HRPWM0_C2O	xmc4_ccu8_map.h	979;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	102;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1096;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1227;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1352;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1483;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1608;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	161;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1733;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1864;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	1995;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	2120;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	219;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	2251;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	2382;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	2507;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	278;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	333;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	388;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	445;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	504;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	560;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	620;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	742;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	858;"	d
CCU80_IN2_P0_6	xmc4_ccu8_map.h	980;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	103;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1097;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1228;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1353;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1484;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1609;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	162;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1734;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1865;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	1996;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	2121;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	220;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	2252;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	2383;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	2508;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	279;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	334;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	389;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	446;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	505;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	561;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	621;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	743;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	859;"	d
CCU80_IN2_P0_7	xmc4_ccu8_map.h	981;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	104;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1098;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1229;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1354;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1485;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1610;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1735;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1866;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	1997;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	2122;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	221;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	2253;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	2384;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	2509;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	335;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	447;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	562;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	622;"	d
CCU80_IN2_P3_0	xmc4_ccu8_map.h	860;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	105;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1099;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1230;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1355;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1486;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1611;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	163;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1736;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1867;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	1998;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	2123;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	222;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	2254;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	2385;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	2510;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	280;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	336;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	390;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	448;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	506;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	623;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	744;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	861;"	d
CCU80_IN2_POSIF0_OUT2	xmc4_ccu8_map.h	982;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	106;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1100;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1231;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1356;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1487;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1612;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	164;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1737;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1868;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	1999;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	2124;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	223;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	2255;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	2386;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	2511;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	281;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	337;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	391;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	449;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	507;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	624;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	745;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	862;"	d
CCU80_IN2_POSIF0_OUT5	xmc4_ccu8_map.h	983;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	107;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1101;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1232;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1357;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1488;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1613;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	165;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1738;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1869;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2000;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2125;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	224;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2256;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2387;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2512;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	282;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	338;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	392;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	450;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	508;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	563;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	625;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	746;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	863;"	d
CCU80_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	984;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	108;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1102;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1233;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1358;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1489;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1614;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	166;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1739;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	1870;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	2001;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	2126;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	2257;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	225;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	2388;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	2513;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	283;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	339;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	393;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	451;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	509;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	564;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	626;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	747;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	864;"	d
CCU80_IN2_SCU_GSC80	xmc4_ccu8_map.h	985;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	109;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1103;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1234;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1359;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1490;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1615;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	167;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1740;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	1871;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	2002;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	2127;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	2258;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	226;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	2389;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	2514;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	284;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	340;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	394;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	452;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	510;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	565;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	627;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	748;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	865;"	d
CCU80_IN2_VADC0_G0BFL2	xmc4_ccu8_map.h	986;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1104;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	110;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1235;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1360;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1491;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1616;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	168;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1741;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	1872;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	2003;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	2128;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	2259;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	227;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	2390;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	2515;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	285;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	341;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	395;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	453;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	511;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	628;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	749;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	866;"	d
CCU80_IN3_CCU43_SR3	xmc4_ccu8_map.h	987;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1105;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	111;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1236;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1361;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1492;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1617;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	169;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1742;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	1873;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	2004;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	2129;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	2260;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	228;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	2391;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	2516;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	286;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	342;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	396;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	454;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	512;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	566;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	629;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	750;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	867;"	d
CCU80_IN3_CCU80_ST0	xmc4_ccu8_map.h	988;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1106;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	112;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1237;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1362;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1493;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1618;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	170;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1743;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	1874;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	2005;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	2130;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	2261;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	229;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	2392;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	2517;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	287;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	343;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	397;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	455;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	513;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	567;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	630;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	751;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	868;"	d
CCU80_IN3_CCU80_ST1	xmc4_ccu8_map.h	989;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1107;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	113;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1238;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1363;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1494;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1619;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	171;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1744;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	1875;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	2006;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	2131;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	2262;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	230;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	2393;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	2518;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	288;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	344;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	398;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	456;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	514;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	568;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	631;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	752;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	869;"	d
CCU80_IN3_CCU80_ST2	xmc4_ccu8_map.h	990;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1108;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1239;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1364;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1495;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1620;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1745;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	1876;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	2007;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	2132;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	2263;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	2394;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	2519;"	d
CCU80_IN3_CCU80_ST3	xmc4_ccu8_map.h	569;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1109;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	114;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1240;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1365;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1496;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1621;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	172;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1746;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	1877;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	2008;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	2133;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	2264;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	231;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	2395;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	2520;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	289;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	345;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	399;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	457;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	515;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	632;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	753;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	870;"	d
CCU80_IN3_CCU81_SR3	xmc4_ccu8_map.h	991;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1110;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	115;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1241;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1366;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1497;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1622;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	173;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1747;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	1878;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	2009;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	2134;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	2265;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	232;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	2396;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	2521;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	290;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	346;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	400;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	458;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	516;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	570;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	633;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	754;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	871;"	d
CCU80_IN3_ERU1_PDOUT0	xmc4_ccu8_map.h	992;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1111;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	116;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1242;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1367;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1498;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1623;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1748;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	174;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1879;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2010;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2135;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2266;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	233;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2397;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2522;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	291;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	347;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	401;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	459;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	517;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	571;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	634;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	755;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	872;"	d
CCU80_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	993;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	117;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	175;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	234;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	292;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	460;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	518;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	635;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	756;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	873;"	d
CCU80_IN3_HRPWM0_C0O	xmc4_ccu8_map.h	994;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1112;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	118;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1243;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1368;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1499;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1624;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1749;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	176;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	1880;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	2011;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	2136;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	2267;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	235;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	2398;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	2523;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	293;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	348;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	402;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	461;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	519;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	572;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	636;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	757;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	874;"	d
CCU80_IN3_P0_7	xmc4_ccu8_map.h	995;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	1113;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	1369;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	1750;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	1881;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	2137;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	2268;"	d
CCU80_IN3_P3_13	xmc4_ccu8_map.h	2524;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1114;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1244;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1370;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1500;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1625;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1751;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	1882;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	2012;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	2138;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	2269;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	2399;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	2525;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	573;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	637;"	d
CCU80_IN3_P3_3	xmc4_ccu8_map.h	875;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1115;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	119;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1245;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1371;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1501;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1626;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1752;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	177;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	1883;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	2013;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	2139;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	2270;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	236;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	2400;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	2526;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	294;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	349;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	403;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	462;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	520;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	638;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	758;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	876;"	d
CCU80_IN3_POSIF0_OUT2	xmc4_ccu8_map.h	996;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1116;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	120;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1246;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1372;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1502;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1627;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1753;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	178;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	1884;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	2014;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	2140;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	2271;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	237;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	2401;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	2527;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	295;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	350;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	404;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	463;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	521;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	639;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	759;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	877;"	d
CCU80_IN3_POSIF0_OUT5	xmc4_ccu8_map.h	997;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1117;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	121;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1247;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1373;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1503;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1628;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1754;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	179;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1885;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2015;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2141;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2272;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	238;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2402;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2528;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	296;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	351;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	405;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	464;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	522;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	574;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	640;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	760;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	878;"	d
CCU80_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	998;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1118;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	122;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1248;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1374;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1504;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1629;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1755;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	180;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	1886;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	2016;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	2142;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	2273;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	239;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	2403;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	2529;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	297;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	352;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	406;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	465;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	523;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	575;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	641;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	761;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	879;"	d
CCU80_IN3_SCU_GSC80	xmc4_ccu8_map.h	999;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1000;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1119;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	123;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1249;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1375;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1505;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1630;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1756;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	181;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	1887;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	2017;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	2143;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	2274;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	2404;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	240;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	2530;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	298;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	353;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	407;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	466;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	524;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	576;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	642;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	762;"	d
CCU80_IN3_VADC0_G0BFL3	xmc4_ccu8_map.h	880;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1001;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1120;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1250;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1376;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1506;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1631;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1757;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	1888;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	2018;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	2144;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	2275;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	2405;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	2531;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	643;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	763;"	d
CCU81_IN0_CCU40_SR3	xmc4_ccu8_map.h	881;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1002;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1121;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1251;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1377;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1507;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1632;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1758;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	1889;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	2019;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	2145;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	2276;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	2406;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	2532;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	644;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	764;"	d
CCU81_IN0_CCU80_SR3	xmc4_ccu8_map.h	882;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1003;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1122;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1252;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1378;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1508;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1633;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1759;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	1890;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	2020;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	2146;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	2277;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	2407;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	2533;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	645;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	765;"	d
CCU81_IN0_CCU81_ST0	xmc4_ccu8_map.h	883;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1004;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1123;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1253;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1379;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1509;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1634;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1760;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	1891;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	2021;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	2147;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	2278;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	2408;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	2534;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	646;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	766;"	d
CCU81_IN0_CCU81_ST1	xmc4_ccu8_map.h	884;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1005;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1124;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1254;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1380;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1510;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1635;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1761;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	1892;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	2022;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	2148;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	2279;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	2409;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	2535;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	647;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	767;"	d
CCU81_IN0_CCU81_ST2	xmc4_ccu8_map.h	885;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1006;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1125;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1255;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1381;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1511;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1636;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1762;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	1893;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	2023;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	2149;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	2280;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	2410;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	2536;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	648;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	768;"	d
CCU81_IN0_CCU81_ST3	xmc4_ccu8_map.h	886;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1007;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1126;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1256;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1382;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1512;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1637;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1763;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	1894;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2024;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2150;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2281;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2411;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	2537;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	649;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	769;"	d
CCU81_IN0_ERU1_PDOUT0	xmc4_ccu8_map.h	887;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1008;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1127;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1257;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1383;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1513;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1638;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1764;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	1895;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	2025;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	2151;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	2282;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	2412;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	2538;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	650;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	770;"	d
CCU81_IN0_ERU1_PDOUT1	xmc4_ccu8_map.h	888;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1128;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1258;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1384;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1514;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1639;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1765;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	1896;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	2026;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	2152;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	2283;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	2413;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	2539;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	651;"	d
CCU81_IN0_P3_0	xmc4_ccu8_map.h	889;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1129;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1259;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1385;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1515;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1640;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1766;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	1897;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	2027;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	2153;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	2284;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	2414;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	2540;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	652;"	d
CCU81_IN0_P5_0	xmc4_ccu8_map.h	890;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1130;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1260;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1386;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1516;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1641;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1767;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	1898;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	2028;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	2154;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	2285;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	2415;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	2541;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	653;"	d
CCU81_IN0_P5_1	xmc4_ccu8_map.h	891;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1009;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1131;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1261;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1387;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1517;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1642;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1768;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	1899;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	2029;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	2155;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	2286;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	2416;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	2542;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	654;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	771;"	d
CCU81_IN0_POSIF1_OUT2	xmc4_ccu8_map.h	892;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1010;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1132;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1262;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1388;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1518;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1643;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1769;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	1900;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	2030;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	2156;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	2287;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	2417;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	2543;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	655;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	772;"	d
CCU81_IN0_POSIF1_OUT5	xmc4_ccu8_map.h	893;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1011;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1133;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1263;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1389;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1519;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1644;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1770;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	1901;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2031;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2157;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2288;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2418;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	2544;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	656;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	773;"	d
CCU81_IN0_SCU_ERU1_IOUT0	xmc4_ccu8_map.h	894;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1012;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1134;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1264;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1390;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1520;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1645;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1771;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	1902;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	2032;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	2158;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	2289;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	2419;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	2545;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	657;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	774;"	d
CCU81_IN0_SCU_GSC81	xmc4_ccu8_map.h	895;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1013;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1135;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1265;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1391;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1521;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1646;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1772;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	1903;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2033;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2159;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2290;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2420;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	2546;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	658;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	775;"	d
CCU81_IN0_VADC0_G0SR3	xmc4_ccu8_map.h	896;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1014;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1136;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1266;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1392;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1522;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1647;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1773;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	1904;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	2034;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	2160;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	2291;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	2421;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	2547;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	659;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	776;"	d
CCU81_IN1_CCU41_SR3	xmc4_ccu8_map.h	897;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1015;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1137;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1267;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1393;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1523;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1648;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1774;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	1905;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	2035;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	2161;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	2292;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	2422;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	2548;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	660;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	777;"	d
CCU81_IN1_CCU80_SR3	xmc4_ccu8_map.h	898;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1016;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1138;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1268;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1394;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1524;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1649;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1775;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	1906;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	2036;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	2162;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	2293;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	2423;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	2549;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	661;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	778;"	d
CCU81_IN1_CCU81_ST0	xmc4_ccu8_map.h	899;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1017;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1139;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1269;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1395;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1525;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1650;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1776;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	1907;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	2037;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	2163;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	2294;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	2424;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	2550;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	662;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	779;"	d
CCU81_IN1_CCU81_ST1	xmc4_ccu8_map.h	900;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1018;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1140;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1270;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1396;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1526;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1651;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1777;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	1908;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	2038;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	2164;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	2295;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	2425;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	2551;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	663;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	780;"	d
CCU81_IN1_CCU81_ST2	xmc4_ccu8_map.h	901;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1019;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1141;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1271;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1397;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1527;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1652;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1778;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	1909;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	2039;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	2165;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	2296;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	2426;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	2552;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	664;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	781;"	d
CCU81_IN1_CCU81_ST3	xmc4_ccu8_map.h	902;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1020;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1142;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1272;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1398;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1528;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1653;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1779;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	1910;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2040;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2166;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2297;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2427;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	2553;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	665;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	782;"	d
CCU81_IN1_ERU1_PDOUT0	xmc4_ccu8_map.h	903;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	1143;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	1399;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	1780;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	1911;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	2167;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	2298;"	d
CCU81_IN1_P3_13	xmc4_ccu8_map.h	2554;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1144;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1273;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1400;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1529;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1654;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1781;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	1912;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	2041;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	2168;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	2299;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	2428;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	2555;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	666;"	d
CCU81_IN1_P5_0	xmc4_ccu8_map.h	904;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1145;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1274;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1401;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1530;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1655;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1782;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	1913;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	2042;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	2169;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	2300;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	2429;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	2556;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	667;"	d
CCU81_IN1_P5_2	xmc4_ccu8_map.h	905;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1021;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1146;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1275;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1402;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1531;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1656;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1783;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	1914;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	2043;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	2170;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	2301;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	2430;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	2557;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	668;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	783;"	d
CCU81_IN1_POSIF1_OUT2	xmc4_ccu8_map.h	906;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1022;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1147;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1276;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1403;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1532;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1657;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1784;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	1915;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	2044;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	2171;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	2302;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	2431;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	2558;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	669;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	784;"	d
CCU81_IN1_POSIF1_OUT5	xmc4_ccu8_map.h	907;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1023;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1148;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1277;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1404;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1533;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1658;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1785;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	1916;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2045;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2172;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2303;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2432;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	2559;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	670;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	785;"	d
CCU81_IN1_SCU_ERU1_IOUT1	xmc4_ccu8_map.h	908;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1024;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1149;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1278;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1405;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1534;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1659;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1786;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	1917;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	2046;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	2173;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	2304;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	2433;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	2560;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	671;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	786;"	d
CCU81_IN1_SCU_GSC81	xmc4_ccu8_map.h	909;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1025;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1150;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1279;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1406;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1535;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1660;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1787;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	1918;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	2047;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	2174;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	2305;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	2434;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	2561;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	672;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	787;"	d
CCU81_IN1_VADC0_G1SR3	xmc4_ccu8_map.h	910;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1026;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1151;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1280;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1407;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1536;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1661;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1788;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	1919;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	2048;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	2175;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	2306;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	2435;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	2562;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	673;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	788;"	d
CCU81_IN2_CCU42_SR3	xmc4_ccu8_map.h	911;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1027;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1152;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1281;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1408;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1537;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1662;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1789;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	1920;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	2049;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	2176;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	2307;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	2436;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	2563;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	674;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	789;"	d
CCU81_IN2_CCU80_SR3	xmc4_ccu8_map.h	912;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1028;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1153;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1282;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1409;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1538;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1663;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1790;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	1921;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	2050;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	2177;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	2308;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	2437;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	2564;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	675;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	790;"	d
CCU81_IN2_CCU81_ST0	xmc4_ccu8_map.h	913;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1029;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1154;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1283;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1410;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1539;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1664;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1791;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	1922;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	2051;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	2178;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	2309;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	2438;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	2565;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	676;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	791;"	d
CCU81_IN2_CCU81_ST1	xmc4_ccu8_map.h	914;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1030;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1155;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1284;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1411;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1540;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1665;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1792;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	1923;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	2052;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	2179;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	2310;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	2439;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	2566;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	677;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	792;"	d
CCU81_IN2_CCU81_ST2	xmc4_ccu8_map.h	915;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1031;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1156;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1285;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1412;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1541;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1666;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1793;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	1924;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	2053;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	2180;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	2311;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	2440;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	2567;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	678;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	793;"	d
CCU81_IN2_CCU81_ST3	xmc4_ccu8_map.h	916;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1032;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1157;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1286;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1413;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1542;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1667;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1794;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	1925;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	2054;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	2181;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	2312;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	2441;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	2568;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	679;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	794;"	d
CCU81_IN2_ERU1_PDOUT1	xmc4_ccu8_map.h	917;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1033;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1158;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1287;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1414;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1543;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1668;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1795;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	1926;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2055;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2182;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2313;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2442;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	2569;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	680;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	795;"	d
CCU81_IN2_ERU1_PDOUT2	xmc4_ccu8_map.h	918;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	1159;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	1415;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	1796;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	1927;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	2183;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	2314;"	d
CCU81_IN2_P3_12	xmc4_ccu8_map.h	2570;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1160;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1288;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1416;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1544;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1669;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1797;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	1928;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	2056;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	2184;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	2315;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	2443;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	2571;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	681;"	d
CCU81_IN2_P5_0	xmc4_ccu8_map.h	919;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	1161;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	1417;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	1798;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	1929;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	2185;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	2316;"	d
CCU81_IN2_P5_3	xmc4_ccu8_map.h	2572;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1034;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1162;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1289;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1418;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1545;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1670;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1799;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	1930;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	2057;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	2186;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	2317;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	2444;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	2573;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	682;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	796;"	d
CCU81_IN2_POSIF1_OUT2	xmc4_ccu8_map.h	920;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1035;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1163;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1290;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1419;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1546;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1671;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1800;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	1931;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	2058;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	2187;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	2318;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	2445;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	2574;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	683;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	797;"	d
CCU81_IN2_POSIF1_OUT5	xmc4_ccu8_map.h	921;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1036;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1164;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1291;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1420;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1547;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1672;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1801;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	1932;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2059;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2188;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2319;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2446;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	2575;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	684;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	798;"	d
CCU81_IN2_SCU_ERU1_IOUT2	xmc4_ccu8_map.h	922;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1037;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1165;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1292;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1421;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1548;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1673;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1802;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	1933;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	2060;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	2189;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	2320;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	2447;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	2576;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	685;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	799;"	d
CCU81_IN2_SCU_GSC81	xmc4_ccu8_map.h	923;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1038;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1166;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1293;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1422;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1549;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1674;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1803;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	1934;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	2061;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	2190;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	2321;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	2448;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	2577;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	686;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	800;"	d
CCU81_IN2_VADC0_G2SR3	xmc4_ccu8_map.h	924;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1039;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1167;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1294;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1423;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1550;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1675;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1804;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	1935;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	2062;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	2191;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	2322;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	2449;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	2578;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	687;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	801;"	d
CCU81_IN3_CCU43_SR3	xmc4_ccu8_map.h	925;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1040;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1168;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1295;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1424;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1551;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1676;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1805;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	1936;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	2063;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	2192;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	2323;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	2450;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	2579;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	688;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	802;"	d
CCU81_IN3_CCU80_SR3	xmc4_ccu8_map.h	926;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1041;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1169;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1296;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1425;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1552;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1677;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1806;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	1937;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	2064;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	2193;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	2324;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	2451;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	2580;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	689;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	803;"	d
CCU81_IN3_CCU81_ST0	xmc4_ccu8_map.h	927;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1042;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1170;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1297;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1426;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1553;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1678;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1807;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	1938;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	2065;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	2194;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	2325;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	2452;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	2581;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	690;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	804;"	d
CCU81_IN3_CCU81_ST1	xmc4_ccu8_map.h	928;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1043;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1171;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1298;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1427;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1554;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1679;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1808;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	1939;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	2066;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	2195;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	2326;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	2453;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	2582;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	691;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	805;"	d
CCU81_IN3_CCU81_ST2	xmc4_ccu8_map.h	929;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1044;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1172;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1299;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1428;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1555;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1680;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1809;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	1940;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	2067;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	2196;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	2327;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	2454;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	2583;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	692;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	806;"	d
CCU81_IN3_CCU81_ST3	xmc4_ccu8_map.h	930;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1045;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1173;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1300;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1429;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1556;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1681;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1810;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	1941;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	2068;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	2197;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	2328;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	2455;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	2584;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	693;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	807;"	d
CCU81_IN3_ERU1_PDOUT1	xmc4_ccu8_map.h	931;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1046;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1174;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1301;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1430;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1557;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1682;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1811;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	1942;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2069;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2198;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2329;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2456;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	2585;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	694;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	808;"	d
CCU81_IN3_ERU1_PDOUT3	xmc4_ccu8_map.h	932;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	1175;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	1431;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	1812;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	1943;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	2199;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	2330;"	d
CCU81_IN3_P3_11	xmc4_ccu8_map.h	2586;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1176;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1302;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1432;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1558;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1683;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1813;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	1944;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	2070;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	2200;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	2331;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	2457;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	2587;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	695;"	d
CCU81_IN3_P5_0	xmc4_ccu8_map.h	933;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	1177;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	1433;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	1814;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	1945;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	2201;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	2332;"	d
CCU81_IN3_P5_4	xmc4_ccu8_map.h	2588;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1047;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1178;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1303;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1434;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1559;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1684;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1815;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	1946;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	2071;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	2202;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	2333;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	2458;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	2589;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	696;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	809;"	d
CCU81_IN3_POSIF1_OUT2	xmc4_ccu8_map.h	934;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1048;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1179;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1304;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1435;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1560;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1685;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1816;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	1947;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	2072;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	2203;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	2334;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	2459;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	2590;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	697;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	810;"	d
CCU81_IN3_POSIF1_OUT5	xmc4_ccu8_map.h	935;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1049;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1180;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1305;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1436;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1561;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1686;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1817;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	1948;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2073;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2204;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2335;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2460;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	2591;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	698;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	811;"	d
CCU81_IN3_SCU_ERU1_IOUT3	xmc4_ccu8_map.h	936;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1050;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1181;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1306;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1437;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1562;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1687;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1818;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	1949;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	2074;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	2205;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	2336;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	2461;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	2592;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	699;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	812;"	d
CCU81_IN3_SCU_GSC81	xmc4_ccu8_map.h	937;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1051;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1182;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1307;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1438;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1563;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1688;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1819;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	1950;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	2075;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	2206;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	2337;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	2462;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	2593;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	700;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	813;"	d
CCU81_IN3_VADC0_G3SR3	xmc4_ccu8_map.h	938;"	d
CCU8V1	xmc_device.h	278;"	d
CCU8V1	xmc_device.h	287;"	d
CCU8V1	xmc_device.h	296;"	d
CCU8V1	xmc_device.h	305;"	d
CCU8V1	xmc_device.h	314;"	d
CCU8V1	xmc_device.h	323;"	d
CCU8V1	xmc_device.h	332;"	d
CCU8V1	xmc_device.h	341;"	d
CCU8V1	xmc_device.h	350;"	d
CCU8V1	xmc_device.h	359;"	d
CCU8V1	xmc_device.h	368;"	d
CCU8V1	xmc_device.h	377;"	d
CCU8V1	xmc_device.h	386;"	d
CCU8V1	xmc_device.h	395;"	d
CCU8V1	xmc_device.h	414;"	d
CCU8V1	xmc_device.h	423;"	d
CCU8V1	xmc_device.h	432;"	d
CCU8V1	xmc_device.h	441;"	d
CCU8V1	xmc_device.h	450;"	d
CCU8V1	xmc_device.h	459;"	d
CCU8V1	xmc_device.h	468;"	d
CCU8V1	xmc_device.h	477;"	d
CCU8V1	xmc_device.h	486;"	d
CCU8V1	xmc_device.h	495;"	d
CCU8V1	xmc_device.h	504;"	d
CCU8V1	xmc_device.h	513;"	d
CCU8V1	xmc_device.h	522;"	d
CCU8V1	xmc_device.h	531;"	d
CCU8V2	xmc_device.h	1005;"	d
CCU8V2	xmc_device.h	1014;"	d
CCU8V2	xmc_device.h	1023;"	d
CCU8V2	xmc_device.h	1032;"	d
CCU8V2	xmc_device.h	1041;"	d
CCU8V2	xmc_device.h	1050;"	d
CCU8V2	xmc_device.h	1059;"	d
CCU8V2	xmc_device.h	1068;"	d
CCU8V2	xmc_device.h	1077;"	d
CCU8V2	xmc_device.h	1086;"	d
CCU8V2	xmc_device.h	129;"	d
CCU8V2	xmc_device.h	139;"	d
CCU8V2	xmc_device.h	149;"	d
CCU8V2	xmc_device.h	159;"	d
CCU8V2	xmc_device.h	169;"	d
CCU8V2	xmc_device.h	179;"	d
CCU8V2	xmc_device.h	189;"	d
CCU8V2	xmc_device.h	199;"	d
CCU8V2	xmc_device.h	209;"	d
CCU8V2	xmc_device.h	219;"	d
CCU8V2	xmc_device.h	229;"	d
CCU8V2	xmc_device.h	239;"	d
CCU8V2	xmc_device.h	249;"	d
CCU8V2	xmc_device.h	259;"	d
CCU8V2	xmc_device.h	269;"	d
CCU8V2	xmc_device.h	405;"	d
CCU8V2	xmc_device.h	836;"	d
CCU8V2	xmc_device.h	845;"	d
CCU8V2	xmc_device.h	854;"	d
CCU8V2	xmc_device.h	863;"	d
CCU8V2	xmc_device.h	872;"	d
CCU8V2	xmc_device.h	881;"	d
CCU8V2	xmc_device.h	890;"	d
CCU8V2	xmc_device.h	899;"	d
CCU8V2	xmc_device.h	908;"	d
CCU8V2	xmc_device.h	917;"	d
CCU8V2	xmc_device.h	926;"	d
CCU8V2	xmc_device.h	942;"	d
CCU8V2	xmc_device.h	951;"	d
CCU8V2	xmc_device.h	960;"	d
CCU8V2	xmc_device.h	969;"	d
CCU8V2	xmc_device.h	978;"	d
CCU8V2	xmc_device.h	987;"	d
CCU8V2	xmc_device.h	996;"	d
CCU8V3	xmc_device.h	1127;"	d
CCU8V3	xmc_device.h	1136;"	d
CCU8V3	xmc_device.h	1145;"	d
CCU8V3	xmc_device.h	1154;"	d
CCU8V3	xmc_device.h	1163;"	d
CCU8V3	xmc_device.h	1172;"	d
CCU8V3	xmc_device.h	1181;"	d
CCU8V3	xmc_device.h	1190;"	d
CCU8V3	xmc_device.h	1199;"	d
CCU8V3	xmc_device.h	1208;"	d
CCU8V3	xmc_device.h	1217;"	d
CCU8V3	xmc_device.h	1226;"	d
CCU8V3	xmc_device.h	1235;"	d
CCU8V3	xmc_device.h	1244;"	d
CCU8V3	xmc_device.h	1253;"	d
CCU8V3	xmc_device.h	1262;"	d
CCU8V3	xmc_device.h	1271;"	d
CCU8V3	xmc_device.h	1280;"	d
CCU8V3	xmc_device.h	1372;"	d
CCU8V3	xmc_device.h	1382;"	d
CCU8V3	xmc_device.h	1392;"	d
CCU8V3	xmc_device.h	1402;"	d
CCU8V3	xmc_device.h	1412;"	d
CCU8V3	xmc_device.h	1422;"	d
CCU8V3	xmc_device.h	1432;"	d
CCU8V3	xmc_device.h	1442;"	d
CCU8V3	xmc_device.h	1452;"	d
CFGH	xmc_dma.h	/^  __IO uint32_t  CFGH;$/;"	m	struct:__anon175
CFGL	xmc_dma.h	/^  __IO uint32_t  CFGL;$/;"	m	struct:__anon175
CH	xmc_dma.h	/^  GPDMA_CH_t CH[8];$/;"	m	struct:__anon176
CHENREG	xmc_dma.h	/^  __IO uint32_t  CHENREG;$/;"	m	struct:__anon176
CLC	xmc_ebu.h	/^  __IO uint32_t  CLC;$/;"	m	struct:__anon221
CLEARCHEV	xmc_dma.h	/^  __O  uint32_t  CLEARCHEV[10];$/;"	m	struct:__anon176
CLOCK_CTRL	xmc_sdmmc.h	/^  __IO uint16_t  CLOCK_CTRL;$/;"	m	struct:__anon263
CLOCK_GATING_SUPPORTED	xmc_device.h	1465;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1471;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1477;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1482;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1487;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1493;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1499;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1503;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1507;"	d
CLOCK_GATING_SUPPORTED	xmc_device.h	1511;"	d
CMTR	xmc_usic.h	/^  __IO uint32_t  CMTR;			\/**< Capture mode timer register*\/$/;"	m	struct:XMC_USIC_CH
COMMAND	xmc_sdmmc.h	/^  __IO uint16_t  COMMAND;$/;"	m	struct:__anon263
CTLH	xmc_dma.h	/^  __IO uint32_t  CTLH;$/;"	m	struct:__anon175
CTLL	xmc_dma.h	/^  __IO uint32_t  CTLL;$/;"	m	struct:__anon175
DAC01DATA	xmc_dac.h	/^  __IO uint32_t DAC01DATA;$/;"	m	struct:__anon168
DACCFG	xmc_dac.h	/^  } DACCFG[XMC_DAC_NO_CHANNELS];$/;"	m	struct:__anon168	typeref:struct:__anon168::__anon169
DACDATA	xmc_dac.h	/^  __IO uint32_t DACDATA[XMC_DAC_NO_CHANNELS];$/;"	m	struct:__anon168
DACPAT	xmc_dac.h	/^  } DACPAT[XMC_DAC_NO_CHANNELS];$/;"	m	struct:__anon168	typeref:struct:__anon168::__anon170
DAR	xmc_dma.h	/^  __IO uint32_t  DAR;$/;"	m	struct:__anon175
DATA_BUFFER	xmc_sdmmc.h	/^  __IO uint32_t  DATA_BUFFER;$/;"	m	struct:__anon263
DEBUG_SEL	xmc_sdmmc.h	/^  __O  uint32_t  DEBUG_SEL;$/;"	m	struct:__anon263
DMA0_PERIPHERAL_REQUEST_CAN_SR0_0	xmc_dma_map.h	70;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR0_1	xmc_dma_map.h	99;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR1_2	xmc_dma_map.h	129;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR1_3	xmc_dma_map.h	155;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR2_4	xmc_dma_map.h	185;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR2_5	xmc_dma_map.h	214;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR3_6	xmc_dma_map.h	248;"	d
DMA0_PERIPHERAL_REQUEST_CAN_SR3_7	xmc_dma_map.h	277;"	d
DMA0_PERIPHERAL_REQUEST_CCU40_SR0_0	xmc_dma_map.h	68;"	d
DMA0_PERIPHERAL_REQUEST_CCU40_SR0_1	xmc_dma_map.h	97;"	d
DMA0_PERIPHERAL_REQUEST_CCU40_SR1_2	xmc_dma_map.h	127;"	d
DMA0_PERIPHERAL_REQUEST_CCU40_SR1_3	xmc_dma_map.h	153;"	d
DMA0_PERIPHERAL_REQUEST_CCU41_SR0_4	xmc_dma_map.h	179;"	d
DMA0_PERIPHERAL_REQUEST_CCU41_SR0_5	xmc_dma_map.h	208;"	d
DMA0_PERIPHERAL_REQUEST_CCU41_SR1_6	xmc_dma_map.h	242;"	d
DMA0_PERIPHERAL_REQUEST_CCU41_SR1_7	xmc_dma_map.h	271;"	d
DMA0_PERIPHERAL_REQUEST_CCU42_SR0_0	xmc_dma_map.h	76;"	d
DMA0_PERIPHERAL_REQUEST_CCU42_SR0_1	xmc_dma_map.h	105;"	d
DMA0_PERIPHERAL_REQUEST_CCU42_SR1_2	xmc_dma_map.h	135;"	d
DMA0_PERIPHERAL_REQUEST_CCU42_SR1_3	xmc_dma_map.h	161;"	d
DMA0_PERIPHERAL_REQUEST_CCU43_SR0_4	xmc_dma_map.h	191;"	d
DMA0_PERIPHERAL_REQUEST_CCU43_SR0_5	xmc_dma_map.h	220;"	d
DMA0_PERIPHERAL_REQUEST_CCU43_SR1_6	xmc_dma_map.h	254;"	d
DMA0_PERIPHERAL_REQUEST_CCU43_SR1_7	xmc_dma_map.h	283;"	d
DMA0_PERIPHERAL_REQUEST_CCU80_SR0_0	xmc_dma_map.h	69;"	d
DMA0_PERIPHERAL_REQUEST_CCU80_SR0_1	xmc_dma_map.h	98;"	d
DMA0_PERIPHERAL_REQUEST_CCU80_SR1_2	xmc_dma_map.h	128;"	d
DMA0_PERIPHERAL_REQUEST_CCU80_SR1_3	xmc_dma_map.h	154;"	d
DMA0_PERIPHERAL_REQUEST_CCU81_SR0_4	xmc_dma_map.h	182;"	d
DMA0_PERIPHERAL_REQUEST_CCU81_SR0_5	xmc_dma_map.h	211;"	d
DMA0_PERIPHERAL_REQUEST_CCU81_SR1_6	xmc_dma_map.h	245;"	d
DMA0_PERIPHERAL_REQUEST_CCU81_SR1_7	xmc_dma_map.h	274;"	d
DMA0_PERIPHERAL_REQUEST_DAC_SR0_1	xmc_dma_map.h	96;"	d
DMA0_PERIPHERAL_REQUEST_DAC_SR0_5	xmc_dma_map.h	207;"	d
DMA0_PERIPHERAL_REQUEST_DAC_SR1_3	xmc_dma_map.h	152;"	d
DMA0_PERIPHERAL_REQUEST_DAC_SR1_4	xmc_dma_map.h	178;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM0_0	xmc_dma_map.h	65;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM0_7	xmc_dma_map.h	268;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM1_2	xmc_dma_map.h	123;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM1_6	xmc_dma_map.h	238;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM2_3	xmc_dma_map.h	149;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM2_4	xmc_dma_map.h	175;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM3_2	xmc_dma_map.h	124;"	d
DMA0_PERIPHERAL_REQUEST_DSD_SRM3_6	xmc_dma_map.h	239;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR0_0	xmc_dma_map.h	58;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR0_7	xmc_dma_map.h	261;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR1_2	xmc_dma_map.h	116;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR1_5	xmc_dma_map.h	198;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR2_3	xmc_dma_map.h	142;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR2_4	xmc_dma_map.h	168;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR3_1	xmc_dma_map.h	87;"	d
DMA0_PERIPHERAL_REQUEST_ERU0_SR3_6	xmc_dma_map.h	231;"	d
DMA0_PERIPHERAL_REQUEST_HRPWM0_SR0_0	xmc_dma_map.h	80;"	d
DMA0_PERIPHERAL_REQUEST_HRPWM0_SR0_5	xmc_dma_map.h	224;"	d
DMA0_PERIPHERAL_REQUEST_HRPWM0_SR1_1	xmc_dma_map.h	109;"	d
DMA0_PERIPHERAL_REQUEST_HRPWM0_SR1_7	xmc_dma_map.h	287;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR0_0	xmc_dma_map.h	71;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR0_1	xmc_dma_map.h	100;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR0_4	xmc_dma_map.h	186;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR0_5	xmc_dma_map.h	215;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR1_2	xmc_dma_map.h	130;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR1_3	xmc_dma_map.h	156;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR1_6	xmc_dma_map.h	249;"	d
DMA0_PERIPHERAL_REQUEST_USIC0_SR1_7	xmc_dma_map.h	278;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR0_0	xmc_dma_map.h	72;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR0_1	xmc_dma_map.h	101;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR0_4	xmc_dma_map.h	187;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR0_5	xmc_dma_map.h	216;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR1_2	xmc_dma_map.h	131;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR1_3	xmc_dma_map.h	157;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR1_6	xmc_dma_map.h	250;"	d
DMA0_PERIPHERAL_REQUEST_USIC1_SR1_7	xmc_dma_map.h	279;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR0_0	xmc_dma_map.h	59;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR0_7	xmc_dma_map.h	262;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR1_1	xmc_dma_map.h	88;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR1_6	xmc_dma_map.h	232;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR2_2	xmc_dma_map.h	117;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR2_3	xmc_dma_map.h	143;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR3_2	xmc_dma_map.h	118;"	d
DMA0_PERIPHERAL_REQUEST_VADC_C0SR3_3	xmc_dma_map.h	144;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR0_4	xmc_dma_map.h	169;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR0_5	xmc_dma_map.h	199;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR1_4	xmc_dma_map.h	170;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR1_5	xmc_dma_map.h	200;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR2_1	xmc_dma_map.h	89;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR2_6	xmc_dma_map.h	233;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR3_0	xmc_dma_map.h	60;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G0SR3_7	xmc_dma_map.h	263;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR0_1	xmc_dma_map.h	90;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR0_7	xmc_dma_map.h	264;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR1_3	xmc_dma_map.h	145;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR1_6	xmc_dma_map.h	234;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR2_3	xmc_dma_map.h	146;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR2_5	xmc_dma_map.h	201;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR3_2	xmc_dma_map.h	119;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G1SR3_7	xmc_dma_map.h	265;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR0_0	xmc_dma_map.h	63;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR0_5	xmc_dma_map.h	204;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR1_2	xmc_dma_map.h	122;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR1_4	xmc_dma_map.h	173;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR2_1	xmc_dma_map.h	93;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR2_4	xmc_dma_map.h	174;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR3_0	xmc_dma_map.h	64;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G2SR3_6	xmc_dma_map.h	237;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR0_1	xmc_dma_map.h	104;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR0_6	xmc_dma_map.h	253;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR1_3	xmc_dma_map.h	160;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR1_4	xmc_dma_map.h	190;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR2_2	xmc_dma_map.h	134;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR2_5	xmc_dma_map.h	219;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR3_0	xmc_dma_map.h	75;"	d
DMA0_PERIPHERAL_REQUEST_VADC_G3SR3_7	xmc_dma_map.h	282;"	d
DMA1_PERIPHERAL_REQUEST_CCU42_SR0_8	xmc_dma_map.h	300;"	d
DMA1_PERIPHERAL_REQUEST_CCU42_SR1_9	xmc_dma_map.h	313;"	d
DMA1_PERIPHERAL_REQUEST_CCU43_SR0_10	xmc_dma_map.h	326;"	d
DMA1_PERIPHERAL_REQUEST_CCU43_SR1_11	xmc_dma_map.h	339;"	d
DMA1_PERIPHERAL_REQUEST_DAC_SR0_10	xmc_dma_map.h	325;"	d
DMA1_PERIPHERAL_REQUEST_DAC_SR0_8	xmc_dma_map.h	299;"	d
DMA1_PERIPHERAL_REQUEST_DAC_SR1_11	xmc_dma_map.h	338;"	d
DMA1_PERIPHERAL_REQUEST_DAC_SR1_9	xmc_dma_map.h	312;"	d
DMA1_PERIPHERAL_REQUEST_DSD_SRM0_8	xmc_dma_map.h	298;"	d
DMA1_PERIPHERAL_REQUEST_DSD_SRM1_9	xmc_dma_map.h	311;"	d
DMA1_PERIPHERAL_REQUEST_DSD_SRM2_10	xmc_dma_map.h	324;"	d
DMA1_PERIPHERAL_REQUEST_DSD_SRM3_11	xmc_dma_map.h	337;"	d
DMA1_PERIPHERAL_REQUEST_ERU0_SR0_8	xmc_dma_map.h	295;"	d
DMA1_PERIPHERAL_REQUEST_ERU0_SR1_9	xmc_dma_map.h	308;"	d
DMA1_PERIPHERAL_REQUEST_ERU0_SR2_10	xmc_dma_map.h	321;"	d
DMA1_PERIPHERAL_REQUEST_ERU0_SR3_11	xmc_dma_map.h	334;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR0_10	xmc_dma_map.h	327;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR0_8	xmc_dma_map.h	301;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR1_11	xmc_dma_map.h	340;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR1_9	xmc_dma_map.h	314;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR2_10	xmc_dma_map.h	328;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR2_8	xmc_dma_map.h	302;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR3_11	xmc_dma_map.h	341;"	d
DMA1_PERIPHERAL_REQUEST_USIC2_SR3_9	xmc_dma_map.h	315;"	d
DMA1_PERIPHERAL_REQUEST_VADC_C0SR0_8	xmc_dma_map.h	296;"	d
DMA1_PERIPHERAL_REQUEST_VADC_C0SR1_9	xmc_dma_map.h	309;"	d
DMA1_PERIPHERAL_REQUEST_VADC_C0SR2_10	xmc_dma_map.h	322;"	d
DMA1_PERIPHERAL_REQUEST_VADC_C0SR3_11	xmc_dma_map.h	335;"	d
DMA1_PERIPHERAL_REQUEST_VADC_G3SR0_8	xmc_dma_map.h	297;"	d
DMA1_PERIPHERAL_REQUEST_VADC_G3SR1_9	xmc_dma_map.h	310;"	d
DMA1_PERIPHERAL_REQUEST_VADC_G3SR2_10	xmc_dma_map.h	323;"	d
DMA1_PERIPHERAL_REQUEST_VADC_G3SR3_11	xmc_dma_map.h	336;"	d
DMACFGREG	xmc_dma.h	/^  __IO uint32_t  DMACFGREG;$/;"	m	struct:__anon176
DMA_DESC_STS_PKTERR	xmc_usbd_regs.h	2403;"	d
DMA_PERIPHERAL_REQUEST	xmc_dma_map.h	52;"	d
DSR	xmc_dma.h	/^  __IO uint32_t  DSR;$/;"	m	struct:__anon175
DSTAT	xmc_dma.h	/^  __IO uint32_t  DSTAT;$/;"	m	struct:__anon175
DSTATAR	xmc_dma.h	/^  __IO uint32_t  DSTATAR;$/;"	m	struct:__anon175
DWC_DCFG_FRAME_INTERVAL_80	xmc_usbd_regs.h	1207;"	d
DWC_DCFG_FRAME_INTERVAL_85	xmc_usbd_regs.h	1208;"	d
DWC_DCFG_FRAME_INTERVAL_90	xmc_usbd_regs.h	1209;"	d
DWC_DCFG_FRAME_INTERVAL_95	xmc_usbd_regs.h	1210;"	d
DWC_DCFG_SEND_STALL	xmc_usbd_regs.h	1200;"	d
DWC_DEP0CTL_MPS_16	xmc_usbd_regs.h	1592;"	d
DWC_DEP0CTL_MPS_32	xmc_usbd_regs.h	1591;"	d
DWC_DEP0CTL_MPS_64	xmc_usbd_regs.h	1590;"	d
DWC_DEP0CTL_MPS_8	xmc_usbd_regs.h	1593;"	d
DWC_DEV_GLOBAL_REG_OFFSET	xmc_usbd_regs.h	1836;"	d
DWC_DEV_IN_EP_REG_OFFSET	xmc_usbd_regs.h	1842;"	d
DWC_DEV_OUT_EP_REG_OFFSET	xmc_usbd_regs.h	1847;"	d
DWC_DMAENABLE	xmc_usbd_regs.h	134;"	d
DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ	xmc_usbd_regs.h	1281;"	d
DWC_DSTS_ENUMSPD_FS_PHY_48MHZ	xmc_usbd_regs.h	1283;"	d
DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ	xmc_usbd_regs.h	1280;"	d
DWC_DSTS_ENUMSPD_LS_PHY_6MHZ	xmc_usbd_regs.h	1282;"	d
DWC_DSTS_GOUT_NAK	xmc_usbd_regs.h	588;"	d
DWC_DSTS_SETUP_COMP	xmc_usbd_regs.h	589;"	d
DWC_DSTS_SETUP_UPDT	xmc_usbd_regs.h	590;"	d
DWC_EP_REG_OFFSET	xmc_usbd_regs.h	1843;"	d
DWC_EXT_DMA_ARCH	xmc_usbd_regs.h	174;"	d
DWC_GAHBCFG_DMAENABLE	xmc_usbd_regs.h	303;"	d
DWC_GAHBCFG_GLBINT_ENABLE	xmc_usbd_regs.h	293;"	d
DWC_GAHBCFG_INT_DMA_BURST_INCR	xmc_usbd_regs.h	297;"	d
DWC_GAHBCFG_INT_DMA_BURST_INCR16	xmc_usbd_regs.h	300;"	d
DWC_GAHBCFG_INT_DMA_BURST_INCR4	xmc_usbd_regs.h	298;"	d
DWC_GAHBCFG_INT_DMA_BURST_INCR8	xmc_usbd_regs.h	299;"	d
DWC_GAHBCFG_INT_DMA_BURST_SINGLE	xmc_usbd_regs.h	296;"	d
DWC_GAHBCFG_TXFEMPTYLVL_EMPTY	xmc_usbd_regs.h	307;"	d
DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY	xmc_usbd_regs.h	308;"	d
DWC_GLBINTRMASK	xmc_usbd_regs.h	133;"	d
DWC_GRXSTS_PKTSTS_CH_HALTED	xmc_usbd_regs.h	615;"	d
DWC_GRXSTS_PKTSTS_DATA_TOGGLE_ERR	xmc_usbd_regs.h	614;"	d
DWC_GRXSTS_PKTSTS_IN	xmc_usbd_regs.h	612;"	d
DWC_GRXSTS_PKTSTS_IN_XFER_COMP	xmc_usbd_regs.h	613;"	d
DWC_HCFG_30_60_MHZ	xmc_usbd_regs.h	1936;"	d
DWC_HCFG_48_MHZ	xmc_usbd_regs.h	1937;"	d
DWC_HCFG_6_MHZ	xmc_usbd_regs.h	1938;"	d
DWC_HCSPLIT_XACTPOS_ALL	xmc_usbd_regs.h	2202;"	d
DWC_HCSPLIT_XACTPOS_BEGIN	xmc_usbd_regs.h	2201;"	d
DWC_HCSPLIT_XACTPOS_END	xmc_usbd_regs.h	2200;"	d
DWC_HCSPLIT_XACTPOS_MID	xmc_usbd_regs.h	2199;"	d
DWC_HCTSIZ_DATA0	xmc_usbd_regs.h	2314;"	d
DWC_HCTSIZ_DATA1	xmc_usbd_regs.h	2315;"	d
DWC_HCTSIZ_DATA2	xmc_usbd_regs.h	2316;"	d
DWC_HCTSIZ_MDATA	xmc_usbd_regs.h	2317;"	d
DWC_HCTSIZ_SETUP	xmc_usbd_regs.h	2318;"	d
DWC_HFNUM_MAX_FRNUM	xmc_usbd_regs.h	1986;"	d
DWC_HOST_MODE	xmc_usbd_regs.h	535;"	d
DWC_HPRT0_PRTSPD_FULL_SPEED	xmc_usbd_regs.h	2041;"	d
DWC_HPRT0_PRTSPD_HIGH_SPEED	xmc_usbd_regs.h	2040;"	d
DWC_HPRT0_PRTSPD_LOW_SPEED	xmc_usbd_regs.h	2042;"	d
DWC_HWCFG2_HS_PHY_TYPE_NOT_SUPPORTED	xmc_usbd_regs.h	825;"	d
DWC_HWCFG2_HS_PHY_TYPE_ULPI	xmc_usbd_regs.h	827;"	d
DWC_HWCFG2_HS_PHY_TYPE_UTMI	xmc_usbd_regs.h	826;"	d
DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI	xmc_usbd_regs.h	828;"	d
DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG	xmc_usbd_regs.h	814;"	d
DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG	xmc_usbd_regs.h	816;"	d
DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_DEVICE	xmc_usbd_regs.h	818;"	d
DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST	xmc_usbd_regs.h	820;"	d
DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE	xmc_usbd_regs.h	817;"	d
DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST	xmc_usbd_regs.h	819;"	d
DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG	xmc_usbd_regs.h	815;"	d
DWC_INT_DMA_ARCH	xmc_usbd_regs.h	175;"	d
DWC_MODE_HNP_SRP_CAPABLE	xmc_usbd_regs.h	177;"	d
DWC_MODE_NO_HNP_SRP_CAPABLE	xmc_usbd_regs.h	179;"	d
DWC_MODE_NO_SRP_CAPABLE_DEVICE	xmc_usbd_regs.h	181;"	d
DWC_MODE_NO_SRP_CAPABLE_HOST	xmc_usbd_regs.h	183;"	d
DWC_MODE_SRP_CAPABLE_DEVICE	xmc_usbd_regs.h	180;"	d
DWC_MODE_SRP_CAPABLE_HOST	xmc_usbd_regs.h	182;"	d
DWC_MODE_SRP_ONLY_CAPABLE	xmc_usbd_regs.h	178;"	d
DWC_NPTXEMPTYLVL_EMPTY	xmc_usbd_regs.h	135;"	d
DWC_NPTXEMPTYLVL_HALFEMPTY	xmc_usbd_regs.h	136;"	d
DWC_OTG_CHAN_REGS_OFFSET	xmc_usbd_regs.h	2460;"	d
DWC_OTG_HOST_CHAN_REGS_OFFSET	xmc_usbd_regs.h	2459;"	d
DWC_OTG_HOST_GLOBAL_REG_OFFSET	xmc_usbd_regs.h	2451;"	d
DWC_OTG_HOST_PORT_REGS_OFFSET	xmc_usbd_regs.h	2455;"	d
DWC_PTXEMPTYLVL_EMPTY	xmc_usbd_regs.h	137;"	d
DWC_PTXEMPTYLVL_HALFEMPTY	xmc_usbd_regs.h	138;"	d
DWC_SLAVE_ONLY_ARCH	xmc_usbd_regs.h	173;"	d
DWC_SOF_INTR_MASK	xmc_usbd_regs.h	532;"	d
DWC_STS_DATA_UPDT	xmc_usbd_regs.h	585;"	d
DWC_STS_XFER_COMP	xmc_usbd_regs.h	586;"	d
DXCR	xmc_usic.h	/^  __IO uint32_t  DXCR[6];		\/**< Input control registers DX0 to DX5.*\/$/;"	m	struct:XMC_USIC_CH
DeviceConnect	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*DeviceConnect)      (void);									\/**< Pointer to @ref XMC_USBD_DeviceConnect : Connect USB Device.*\/$/;"	m	struct:XMC_USBD_DRIVER
DeviceDisconnect	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*DeviceDisconnect)   (void);									\/**< Pointer to @ref XMC_USBD_DeviceDisconnect : Disconnect USB Device.*\/$/;"	m	struct:XMC_USBD_DRIVER
DeviceEvent_cb	xmc_usbd.h	/^  XMC_USBD_SignalDeviceEvent_t DeviceEvent_cb;                              \/**< The USB device event callback. *\/$/;"	m	struct:XMC_USBD_DEVICE
DeviceGetState	xmc_usbd.h	/^  XMC_USBD_STATE_t        (*DeviceGetState)     (const XMC_USBD_t *const obj);			\/**< Pointer to @ref XMC_USBD_DeviceGetState : Get current USB Device State.*\/$/;"	m	struct:XMC_USBD_DRIVER
DeviceSetAddress	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*DeviceSetAddress)   (uint8_t dev_addr, XMC_USBD_SET_ADDRESS_STAGE_t stage);\/**< Pointer to @ref XMC_USBD_DeviceSetAddress : Set USB Device Address.*\/$/;"	m	struct:XMC_USBD_DRIVER
ED	xmc_eru.h	/^      __IO uint32_t  ED         :  2;$/;"	m	struct:__anon130::__anon133::__anon134
EN_INT_SIGNAL_ERR	xmc_sdmmc.h	/^  __IO uint16_t  EN_INT_SIGNAL_ERR;$/;"	m	struct:__anon263
EN_INT_SIGNAL_NORM	xmc_sdmmc.h	/^  __IO uint16_t  EN_INT_SIGNAL_NORM;$/;"	m	struct:__anon263
EN_INT_STATUS_ERR	xmc_sdmmc.h	/^  __IO uint16_t  EN_INT_STATUS_ERR;$/;"	m	struct:__anon263
EN_INT_STATUS_NORM	xmc_sdmmc.h	/^  __IO uint16_t  EN_INT_STATUS_NORM;$/;"	m	struct:__anon263
ERU0_ETL0	xmc4_eru_map.h	57;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1020;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1103;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1189;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1274;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1360;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1445;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1530;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	157;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1616;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1702;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1787;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1873;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	1961;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	2048;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	230;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	309;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	382;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	458;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	528;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	607;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	680;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	761;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	78;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	849;"	d
ERU0_ETL0_INPUTA_P0_1	xmc4_eru_map.h	932;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1021;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1104;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1190;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1275;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1361;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1446;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1531;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	158;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1617;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1703;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1788;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1874;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	1962;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	2049;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	231;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	310;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	383;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	459;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	529;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	608;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	681;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	762;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	79;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	850;"	d
ERU0_ETL0_INPUTA_P2_5	xmc4_eru_map.h	933;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1105;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1191;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1276;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1362;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1447;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1532;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1618;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1704;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1789;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1875;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	1963;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	2050;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	682;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	763;"	d
ERU0_ETL0_INPUTA_P3_2	xmc4_eru_map.h	934;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1022;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1106;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1192;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1277;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1363;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1448;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1533;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	159;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1619;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1705;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1790;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1876;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	1964;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	2051;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	232;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	311;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	384;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	460;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	530;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	609;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	683;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	764;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	80;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	851;"	d
ERU0_ETL0_INPUTA_SCU_G0ORCOUT6	xmc4_eru_map.h	935;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1023;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1107;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1193;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1278;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1364;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1449;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1534;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	160;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1620;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1706;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1791;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1877;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	1965;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	2052;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	233;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	312;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	385;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	461;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	531;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	610;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	684;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	765;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	81;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	852;"	d
ERU0_ETL0_INPUTB_P0_0	xmc4_eru_map.h	936;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1024;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1108;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1194;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1279;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1365;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1450;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1535;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	161;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1621;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1707;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1792;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1878;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	1966;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	2053;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	234;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	313;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	386;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	462;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	532;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	611;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	685;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	766;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	82;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	853;"	d
ERU0_ETL0_INPUTB_P2_0	xmc4_eru_map.h	937;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1025;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1109;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1195;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1280;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1366;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1451;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1536;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1622;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	162;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1708;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1793;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1879;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	1967;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	2054;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	235;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	314;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	387;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	463;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	533;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	612;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	686;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	767;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	83;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	854;"	d
ERU0_ETL0_INPUTB_P2_4	xmc4_eru_map.h	938;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1110;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1196;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1281;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1367;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1452;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1537;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1623;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1709;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1794;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1880;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	1968;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	2055;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	687;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	768;"	d
ERU0_ETL0_INPUTB_P3_1	xmc4_eru_map.h	939;"	d
ERU0_ETL1	xmc4_eru_map.h	58;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1026;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1111;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1197;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1282;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1368;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1453;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1538;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1624;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1710;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1795;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1881;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	1969;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	2056;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	236;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	388;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	534;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	688;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	769;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	84;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	855;"	d
ERU0_ETL1_INPUTA_P0_10	xmc4_eru_map.h	940;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1027;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1112;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1198;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1283;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1369;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1454;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1539;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1625;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	163;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1711;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1796;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1882;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	1970;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	2057;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	237;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	315;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	389;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	464;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	535;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	613;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	689;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	770;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	856;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	85;"	d
ERU0_ETL1_INPUTA_P2_3	xmc4_eru_map.h	941;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1028;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1113;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1199;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1284;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1370;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1455;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1540;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1626;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	164;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1712;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1797;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1883;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	1971;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	2058;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	238;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	316;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	390;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	465;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	536;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	614;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	690;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	771;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	857;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	86;"	d
ERU0_ETL1_INPUTA_SCU_G0ORCOUT7	xmc4_eru_map.h	942;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1029;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1114;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1200;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1285;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1371;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1456;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1541;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1627;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	165;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1713;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1798;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1884;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	1972;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	2059;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	239;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	317;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	391;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	466;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	537;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	615;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	691;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	772;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	858;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	87;"	d
ERU0_ETL1_INPUTA_SCU_HIB_SR0	xmc4_eru_map.h	943;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1030;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1115;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1201;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1286;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1372;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1457;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1542;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1628;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1714;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1799;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1885;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	1973;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	2060;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	240;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	392;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	538;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	692;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	773;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	859;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	88;"	d
ERU0_ETL1_INPUTB_P0_9	xmc4_eru_map.h	944;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1031;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1116;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1202;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1287;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1373;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1458;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1543;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1629;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	166;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1715;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1800;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1886;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	1974;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	2061;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	241;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	318;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	393;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	467;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	539;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	616;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	693;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	774;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	860;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	89;"	d
ERU0_ETL1_INPUTB_P2_2	xmc4_eru_map.h	945;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1032;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1117;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1203;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1288;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1374;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1459;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1544;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1630;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1716;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1801;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1887;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	1975;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	2062;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	242;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	394;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	540;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	694;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	775;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	861;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	90;"	d
ERU0_ETL1_INPUTB_P2_6	xmc4_eru_map.h	946;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1033;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1118;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1204;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1289;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1375;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1460;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1545;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1631;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	167;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1717;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1802;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1888;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	1976;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	2063;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	243;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	319;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	395;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	468;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	541;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	617;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	695;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	776;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	862;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	91;"	d
ERU0_ETL1_INPUTB_SCU_HIB_SR1	xmc4_eru_map.h	947;"	d
ERU0_ETL2	xmc4_eru_map.h	59;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1119;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1290;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1546;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1632;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1803;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	1889;"	d
ERU0_ETL2_INPUTA_P0_13	xmc4_eru_map.h	2064;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1034;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1120;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1205;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1291;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1376;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1461;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1547;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1633;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	168;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1718;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1804;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1890;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	1977;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	2065;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	244;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	320;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	396;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	469;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	542;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	618;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	696;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	777;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	863;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	92;"	d
ERU0_ETL2_INPUTA_P0_8	xmc4_eru_map.h	948;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1035;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1121;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1206;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1292;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1377;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1462;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1548;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1634;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	169;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1719;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1805;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1891;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	1978;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	2066;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	245;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	321;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	397;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	470;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	543;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	619;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	697;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	778;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	864;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	93;"	d
ERU0_ETL2_INPUTA_P1_5	xmc4_eru_map.h	949;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1036;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1122;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1207;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1293;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1378;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1463;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1549;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1635;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	170;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1720;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1806;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1892;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	1979;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	2067;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	246;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	322;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	398;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	471;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	544;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	620;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	698;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	779;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	865;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	94;"	d
ERU0_ETL2_INPUTA_SCU_G1ORCOUT6	xmc4_eru_map.h	950;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1123;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1208;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1294;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1379;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1464;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1550;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1636;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1721;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1807;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1893;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	1980;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	2068;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	699;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	780;"	d
ERU0_ETL2_INPUTB_P0_12	xmc4_eru_map.h	951;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1037;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1124;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1209;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1295;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1380;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1465;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1551;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1637;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	171;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1722;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1808;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1894;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	1981;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	2069;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	247;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	323;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	399;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	472;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	545;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	621;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	700;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	781;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	866;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	952;"	d
ERU0_ETL2_INPUTB_P0_4	xmc4_eru_map.h	95;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1038;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1125;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1210;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1296;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1381;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1466;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1552;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1638;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1723;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	172;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1809;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1895;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	1982;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	2070;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	248;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	324;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	400;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	473;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	546;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	622;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	701;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	782;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	867;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	953;"	d
ERU0_ETL2_INPUTB_P0_7	xmc4_eru_map.h	96;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1039;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1126;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1211;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1297;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1382;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1467;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1553;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1639;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1724;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	173;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1810;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1896;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	1983;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	2071;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	249;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	325;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	401;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	474;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	547;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	623;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	702;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	783;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	868;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	954;"	d
ERU0_ETL2_INPUTB_P1_4	xmc4_eru_map.h	97;"	d
ERU0_ETL3	xmc4_eru_map.h	60;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1040;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1127;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1212;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1298;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1383;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1468;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1554;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1640;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1725;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1811;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1897;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	1984;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	2072;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	250;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	402;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	548;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	703;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	784;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	869;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	955;"	d
ERU0_ETL3_INPUTA_P0_11	xmc4_eru_map.h	98;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1041;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1128;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1213;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1299;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1384;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1469;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1555;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1641;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1726;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	174;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1812;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1898;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	1985;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	2073;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	251;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	326;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	403;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	475;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	549;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	624;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	704;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	785;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	870;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	956;"	d
ERU0_ETL3_INPUTA_P1_1	xmc4_eru_map.h	99;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1129;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1214;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1300;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1385;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1470;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1556;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1642;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1727;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1813;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1899;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	1986;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	2074;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	705;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	786;"	d
ERU0_ETL3_INPUTA_P3_6	xmc4_eru_map.h	957;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	100;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1042;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1130;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1215;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1301;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1386;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1471;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1557;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1643;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1728;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	175;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1814;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1900;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	1987;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	2075;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	252;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	327;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	404;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	476;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	550;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	625;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	706;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	787;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	871;"	d
ERU0_ETL3_INPUTA_SCU_G1ORCOUT7	xmc4_eru_map.h	958;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	101;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1043;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1131;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1216;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1302;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1387;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1472;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1558;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1644;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1729;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	176;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1815;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1901;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	1988;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	2076;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	253;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	328;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	405;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	477;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	551;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	626;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	707;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	788;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	872;"	d
ERU0_ETL3_INPUTB_P0_2	xmc4_eru_map.h	959;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	102;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1044;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1132;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1217;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1303;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1388;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1473;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1559;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1645;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1730;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	177;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1816;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1902;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	1989;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	2077;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	254;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	329;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	406;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	478;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	552;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	627;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	708;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	789;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	873;"	d
ERU0_ETL3_INPUTB_P0_6	xmc4_eru_map.h	960;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	103;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1045;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1133;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1218;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1304;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1389;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1474;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1560;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1646;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1731;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	178;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1817;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1903;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	1990;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	2078;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	255;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	330;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	407;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	479;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	553;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	628;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	709;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	790;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	874;"	d
ERU0_ETL3_INPUTB_P1_0	xmc4_eru_map.h	961;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1134;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1219;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1305;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1390;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1475;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1561;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1647;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1732;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1818;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1904;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	1991;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	2079;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	710;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	791;"	d
ERU0_ETL3_INPUTB_P3_5	xmc4_eru_map.h	962;"	d
ERU0_OGU0	xmc4_eru_map.h	62;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1079;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1165;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1250;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1336;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	135;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1421;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1506;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1592;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1678;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1763;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1849;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1937;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2024;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	208;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2112;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	287;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	360;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	436;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	506;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	585;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	658;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	739;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	825;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	908;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	996;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1080;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1166;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1251;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1337;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	136;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1422;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1507;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1593;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1679;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1764;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1850;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1938;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2025;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	209;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2113;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	288;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	361;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	437;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	507;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	586;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	659;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	740;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	826;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	909;"	d
ERU0_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	997;"	d
ERU0_OGU1	xmc4_eru_map.h	63;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1081;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1167;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1252;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1338;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	137;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1423;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1508;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1594;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1680;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1765;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1851;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1939;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2026;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	210;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2114;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	289;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	362;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	438;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	508;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	587;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	660;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	741;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	827;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	910;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	998;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1082;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1168;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1253;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1339;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	138;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1424;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1509;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1595;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1681;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1766;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1852;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1940;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2027;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2115;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	211;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	290;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	363;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	439;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	509;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	588;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	661;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	742;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	828;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	911;"	d
ERU0_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	999;"	d
ERU0_OGU2	xmc4_eru_map.h	64;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1000;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1083;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1169;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1254;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1340;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	139;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1425;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1510;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1596;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1682;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1767;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1853;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1941;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2028;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2116;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	212;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	291;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	364;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	440;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	510;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	589;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	662;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	743;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	829;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	912;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1001;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1084;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1170;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1255;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1341;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	140;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1426;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1511;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1597;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1683;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1768;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1854;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1942;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2029;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2117;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	213;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	292;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	365;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	441;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	511;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	590;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	663;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	744;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	830;"	d
ERU0_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	913;"	d
ERU0_OGU3	xmc4_eru_map.h	65;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1002;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1085;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1171;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1256;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1342;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	141;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1427;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1512;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1598;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1684;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1769;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1855;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	1943;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2030;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	2118;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	214;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	293;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	366;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	442;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	512;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	591;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	664;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	745;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	831;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXH	xmc4_eru_map.h	914;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1003;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1086;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1172;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1257;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1343;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1428;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	142;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1513;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1599;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1685;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1770;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1856;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1944;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2031;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2119;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	215;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	294;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	367;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	443;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	513;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	592;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	665;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	746;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	832;"	d
ERU0_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	915;"	d
ERU1_ETL0	xmc4_eru_map.h	67;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1046;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	104;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1135;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1220;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1306;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1391;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1476;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1562;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1648;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1733;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	179;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1819;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1905;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	1992;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	2080;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	256;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	331;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	408;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	480;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	554;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	629;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	711;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	792;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	875;"	d
ERU1_ETL0_INPUTA_CCU40_ST0	xmc4_eru_map.h	963;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1047;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	105;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1136;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1221;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1307;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1392;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1477;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1563;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1649;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1734;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	180;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1820;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1906;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	1993;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	2081;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	257;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	332;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	409;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	481;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	555;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	630;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	712;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	793;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	876;"	d
ERU1_ETL0_INPUTA_DAC_SGN_0	xmc4_eru_map.h	964;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1048;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	106;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1137;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1222;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1308;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1393;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1478;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1564;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1650;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1735;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	181;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1821;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1907;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	1994;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	2082;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	258;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	333;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	410;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	482;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	556;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	631;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	713;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	794;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	877;"	d
ERU1_ETL0_INPUTA_P1_5	xmc4_eru_map.h	965;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1049;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	107;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1138;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1223;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1309;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1394;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1479;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1565;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1651;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1736;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1822;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	182;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1908;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1995;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	2083;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	259;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	334;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	411;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	483;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	557;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	632;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	795;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	878;"	d
ERU1_ETL0_INPUTA_POSIF0_SR1	xmc4_eru_map.h	966;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1050;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	108;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1139;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1224;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1310;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1395;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1480;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1566;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1652;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1737;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1823;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	183;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1909;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	1996;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	2084;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	260;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	335;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	412;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	484;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	558;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	633;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	714;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	796;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	879;"	d
ERU1_ETL0_INPUTB_CCU80_ST0	xmc4_eru_map.h	967;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1051;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	109;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1140;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1225;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1311;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1396;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1481;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1567;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1653;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1738;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1824;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	184;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1910;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	1997;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	2085;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	261;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	336;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	413;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	485;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	559;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	634;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	715;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	797;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	880;"	d
ERU1_ETL0_INPUTB_ERU1_IOUT3	xmc4_eru_map.h	968;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1052;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	110;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1141;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1226;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1312;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1397;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1482;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1568;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1654;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1739;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1825;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	185;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1911;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	1998;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	2086;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	262;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	337;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	414;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	486;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	560;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	635;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	716;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	798;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	881;"	d
ERU1_ETL0_INPUTB_P2_1	xmc4_eru_map.h	969;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1053;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	111;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1142;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1227;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1313;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1398;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1483;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1569;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1655;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1740;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1826;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	186;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1912;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1999;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	2087;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	263;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	338;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	415;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	487;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	561;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	636;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	717;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	799;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	882;"	d
ERU1_ETL0_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	970;"	d
ERU1_ETL1	xmc4_eru_map.h	68;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1054;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	112;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1143;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1228;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1314;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1399;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1484;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1570;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1656;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1741;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1827;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	187;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	1913;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	2000;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	2088;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	264;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	339;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	416;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	488;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	562;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	637;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	718;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	800;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	883;"	d
ERU1_ETL1_INPUTA_CCU40_ST1	xmc4_eru_map.h	971;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1055;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	113;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1144;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1229;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1315;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1400;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1485;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1571;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1657;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1742;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1828;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	188;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	1914;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	2001;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	2089;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	265;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	340;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	417;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	489;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	563;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	638;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	719;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	801;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	884;"	d
ERU1_ETL1_INPUTA_ERU1_IOUT2	xmc4_eru_map.h	972;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1056;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1145;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	114;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1230;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1316;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1401;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1486;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1572;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1658;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1743;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1829;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	1915;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	2002;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	2090;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	266;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	418;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	564;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	720;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	802;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	885;"	d
ERU1_ETL1_INPUTA_P1_15	xmc4_eru_map.h	973;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1057;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1146;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	115;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1231;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1317;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1402;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1487;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1573;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1659;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1744;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1830;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	189;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	1916;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	2003;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	2091;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	267;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	341;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	419;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	490;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	565;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	639;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	803;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	886;"	d
ERU1_ETL1_INPUTA_POSIF0_SR1	xmc4_eru_map.h	974;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1058;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1147;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	116;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1232;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1318;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1403;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1488;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1574;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1660;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1745;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1831;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	190;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	1917;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	2004;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	2092;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	268;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	342;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	420;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	491;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	566;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	640;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	721;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	804;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	887;"	d
ERU1_ETL1_INPUTB_CCU80_ST1	xmc4_eru_map.h	975;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1059;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1148;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	117;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1233;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1319;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1404;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1489;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1575;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1661;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1746;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1832;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	1918;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	191;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	2005;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	2093;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	269;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	343;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	421;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	492;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	567;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	641;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	722;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	805;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	888;"	d
ERU1_ETL1_INPUTB_ERU1_IOUT2	xmc4_eru_map.h	976;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1060;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1149;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	118;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1234;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1320;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1405;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1490;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1576;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1662;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1747;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1833;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	1919;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	2006;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	2094;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	270;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	422;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	568;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	723;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	806;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	889;"	d
ERU1_ETL1_INPUTB_P2_7	xmc4_eru_map.h	977;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1061;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1150;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	119;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1235;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1321;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1406;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1491;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1577;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1663;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1748;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1834;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1920;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	192;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	2007;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	2095;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	271;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	344;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	423;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	493;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	569;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	642;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	724;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	807;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	890;"	d
ERU1_ETL1_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	978;"	d
ERU1_ETL2	xmc4_eru_map.h	69;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1062;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1151;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	120;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1236;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1322;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1407;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1492;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1578;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1664;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1749;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1835;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	1921;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	193;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	2008;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	2096;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	272;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	345;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	424;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	494;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	570;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	643;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	725;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	808;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	891;"	d
ERU1_ETL2_INPUTA_CCU40_ST2	xmc4_eru_map.h	979;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1063;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1152;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	121;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1237;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1323;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1408;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1493;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1579;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1665;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1750;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1836;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	1922;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	194;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	2009;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	2097;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	273;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	346;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	425;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	495;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	571;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	644;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	726;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	809;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	892;"	d
ERU1_ETL2_INPUTA_DAC_SGN_1	xmc4_eru_map.h	980;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1064;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1153;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	122;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1238;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1324;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1409;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1494;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1580;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1666;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1751;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1837;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	1923;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	195;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	2010;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	2098;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	274;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	347;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	426;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	496;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	572;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	645;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	727;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	810;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	893;"	d
ERU1_ETL2_INPUTA_P1_3	xmc4_eru_map.h	981;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1065;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1154;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1239;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1325;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1410;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1495;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1581;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1667;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1752;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1838;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1924;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	2011;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	2099;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	811;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	894;"	d
ERU1_ETL2_INPUTA_POSIF1_SR1	xmc4_eru_map.h	982;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1066;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1155;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	123;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1240;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1326;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1411;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1496;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1582;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1668;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1753;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1839;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	1925;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	196;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	2012;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	2100;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	275;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	348;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	427;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	497;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	573;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	646;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	728;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	812;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	895;"	d
ERU1_ETL2_INPUTB_CCU80_ST2	xmc4_eru_map.h	983;"	d
ERU1_ETL2_INPUTB_ECAT0_SYNC0	xmc4_eru_map.h	1926;"	d
ERU1_ETL2_INPUTB_ECAT0_SYNC0	xmc4_eru_map.h	2013;"	d
ERU1_ETL2_INPUTB_ECAT0_SYNC0	xmc4_eru_map.h	2101;"	d
ERU1_ETL2_INPUTB_ECAT0_SYNC0	xmc4_eru_map.h	729;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	1067;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	124;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	197;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	276;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	349;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	574;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	647;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	813;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	896;"	d
ERU1_ETL2_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	984;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1068;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1156;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1241;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	125;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1327;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1412;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1497;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1583;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1669;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1754;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1840;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	1927;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	198;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	2014;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	2102;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	277;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	350;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	428;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	498;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	575;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	648;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	730;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	814;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	897;"	d
ERU1_ETL2_INPUTB_P1_2	xmc4_eru_map.h	985;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1069;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1157;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1242;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	126;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1328;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1413;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1498;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1584;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1670;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1755;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1841;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	1928;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	199;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	2015;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	2103;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	278;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	351;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	429;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	499;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	576;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	649;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	731;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	815;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	898;"	d
ERU1_ETL2_INPUTB_VADC0_G0BFLOUT3	xmc4_eru_map.h	986;"	d
ERU1_ETL3	xmc4_eru_map.h	70;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1070;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1158;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1243;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	127;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1329;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1414;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1499;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1585;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1671;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1756;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1842;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	1929;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	200;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	2016;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	2104;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	279;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	352;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	430;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	500;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	577;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	650;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	732;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	816;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	899;"	d
ERU1_ETL3_INPUTA_CCU40_ST3	xmc4_eru_map.h	987;"	d
ERU1_ETL3_INPUTA_ECAT0_SYNC1	xmc4_eru_map.h	1930;"	d
ERU1_ETL3_INPUTA_ECAT0_SYNC1	xmc4_eru_map.h	2017;"	d
ERU1_ETL3_INPUTA_ECAT0_SYNC1	xmc4_eru_map.h	2105;"	d
ERU1_ETL3_INPUTA_ECAT0_SYNC1	xmc4_eru_map.h	733;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	1071;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	128;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	201;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	280;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	353;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	578;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	651;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	817;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	900;"	d
ERU1_ETL3_INPUTA_HRPWM0_CNO	xmc4_eru_map.h	988;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1072;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1159;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1244;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	129;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1330;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1415;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1500;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1586;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1672;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1757;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1843;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	1931;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	2018;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	202;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	2106;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	281;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	354;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	431;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	501;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	579;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	652;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	734;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	818;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	901;"	d
ERU1_ETL3_INPUTA_P0_5	xmc4_eru_map.h	989;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1073;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1160;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1245;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1331;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1416;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1501;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1587;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1673;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1758;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1844;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	1932;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	2019;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	2107;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	819;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	902;"	d
ERU1_ETL3_INPUTA_POSIF1_SR1	xmc4_eru_map.h	990;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1074;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1161;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1246;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	130;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1332;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1417;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1502;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1588;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1674;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1759;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1845;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	1933;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	2020;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	203;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	2108;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	282;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	355;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	432;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	502;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	580;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	653;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	735;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	820;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	903;"	d
ERU1_ETL3_INPUTB_CCU80_ST3	xmc4_eru_map.h	991;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	1075;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	131;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	204;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	283;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	356;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	581;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	654;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	821;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	904;"	d
ERU1_ETL3_INPUTB_HRPWM0_CNO	xmc4_eru_map.h	992;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1076;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1162;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1247;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	132;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1333;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1418;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1503;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1589;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1675;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1760;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1846;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	1934;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	2021;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	205;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	2109;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	284;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	357;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	433;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	503;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	582;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	655;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	736;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	822;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	905;"	d
ERU1_ETL3_INPUTB_P0_3	xmc4_eru_map.h	993;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1077;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1163;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1248;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1334;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	133;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1419;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1504;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1590;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1676;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1761;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1847;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	1935;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	2022;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	206;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	2110;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	285;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	358;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	434;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	504;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	583;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	656;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	737;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	823;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	906;"	d
ERU1_ETL3_INPUTB_VADC0_G1BFLOUT3	xmc4_eru_map.h	994;"	d
ERU1_OGU0	xmc4_eru_map.h	72;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1004;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1087;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1173;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1258;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1344;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1429;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	143;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1514;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1600;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1686;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1771;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1857;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	1945;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	2032;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	2120;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	216;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	295;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	368;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	444;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	514;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	593;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	666;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	747;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	833;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_CCU40_ST0	xmc4_eru_map.h	916;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1005;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1088;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1174;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1259;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1345;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1430;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	144;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1515;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1601;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1687;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1772;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1858;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1946;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2033;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2121;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	217;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	296;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	369;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	445;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	515;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	594;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	667;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	748;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	834;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	917;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1006;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1089;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1175;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1260;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1346;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1431;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	145;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1516;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1602;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1688;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1773;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1859;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	1947;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	2034;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	2122;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	218;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	297;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	370;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	446;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	516;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	595;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	668;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	749;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	835;"	d
ERU1_OGU0_PERIPHERAL_TRIGGER_VADC_C0SR0	xmc4_eru_map.h	918;"	d
ERU1_OGU1	xmc4_eru_map.h	73;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1007;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1090;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1176;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1261;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1347;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1432;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	146;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1517;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1603;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1689;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1774;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1860;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	1948;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	2035;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	2123;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	219;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	298;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	371;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	447;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	517;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	596;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	669;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	750;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	836;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_CCU41_ST0	xmc4_eru_map.h	919;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1008;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1091;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1177;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1262;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1348;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1433;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	147;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1518;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1604;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1690;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1775;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1861;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1949;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2036;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2124;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	220;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	299;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	372;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	448;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	518;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	597;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	670;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	751;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	837;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	920;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1009;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1092;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1178;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1263;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1349;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1434;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	148;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1519;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1605;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1691;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1776;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1862;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	1950;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	2037;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	2125;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	221;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	300;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	373;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	449;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	519;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	598;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	671;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	752;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	838;"	d
ERU1_OGU1_PERIPHERAL_TRIGGER_VADC_C0SR1	xmc4_eru_map.h	921;"	d
ERU1_OGU2	xmc4_eru_map.h	74;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1010;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1093;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1179;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1264;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1350;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1435;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1520;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1606;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1692;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1777;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1863;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	1951;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	2038;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	2126;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	839;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_CCU81_STA3	xmc4_eru_map.h	922;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1011;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1094;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1180;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1265;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1351;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1436;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	149;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1521;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1607;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1693;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1778;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1864;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1952;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2039;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2127;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	222;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	301;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	374;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	450;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	520;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	599;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	672;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	753;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	840;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	923;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1012;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1095;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1181;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1266;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1352;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1437;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	150;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1522;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1608;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1694;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1779;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1865;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	1953;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	2040;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	2128;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	223;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	302;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	375;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	451;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	521;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	600;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	673;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	754;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	841;"	d
ERU1_OGU2_PERIPHERAL_TRIGGER_VADC_C0SR2	xmc4_eru_map.h	924;"	d
ERU1_OGU3	xmc4_eru_map.h	75;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1013;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1096;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1182;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1267;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1353;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1438;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1523;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1609;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1695;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1780;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1866;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	1954;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	2041;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	2129;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	842;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_CCU81_STB3	xmc4_eru_map.h	925;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1014;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1097;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1183;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1268;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1354;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1439;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	151;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1524;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1610;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1696;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1781;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1867;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	1955;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2042;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	2130;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	224;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	303;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	376;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	452;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	522;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	601;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	674;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	755;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	843;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_FIXL	xmc4_eru_map.h	926;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1015;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1098;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1184;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1269;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1355;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1440;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1525;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	152;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1611;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1697;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1782;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1868;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	1956;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	2043;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	2131;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	225;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	304;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	377;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	453;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	523;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	602;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	675;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	756;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	844;"	d
ERU1_OGU3_PERIPHERAL_TRIGGER_VADC_C0SR3	xmc4_eru_map.h	927;"	d
ETH_MAC_DMA_RDES0_AFM	xmc_eth_mac.h	151;"	d
ETH_MAC_DMA_RDES0_CE	xmc_eth_mac.h	167;"	d
ETH_MAC_DMA_RDES0_DBE	xmc_eth_mac.h	166;"	d
ETH_MAC_DMA_RDES0_DE	xmc_eth_mac.h	154;"	d
ETH_MAC_DMA_RDES0_ES	xmc_eth_mac.h	153;"	d
ETH_MAC_DMA_RDES0_ESA	xmc_eth_mac.h	168;"	d
ETH_MAC_DMA_RDES0_FL	xmc_eth_mac.h	152;"	d
ETH_MAC_DMA_RDES0_FS	xmc_eth_mac.h	159;"	d
ETH_MAC_DMA_RDES0_FT	xmc_eth_mac.h	163;"	d
ETH_MAC_DMA_RDES0_LC	xmc_eth_mac.h	162;"	d
ETH_MAC_DMA_RDES0_LE	xmc_eth_mac.h	156;"	d
ETH_MAC_DMA_RDES0_LS	xmc_eth_mac.h	160;"	d
ETH_MAC_DMA_RDES0_OE	xmc_eth_mac.h	157;"	d
ETH_MAC_DMA_RDES0_OWN	xmc_eth_mac.h	150;"	d
ETH_MAC_DMA_RDES0_RE	xmc_eth_mac.h	165;"	d
ETH_MAC_DMA_RDES0_RWT	xmc_eth_mac.h	164;"	d
ETH_MAC_DMA_RDES0_SAF	xmc_eth_mac.h	155;"	d
ETH_MAC_DMA_RDES0_TSA	xmc_eth_mac.h	161;"	d
ETH_MAC_DMA_RDES0_VLAN	xmc_eth_mac.h	158;"	d
ETH_MAC_DMA_TDES0_CC	xmc_eth_mac.h	142;"	d
ETH_MAC_DMA_TDES0_CIC	xmc_eth_mac.h	128;"	d
ETH_MAC_DMA_TDES0_DB	xmc_eth_mac.h	145;"	d
ETH_MAC_DMA_TDES0_DC	xmc_eth_mac.h	125;"	d
ETH_MAC_DMA_TDES0_DP	xmc_eth_mac.h	126;"	d
ETH_MAC_DMA_TDES0_EC	xmc_eth_mac.h	140;"	d
ETH_MAC_DMA_TDES0_ED	xmc_eth_mac.h	143;"	d
ETH_MAC_DMA_TDES0_ES	xmc_eth_mac.h	133;"	d
ETH_MAC_DMA_TDES0_FF	xmc_eth_mac.h	135;"	d
ETH_MAC_DMA_TDES0_FS	xmc_eth_mac.h	124;"	d
ETH_MAC_DMA_TDES0_IC	xmc_eth_mac.h	122;"	d
ETH_MAC_DMA_TDES0_IHE	xmc_eth_mac.h	132;"	d
ETH_MAC_DMA_TDES0_IPE	xmc_eth_mac.h	136;"	d
ETH_MAC_DMA_TDES0_JT	xmc_eth_mac.h	134;"	d
ETH_MAC_DMA_TDES0_LC	xmc_eth_mac.h	139;"	d
ETH_MAC_DMA_TDES0_LOC	xmc_eth_mac.h	137;"	d
ETH_MAC_DMA_TDES0_LS	xmc_eth_mac.h	123;"	d
ETH_MAC_DMA_TDES0_NC	xmc_eth_mac.h	138;"	d
ETH_MAC_DMA_TDES0_OWN	xmc_eth_mac.h	121;"	d
ETH_MAC_DMA_TDES0_TCH	xmc_eth_mac.h	130;"	d
ETH_MAC_DMA_TDES0_TER	xmc_eth_mac.h	129;"	d
ETH_MAC_DMA_TDES0_TTSE	xmc_eth_mac.h	127;"	d
ETH_MAC_DMA_TDES0_TTSS	xmc_eth_mac.h	131;"	d
ETH_MAC_DMA_TDES0_UF	xmc_eth_mac.h	144;"	d
ETH_MAC_DMA_TDES0_VF	xmc_eth_mac.h	141;"	d
EVFR	xmc_ledts.h	/^  __O  uint32_t  EVFR;                              \/*!< (@ 0x5002000C) Event Flag Register               *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
EXICON	xmc_eru.h	/^    __IO uint32_t  EXICON[4];        $/;"	m	union:__anon130::__anon133
EXICON_b	xmc_eru.h	/^    } EXICON_b[4];                   $/;"	m	union:__anon130::__anon133	typeref:struct:__anon130::__anon133::__anon134
EXISEL	xmc_eru.h	/^    __IO uint32_t  EXISEL;$/;"	m	union:__anon130::__anon131
EXISEL_b	xmc_eru.h	/^    } EXISEL_b;$/;"	m	union:__anon130::__anon131	typeref:struct:__anon130::__anon131::__anon132
EXOCON	xmc_eru.h	/^    __IO uint32_t  EXOCON[4];        $/;"	m	union:__anon130::__anon135
EXOCON_b	xmc_eru.h	/^    } EXOCON_b[4];                   $/;"	m	union:__anon130::__anon135	typeref:struct:__anon130::__anon135::__anon136
EXS0A	xmc_eru.h	/^      __IO uint32_t  EXS0A      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS0B	xmc_eru.h	/^      __IO uint32_t  EXS0B      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS1A	xmc_eru.h	/^      __IO uint32_t  EXS1A      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS1B	xmc_eru.h	/^      __IO uint32_t  EXS1B      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS2A	xmc_eru.h	/^      __IO uint32_t  EXS2A      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS2B	xmc_eru.h	/^      __IO uint32_t  EXS2B      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS3A	xmc_eru.h	/^      __IO uint32_t  EXS3A      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EXS3B	xmc_eru.h	/^      __IO uint32_t  EXS3B      :  2;$/;"	m	struct:__anon130::__anon131::__anon132
EndpointAbort	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*EndpointAbort)      (uint8_t ep_addr);						\/**< Pointer to @ref XMC_USBD_EndpointAbort : Abort current USB Endpoint transfer.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointConfigure	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*EndpointConfigure)  (uint8_t ep_addr,XMC_USBD_ENDPOINT_TYPE_t ep_type, uint16_t ep_max_packet_size);\/**< Pointer to @ref XMC_USBD_EndpointConfigure : Configure USB Endpoint.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointEvent_cb	xmc_usbd.h	/^  XMC_USBD_SignalEndpointEvent_t EndpointEvent_cb;                          \/**< The USB endpoint event callback. *\/$/;"	m	struct:XMC_USBD_DEVICE
EndpointRead	xmc_usbd.h	/^  int32_t                 (*EndpointRead)       (uint8_t ep_addr, uint8_t *buf, uint32_t len);\/**< Pointer to @ref XMC_USBD_EndpointRead : Read data from USB Endpoint.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointReadStart	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*EndpointReadStart)  (uint8_t ep_addr, uint32_t len);		\/**< Pointer to @ref XMC_USBD_EndpointReadStart : Start USB Endpoint Read operation.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointStall	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*EndpointStall)      (uint8_t ep_addr, bool stall);			\/**< Pointer to @ref XMC_USBD_EndpointStall : Set\/Clear Stall for USB Endpoint.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointUnconfigure	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*EndpointUnconfigure)(uint8_t ep_addr);						\/**< Pointer to @ref XMC_USBD_EndpointUnconfigure : Unconfigure USB Endpoint.*\/$/;"	m	struct:XMC_USBD_DRIVER
EndpointWrite	xmc_usbd.h	/^  int32_t                 (*EndpointWrite)      (uint8_t ep_addr, const uint8_t *buf, uint32_t len); \/**< Pointer to @ref XMC_USBD_EndpointWrite : Write data to USB Endpoint.*\/$/;"	m	struct:XMC_USBD_DRIVER
FDR	xmc_usic.h	/^  __IO uint32_t  FDR;			\/**< Fractional divider configuration register*\/$/;"	m	struct:XMC_USIC_CH
FL	xmc_eru.h	/^      __IO uint32_t  FL         :  1;$/;"	m	struct:__anon130::__anon133::__anon134
FMR	xmc_usic.h	/^  __O  uint32_t  FMR;			\/**< Flag modification register*\/$/;"	m	struct:XMC_USIC_CH
FNCTL	xmc_ledts.h	/^  __IO uint32_t  FNCTL;                             \/*!< (@ 0x50020008) Function Control Register         *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
FORCE_EVENT_ACMD_ERR_STATUS	xmc_sdmmc.h	/^  __O  uint16_t  FORCE_EVENT_ACMD_ERR_STATUS;$/;"	m	struct:__anon263
FORCE_EVENT_ERR_STATUS	xmc_sdmmc.h	/^  __O  uint16_t  FORCE_EVENT_ERR_STATUS;$/;"	m	struct:__anon263
GEEN	xmc_eru.h	/^      __IO uint32_t  GEEN       :  1;$/;"	m	struct:__anon130::__anon135::__anon136
GLOBCTL	xmc_ledts.h	/^  __IO uint32_t  GLOBCTL;                           \/*!< (@ 0x50020004) Global Control Register           *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
GP	xmc_eru.h	/^      __IO uint32_t  GP         :  2;$/;"	m	struct:__anon130::__anon135::__anon136
GPDMA_CH_t	xmc_dma.h	/^} GPDMA_CH_t;$/;"	t	typeref:struct:__anon175
GetCapabilities	xmc_usbd.h	/^  XMC_USBD_CAPABILITIES_t (*GetCapabilities)    (void);									 \/**< Pointer to @ref XMC_USBD_GetCapabilities : Get driver capabilities.*\/$/;"	m	struct:XMC_USBD_DRIVER
GetCapabilities	xmc_usbh.h	/^  XMC_USBH_CAPABILITIES_t (*GetCapabilities)       (void);                                     \/**< Pointer to \\ref ARM_USBH_GetCapabilities : Get driver capabilities. *\/$/;"	m	struct:XMC_USBH_DRIVER
GetFrameNumber	xmc_usbd.h	/^  uint16_t                (*GetFrameNumber)     (void);									\/**< Pointer to @ref XMC_USBD_GetFrameNumber : Get current USB Frame Number.*\/$/;"	m	struct:XMC_USBD_DRIVER
GetFrameNumber	xmc_usbh.h	/^  uint16_t              (*GetFrameNumber)        (void);                                     \/**< Pointer to \\ref ARM_USBH_GetFrameNumber : Get current USB Frame Number. *\/$/;"	m	struct:XMC_USBH_DRIVER
GetVersion	xmc_usbh.h	/^  XMC_USBH_DRIVER_VERSION_t    (*GetVersion)            (void);                                \/**< Pointer to \\ref ARM_USBH_GetVersion : Get driver version. *\/$/;"	m	struct:XMC_USBH_DRIVER
HOST_CTRL	xmc_sdmmc.h	/^  __IO uint8_t   HOST_CTRL;$/;"	m	struct:__anon263
HRPWM_H	xmc_hrpwm.h	68;"	d
HWSEL	xmc4_gpio.h	/^  __IO uint32_t  HWSEL;			\/**< Pin Hardware Select Register *\/$/;"	m	struct:XMC_GPIO_PORT
ID	xmc_dac.h	/^  __I  uint32_t  ID;$/;"	m	struct:__anon168
ID	xmc_dma.h	/^  __I  uint32_t  ID;$/;"	m	struct:__anon176
ID	xmc_ebu.h	/^  __I  uint32_t  ID;$/;"	m	struct:__anon221
ID	xmc_ledts.h	/^  __I  uint32_t  ID;                                \/*!< (@ 0x50020000) Module Identification Register    *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
IN	xmc4_gpio.h	/^  __I  uint32_t  IN;			\/**< The logic level of a GPIO pin can be read via the read-only port input register$/;"	m	struct:XMC_GPIO_PORT
IN	xmc_usic.h	/^  __O  uint32_t  IN[32];		\/**< Transmit FIFO input register*\/$/;"	m	struct:XMC_USIC_CH
INPR	xmc_usic.h	/^  __IO uint32_t  INPR;			\/**< Interrupt node pointer register*\/$/;"	m	struct:XMC_USIC_CH
INT_STATUS_ERR	xmc_sdmmc.h	/^  __IO uint16_t  INT_STATUS_ERR;$/;"	m	struct:__anon263
INT_STATUS_NORM	xmc_sdmmc.h	/^  __IO uint16_t  INT_STATUS_NORM;$/;"	m	struct:__anon263
IOCR	xmc4_gpio.h	/^  __IO uint32_t  IOCR[4];		\/**< The port input\/output control registers select the digital output and input driver$/;"	m	struct:XMC_GPIO_PORT
IPEN	xmc_eru.h	/^      __IO uint32_t  IPEN       :  4;$/;"	m	struct:__anon130::__anon135::__anon136
ISS	xmc_eru.h	/^      __IO uint32_t  ISS        :  2;$/;"	m	struct:__anon130::__anon135::__anon136
Initialize	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*Initialize)         (XMC_USBD_t *obj);						\/**< Pointer to  @ref XMC_USBD_Init : Initialize USB Device Interface.*\/$/;"	m	struct:XMC_USBD_DRIVER
Initialize	xmc_usbh.h	/^  int32_t               (*Initialize)            (XMC_USBH_SignalPortEvent_t cb_port_event,$/;"	m	struct:XMC_USBH_DRIVER
IsActive	xmc_usbd.h	/^  uint32_t IsActive          : 1;                                           \/**< Sets if device is currently active *\/$/;"	m	struct:XMC_USBD_DEVICE
IsConnected	xmc_usbd.h	/^  uint32_t IsConnected       : 1;                                           \/**< Sets if device is connected *\/$/;"	m	struct:XMC_USBD_DEVICE
IsEnumDone	xmc_usbd.h	/^  uint32_t    	          (*IsEnumDone)         (void);									\/**< Pointer to @ref XMC_USBD_IsEnumDone : Is enumeration done in Host?.*\/$/;"	m	struct:XMC_USBD_DRIVER
IsPowered	xmc_usbd.h	/^  uint32_t IsPowered		 : 1;                                           \/**< Sets if device is powered by Vbus *\/$/;"	m	struct:XMC_USBD_DEVICE
KSCFG	xmc_usic.h	/^  __IO uint32_t  KSCFG;			\/**< Kernel state configuration register*\/$/;"	m	struct:XMC_USIC_CH
LD	xmc_eru.h	/^      __IO uint32_t  LD         :  1;$/;"	m	struct:__anon130::__anon133::__anon134
LDCMP	xmc_ledts.h	/^  __IO uint32_t  LDCMP[2];                          \/*!< (@ 0x5002001C) LED Compare Register 0            *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
LINE	xmc_ledts.h	/^  __IO uint32_t  LINE[2];                           \/*!< (@ 0x50020014) Line Pattern Register 0           *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
LLP	xmc_dma.h	/^  __IO uint32_t  LLP;$/;"	m	struct:__anon175
LQFP100	xmc_device.h	109;"	d
LQFP144	xmc_device.h	108;"	d
LQFP64	xmc_device.h	111;"	d
LSTDSTREG	xmc_dma.h	/^  __IO uint32_t  LSTDSTREG;$/;"	m	struct:__anon176
LSTSRCREG	xmc_dma.h	/^  __IO uint32_t  LSTSRCREG;$/;"	m	struct:__anon176
MASKCHEV	xmc_dma.h	/^  __IO uint32_t  MASKCHEV[10];$/;"	m	struct:__anon176
MAX_DMA_DESC_NUM_GENERIC	xmc_usbd_regs.h	2425;"	d
MAX_DMA_DESC_NUM_HS_ISOC	xmc_usbd_regs.h	2426;"	d
MAX_DMA_DESC_SIZE	xmc_usbd_regs.h	2424;"	d
MAX_EPS_CHANNELS	xmc_usbd_regs.h	112;"	d
MAX_FRLIST_EN_NUM	xmc_usbd_regs.h	2427;"	d
MAX_PERIO_FIFOS	xmc_usbd_regs.h	114;"	d
MAX_TX_FIFOS	xmc_usbd_regs.h	116;"	d
MODCON	xmc_ebu.h	/^  __IO uint32_t  MODCON;$/;"	m	struct:__anon221
MULTICAN_PLUS	xmc_device.h	127;"	d
MULTICAN_PLUS	xmc_device.h	1289;"	d
MULTICAN_PLUS	xmc_device.h	1298;"	d
MULTICAN_PLUS	xmc_device.h	1307;"	d
MULTICAN_PLUS	xmc_device.h	1316;"	d
MULTICAN_PLUS	xmc_device.h	1325;"	d
MULTICAN_PLUS	xmc_device.h	1334;"	d
MULTICAN_PLUS	xmc_device.h	1343;"	d
MULTICAN_PLUS	xmc_device.h	1352;"	d
MULTICAN_PLUS	xmc_device.h	1361;"	d
MULTICAN_PLUS	xmc_device.h	1370;"	d
MULTICAN_PLUS	xmc_device.h	137;"	d
MULTICAN_PLUS	xmc_device.h	1380;"	d
MULTICAN_PLUS	xmc_device.h	1390;"	d
MULTICAN_PLUS	xmc_device.h	1400;"	d
MULTICAN_PLUS	xmc_device.h	1410;"	d
MULTICAN_PLUS	xmc_device.h	1420;"	d
MULTICAN_PLUS	xmc_device.h	1430;"	d
MULTICAN_PLUS	xmc_device.h	1440;"	d
MULTICAN_PLUS	xmc_device.h	1450;"	d
MULTICAN_PLUS	xmc_device.h	147;"	d
MULTICAN_PLUS	xmc_device.h	157;"	d
MULTICAN_PLUS	xmc_device.h	167;"	d
MULTICAN_PLUS	xmc_device.h	177;"	d
MULTICAN_PLUS	xmc_device.h	187;"	d
MULTICAN_PLUS	xmc_device.h	197;"	d
MULTICAN_PLUS	xmc_device.h	207;"	d
MULTICAN_PLUS	xmc_device.h	217;"	d
MULTICAN_PLUS	xmc_device.h	227;"	d
MULTICAN_PLUS	xmc_device.h	237;"	d
MULTICAN_PLUS	xmc_device.h	247;"	d
MULTICAN_PLUS	xmc_device.h	257;"	d
MULTICAN_PLUS	xmc_device.h	267;"	d
MULTICAN_PLUS	xmc_device.h	403;"	d
OCS	xmc_eru.h	/^      __IO uint32_t  OCS        :  3;$/;"	m	struct:__anon130::__anon133::__anon134
OMR	xmc4_gpio.h	/^  __O  uint32_t  OMR;			\/**< The port output modification register contains control bits that make it possible$/;"	m	struct:XMC_GPIO_PORT
OUT	xmc4_gpio.h	/^  __IO uint32_t  OUT;			\/**< The port output register determines the value of a GPIO pin when it is selected by$/;"	m	struct:XMC_GPIO_PORT
OUTDR	xmc_usic.h	/^  __I  uint32_t  OUTDR;			\/**< Receive FIFO debug output register*\/$/;"	m	struct:XMC_USIC_CH
OUTR	xmc_usic.h	/^  __I  uint32_t  OUTR;			\/**< Receive FIFO output register*\/$/;"	m	struct:XMC_USIC_CH
P0_0	xmc4_gpio_map.h	1108;"	d
P0_0	xmc4_gpio_map.h	1369;"	d
P0_0	xmc4_gpio_map.h	1636;"	d
P0_0	xmc4_gpio_map.h	1808;"	d
P0_0	xmc4_gpio_map.h	2060;"	d
P0_0	xmc4_gpio_map.h	2222;"	d
P0_0	xmc4_gpio_map.h	239;"	d
P0_0	xmc4_gpio_map.h	2710;"	d
P0_0	xmc4_gpio_map.h	3024;"	d
P0_0	xmc4_gpio_map.h	3512;"	d
P0_0	xmc4_gpio_map.h	351;"	d
P0_0	xmc4_gpio_map.h	3811;"	d
P0_0	xmc4_gpio_map.h	4101;"	d
P0_0	xmc4_gpio_map.h	4552;"	d
P0_0	xmc4_gpio_map.h	507;"	d
P0_0	xmc4_gpio_map.h	5134;"	d
P0_0	xmc4_gpio_map.h	5466;"	d
P0_0	xmc4_gpio_map.h	5977;"	d
P0_0	xmc4_gpio_map.h	614;"	d
P0_0	xmc4_gpio_map.h	6623;"	d
P0_0	xmc4_gpio_map.h	6983;"	d
P0_0	xmc4_gpio_map.h	743;"	d
P0_0	xmc4_gpio_map.h	77;"	d
P0_0	xmc4_gpio_map.h	834;"	d
P0_0	xmc4_gpio_map.h	996;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1029;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1185;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	124;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1445;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1679;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1884;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	2103;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	2342;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	272;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	2786;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	3144;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	3588;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	4708;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	5210;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	5586;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	6134;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	661;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	6700;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	7104;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	776;"	d
P0_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	881;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	1030;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	1186;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	125;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	1446;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	1680;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	1885;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	2104;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	2343;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	273;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	2787;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	3145;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	3589;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	3887;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	398;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	4221;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	4709;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	5211;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	540;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	5587;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	6135;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	662;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	6701;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	7105;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	777;"	d
P0_0_AF_CCU80_OUT21	xmc4_gpio_map.h	882;"	d
P0_0_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	1184;"	d
P0_0_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	6133;"	d
P0_0_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	6699;"	d
P0_0_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	7103;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	1031;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	1187;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	126;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	1447;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	1681;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	1886;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	2105;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	2344;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	274;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	2788;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	3146;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	3590;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	3888;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	399;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	4222;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	4710;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	5212;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	541;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	5588;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	6136;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	6702;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	7106;"	d
P0_0_AF_LEDTS0_COL2	xmc4_gpio_map.h	883;"	d
P0_1	xmc4_gpio_map.h	1109;"	d
P0_1	xmc4_gpio_map.h	1370;"	d
P0_1	xmc4_gpio_map.h	1637;"	d
P0_1	xmc4_gpio_map.h	1809;"	d
P0_1	xmc4_gpio_map.h	2061;"	d
P0_1	xmc4_gpio_map.h	2223;"	d
P0_1	xmc4_gpio_map.h	240;"	d
P0_1	xmc4_gpio_map.h	2711;"	d
P0_1	xmc4_gpio_map.h	3025;"	d
P0_1	xmc4_gpio_map.h	3513;"	d
P0_1	xmc4_gpio_map.h	352;"	d
P0_1	xmc4_gpio_map.h	3812;"	d
P0_1	xmc4_gpio_map.h	4102;"	d
P0_1	xmc4_gpio_map.h	4553;"	d
P0_1	xmc4_gpio_map.h	508;"	d
P0_1	xmc4_gpio_map.h	5135;"	d
P0_1	xmc4_gpio_map.h	5467;"	d
P0_1	xmc4_gpio_map.h	5978;"	d
P0_1	xmc4_gpio_map.h	615;"	d
P0_1	xmc4_gpio_map.h	6624;"	d
P0_1	xmc4_gpio_map.h	6984;"	d
P0_1	xmc4_gpio_map.h	744;"	d
P0_1	xmc4_gpio_map.h	78;"	d
P0_1	xmc4_gpio_map.h	835;"	d
P0_1	xmc4_gpio_map.h	997;"	d
P0_10	xmc4_gpio_map.h	1118;"	d
P0_10	xmc4_gpio_map.h	1379;"	d
P0_10	xmc4_gpio_map.h	1646;"	d
P0_10	xmc4_gpio_map.h	1818;"	d
P0_10	xmc4_gpio_map.h	2070;"	d
P0_10	xmc4_gpio_map.h	2232;"	d
P0_10	xmc4_gpio_map.h	2720;"	d
P0_10	xmc4_gpio_map.h	3034;"	d
P0_10	xmc4_gpio_map.h	3522;"	d
P0_10	xmc4_gpio_map.h	361;"	d
P0_10	xmc4_gpio_map.h	3821;"	d
P0_10	xmc4_gpio_map.h	4111;"	d
P0_10	xmc4_gpio_map.h	4562;"	d
P0_10	xmc4_gpio_map.h	5144;"	d
P0_10	xmc4_gpio_map.h	5476;"	d
P0_10	xmc4_gpio_map.h	5987;"	d
P0_10	xmc4_gpio_map.h	624;"	d
P0_10	xmc4_gpio_map.h	6633;"	d
P0_10	xmc4_gpio_map.h	6993;"	d
P0_10	xmc4_gpio_map.h	844;"	d
P0_10	xmc4_gpio_map.h	87;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	1216;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	1480;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	155;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	1714;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	1915;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	2134;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	2369;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	2813;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	3171;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	3611;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	3908;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	4242;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	427;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	4735;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	5237;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	5613;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	6165;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	6731;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	680;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	7135;"	d
P0_10_AF_CCU80_OUT02	xmc4_gpio_map.h	912;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	1214;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	1478;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	1712;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	2367;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	2811;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	3169;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	4733;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	5235;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	5611;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	6163;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	6729;"	d
P0_10_AF_ETH0_MDC	xmc4_gpio_map.h	7133;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	1217;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	1481;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	156;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	1715;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	1916;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	2135;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	2370;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	2814;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	3172;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	3612;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	3909;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	4243;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	428;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	4736;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	5238;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	5614;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	6166;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	6732;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	7136;"	d
P0_10_AF_LEDTS0_COL1	xmc4_gpio_map.h	913;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1215;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1479;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	154;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1713;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1914;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	2133;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	2368;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	2812;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	3170;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	3610;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	3907;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	4241;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	426;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	4734;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	5236;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	5612;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	6164;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	6730;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	679;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	7134;"	d
P0_10_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	911;"	d
P0_11	xmc4_gpio_map.h	1119;"	d
P0_11	xmc4_gpio_map.h	1380;"	d
P0_11	xmc4_gpio_map.h	1647;"	d
P0_11	xmc4_gpio_map.h	1819;"	d
P0_11	xmc4_gpio_map.h	2071;"	d
P0_11	xmc4_gpio_map.h	2233;"	d
P0_11	xmc4_gpio_map.h	2721;"	d
P0_11	xmc4_gpio_map.h	3035;"	d
P0_11	xmc4_gpio_map.h	3523;"	d
P0_11	xmc4_gpio_map.h	362;"	d
P0_11	xmc4_gpio_map.h	3822;"	d
P0_11	xmc4_gpio_map.h	4112;"	d
P0_11	xmc4_gpio_map.h	4563;"	d
P0_11	xmc4_gpio_map.h	5145;"	d
P0_11	xmc4_gpio_map.h	5477;"	d
P0_11	xmc4_gpio_map.h	5988;"	d
P0_11	xmc4_gpio_map.h	625;"	d
P0_11	xmc4_gpio_map.h	6634;"	d
P0_11	xmc4_gpio_map.h	6994;"	d
P0_11	xmc4_gpio_map.h	845;"	d
P0_11	xmc4_gpio_map.h	88;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	1220;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	1483;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	158;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	1717;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	1918;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	2137;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	2372;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	2816;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	3174;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	3614;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	3911;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	4245;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	430;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	4738;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	5240;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	5616;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	6169;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	6735;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	682;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	7139;"	d
P0_11_AF_CCU80_OUT31	xmc4_gpio_map.h	915;"	d
P0_11_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	1218;"	d
P0_11_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	6167;"	d
P0_11_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	6733;"	d
P0_11_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	7137;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	1219;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	1482;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	157;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	1716;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	1917;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	2136;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	2371;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	2815;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	3173;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	3613;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	3910;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	4244;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	429;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	4737;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	5239;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	5615;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	6168;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	6734;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	681;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	7138;"	d
P0_11_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	914;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	2601;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	2958;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	3403;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	3747;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	4037;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	4445;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	5016;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	5400;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	5868;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	6502;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	6916;"	d
P0_11_HWCTRL_EBU_BREQ	xmc4_gpio_map.h	7426;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	1335;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	2600;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	2957;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	3402;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	3746;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	4036;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	4444;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	5015;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	5399;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	5867;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	6501;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	6915;"	d
P0_11_HWCTRL_SDMMC_RESET	xmc4_gpio_map.h	7425;"	d
P0_12	xmc4_gpio_map.h	1120;"	d
P0_12	xmc4_gpio_map.h	1381;"	d
P0_12	xmc4_gpio_map.h	1820;"	d
P0_12	xmc4_gpio_map.h	2234;"	d
P0_12	xmc4_gpio_map.h	2722;"	d
P0_12	xmc4_gpio_map.h	3036;"	d
P0_12	xmc4_gpio_map.h	3524;"	d
P0_12	xmc4_gpio_map.h	3823;"	d
P0_12	xmc4_gpio_map.h	4113;"	d
P0_12	xmc4_gpio_map.h	4564;"	d
P0_12	xmc4_gpio_map.h	5146;"	d
P0_12	xmc4_gpio_map.h	5478;"	d
P0_12	xmc4_gpio_map.h	5989;"	d
P0_12	xmc4_gpio_map.h	6635;"	d
P0_12	xmc4_gpio_map.h	6995;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	1222;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	1485;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	1920;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	2374;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	2818;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	3176;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	3616;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	3913;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	4247;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	4740;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	5242;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	5618;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	6171;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	6737;"	d
P0_12_AF_CCU40_OUT3	xmc4_gpio_map.h	7141;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	1221;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	1484;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	1919;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	2373;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	2817;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	3175;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	3615;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	3912;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	4246;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	4739;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	5241;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	5617;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	6170;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	6736;"	d
P0_12_AF_U1C1_SELO0	xmc4_gpio_map.h	7140;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	2602;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	2959;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	3404;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	3748;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	4038;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	4446;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	5017;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	5401;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	5869;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	6504;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	6918;"	d
P0_12_HWCTRL_EBU_HLDA_OUT	xmc4_gpio_map.h	7428;"	d
P0_12_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	1336;"	d
P0_12_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	6503;"	d
P0_12_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	6917;"	d
P0_12_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	7427;"	d
P0_13	xmc4_gpio_map.h	2235;"	d
P0_13	xmc4_gpio_map.h	3037;"	d
P0_13	xmc4_gpio_map.h	4114;"	d
P0_13	xmc4_gpio_map.h	4565;"	d
P0_13	xmc4_gpio_map.h	5479;"	d
P0_13	xmc4_gpio_map.h	5990;"	d
P0_13	xmc4_gpio_map.h	6996;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	2376;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	3178;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	4249;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	4742;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	5620;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	6173;"	d
P0_13_AF_CCU40_OUT2	xmc4_gpio_map.h	7143;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	2375;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	3177;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	4248;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	4741;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	5619;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	6172;"	d
P0_13_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	7142;"	d
P0_14	xmc4_gpio_map.h	2236;"	d
P0_14	xmc4_gpio_map.h	3038;"	d
P0_14	xmc4_gpio_map.h	4115;"	d
P0_14	xmc4_gpio_map.h	4566;"	d
P0_14	xmc4_gpio_map.h	5480;"	d
P0_14	xmc4_gpio_map.h	5991;"	d
P0_14	xmc4_gpio_map.h	6997;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	2378;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	3180;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	4251;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	4744;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	5622;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	6175;"	d
P0_14_AF_CCU40_OUT1	xmc4_gpio_map.h	7145;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	2377;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	3179;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	4250;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	4743;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	5621;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	6174;"	d
P0_14_AF_U1C0_SELO1	xmc4_gpio_map.h	7144;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	2603;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	3405;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	4447;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	5018;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	5870;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	6505;"	d
P0_14_HWCTRL_U1C1_DOUT3	xmc4_gpio_map.h	7429;"	d
P0_15	xmc4_gpio_map.h	2237;"	d
P0_15	xmc4_gpio_map.h	3039;"	d
P0_15	xmc4_gpio_map.h	4116;"	d
P0_15	xmc4_gpio_map.h	4567;"	d
P0_15	xmc4_gpio_map.h	5481;"	d
P0_15	xmc4_gpio_map.h	5992;"	d
P0_15	xmc4_gpio_map.h	6998;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	2380;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	3182;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	4253;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	4746;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	5624;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	6177;"	d
P0_15_AF_CCU40_OUT0	xmc4_gpio_map.h	7147;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	2379;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	3181;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	4252;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	4745;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	5623;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	6176;"	d
P0_15_AF_U1C0_SELO2	xmc4_gpio_map.h	7146;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	2604;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	3406;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	4448;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	5019;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	5871;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	6506;"	d
P0_15_HWCTRL_U1C1_DOUT2	xmc4_gpio_map.h	7430;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	1034;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	1190;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	129;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	1450;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	1684;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	1889;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	2108;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	2347;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	277;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	2791;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	3149;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	3593;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	3890;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	401;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	4224;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	4713;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	5215;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	543;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	5591;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	6139;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	664;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	6705;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	7109;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	779;"	d
P0_1_AF_CCU80_OUT11	xmc4_gpio_map.h	886;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	1035;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	1191;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	130;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	1451;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	1685;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	1890;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	2109;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	2348;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	278;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	2792;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	3150;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	3594;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	3891;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	402;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	4225;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	4714;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	5216;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	544;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	5592;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	6140;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	6706;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	7110;"	d
P0_1_AF_LEDTS0_COL3	xmc4_gpio_map.h	887;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	1033;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	1189;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	128;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	1449;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	1683;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	1888;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	2107;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	2346;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	276;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	2790;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	3148;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	3592;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	3889;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	400;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	4223;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	4712;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	5214;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	542;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	5590;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	6138;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	663;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	6704;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	7108;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	778;"	d
P0_1_AF_U1C1_DOUT0	xmc4_gpio_map.h	885;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1032;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1188;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	127;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1448;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1682;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1887;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2106;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2345;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	275;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2789;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	3147;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	3591;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	4711;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	5213;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	5589;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	6137;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	6703;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	7107;"	d
P0_1_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	884;"	d
P0_2	xmc4_gpio_map.h	1110;"	d
P0_2	xmc4_gpio_map.h	1371;"	d
P0_2	xmc4_gpio_map.h	1638;"	d
P0_2	xmc4_gpio_map.h	1810;"	d
P0_2	xmc4_gpio_map.h	2062;"	d
P0_2	xmc4_gpio_map.h	2224;"	d
P0_2	xmc4_gpio_map.h	241;"	d
P0_2	xmc4_gpio_map.h	2712;"	d
P0_2	xmc4_gpio_map.h	3026;"	d
P0_2	xmc4_gpio_map.h	3514;"	d
P0_2	xmc4_gpio_map.h	353;"	d
P0_2	xmc4_gpio_map.h	3813;"	d
P0_2	xmc4_gpio_map.h	4103;"	d
P0_2	xmc4_gpio_map.h	4554;"	d
P0_2	xmc4_gpio_map.h	509;"	d
P0_2	xmc4_gpio_map.h	5136;"	d
P0_2	xmc4_gpio_map.h	5468;"	d
P0_2	xmc4_gpio_map.h	5979;"	d
P0_2	xmc4_gpio_map.h	616;"	d
P0_2	xmc4_gpio_map.h	6625;"	d
P0_2	xmc4_gpio_map.h	6985;"	d
P0_2	xmc4_gpio_map.h	745;"	d
P0_2	xmc4_gpio_map.h	79;"	d
P0_2	xmc4_gpio_map.h	836;"	d
P0_2	xmc4_gpio_map.h	998;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	1037;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	1194;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	132;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	1453;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	1687;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	1892;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	2111;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	2350;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	2794;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	280;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	3152;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	3596;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	3893;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	404;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	4227;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	4716;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	5218;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	546;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	5594;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	6143;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	666;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	6709;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	7113;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	781;"	d
P0_2_AF_CCU80_OUT01	xmc4_gpio_map.h	889;"	d
P0_2_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	1192;"	d
P0_2_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	6141;"	d
P0_2_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	6707;"	d
P0_2_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	7111;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	1038;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	133;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	1454;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	1688;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	1893;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	2112;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	281;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	405;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	547;"	d
P0_2_AF_HRPWM0_OUT01	xmc4_gpio_map.h	890;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	1036;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	1193;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	131;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	1452;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	1686;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	1891;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	2110;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	2349;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	2793;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	279;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	3151;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	3595;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	3892;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	403;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	4226;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	4715;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	5217;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	545;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	5593;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	6142;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	665;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	6708;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	7112;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	780;"	d
P0_2_AF_U1C1_SELO1	xmc4_gpio_map.h	888;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	2588;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	2945;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	3390;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	3735;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	4025;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	4433;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	5003;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	5387;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	5855;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	6489;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	6903;"	d
P0_2_HWCTRL_EBU_AD0	xmc4_gpio_map.h	7413;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	1091;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	1330;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	1608;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	1786;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	2035;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	219;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	2202;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	2587;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	2944;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	334;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	3389;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	3734;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	4024;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	4432;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	487;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	5002;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	5386;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	5854;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	597;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	6488;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	6902;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	730;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	7412;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	821;"	d
P0_2_HWCTRL_U1C0_DOUT3	xmc4_gpio_map.h	976;"	d
P0_3	xmc4_gpio_map.h	1111;"	d
P0_3	xmc4_gpio_map.h	1372;"	d
P0_3	xmc4_gpio_map.h	1639;"	d
P0_3	xmc4_gpio_map.h	1811;"	d
P0_3	xmc4_gpio_map.h	2063;"	d
P0_3	xmc4_gpio_map.h	2225;"	d
P0_3	xmc4_gpio_map.h	242;"	d
P0_3	xmc4_gpio_map.h	2713;"	d
P0_3	xmc4_gpio_map.h	3027;"	d
P0_3	xmc4_gpio_map.h	3515;"	d
P0_3	xmc4_gpio_map.h	354;"	d
P0_3	xmc4_gpio_map.h	3814;"	d
P0_3	xmc4_gpio_map.h	4104;"	d
P0_3	xmc4_gpio_map.h	4555;"	d
P0_3	xmc4_gpio_map.h	510;"	d
P0_3	xmc4_gpio_map.h	5137;"	d
P0_3	xmc4_gpio_map.h	5469;"	d
P0_3	xmc4_gpio_map.h	5980;"	d
P0_3	xmc4_gpio_map.h	617;"	d
P0_3	xmc4_gpio_map.h	6626;"	d
P0_3	xmc4_gpio_map.h	6986;"	d
P0_3	xmc4_gpio_map.h	746;"	d
P0_3	xmc4_gpio_map.h	80;"	d
P0_3	xmc4_gpio_map.h	837;"	d
P0_3	xmc4_gpio_map.h	999;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	1039;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	1196;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	134;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	1455;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	1689;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	1894;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	2113;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	2351;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	2795;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	282;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	3153;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	3597;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	3894;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	406;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	4228;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	4717;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	5219;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	548;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	5595;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	6145;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	667;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	6711;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	7115;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	782;"	d
P0_3_AF_CCU80_OUT20	xmc4_gpio_map.h	891;"	d
P0_3_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	1195;"	d
P0_3_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	6144;"	d
P0_3_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	6710;"	d
P0_3_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	7114;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	1040;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	135;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	1456;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	1690;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	1895;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	2114;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	283;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	407;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	549;"	d
P0_3_AF_HRPWM0_OUT20	xmc4_gpio_map.h	892;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	2590;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	2947;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	3392;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	3737;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	4027;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	4435;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	5005;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	5389;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	5857;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	6491;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	6905;"	d
P0_3_HWCTRL_EBU_AD1	xmc4_gpio_map.h	7415;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	1092;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	1331;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	1609;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	1787;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	2036;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	2203;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	220;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	2589;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	2946;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	335;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	3391;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	3736;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	4026;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	4434;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	488;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	5004;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	5388;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	5856;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	598;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	6490;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	6904;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	731;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	7414;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	822;"	d
P0_3_HWCTRL_U1C0_DOUT2	xmc4_gpio_map.h	977;"	d
P0_4	xmc4_gpio_map.h	1000;"	d
P0_4	xmc4_gpio_map.h	1112;"	d
P0_4	xmc4_gpio_map.h	1373;"	d
P0_4	xmc4_gpio_map.h	1640;"	d
P0_4	xmc4_gpio_map.h	1812;"	d
P0_4	xmc4_gpio_map.h	2064;"	d
P0_4	xmc4_gpio_map.h	2226;"	d
P0_4	xmc4_gpio_map.h	243;"	d
P0_4	xmc4_gpio_map.h	2714;"	d
P0_4	xmc4_gpio_map.h	3028;"	d
P0_4	xmc4_gpio_map.h	3516;"	d
P0_4	xmc4_gpio_map.h	355;"	d
P0_4	xmc4_gpio_map.h	3815;"	d
P0_4	xmc4_gpio_map.h	4105;"	d
P0_4	xmc4_gpio_map.h	4556;"	d
P0_4	xmc4_gpio_map.h	511;"	d
P0_4	xmc4_gpio_map.h	5138;"	d
P0_4	xmc4_gpio_map.h	5470;"	d
P0_4	xmc4_gpio_map.h	5981;"	d
P0_4	xmc4_gpio_map.h	618;"	d
P0_4	xmc4_gpio_map.h	6627;"	d
P0_4	xmc4_gpio_map.h	6987;"	d
P0_4	xmc4_gpio_map.h	747;"	d
P0_4	xmc4_gpio_map.h	81;"	d
P0_4	xmc4_gpio_map.h	838;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	1041;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	1198;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	136;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	1458;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	1692;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	1896;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	2115;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	2353;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	2797;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	284;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	3155;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	3598;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	3895;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	408;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	4229;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	4719;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	5221;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	550;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	5597;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	6147;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	668;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	6713;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	7117;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	783;"	d
P0_4_AF_CCU80_OUT10	xmc4_gpio_map.h	893;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	1197;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	1457;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	1691;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	2352;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	2796;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	3154;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	4718;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	5220;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	5596;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	6146;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	6712;"	d
P0_4_AF_ETH0_TX_EN	xmc4_gpio_map.h	7116;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	1042;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	137;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	1459;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	1693;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	1897;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	2116;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	285;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	409;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	551;"	d
P0_4_AF_HRPWM0_OUT21	xmc4_gpio_map.h	894;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	2592;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	2949;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	3394;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	3739;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	4029;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	4437;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	5007;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	5391;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	5859;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	6493;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	6907;"	d
P0_4_HWCTRL_EBU_AD2	xmc4_gpio_map.h	7417;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	1093;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	1332;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	1610;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	1788;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	2037;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	2204;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	221;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	2591;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	2948;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	336;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	3393;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	3738;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	4028;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	4436;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	489;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	5006;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	5390;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	5858;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	599;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	6492;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	6906;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	732;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	7416;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	823;"	d
P0_4_HWCTRL_U1C0_DOUT1	xmc4_gpio_map.h	978;"	d
P0_5	xmc4_gpio_map.h	1001;"	d
P0_5	xmc4_gpio_map.h	1113;"	d
P0_5	xmc4_gpio_map.h	1374;"	d
P0_5	xmc4_gpio_map.h	1641;"	d
P0_5	xmc4_gpio_map.h	1813;"	d
P0_5	xmc4_gpio_map.h	2065;"	d
P0_5	xmc4_gpio_map.h	2227;"	d
P0_5	xmc4_gpio_map.h	244;"	d
P0_5	xmc4_gpio_map.h	2715;"	d
P0_5	xmc4_gpio_map.h	3029;"	d
P0_5	xmc4_gpio_map.h	3517;"	d
P0_5	xmc4_gpio_map.h	356;"	d
P0_5	xmc4_gpio_map.h	3816;"	d
P0_5	xmc4_gpio_map.h	4106;"	d
P0_5	xmc4_gpio_map.h	4557;"	d
P0_5	xmc4_gpio_map.h	512;"	d
P0_5	xmc4_gpio_map.h	5139;"	d
P0_5	xmc4_gpio_map.h	5471;"	d
P0_5	xmc4_gpio_map.h	5982;"	d
P0_5	xmc4_gpio_map.h	619;"	d
P0_5	xmc4_gpio_map.h	6628;"	d
P0_5	xmc4_gpio_map.h	6988;"	d
P0_5	xmc4_gpio_map.h	748;"	d
P0_5	xmc4_gpio_map.h	82;"	d
P0_5	xmc4_gpio_map.h	839;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	1044;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	1201;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	139;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	1462;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	1696;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	1899;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	2118;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	2356;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	2800;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	287;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	3158;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	3600;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	3897;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	411;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	4231;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	4722;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	5224;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	553;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	5600;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	6150;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	670;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	6716;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	7120;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	785;"	d
P0_5_AF_CCU80_OUT00	xmc4_gpio_map.h	896;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	1199;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	1460;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	1694;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	2354;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	2798;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	3156;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	4720;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	5222;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	5598;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	6148;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	6714;"	d
P0_5_AF_ETH0_TXD0	xmc4_gpio_map.h	7118;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	1045;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	140;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	1463;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	1697;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	1900;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	2119;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	288;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	412;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	554;"	d
P0_5_AF_HRPWM0_OUT00	xmc4_gpio_map.h	897;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	1043;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	1200;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	138;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	1461;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	1695;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	1898;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	2117;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	2355;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	2799;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	286;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	3157;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	3599;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	3896;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	410;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	4230;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	4721;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	5223;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	552;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	5599;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	6149;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	669;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	6715;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	7119;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	784;"	d
P0_5_AF_U1C0_DOUT0	xmc4_gpio_map.h	895;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	2594;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	2951;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	3396;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	3741;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	4031;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	4439;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	5009;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	5393;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	5861;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	6495;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	6909;"	d
P0_5_HWCTRL_EBU_AD3	xmc4_gpio_map.h	7419;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	1094;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	1333;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	1611;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	1789;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	2038;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	2205;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	222;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	2593;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	2950;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	337;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	3395;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	3740;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	4030;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	4438;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	490;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	5008;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	5392;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	5860;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	600;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	6494;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	6908;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	733;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	7418;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	824;"	d
P0_5_HWCTRL_U1C0_DOUT0	xmc4_gpio_map.h	979;"	d
P0_6	xmc4_gpio_map.h	1002;"	d
P0_6	xmc4_gpio_map.h	1114;"	d
P0_6	xmc4_gpio_map.h	1375;"	d
P0_6	xmc4_gpio_map.h	1642;"	d
P0_6	xmc4_gpio_map.h	1814;"	d
P0_6	xmc4_gpio_map.h	2066;"	d
P0_6	xmc4_gpio_map.h	2228;"	d
P0_6	xmc4_gpio_map.h	245;"	d
P0_6	xmc4_gpio_map.h	2716;"	d
P0_6	xmc4_gpio_map.h	3030;"	d
P0_6	xmc4_gpio_map.h	3518;"	d
P0_6	xmc4_gpio_map.h	357;"	d
P0_6	xmc4_gpio_map.h	3817;"	d
P0_6	xmc4_gpio_map.h	4107;"	d
P0_6	xmc4_gpio_map.h	4558;"	d
P0_6	xmc4_gpio_map.h	513;"	d
P0_6	xmc4_gpio_map.h	5140;"	d
P0_6	xmc4_gpio_map.h	5472;"	d
P0_6	xmc4_gpio_map.h	5983;"	d
P0_6	xmc4_gpio_map.h	620;"	d
P0_6	xmc4_gpio_map.h	6629;"	d
P0_6	xmc4_gpio_map.h	6989;"	d
P0_6	xmc4_gpio_map.h	749;"	d
P0_6	xmc4_gpio_map.h	83;"	d
P0_6	xmc4_gpio_map.h	840;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	1047;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	1204;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	142;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	1466;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	1700;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	1902;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	2121;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	2359;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	2803;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	290;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	3161;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	3602;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	3899;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	414;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	4233;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	4725;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	5227;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	556;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	5603;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	6153;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	6719;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	672;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	7123;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	787;"	d
P0_6_AF_CCU80_OUT30	xmc4_gpio_map.h	899;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	1202;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	1464;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	1698;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	2357;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	2801;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	3159;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	4723;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	5225;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	5601;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	6151;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	6717;"	d
P0_6_AF_ETH0_TXD1	xmc4_gpio_map.h	7121;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	1048;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	143;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	1467;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	1701;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	1903;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	2122;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	291;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	415;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	557;"	d
P0_6_AF_HRPWM0_OUT30	xmc4_gpio_map.h	900;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	1046;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	1203;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	141;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	1465;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	1699;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	1901;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	2120;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	2358;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	2802;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	289;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	3160;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	3601;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	3898;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	413;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	4232;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	4724;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	5226;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	555;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	5602;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	6152;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	6718;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	671;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	7122;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	786;"	d
P0_6_AF_U1C0_SELO0	xmc4_gpio_map.h	898;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	2595;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	2952;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	3397;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	3742;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	4032;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	4440;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	5010;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	5394;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	5862;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	6496;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	6910;"	d
P0_6_HWCTRL_EBU_ADV	xmc4_gpio_map.h	7420;"	d
P0_7	xmc4_gpio_map.h	1003;"	d
P0_7	xmc4_gpio_map.h	1115;"	d
P0_7	xmc4_gpio_map.h	1376;"	d
P0_7	xmc4_gpio_map.h	1643;"	d
P0_7	xmc4_gpio_map.h	1815;"	d
P0_7	xmc4_gpio_map.h	2067;"	d
P0_7	xmc4_gpio_map.h	2229;"	d
P0_7	xmc4_gpio_map.h	246;"	d
P0_7	xmc4_gpio_map.h	2717;"	d
P0_7	xmc4_gpio_map.h	3031;"	d
P0_7	xmc4_gpio_map.h	3519;"	d
P0_7	xmc4_gpio_map.h	358;"	d
P0_7	xmc4_gpio_map.h	3818;"	d
P0_7	xmc4_gpio_map.h	4108;"	d
P0_7	xmc4_gpio_map.h	4559;"	d
P0_7	xmc4_gpio_map.h	5141;"	d
P0_7	xmc4_gpio_map.h	514;"	d
P0_7	xmc4_gpio_map.h	5473;"	d
P0_7	xmc4_gpio_map.h	5984;"	d
P0_7	xmc4_gpio_map.h	621;"	d
P0_7	xmc4_gpio_map.h	6630;"	d
P0_7	xmc4_gpio_map.h	6990;"	d
P0_7	xmc4_gpio_map.h	750;"	d
P0_7	xmc4_gpio_map.h	841;"	d
P0_7	xmc4_gpio_map.h	84;"	d
P0_7_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	1207;"	d
P0_7_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	6156;"	d
P0_7_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	6722;"	d
P0_7_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	7126;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	1051;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	146;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	1470;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	1704;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	1906;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	2125;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	294;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	418;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	560;"	d
P0_7_AF_HRPWM0_OUT11	xmc4_gpio_map.h	903;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	1050;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	1206;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	145;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	1469;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	1703;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	1905;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	2124;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	2361;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	2805;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	293;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	3163;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	3604;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	3901;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	417;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	4235;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	4727;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	5229;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	559;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	5605;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	6155;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	6721;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	674;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	7125;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	789;"	d
P0_7_AF_U0C0_SELO0	xmc4_gpio_map.h	902;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	1049;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	1205;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	144;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	1468;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	1702;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	1904;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	2123;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	2360;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	2804;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	292;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	3162;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	3603;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	3900;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	416;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	4234;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	4726;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	5228;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	558;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	5604;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	6154;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	6720;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	673;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	7124;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	788;"	d
P0_7_AF_WDT_REQUEST	xmc4_gpio_map.h	901;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	2596;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	2953;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	3398;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	3743;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	4033;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	4441;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	5011;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	5395;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	5863;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	6497;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	6911;"	d
P0_7_HWCTRL_EBU_AD6	xmc4_gpio_map.h	7421;"	d
P0_8	xmc4_gpio_map.h	1004;"	d
P0_8	xmc4_gpio_map.h	1116;"	d
P0_8	xmc4_gpio_map.h	1377;"	d
P0_8	xmc4_gpio_map.h	1644;"	d
P0_8	xmc4_gpio_map.h	1816;"	d
P0_8	xmc4_gpio_map.h	2068;"	d
P0_8	xmc4_gpio_map.h	2230;"	d
P0_8	xmc4_gpio_map.h	247;"	d
P0_8	xmc4_gpio_map.h	2718;"	d
P0_8	xmc4_gpio_map.h	3032;"	d
P0_8	xmc4_gpio_map.h	3520;"	d
P0_8	xmc4_gpio_map.h	359;"	d
P0_8	xmc4_gpio_map.h	3819;"	d
P0_8	xmc4_gpio_map.h	4109;"	d
P0_8	xmc4_gpio_map.h	4560;"	d
P0_8	xmc4_gpio_map.h	5142;"	d
P0_8	xmc4_gpio_map.h	515;"	d
P0_8	xmc4_gpio_map.h	5474;"	d
P0_8	xmc4_gpio_map.h	5985;"	d
P0_8	xmc4_gpio_map.h	622;"	d
P0_8	xmc4_gpio_map.h	6631;"	d
P0_8	xmc4_gpio_map.h	6991;"	d
P0_8	xmc4_gpio_map.h	751;"	d
P0_8	xmc4_gpio_map.h	842;"	d
P0_8	xmc4_gpio_map.h	85;"	d
P0_8_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	1210;"	d
P0_8_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	6159;"	d
P0_8_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	6725;"	d
P0_8_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	7129;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	1054;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	1473;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	149;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	1707;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	1909;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	2128;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	297;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	421;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	563;"	d
P0_8_AF_HRPWM0_OUT10	xmc4_gpio_map.h	906;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	1052;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	1208;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	1471;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	147;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	1705;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	1907;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	2126;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	2362;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	2806;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	295;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	3164;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	3605;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	3902;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	419;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	4236;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	4728;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	5230;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	5606;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	561;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	6157;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	6723;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	675;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	7127;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	790;"	d
P0_8_AF_SCU_EXTCLK	xmc4_gpio_map.h	904;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1053;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1209;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1472;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	148;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1706;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1908;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2127;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2363;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2807;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	296;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3165;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3606;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3903;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	420;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4237;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4729;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5231;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5607;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	562;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6158;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6724;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	676;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	7128;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	791;"	d
P0_8_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	905;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	2597;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	2954;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	3399;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	3744;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	4034;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	4442;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	5012;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	5396;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	5864;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	6498;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	6912;"	d
P0_8_HWCTRL_EBU_AD7	xmc4_gpio_map.h	7422;"	d
P0_9	xmc4_gpio_map.h	1005;"	d
P0_9	xmc4_gpio_map.h	1117;"	d
P0_9	xmc4_gpio_map.h	1378;"	d
P0_9	xmc4_gpio_map.h	1645;"	d
P0_9	xmc4_gpio_map.h	1817;"	d
P0_9	xmc4_gpio_map.h	2069;"	d
P0_9	xmc4_gpio_map.h	2231;"	d
P0_9	xmc4_gpio_map.h	248;"	d
P0_9	xmc4_gpio_map.h	2719;"	d
P0_9	xmc4_gpio_map.h	3033;"	d
P0_9	xmc4_gpio_map.h	3521;"	d
P0_9	xmc4_gpio_map.h	360;"	d
P0_9	xmc4_gpio_map.h	3820;"	d
P0_9	xmc4_gpio_map.h	4110;"	d
P0_9	xmc4_gpio_map.h	4561;"	d
P0_9	xmc4_gpio_map.h	5143;"	d
P0_9	xmc4_gpio_map.h	516;"	d
P0_9	xmc4_gpio_map.h	5475;"	d
P0_9	xmc4_gpio_map.h	5986;"	d
P0_9	xmc4_gpio_map.h	623;"	d
P0_9	xmc4_gpio_map.h	6632;"	d
P0_9	xmc4_gpio_map.h	6992;"	d
P0_9	xmc4_gpio_map.h	752;"	d
P0_9	xmc4_gpio_map.h	843;"	d
P0_9	xmc4_gpio_map.h	86;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	1212;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	1476;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	152;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	1710;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	1912;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	2131;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	2365;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	2809;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	3167;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	3608;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	3905;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	4239;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	424;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	4731;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	5233;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	5609;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	6161;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	6727;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	678;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	7131;"	d
P0_9_AF_CCU80_OUT12	xmc4_gpio_map.h	909;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	1474;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	150;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	1708;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	1910;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	2129;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	422;"	d
P0_9_AF_HRPWM0_OUT31	xmc4_gpio_map.h	907;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	1213;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	1477;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	153;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	1711;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	1913;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	2132;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	2366;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	2810;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	3168;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	3609;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	3906;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	4240;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	425;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	4732;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	5234;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	5610;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	6162;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	6728;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	7132;"	d
P0_9_AF_LEDTS0_COL0	xmc4_gpio_map.h	910;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	1211;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	1475;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	151;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	1709;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	1911;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	2130;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	2364;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	2808;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	3166;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	3607;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	3904;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	4238;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	423;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	4730;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	5232;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	5608;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	6160;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	6726;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	677;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	7130;"	d
P0_9_AF_U1C1_SELO0	xmc4_gpio_map.h	908;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	2599;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	2956;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	3401;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	3745;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	4035;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	4443;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	5014;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	5398;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	5866;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	6500;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	6914;"	d
P0_9_HWCTRL_EBU_CS1	xmc4_gpio_map.h	7424;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1334;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1612;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1790;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2598;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2955;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	3400;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5013;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5397;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5865;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6499;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6913;"	d
P0_9_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	7423;"	d
P14_0	xmc4_gpio_map.h	1018;"	d
P14_0	xmc4_gpio_map.h	112;"	d
P14_0	xmc4_gpio_map.h	1163;"	d
P14_0	xmc4_gpio_map.h	1424;"	d
P14_0	xmc4_gpio_map.h	1667;"	d
P14_0	xmc4_gpio_map.h	1863;"	d
P14_0	xmc4_gpio_map.h	2091;"	d
P14_0	xmc4_gpio_map.h	2313;"	d
P14_0	xmc4_gpio_map.h	261;"	d
P14_0	xmc4_gpio_map.h	2765;"	d
P14_0	xmc4_gpio_map.h	3115;"	d
P14_0	xmc4_gpio_map.h	3567;"	d
P14_0	xmc4_gpio_map.h	3866;"	d
P14_0	xmc4_gpio_map.h	386;"	d
P14_0	xmc4_gpio_map.h	4192;"	d
P14_0	xmc4_gpio_map.h	4679;"	d
P14_0	xmc4_gpio_map.h	5189;"	d
P14_0	xmc4_gpio_map.h	529;"	d
P14_0	xmc4_gpio_map.h	5557;"	d
P14_0	xmc4_gpio_map.h	6104;"	d
P14_0	xmc4_gpio_map.h	649;"	d
P14_0	xmc4_gpio_map.h	6678;"	d
P14_0	xmc4_gpio_map.h	7074;"	d
P14_0	xmc4_gpio_map.h	765;"	d
P14_0	xmc4_gpio_map.h	869;"	d
P14_1	xmc4_gpio_map.h	1164;"	d
P14_1	xmc4_gpio_map.h	1425;"	d
P14_1	xmc4_gpio_map.h	1864;"	d
P14_1	xmc4_gpio_map.h	2314;"	d
P14_1	xmc4_gpio_map.h	2766;"	d
P14_1	xmc4_gpio_map.h	3116;"	d
P14_1	xmc4_gpio_map.h	3568;"	d
P14_1	xmc4_gpio_map.h	3867;"	d
P14_1	xmc4_gpio_map.h	4193;"	d
P14_1	xmc4_gpio_map.h	4680;"	d
P14_1	xmc4_gpio_map.h	5190;"	d
P14_1	xmc4_gpio_map.h	5558;"	d
P14_1	xmc4_gpio_map.h	6105;"	d
P14_1	xmc4_gpio_map.h	6679;"	d
P14_1	xmc4_gpio_map.h	7075;"	d
P14_12	xmc4_gpio_map.h	1173;"	d
P14_12	xmc4_gpio_map.h	1434;"	d
P14_12	xmc4_gpio_map.h	1873;"	d
P14_12	xmc4_gpio_map.h	2323;"	d
P14_12	xmc4_gpio_map.h	2775;"	d
P14_12	xmc4_gpio_map.h	3125;"	d
P14_12	xmc4_gpio_map.h	3577;"	d
P14_12	xmc4_gpio_map.h	3876;"	d
P14_12	xmc4_gpio_map.h	4202;"	d
P14_12	xmc4_gpio_map.h	4689;"	d
P14_12	xmc4_gpio_map.h	5199;"	d
P14_12	xmc4_gpio_map.h	5567;"	d
P14_12	xmc4_gpio_map.h	6114;"	d
P14_12	xmc4_gpio_map.h	6688;"	d
P14_12	xmc4_gpio_map.h	7084;"	d
P14_13	xmc4_gpio_map.h	1174;"	d
P14_13	xmc4_gpio_map.h	1435;"	d
P14_13	xmc4_gpio_map.h	1874;"	d
P14_13	xmc4_gpio_map.h	2324;"	d
P14_13	xmc4_gpio_map.h	2776;"	d
P14_13	xmc4_gpio_map.h	3126;"	d
P14_13	xmc4_gpio_map.h	3578;"	d
P14_13	xmc4_gpio_map.h	3877;"	d
P14_13	xmc4_gpio_map.h	4203;"	d
P14_13	xmc4_gpio_map.h	4690;"	d
P14_13	xmc4_gpio_map.h	5200;"	d
P14_13	xmc4_gpio_map.h	5568;"	d
P14_13	xmc4_gpio_map.h	6115;"	d
P14_13	xmc4_gpio_map.h	6689;"	d
P14_13	xmc4_gpio_map.h	7085;"	d
P14_14	xmc4_gpio_map.h	1175;"	d
P14_14	xmc4_gpio_map.h	120;"	d
P14_14	xmc4_gpio_map.h	1436;"	d
P14_14	xmc4_gpio_map.h	1675;"	d
P14_14	xmc4_gpio_map.h	1875;"	d
P14_14	xmc4_gpio_map.h	2099;"	d
P14_14	xmc4_gpio_map.h	2325;"	d
P14_14	xmc4_gpio_map.h	2777;"	d
P14_14	xmc4_gpio_map.h	3127;"	d
P14_14	xmc4_gpio_map.h	3579;"	d
P14_14	xmc4_gpio_map.h	3878;"	d
P14_14	xmc4_gpio_map.h	394;"	d
P14_14	xmc4_gpio_map.h	4204;"	d
P14_14	xmc4_gpio_map.h	4691;"	d
P14_14	xmc4_gpio_map.h	5201;"	d
P14_14	xmc4_gpio_map.h	5569;"	d
P14_14	xmc4_gpio_map.h	6116;"	d
P14_14	xmc4_gpio_map.h	657;"	d
P14_14	xmc4_gpio_map.h	6690;"	d
P14_14	xmc4_gpio_map.h	7086;"	d
P14_14	xmc4_gpio_map.h	877;"	d
P14_15	xmc4_gpio_map.h	1176;"	d
P14_15	xmc4_gpio_map.h	1437;"	d
P14_15	xmc4_gpio_map.h	1876;"	d
P14_15	xmc4_gpio_map.h	2326;"	d
P14_15	xmc4_gpio_map.h	2778;"	d
P14_15	xmc4_gpio_map.h	3128;"	d
P14_15	xmc4_gpio_map.h	3580;"	d
P14_15	xmc4_gpio_map.h	3879;"	d
P14_15	xmc4_gpio_map.h	4205;"	d
P14_15	xmc4_gpio_map.h	4692;"	d
P14_15	xmc4_gpio_map.h	5202;"	d
P14_15	xmc4_gpio_map.h	5570;"	d
P14_15	xmc4_gpio_map.h	6117;"	d
P14_15	xmc4_gpio_map.h	6691;"	d
P14_15	xmc4_gpio_map.h	7087;"	d
P14_2	xmc4_gpio_map.h	1165;"	d
P14_2	xmc4_gpio_map.h	1426;"	d
P14_2	xmc4_gpio_map.h	1865;"	d
P14_2	xmc4_gpio_map.h	2315;"	d
P14_2	xmc4_gpio_map.h	2767;"	d
P14_2	xmc4_gpio_map.h	3117;"	d
P14_2	xmc4_gpio_map.h	3569;"	d
P14_2	xmc4_gpio_map.h	3868;"	d
P14_2	xmc4_gpio_map.h	4194;"	d
P14_2	xmc4_gpio_map.h	4681;"	d
P14_2	xmc4_gpio_map.h	5191;"	d
P14_2	xmc4_gpio_map.h	5559;"	d
P14_2	xmc4_gpio_map.h	6106;"	d
P14_2	xmc4_gpio_map.h	6680;"	d
P14_2	xmc4_gpio_map.h	7076;"	d
P14_3	xmc4_gpio_map.h	1019;"	d
P14_3	xmc4_gpio_map.h	113;"	d
P14_3	xmc4_gpio_map.h	1166;"	d
P14_3	xmc4_gpio_map.h	1427;"	d
P14_3	xmc4_gpio_map.h	1668;"	d
P14_3	xmc4_gpio_map.h	1866;"	d
P14_3	xmc4_gpio_map.h	2092;"	d
P14_3	xmc4_gpio_map.h	2316;"	d
P14_3	xmc4_gpio_map.h	262;"	d
P14_3	xmc4_gpio_map.h	2768;"	d
P14_3	xmc4_gpio_map.h	3118;"	d
P14_3	xmc4_gpio_map.h	3570;"	d
P14_3	xmc4_gpio_map.h	3869;"	d
P14_3	xmc4_gpio_map.h	387;"	d
P14_3	xmc4_gpio_map.h	4195;"	d
P14_3	xmc4_gpio_map.h	4682;"	d
P14_3	xmc4_gpio_map.h	5192;"	d
P14_3	xmc4_gpio_map.h	530;"	d
P14_3	xmc4_gpio_map.h	5560;"	d
P14_3	xmc4_gpio_map.h	6107;"	d
P14_3	xmc4_gpio_map.h	650;"	d
P14_3	xmc4_gpio_map.h	6681;"	d
P14_3	xmc4_gpio_map.h	7077;"	d
P14_3	xmc4_gpio_map.h	766;"	d
P14_3	xmc4_gpio_map.h	870;"	d
P14_4	xmc4_gpio_map.h	1020;"	d
P14_4	xmc4_gpio_map.h	114;"	d
P14_4	xmc4_gpio_map.h	1167;"	d
P14_4	xmc4_gpio_map.h	1428;"	d
P14_4	xmc4_gpio_map.h	1669;"	d
P14_4	xmc4_gpio_map.h	1867;"	d
P14_4	xmc4_gpio_map.h	2093;"	d
P14_4	xmc4_gpio_map.h	2317;"	d
P14_4	xmc4_gpio_map.h	263;"	d
P14_4	xmc4_gpio_map.h	2769;"	d
P14_4	xmc4_gpio_map.h	3119;"	d
P14_4	xmc4_gpio_map.h	3571;"	d
P14_4	xmc4_gpio_map.h	3870;"	d
P14_4	xmc4_gpio_map.h	388;"	d
P14_4	xmc4_gpio_map.h	4196;"	d
P14_4	xmc4_gpio_map.h	4683;"	d
P14_4	xmc4_gpio_map.h	5193;"	d
P14_4	xmc4_gpio_map.h	531;"	d
P14_4	xmc4_gpio_map.h	5561;"	d
P14_4	xmc4_gpio_map.h	6108;"	d
P14_4	xmc4_gpio_map.h	651;"	d
P14_4	xmc4_gpio_map.h	6682;"	d
P14_4	xmc4_gpio_map.h	7078;"	d
P14_4	xmc4_gpio_map.h	767;"	d
P14_4	xmc4_gpio_map.h	871;"	d
P14_5	xmc4_gpio_map.h	1021;"	d
P14_5	xmc4_gpio_map.h	115;"	d
P14_5	xmc4_gpio_map.h	1168;"	d
P14_5	xmc4_gpio_map.h	1429;"	d
P14_5	xmc4_gpio_map.h	1670;"	d
P14_5	xmc4_gpio_map.h	1868;"	d
P14_5	xmc4_gpio_map.h	2094;"	d
P14_5	xmc4_gpio_map.h	2318;"	d
P14_5	xmc4_gpio_map.h	264;"	d
P14_5	xmc4_gpio_map.h	2770;"	d
P14_5	xmc4_gpio_map.h	3120;"	d
P14_5	xmc4_gpio_map.h	3572;"	d
P14_5	xmc4_gpio_map.h	3871;"	d
P14_5	xmc4_gpio_map.h	389;"	d
P14_5	xmc4_gpio_map.h	4197;"	d
P14_5	xmc4_gpio_map.h	4684;"	d
P14_5	xmc4_gpio_map.h	5194;"	d
P14_5	xmc4_gpio_map.h	532;"	d
P14_5	xmc4_gpio_map.h	5562;"	d
P14_5	xmc4_gpio_map.h	6109;"	d
P14_5	xmc4_gpio_map.h	652;"	d
P14_5	xmc4_gpio_map.h	6683;"	d
P14_5	xmc4_gpio_map.h	7079;"	d
P14_5	xmc4_gpio_map.h	768;"	d
P14_5	xmc4_gpio_map.h	872;"	d
P14_6	xmc4_gpio_map.h	1022;"	d
P14_6	xmc4_gpio_map.h	1169;"	d
P14_6	xmc4_gpio_map.h	116;"	d
P14_6	xmc4_gpio_map.h	1430;"	d
P14_6	xmc4_gpio_map.h	1671;"	d
P14_6	xmc4_gpio_map.h	1869;"	d
P14_6	xmc4_gpio_map.h	2095;"	d
P14_6	xmc4_gpio_map.h	2319;"	d
P14_6	xmc4_gpio_map.h	265;"	d
P14_6	xmc4_gpio_map.h	2771;"	d
P14_6	xmc4_gpio_map.h	3121;"	d
P14_6	xmc4_gpio_map.h	3573;"	d
P14_6	xmc4_gpio_map.h	3872;"	d
P14_6	xmc4_gpio_map.h	390;"	d
P14_6	xmc4_gpio_map.h	4198;"	d
P14_6	xmc4_gpio_map.h	4685;"	d
P14_6	xmc4_gpio_map.h	5195;"	d
P14_6	xmc4_gpio_map.h	533;"	d
P14_6	xmc4_gpio_map.h	5563;"	d
P14_6	xmc4_gpio_map.h	6110;"	d
P14_6	xmc4_gpio_map.h	653;"	d
P14_6	xmc4_gpio_map.h	6684;"	d
P14_6	xmc4_gpio_map.h	7080;"	d
P14_6	xmc4_gpio_map.h	769;"	d
P14_6	xmc4_gpio_map.h	873;"	d
P14_7	xmc4_gpio_map.h	1023;"	d
P14_7	xmc4_gpio_map.h	1170;"	d
P14_7	xmc4_gpio_map.h	117;"	d
P14_7	xmc4_gpio_map.h	1431;"	d
P14_7	xmc4_gpio_map.h	1672;"	d
P14_7	xmc4_gpio_map.h	1870;"	d
P14_7	xmc4_gpio_map.h	2096;"	d
P14_7	xmc4_gpio_map.h	2320;"	d
P14_7	xmc4_gpio_map.h	266;"	d
P14_7	xmc4_gpio_map.h	2772;"	d
P14_7	xmc4_gpio_map.h	3122;"	d
P14_7	xmc4_gpio_map.h	3574;"	d
P14_7	xmc4_gpio_map.h	3873;"	d
P14_7	xmc4_gpio_map.h	391;"	d
P14_7	xmc4_gpio_map.h	4199;"	d
P14_7	xmc4_gpio_map.h	4686;"	d
P14_7	xmc4_gpio_map.h	5196;"	d
P14_7	xmc4_gpio_map.h	534;"	d
P14_7	xmc4_gpio_map.h	5564;"	d
P14_7	xmc4_gpio_map.h	6111;"	d
P14_7	xmc4_gpio_map.h	654;"	d
P14_7	xmc4_gpio_map.h	6685;"	d
P14_7	xmc4_gpio_map.h	7081;"	d
P14_7	xmc4_gpio_map.h	770;"	d
P14_7	xmc4_gpio_map.h	874;"	d
P14_8	xmc4_gpio_map.h	1024;"	d
P14_8	xmc4_gpio_map.h	1171;"	d
P14_8	xmc4_gpio_map.h	118;"	d
P14_8	xmc4_gpio_map.h	1432;"	d
P14_8	xmc4_gpio_map.h	1673;"	d
P14_8	xmc4_gpio_map.h	1871;"	d
P14_8	xmc4_gpio_map.h	2097;"	d
P14_8	xmc4_gpio_map.h	2321;"	d
P14_8	xmc4_gpio_map.h	267;"	d
P14_8	xmc4_gpio_map.h	2773;"	d
P14_8	xmc4_gpio_map.h	3123;"	d
P14_8	xmc4_gpio_map.h	3575;"	d
P14_8	xmc4_gpio_map.h	3874;"	d
P14_8	xmc4_gpio_map.h	392;"	d
P14_8	xmc4_gpio_map.h	4200;"	d
P14_8	xmc4_gpio_map.h	4687;"	d
P14_8	xmc4_gpio_map.h	5197;"	d
P14_8	xmc4_gpio_map.h	535;"	d
P14_8	xmc4_gpio_map.h	5565;"	d
P14_8	xmc4_gpio_map.h	6112;"	d
P14_8	xmc4_gpio_map.h	655;"	d
P14_8	xmc4_gpio_map.h	6686;"	d
P14_8	xmc4_gpio_map.h	7082;"	d
P14_8	xmc4_gpio_map.h	771;"	d
P14_8	xmc4_gpio_map.h	875;"	d
P14_9	xmc4_gpio_map.h	1025;"	d
P14_9	xmc4_gpio_map.h	1172;"	d
P14_9	xmc4_gpio_map.h	119;"	d
P14_9	xmc4_gpio_map.h	1433;"	d
P14_9	xmc4_gpio_map.h	1674;"	d
P14_9	xmc4_gpio_map.h	1872;"	d
P14_9	xmc4_gpio_map.h	2098;"	d
P14_9	xmc4_gpio_map.h	2322;"	d
P14_9	xmc4_gpio_map.h	268;"	d
P14_9	xmc4_gpio_map.h	2774;"	d
P14_9	xmc4_gpio_map.h	3124;"	d
P14_9	xmc4_gpio_map.h	3576;"	d
P14_9	xmc4_gpio_map.h	3875;"	d
P14_9	xmc4_gpio_map.h	393;"	d
P14_9	xmc4_gpio_map.h	4201;"	d
P14_9	xmc4_gpio_map.h	4688;"	d
P14_9	xmc4_gpio_map.h	5198;"	d
P14_9	xmc4_gpio_map.h	536;"	d
P14_9	xmc4_gpio_map.h	5566;"	d
P14_9	xmc4_gpio_map.h	6113;"	d
P14_9	xmc4_gpio_map.h	656;"	d
P14_9	xmc4_gpio_map.h	6687;"	d
P14_9	xmc4_gpio_map.h	7083;"	d
P14_9	xmc4_gpio_map.h	772;"	d
P14_9	xmc4_gpio_map.h	876;"	d
P15_12	xmc4_gpio_map.h	2335;"	d
P15_12	xmc4_gpio_map.h	3137;"	d
P15_12	xmc4_gpio_map.h	4214;"	d
P15_12	xmc4_gpio_map.h	4701;"	d
P15_12	xmc4_gpio_map.h	5579;"	d
P15_12	xmc4_gpio_map.h	6126;"	d
P15_12	xmc4_gpio_map.h	7096;"	d
P15_13	xmc4_gpio_map.h	2336;"	d
P15_13	xmc4_gpio_map.h	3138;"	d
P15_13	xmc4_gpio_map.h	4215;"	d
P15_13	xmc4_gpio_map.h	4702;"	d
P15_13	xmc4_gpio_map.h	5580;"	d
P15_13	xmc4_gpio_map.h	6127;"	d
P15_13	xmc4_gpio_map.h	7097;"	d
P15_14	xmc4_gpio_map.h	2337;"	d
P15_14	xmc4_gpio_map.h	3139;"	d
P15_14	xmc4_gpio_map.h	4216;"	d
P15_14	xmc4_gpio_map.h	4703;"	d
P15_14	xmc4_gpio_map.h	5581;"	d
P15_14	xmc4_gpio_map.h	6128;"	d
P15_14	xmc4_gpio_map.h	7098;"	d
P15_15	xmc4_gpio_map.h	2338;"	d
P15_15	xmc4_gpio_map.h	3140;"	d
P15_15	xmc4_gpio_map.h	4217;"	d
P15_15	xmc4_gpio_map.h	4704;"	d
P15_15	xmc4_gpio_map.h	5582;"	d
P15_15	xmc4_gpio_map.h	6129;"	d
P15_15	xmc4_gpio_map.h	7099;"	d
P15_2	xmc4_gpio_map.h	1177;"	d
P15_2	xmc4_gpio_map.h	1438;"	d
P15_2	xmc4_gpio_map.h	1877;"	d
P15_2	xmc4_gpio_map.h	2327;"	d
P15_2	xmc4_gpio_map.h	2779;"	d
P15_2	xmc4_gpio_map.h	3129;"	d
P15_2	xmc4_gpio_map.h	3581;"	d
P15_2	xmc4_gpio_map.h	3880;"	d
P15_2	xmc4_gpio_map.h	4206;"	d
P15_2	xmc4_gpio_map.h	4693;"	d
P15_2	xmc4_gpio_map.h	5203;"	d
P15_2	xmc4_gpio_map.h	5571;"	d
P15_2	xmc4_gpio_map.h	6118;"	d
P15_2	xmc4_gpio_map.h	6692;"	d
P15_2	xmc4_gpio_map.h	7088;"	d
P15_3	xmc4_gpio_map.h	1178;"	d
P15_3	xmc4_gpio_map.h	1439;"	d
P15_3	xmc4_gpio_map.h	1878;"	d
P15_3	xmc4_gpio_map.h	2328;"	d
P15_3	xmc4_gpio_map.h	2780;"	d
P15_3	xmc4_gpio_map.h	3130;"	d
P15_3	xmc4_gpio_map.h	3582;"	d
P15_3	xmc4_gpio_map.h	3881;"	d
P15_3	xmc4_gpio_map.h	4207;"	d
P15_3	xmc4_gpio_map.h	4694;"	d
P15_3	xmc4_gpio_map.h	5204;"	d
P15_3	xmc4_gpio_map.h	5572;"	d
P15_3	xmc4_gpio_map.h	6119;"	d
P15_3	xmc4_gpio_map.h	6693;"	d
P15_3	xmc4_gpio_map.h	7089;"	d
P15_4	xmc4_gpio_map.h	2329;"	d
P15_4	xmc4_gpio_map.h	3131;"	d
P15_4	xmc4_gpio_map.h	4208;"	d
P15_4	xmc4_gpio_map.h	4695;"	d
P15_4	xmc4_gpio_map.h	5573;"	d
P15_4	xmc4_gpio_map.h	6120;"	d
P15_4	xmc4_gpio_map.h	7090;"	d
P15_5	xmc4_gpio_map.h	2330;"	d
P15_5	xmc4_gpio_map.h	3132;"	d
P15_5	xmc4_gpio_map.h	4209;"	d
P15_5	xmc4_gpio_map.h	4696;"	d
P15_5	xmc4_gpio_map.h	5574;"	d
P15_5	xmc4_gpio_map.h	6121;"	d
P15_5	xmc4_gpio_map.h	7091;"	d
P15_6	xmc4_gpio_map.h	2331;"	d
P15_6	xmc4_gpio_map.h	3133;"	d
P15_6	xmc4_gpio_map.h	4210;"	d
P15_6	xmc4_gpio_map.h	4697;"	d
P15_6	xmc4_gpio_map.h	5575;"	d
P15_6	xmc4_gpio_map.h	6122;"	d
P15_6	xmc4_gpio_map.h	7092;"	d
P15_7	xmc4_gpio_map.h	2332;"	d
P15_7	xmc4_gpio_map.h	3134;"	d
P15_7	xmc4_gpio_map.h	4211;"	d
P15_7	xmc4_gpio_map.h	4698;"	d
P15_7	xmc4_gpio_map.h	5576;"	d
P15_7	xmc4_gpio_map.h	6123;"	d
P15_7	xmc4_gpio_map.h	7093;"	d
P15_8	xmc4_gpio_map.h	1179;"	d
P15_8	xmc4_gpio_map.h	1440;"	d
P15_8	xmc4_gpio_map.h	1879;"	d
P15_8	xmc4_gpio_map.h	2333;"	d
P15_8	xmc4_gpio_map.h	2781;"	d
P15_8	xmc4_gpio_map.h	3135;"	d
P15_8	xmc4_gpio_map.h	3583;"	d
P15_8	xmc4_gpio_map.h	3882;"	d
P15_8	xmc4_gpio_map.h	4212;"	d
P15_8	xmc4_gpio_map.h	4699;"	d
P15_8	xmc4_gpio_map.h	5205;"	d
P15_8	xmc4_gpio_map.h	5577;"	d
P15_8	xmc4_gpio_map.h	6124;"	d
P15_8	xmc4_gpio_map.h	6694;"	d
P15_8	xmc4_gpio_map.h	7094;"	d
P15_9	xmc4_gpio_map.h	1180;"	d
P15_9	xmc4_gpio_map.h	1441;"	d
P15_9	xmc4_gpio_map.h	1880;"	d
P15_9	xmc4_gpio_map.h	2334;"	d
P15_9	xmc4_gpio_map.h	2782;"	d
P15_9	xmc4_gpio_map.h	3136;"	d
P15_9	xmc4_gpio_map.h	3584;"	d
P15_9	xmc4_gpio_map.h	3883;"	d
P15_9	xmc4_gpio_map.h	4213;"	d
P15_9	xmc4_gpio_map.h	4700;"	d
P15_9	xmc4_gpio_map.h	5206;"	d
P15_9	xmc4_gpio_map.h	5578;"	d
P15_9	xmc4_gpio_map.h	6125;"	d
P15_9	xmc4_gpio_map.h	6695;"	d
P15_9	xmc4_gpio_map.h	7095;"	d
P1_0	xmc4_gpio_map.h	1006;"	d
P1_0	xmc4_gpio_map.h	1121;"	d
P1_0	xmc4_gpio_map.h	1382;"	d
P1_0	xmc4_gpio_map.h	1648;"	d
P1_0	xmc4_gpio_map.h	1821;"	d
P1_0	xmc4_gpio_map.h	2072;"	d
P1_0	xmc4_gpio_map.h	2238;"	d
P1_0	xmc4_gpio_map.h	249;"	d
P1_0	xmc4_gpio_map.h	2723;"	d
P1_0	xmc4_gpio_map.h	3040;"	d
P1_0	xmc4_gpio_map.h	3525;"	d
P1_0	xmc4_gpio_map.h	363;"	d
P1_0	xmc4_gpio_map.h	3824;"	d
P1_0	xmc4_gpio_map.h	4117;"	d
P1_0	xmc4_gpio_map.h	4568;"	d
P1_0	xmc4_gpio_map.h	5147;"	d
P1_0	xmc4_gpio_map.h	517;"	d
P1_0	xmc4_gpio_map.h	5482;"	d
P1_0	xmc4_gpio_map.h	5993;"	d
P1_0	xmc4_gpio_map.h	626;"	d
P1_0	xmc4_gpio_map.h	6636;"	d
P1_0	xmc4_gpio_map.h	6999;"	d
P1_0	xmc4_gpio_map.h	753;"	d
P1_0	xmc4_gpio_map.h	846;"	d
P1_0	xmc4_gpio_map.h	89;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	1056;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	1224;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	1488;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	160;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	1720;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	1923;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	2140;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	2383;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	2821;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	299;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	3185;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	3619;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	3916;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	4256;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	432;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	4749;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	5245;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	5627;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	565;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	6180;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	6740;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	684;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	7150;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	793;"	d
P1_0_AF_CCU40_OUT3	xmc4_gpio_map.h	917;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1486;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1718;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1921;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2138;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2381;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2819;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3183;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3617;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3914;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4254;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4747;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5243;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5625;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6178;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6738;"	d
P1_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	7148;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	1057;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	1225;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	1489;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	161;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	1721;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	1924;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	2141;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	2384;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	2822;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	300;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	3186;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	3620;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	3917;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	4257;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	433;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	4750;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	5246;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	5628;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	566;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	6181;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	6741;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	685;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	7151;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	794;"	d
P1_0_AF_ERU1_PDOUT3	xmc4_gpio_map.h	918;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	1055;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	1223;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	1487;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	159;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	1719;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	1922;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	2139;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	2382;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	2820;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	298;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	3184;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	3618;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	3915;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	4255;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	431;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	4748;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	5244;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	5626;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	564;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	6179;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	6739;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	683;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	7149;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	792;"	d
P1_0_AF_U0C0_SELO0	xmc4_gpio_map.h	916;"	d
P1_1	xmc4_gpio_map.h	1007;"	d
P1_1	xmc4_gpio_map.h	1122;"	d
P1_1	xmc4_gpio_map.h	1383;"	d
P1_1	xmc4_gpio_map.h	1649;"	d
P1_1	xmc4_gpio_map.h	1822;"	d
P1_1	xmc4_gpio_map.h	2073;"	d
P1_1	xmc4_gpio_map.h	2239;"	d
P1_1	xmc4_gpio_map.h	250;"	d
P1_1	xmc4_gpio_map.h	2724;"	d
P1_1	xmc4_gpio_map.h	3041;"	d
P1_1	xmc4_gpio_map.h	3526;"	d
P1_1	xmc4_gpio_map.h	364;"	d
P1_1	xmc4_gpio_map.h	3825;"	d
P1_1	xmc4_gpio_map.h	4118;"	d
P1_1	xmc4_gpio_map.h	4569;"	d
P1_1	xmc4_gpio_map.h	5148;"	d
P1_1	xmc4_gpio_map.h	518;"	d
P1_1	xmc4_gpio_map.h	5483;"	d
P1_1	xmc4_gpio_map.h	5994;"	d
P1_1	xmc4_gpio_map.h	627;"	d
P1_1	xmc4_gpio_map.h	6637;"	d
P1_1	xmc4_gpio_map.h	7000;"	d
P1_1	xmc4_gpio_map.h	754;"	d
P1_1	xmc4_gpio_map.h	847;"	d
P1_1	xmc4_gpio_map.h	90;"	d
P1_10	xmc4_gpio_map.h	1131;"	d
P1_10	xmc4_gpio_map.h	1392;"	d
P1_10	xmc4_gpio_map.h	1831;"	d
P1_10	xmc4_gpio_map.h	2248;"	d
P1_10	xmc4_gpio_map.h	2733;"	d
P1_10	xmc4_gpio_map.h	3050;"	d
P1_10	xmc4_gpio_map.h	3535;"	d
P1_10	xmc4_gpio_map.h	3834;"	d
P1_10	xmc4_gpio_map.h	4127;"	d
P1_10	xmc4_gpio_map.h	4578;"	d
P1_10	xmc4_gpio_map.h	5157;"	d
P1_10	xmc4_gpio_map.h	5492;"	d
P1_10	xmc4_gpio_map.h	6003;"	d
P1_10	xmc4_gpio_map.h	6646;"	d
P1_10	xmc4_gpio_map.h	7009;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	1519;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	1953;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	2411;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	2849;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	3213;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	3646;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	3940;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	4280;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	4781;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	5277;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	5659;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	6217;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	6777;"	d
P1_10_AF_CCU81_OUT21	xmc4_gpio_map.h	7187;"	d
P1_10_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	1251;"	d
P1_10_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	6218;"	d
P1_10_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	6778;"	d
P1_10_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	7188;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	1249;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	1517;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	2409;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	2847;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	3211;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	4779;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	5275;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	5657;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	6215;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	6775;"	d
P1_10_AF_ETH0_MDC	xmc4_gpio_map.h	7185;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1250;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1518;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1952;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2410;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2848;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3212;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3645;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3939;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4279;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4780;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5276;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5658;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6216;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6776;"	d
P1_10_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	7186;"	d
P1_11	xmc4_gpio_map.h	1132;"	d
P1_11	xmc4_gpio_map.h	1393;"	d
P1_11	xmc4_gpio_map.h	1832;"	d
P1_11	xmc4_gpio_map.h	2249;"	d
P1_11	xmc4_gpio_map.h	2734;"	d
P1_11	xmc4_gpio_map.h	3051;"	d
P1_11	xmc4_gpio_map.h	3536;"	d
P1_11	xmc4_gpio_map.h	3835;"	d
P1_11	xmc4_gpio_map.h	4128;"	d
P1_11	xmc4_gpio_map.h	4579;"	d
P1_11	xmc4_gpio_map.h	5158;"	d
P1_11	xmc4_gpio_map.h	5493;"	d
P1_11	xmc4_gpio_map.h	6004;"	d
P1_11	xmc4_gpio_map.h	6647;"	d
P1_11	xmc4_gpio_map.h	7010;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	1521;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	1955;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	2413;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	2851;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	3215;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	3648;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	3942;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	4282;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	4783;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	5279;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	5661;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	6221;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	6781;"	d
P1_11_AF_CCU81_OUT11	xmc4_gpio_map.h	7191;"	d
P1_11_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	1254;"	d
P1_11_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	6222;"	d
P1_11_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	6782;"	d
P1_11_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	7192;"	d
P1_11_AF_ECAT0_LED_STATE_RUN	xmc4_gpio_map.h	1252;"	d
P1_11_AF_ECAT0_LED_STATE_RUN	xmc4_gpio_map.h	6219;"	d
P1_11_AF_ECAT0_LED_STATE_RUN	xmc4_gpio_map.h	6779;"	d
P1_11_AF_ECAT0_LED_STATE_RUN	xmc4_gpio_map.h	7189;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	1253;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	1520;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	1954;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	2412;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	2850;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	3214;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	3647;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	3941;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	4281;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	4782;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	5278;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	5660;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	6220;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	6780;"	d
P1_11_AF_U0C0_SELO0	xmc4_gpio_map.h	7190;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1345;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1617;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2619;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2974;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	3421;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5034;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5416;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5886;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6521;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6933;"	d
P1_11_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	7445;"	d
P1_12	xmc4_gpio_map.h	1133;"	d
P1_12	xmc4_gpio_map.h	1394;"	d
P1_12	xmc4_gpio_map.h	1833;"	d
P1_12	xmc4_gpio_map.h	2250;"	d
P1_12	xmc4_gpio_map.h	2735;"	d
P1_12	xmc4_gpio_map.h	3052;"	d
P1_12	xmc4_gpio_map.h	3537;"	d
P1_12	xmc4_gpio_map.h	3836;"	d
P1_12	xmc4_gpio_map.h	4129;"	d
P1_12	xmc4_gpio_map.h	4580;"	d
P1_12	xmc4_gpio_map.h	5159;"	d
P1_12	xmc4_gpio_map.h	5494;"	d
P1_12	xmc4_gpio_map.h	6005;"	d
P1_12	xmc4_gpio_map.h	6648;"	d
P1_12	xmc4_gpio_map.h	7011;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	1256;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	1523;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	1956;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	2415;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	2853;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	3217;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	3649;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	4785;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	5281;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	5663;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	6224;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	6784;"	d
P1_12_AF_CAN_N1_TXD	xmc4_gpio_map.h	7194;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	1524;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	1957;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	2416;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	2854;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	3218;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	3650;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	3943;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	4283;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	4786;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	5282;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	5664;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	6225;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	6785;"	d
P1_12_AF_CCU81_OUT01	xmc4_gpio_map.h	7195;"	d
P1_12_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	1257;"	d
P1_12_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6226;"	d
P1_12_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6786;"	d
P1_12_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	7196;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	1255;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	1522;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	2414;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	2852;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	3216;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	4784;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	5280;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	5662;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	6223;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	6783;"	d
P1_12_AF_ETH0_TX_EN	xmc4_gpio_map.h	7193;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	2621;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	2976;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	3423;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	3764;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	4054;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	4464;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	5036;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	5418;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	5888;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	6523;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	6935;"	d
P1_12_HWCTRL_EBU_AD16	xmc4_gpio_map.h	7447;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	1346;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	2620;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	2975;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	3422;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	3763;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	4053;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	4463;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	5035;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	5417;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	5887;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	6522;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	6934;"	d
P1_12_HWCTRL_SDMMC_DATA_OUT6	xmc4_gpio_map.h	7446;"	d
P1_13	xmc4_gpio_map.h	1134;"	d
P1_13	xmc4_gpio_map.h	1395;"	d
P1_13	xmc4_gpio_map.h	1834;"	d
P1_13	xmc4_gpio_map.h	2251;"	d
P1_13	xmc4_gpio_map.h	2736;"	d
P1_13	xmc4_gpio_map.h	3053;"	d
P1_13	xmc4_gpio_map.h	3538;"	d
P1_13	xmc4_gpio_map.h	3837;"	d
P1_13	xmc4_gpio_map.h	4130;"	d
P1_13	xmc4_gpio_map.h	4581;"	d
P1_13	xmc4_gpio_map.h	5160;"	d
P1_13	xmc4_gpio_map.h	5495;"	d
P1_13	xmc4_gpio_map.h	6006;"	d
P1_13	xmc4_gpio_map.h	6649;"	d
P1_13	xmc4_gpio_map.h	7012;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	1527;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	1959;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	2419;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	2857;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	3221;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	3652;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	3945;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	4285;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	4789;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	5285;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	5667;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	6229;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	6789;"	d
P1_13_AF_CCU81_OUT20	xmc4_gpio_map.h	7199;"	d
P1_13_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	1260;"	d
P1_13_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6230;"	d
P1_13_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6790;"	d
P1_13_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	7200;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	1258;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	1525;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	2417;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	2855;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	3219;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	4787;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	5283;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	5665;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	6227;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	6787;"	d
P1_13_AF_ETH0_TXD0	xmc4_gpio_map.h	7197;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	1259;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	1526;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	1958;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	2418;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	2856;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	3220;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	3651;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	3944;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	4284;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	4788;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	5284;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	5666;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	6228;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	6788;"	d
P1_13_AF_U0C1_SELO3	xmc4_gpio_map.h	7198;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	2623;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	2978;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	3425;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	3766;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	4056;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	4466;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	5038;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	5420;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	5890;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	6525;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	6937;"	d
P1_13_HWCTRL_EBU_AD17	xmc4_gpio_map.h	7449;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	1347;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	2622;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	2977;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	3424;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	3765;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	4055;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	4465;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	5037;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	5419;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	5889;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	6524;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	6936;"	d
P1_13_HWCTRL_SDMMC_DATA_OUT7	xmc4_gpio_map.h	7448;"	d
P1_14	xmc4_gpio_map.h	1135;"	d
P1_14	xmc4_gpio_map.h	1396;"	d
P1_14	xmc4_gpio_map.h	1835;"	d
P1_14	xmc4_gpio_map.h	2252;"	d
P1_14	xmc4_gpio_map.h	2737;"	d
P1_14	xmc4_gpio_map.h	3054;"	d
P1_14	xmc4_gpio_map.h	3539;"	d
P1_14	xmc4_gpio_map.h	3838;"	d
P1_14	xmc4_gpio_map.h	4131;"	d
P1_14	xmc4_gpio_map.h	4582;"	d
P1_14	xmc4_gpio_map.h	5161;"	d
P1_14	xmc4_gpio_map.h	5496;"	d
P1_14	xmc4_gpio_map.h	6007;"	d
P1_14	xmc4_gpio_map.h	6650;"	d
P1_14	xmc4_gpio_map.h	7013;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	1530;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	1961;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	2422;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	2860;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	3224;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	3654;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	3947;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	4287;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	4792;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	5288;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	5670;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	6233;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	6793;"	d
P1_14_AF_CCU81_OUT10	xmc4_gpio_map.h	7203;"	d
P1_14_AF_ECAT0_SYNC0	xmc4_gpio_map.h	1263;"	d
P1_14_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6234;"	d
P1_14_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6794;"	d
P1_14_AF_ECAT0_SYNC0	xmc4_gpio_map.h	7204;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	1261;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	1528;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	2420;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	2858;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	3222;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	4790;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	5286;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	5668;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	6231;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	6791;"	d
P1_14_AF_ETH0_TXD1	xmc4_gpio_map.h	7201;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	1262;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	1529;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	1960;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	2421;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	2859;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	3223;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	3653;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	3946;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	4286;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	4791;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	5287;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	5669;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	6232;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	6792;"	d
P1_14_AF_U0C1_SELO2	xmc4_gpio_map.h	7202;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	2624;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	2979;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	3426;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	3767;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	4057;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	4467;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	5039;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	5421;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	5891;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	6526;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	6938;"	d
P1_14_HWCTRL_EBU_AD18	xmc4_gpio_map.h	7450;"	d
P1_15	xmc4_gpio_map.h	1136;"	d
P1_15	xmc4_gpio_map.h	1397;"	d
P1_15	xmc4_gpio_map.h	1656;"	d
P1_15	xmc4_gpio_map.h	1836;"	d
P1_15	xmc4_gpio_map.h	2080;"	d
P1_15	xmc4_gpio_map.h	2253;"	d
P1_15	xmc4_gpio_map.h	2738;"	d
P1_15	xmc4_gpio_map.h	3055;"	d
P1_15	xmc4_gpio_map.h	3540;"	d
P1_15	xmc4_gpio_map.h	372;"	d
P1_15	xmc4_gpio_map.h	3839;"	d
P1_15	xmc4_gpio_map.h	4132;"	d
P1_15	xmc4_gpio_map.h	4583;"	d
P1_15	xmc4_gpio_map.h	5162;"	d
P1_15	xmc4_gpio_map.h	5497;"	d
P1_15	xmc4_gpio_map.h	6008;"	d
P1_15	xmc4_gpio_map.h	635;"	d
P1_15	xmc4_gpio_map.h	6651;"	d
P1_15	xmc4_gpio_map.h	7014;"	d
P1_15	xmc4_gpio_map.h	855;"	d
P1_15	xmc4_gpio_map.h	98;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	1533;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	1747;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	1964;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	2167;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	2425;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	2863;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	3227;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	3657;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	3950;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	4290;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	4795;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	5291;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	5673;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	6237;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	6797;"	d
P1_15_AF_CCU81_OUT00	xmc4_gpio_map.h	7207;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	1532;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	1746;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	1963;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	2166;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	2424;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	2862;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	3226;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	3656;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	3949;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	4289;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	4794;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	5290;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	5672;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	6236;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	6796;"	d
P1_15_AF_DSD_MCLK2	xmc4_gpio_map.h	7206;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	1264;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	1531;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	1745;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	182;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	1962;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	2165;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	2423;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	2861;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	3225;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	3655;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	3948;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	4288;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	452;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	4793;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	5289;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	5671;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	6235;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	6795;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	705;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	7205;"	d
P1_15_AF_SCU_EXTCLK	xmc4_gpio_map.h	939;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	1534;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	1748;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	183;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	1965;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	2168;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	453;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	4796;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	5292;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	5674;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	6238;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	6798;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	706;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	7208;"	d
P1_15_AF_U1C0_DOUT0	xmc4_gpio_map.h	940;"	d
P1_15_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	1618;"	d
P1_15_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	1795;"	d
P1_15_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	2043;"	d
P1_15_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	2210;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	2625;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	2980;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	3427;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	3768;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	4058;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	4468;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	5040;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	5422;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	5892;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	6527;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	6939;"	d
P1_15_HWCTRL_EBU_AD19	xmc4_gpio_map.h	7451;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	1059;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	1227;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	1492;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	163;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	1724;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	1927;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	2144;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	2387;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	2825;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	302;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	3189;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	3623;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	3920;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	4260;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	435;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	4753;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	5249;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	5631;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	568;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	6184;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	6744;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	687;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	7154;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	796;"	d
P1_1_AF_CCU40_OUT2	xmc4_gpio_map.h	920;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1490;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1722;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1925;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2142;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2385;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2823;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3187;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3621;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3918;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4258;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4751;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5247;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5629;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6182;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6742;"	d
P1_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	7152;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	1060;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	1228;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	1493;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	164;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	1725;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	1928;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	2145;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	2388;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	2826;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	303;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	3190;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	3624;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	3921;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	4261;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	436;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	4754;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5250;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5632;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	569;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6185;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6745;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	688;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	7155;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	797;"	d
P1_1_AF_ERU1_PDOUT2	xmc4_gpio_map.h	921;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1058;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1226;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1491;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	162;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1723;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1926;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2143;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2386;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2824;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	301;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3188;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3622;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3919;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4259;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	434;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4752;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5248;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5630;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	567;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6183;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6743;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	686;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	7153;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	795;"	d
P1_1_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	919;"	d
P1_2	xmc4_gpio_map.h	1008;"	d
P1_2	xmc4_gpio_map.h	1123;"	d
P1_2	xmc4_gpio_map.h	1384;"	d
P1_2	xmc4_gpio_map.h	1650;"	d
P1_2	xmc4_gpio_map.h	1823;"	d
P1_2	xmc4_gpio_map.h	2074;"	d
P1_2	xmc4_gpio_map.h	2240;"	d
P1_2	xmc4_gpio_map.h	251;"	d
P1_2	xmc4_gpio_map.h	2725;"	d
P1_2	xmc4_gpio_map.h	3042;"	d
P1_2	xmc4_gpio_map.h	3527;"	d
P1_2	xmc4_gpio_map.h	365;"	d
P1_2	xmc4_gpio_map.h	3826;"	d
P1_2	xmc4_gpio_map.h	4119;"	d
P1_2	xmc4_gpio_map.h	4570;"	d
P1_2	xmc4_gpio_map.h	5149;"	d
P1_2	xmc4_gpio_map.h	519;"	d
P1_2	xmc4_gpio_map.h	5484;"	d
P1_2	xmc4_gpio_map.h	5995;"	d
P1_2	xmc4_gpio_map.h	628;"	d
P1_2	xmc4_gpio_map.h	6638;"	d
P1_2	xmc4_gpio_map.h	7001;"	d
P1_2	xmc4_gpio_map.h	755;"	d
P1_2	xmc4_gpio_map.h	848;"	d
P1_2	xmc4_gpio_map.h	91;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	1061;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	1230;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	1494;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	165;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	1726;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	1929;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	2146;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	2389;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	2827;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	304;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	3191;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	3625;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	3922;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	4262;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	437;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	4755;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	5251;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	5633;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	570;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	6187;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	6747;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	689;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	7157;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	798;"	d
P1_2_AF_CCU40_OUT1	xmc4_gpio_map.h	922;"	d
P1_2_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	1229;"	d
P1_2_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	6186;"	d
P1_2_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	6746;"	d
P1_2_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	7156;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	1062;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	1231;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	1495;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	166;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	1727;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	1930;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	2147;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	2390;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	2828;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	305;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	3192;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	3626;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	3923;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	4263;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	438;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	4756;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5252;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5634;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	571;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6188;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6748;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	690;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	7158;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	799;"	d
P1_2_AF_ERU1_PDOUT1	xmc4_gpio_map.h	923;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	2606;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	2961;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	3408;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	3750;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	4040;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	4450;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	5021;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	5403;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	5873;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	6508;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	6920;"	d
P1_2_HWCTRL_EBU_AD14	xmc4_gpio_map.h	7432;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	1095;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	1337;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	1613;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	1791;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	2039;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	2206;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	223;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	2605;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	2960;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	338;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	3407;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	3749;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	4039;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	4449;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	491;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	5020;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	5402;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	5872;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	601;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	6507;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	6919;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	734;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	7431;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	825;"	d
P1_2_HWCTRL_U0C0_DOUT3	xmc4_gpio_map.h	980;"	d
P1_3	xmc4_gpio_map.h	1009;"	d
P1_3	xmc4_gpio_map.h	1124;"	d
P1_3	xmc4_gpio_map.h	1385;"	d
P1_3	xmc4_gpio_map.h	1651;"	d
P1_3	xmc4_gpio_map.h	1824;"	d
P1_3	xmc4_gpio_map.h	2075;"	d
P1_3	xmc4_gpio_map.h	2241;"	d
P1_3	xmc4_gpio_map.h	252;"	d
P1_3	xmc4_gpio_map.h	2726;"	d
P1_3	xmc4_gpio_map.h	3043;"	d
P1_3	xmc4_gpio_map.h	3528;"	d
P1_3	xmc4_gpio_map.h	366;"	d
P1_3	xmc4_gpio_map.h	3827;"	d
P1_3	xmc4_gpio_map.h	4120;"	d
P1_3	xmc4_gpio_map.h	4571;"	d
P1_3	xmc4_gpio_map.h	5150;"	d
P1_3	xmc4_gpio_map.h	520;"	d
P1_3	xmc4_gpio_map.h	5485;"	d
P1_3	xmc4_gpio_map.h	5996;"	d
P1_3	xmc4_gpio_map.h	629;"	d
P1_3	xmc4_gpio_map.h	6639;"	d
P1_3	xmc4_gpio_map.h	7002;"	d
P1_3	xmc4_gpio_map.h	756;"	d
P1_3	xmc4_gpio_map.h	849;"	d
P1_3	xmc4_gpio_map.h	92;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	1064;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	1234;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	1497;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	168;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	1729;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	1932;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	2149;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	2392;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	2830;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	307;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	3194;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	3628;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	3925;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	4265;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	440;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	4758;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	5254;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	5636;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	573;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	6191;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	6751;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	692;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	7161;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	801;"	d
P1_3_AF_CCU40_OUT0	xmc4_gpio_map.h	925;"	d
P1_3_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	1232;"	d
P1_3_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	6189;"	d
P1_3_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	6749;"	d
P1_3_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	7159;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	1065;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	1235;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	1498;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	169;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	1730;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	1933;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	2150;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	2393;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	2831;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	308;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	3195;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	3629;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	3926;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	4266;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	441;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	4759;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5255;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5637;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	574;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6192;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6752;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	693;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	7162;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	802;"	d
P1_3_AF_ERU1_PDOUT0	xmc4_gpio_map.h	926;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	1063;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	1233;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	1496;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	167;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	1728;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	1931;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	2148;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	2391;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	2829;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	306;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	3193;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	3627;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	3924;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	4264;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	439;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	4757;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	5253;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	5635;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	572;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	6190;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	6750;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	691;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	7160;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	800;"	d
P1_3_AF_U0C0_MCLKOUT	xmc4_gpio_map.h	924;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	2608;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	2963;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	3410;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	3752;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	4042;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	4452;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	5023;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	5405;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	5875;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	6510;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	6922;"	d
P1_3_HWCTRL_EBU_AD15	xmc4_gpio_map.h	7434;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	1096;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	1338;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	1614;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	1792;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	2040;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	2207;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	224;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	2607;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	2962;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	339;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	3409;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	3751;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	4041;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	4451;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	492;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	5022;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	5404;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	5874;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	602;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	6509;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	6921;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	735;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	7433;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	826;"	d
P1_3_HWCTRL_U0C0_DOUT2	xmc4_gpio_map.h	981;"	d
P1_4	xmc4_gpio_map.h	1010;"	d
P1_4	xmc4_gpio_map.h	1125;"	d
P1_4	xmc4_gpio_map.h	1386;"	d
P1_4	xmc4_gpio_map.h	1652;"	d
P1_4	xmc4_gpio_map.h	1825;"	d
P1_4	xmc4_gpio_map.h	2076;"	d
P1_4	xmc4_gpio_map.h	2242;"	d
P1_4	xmc4_gpio_map.h	253;"	d
P1_4	xmc4_gpio_map.h	2727;"	d
P1_4	xmc4_gpio_map.h	3044;"	d
P1_4	xmc4_gpio_map.h	3529;"	d
P1_4	xmc4_gpio_map.h	367;"	d
P1_4	xmc4_gpio_map.h	3828;"	d
P1_4	xmc4_gpio_map.h	4121;"	d
P1_4	xmc4_gpio_map.h	4572;"	d
P1_4	xmc4_gpio_map.h	5151;"	d
P1_4	xmc4_gpio_map.h	521;"	d
P1_4	xmc4_gpio_map.h	5486;"	d
P1_4	xmc4_gpio_map.h	5997;"	d
P1_4	xmc4_gpio_map.h	630;"	d
P1_4	xmc4_gpio_map.h	6640;"	d
P1_4	xmc4_gpio_map.h	7003;"	d
P1_4	xmc4_gpio_map.h	757;"	d
P1_4	xmc4_gpio_map.h	850;"	d
P1_4	xmc4_gpio_map.h	93;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	1067;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	1237;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	1500;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	171;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	1732;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	1935;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	2152;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	2395;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	2833;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	310;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	3197;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	3631;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	4761;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	5257;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	5639;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	6194;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	6754;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	695;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	7164;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	804;"	d
P1_4_AF_CAN_N0_TXD	xmc4_gpio_map.h	928;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	1068;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	1238;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	1501;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	172;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	1733;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	1936;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	2153;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	2396;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	2834;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	311;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	3198;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	3632;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	3928;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	4268;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	443;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	4762;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	5258;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	5640;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	576;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	6195;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	6755;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	696;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	7165;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	805;"	d
P1_4_AF_CCU80_OUT33	xmc4_gpio_map.h	929;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	1502;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	1734;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	1937;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	2154;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	2397;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	2835;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	3199;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	3633;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	3929;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	4269;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	4763;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	5259;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	5641;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	6196;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	6756;"	d
P1_4_AF_CCU81_OUT20	xmc4_gpio_map.h	7166;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	1066;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	1236;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	1499;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	170;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	1731;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	1934;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	2151;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	2394;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	2832;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	309;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	3196;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	3630;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	3927;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	4267;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	442;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	4760;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	5256;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	5638;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	575;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	6193;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	6753;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	694;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	7163;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	803;"	d
P1_4_AF_WDT_REQUEST	xmc4_gpio_map.h	927;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	1097;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	1339;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	1615;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	1793;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	2041;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	2208;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	225;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	2609;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	2964;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	340;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	3411;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	3753;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	4043;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	4453;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	493;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	5024;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	5406;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	5876;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	603;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	6511;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	6923;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	736;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	7435;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	827;"	d
P1_4_HWCTRL_U0C0_DOUT1	xmc4_gpio_map.h	982;"	d
P1_5	xmc4_gpio_map.h	1011;"	d
P1_5	xmc4_gpio_map.h	1126;"	d
P1_5	xmc4_gpio_map.h	1387;"	d
P1_5	xmc4_gpio_map.h	1653;"	d
P1_5	xmc4_gpio_map.h	1826;"	d
P1_5	xmc4_gpio_map.h	2077;"	d
P1_5	xmc4_gpio_map.h	2243;"	d
P1_5	xmc4_gpio_map.h	254;"	d
P1_5	xmc4_gpio_map.h	2728;"	d
P1_5	xmc4_gpio_map.h	3045;"	d
P1_5	xmc4_gpio_map.h	3530;"	d
P1_5	xmc4_gpio_map.h	368;"	d
P1_5	xmc4_gpio_map.h	3829;"	d
P1_5	xmc4_gpio_map.h	4122;"	d
P1_5	xmc4_gpio_map.h	4573;"	d
P1_5	xmc4_gpio_map.h	5152;"	d
P1_5	xmc4_gpio_map.h	522;"	d
P1_5	xmc4_gpio_map.h	5487;"	d
P1_5	xmc4_gpio_map.h	5998;"	d
P1_5	xmc4_gpio_map.h	631;"	d
P1_5	xmc4_gpio_map.h	6641;"	d
P1_5	xmc4_gpio_map.h	7004;"	d
P1_5	xmc4_gpio_map.h	758;"	d
P1_5	xmc4_gpio_map.h	851;"	d
P1_5	xmc4_gpio_map.h	94;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	1069;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	1239;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	1503;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	1735;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	173;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	1938;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	2155;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	2398;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	2836;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	312;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	3200;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	3634;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	4764;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	5260;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	5642;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	6197;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	6757;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	7167;"	d
P1_5_AF_CAN_N1_TXD	xmc4_gpio_map.h	930;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	1071;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	1241;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	1505;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	1737;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	175;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	1940;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	2157;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	2400;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	2838;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	314;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	3202;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	3636;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	3931;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	4271;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	445;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	4766;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	5262;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	5644;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	578;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	6199;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	6759;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	698;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	7169;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	807;"	d
P1_5_AF_CCU80_OUT23	xmc4_gpio_map.h	932;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	1506;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	1738;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	1941;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	2158;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	2401;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	2839;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	3203;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	3637;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	3932;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	4272;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	4767;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	5263;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	5645;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	6200;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	6760;"	d
P1_5_AF_CCU81_OUT10	xmc4_gpio_map.h	7170;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	1070;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	1240;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	1504;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	1736;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	174;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	1939;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	2156;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	2399;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	2837;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	313;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	3201;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	3635;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	3930;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	4270;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	444;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	4765;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	5261;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	5643;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	577;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	6198;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	6758;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	697;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	7168;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	806;"	d
P1_5_AF_U0C0_DOUT0	xmc4_gpio_map.h	931;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	1098;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	1340;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	1616;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	1794;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	2042;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	2209;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	226;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	2610;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	2965;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	3412;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	341;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	3754;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	4044;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	4454;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	494;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	5025;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	5407;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	5877;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	604;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	6512;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	6924;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	737;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	7436;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	828;"	d
P1_5_HWCTRL_U0C0_DOUT0	xmc4_gpio_map.h	983;"	d
P1_6	xmc4_gpio_map.h	1127;"	d
P1_6	xmc4_gpio_map.h	1388;"	d
P1_6	xmc4_gpio_map.h	1827;"	d
P1_6	xmc4_gpio_map.h	2244;"	d
P1_6	xmc4_gpio_map.h	2729;"	d
P1_6	xmc4_gpio_map.h	3046;"	d
P1_6	xmc4_gpio_map.h	3531;"	d
P1_6	xmc4_gpio_map.h	3830;"	d
P1_6	xmc4_gpio_map.h	4123;"	d
P1_6	xmc4_gpio_map.h	4574;"	d
P1_6	xmc4_gpio_map.h	5153;"	d
P1_6	xmc4_gpio_map.h	5488;"	d
P1_6	xmc4_gpio_map.h	5999;"	d
P1_6	xmc4_gpio_map.h	6642;"	d
P1_6	xmc4_gpio_map.h	7005;"	d
P1_6_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	1242;"	d
P1_6_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	6201;"	d
P1_6_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	6761;"	d
P1_6_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	7171;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1243;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1507;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1942;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2402;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2840;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3204;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3638;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	3933;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4273;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4768;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5264;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5646;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6202;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6762;"	d
P1_6_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	7172;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	2612;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	2967;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	3414;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	3756;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	4046;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	4456;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	5027;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	5409;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	5879;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	6514;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	6926;"	d
P1_6_HWCTRL_EBU_AD10	xmc4_gpio_map.h	7438;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	1341;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	2611;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	2966;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	3413;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	3755;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	4045;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	4455;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	5026;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	5408;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	5878;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	6513;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	6925;"	d
P1_6_HWCTRL_SDMMC_DATA_OUT1	xmc4_gpio_map.h	7437;"	d
P1_7	xmc4_gpio_map.h	1128;"	d
P1_7	xmc4_gpio_map.h	1389;"	d
P1_7	xmc4_gpio_map.h	1828;"	d
P1_7	xmc4_gpio_map.h	2245;"	d
P1_7	xmc4_gpio_map.h	2730;"	d
P1_7	xmc4_gpio_map.h	3047;"	d
P1_7	xmc4_gpio_map.h	3532;"	d
P1_7	xmc4_gpio_map.h	369;"	d
P1_7	xmc4_gpio_map.h	3831;"	d
P1_7	xmc4_gpio_map.h	4124;"	d
P1_7	xmc4_gpio_map.h	4575;"	d
P1_7	xmc4_gpio_map.h	5154;"	d
P1_7	xmc4_gpio_map.h	5489;"	d
P1_7	xmc4_gpio_map.h	6000;"	d
P1_7	xmc4_gpio_map.h	632;"	d
P1_7	xmc4_gpio_map.h	6643;"	d
P1_7	xmc4_gpio_map.h	7006;"	d
P1_7	xmc4_gpio_map.h	852;"	d
P1_7	xmc4_gpio_map.h	95;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	1509;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	1944;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	2404;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	2842;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	3206;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	3640;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	3935;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	4275;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	4770;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	5266;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	5648;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	6205;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	6765;"	d
P1_7_AF_DSD_MCLK2	xmc4_gpio_map.h	7175;"	d
P1_7_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	1244;"	d
P1_7_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	6203;"	d
P1_7_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	6763;"	d
P1_7_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	7173;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	1245;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	1508;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	176;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	1943;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	2403;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	2841;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	3205;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	3639;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	3934;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	4274;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	446;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	4769;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	5265;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	5647;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	6204;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	6764;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	699;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	7174;"	d
P1_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	933;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	1510;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	177;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	1945;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	447;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	4771;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	5267;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	5649;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	6206;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	6766;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	700;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	7176;"	d
P1_7_AF_U1C1_SELO2	xmc4_gpio_map.h	934;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	2614;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	2969;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	3416;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	3758;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	4048;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	4458;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	5029;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	5411;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	5881;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	6516;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	6928;"	d
P1_7_HWCTRL_EBU_AD11	xmc4_gpio_map.h	7440;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	1342;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	2613;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	2968;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	3415;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	3757;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	4047;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	4457;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	5028;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	5410;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	5880;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	6515;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	6927;"	d
P1_7_HWCTRL_SDMMC_DATA_OUT2	xmc4_gpio_map.h	7439;"	d
P1_8	xmc4_gpio_map.h	1129;"	d
P1_8	xmc4_gpio_map.h	1390;"	d
P1_8	xmc4_gpio_map.h	1654;"	d
P1_8	xmc4_gpio_map.h	1829;"	d
P1_8	xmc4_gpio_map.h	2078;"	d
P1_8	xmc4_gpio_map.h	2246;"	d
P1_8	xmc4_gpio_map.h	2731;"	d
P1_8	xmc4_gpio_map.h	3048;"	d
P1_8	xmc4_gpio_map.h	3533;"	d
P1_8	xmc4_gpio_map.h	370;"	d
P1_8	xmc4_gpio_map.h	3832;"	d
P1_8	xmc4_gpio_map.h	4125;"	d
P1_8	xmc4_gpio_map.h	4576;"	d
P1_8	xmc4_gpio_map.h	5155;"	d
P1_8	xmc4_gpio_map.h	5490;"	d
P1_8	xmc4_gpio_map.h	6001;"	d
P1_8	xmc4_gpio_map.h	633;"	d
P1_8	xmc4_gpio_map.h	6644;"	d
P1_8	xmc4_gpio_map.h	7007;"	d
P1_8	xmc4_gpio_map.h	853;"	d
P1_8	xmc4_gpio_map.h	96;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	1512;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	1740;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	1947;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	2160;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	2406;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	2844;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	3208;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	3642;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	3937;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	4277;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	4773;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	5269;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	5651;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	6209;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	6769;"	d
P1_8_AF_DSD_MCLK1	xmc4_gpio_map.h	7179;"	d
P1_8_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	1246;"	d
P1_8_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	6207;"	d
P1_8_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	6767;"	d
P1_8_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	7177;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	1247;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	1511;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	1739;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	178;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	1946;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	2159;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	2405;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	2843;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	3207;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	3641;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	3936;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	4276;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	448;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	4772;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	5268;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	5650;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	6208;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	6768;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	701;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	7178;"	d
P1_8_AF_U0C0_SELO1	xmc4_gpio_map.h	935;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1513;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1741;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	179;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	1948;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	2161;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	449;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	4774;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	5270;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	5652;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	6210;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	6770;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	702;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	7180;"	d
P1_8_AF_U1C1_SCLKOUT	xmc4_gpio_map.h	936;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	2616;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	2971;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	3418;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	3760;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	4050;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	4460;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	5031;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	5413;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	5883;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	6518;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	6930;"	d
P1_8_HWCTRL_EBU_AD12	xmc4_gpio_map.h	7442;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	1343;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	2615;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	2970;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	3417;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	3759;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	4049;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	4459;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	5030;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	5412;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	5882;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	6517;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	6929;"	d
P1_8_HWCTRL_SDMMC_DATA_OUT4	xmc4_gpio_map.h	7441;"	d
P1_9	xmc4_gpio_map.h	1130;"	d
P1_9	xmc4_gpio_map.h	1391;"	d
P1_9	xmc4_gpio_map.h	1655;"	d
P1_9	xmc4_gpio_map.h	1830;"	d
P1_9	xmc4_gpio_map.h	2079;"	d
P1_9	xmc4_gpio_map.h	2247;"	d
P1_9	xmc4_gpio_map.h	2732;"	d
P1_9	xmc4_gpio_map.h	3049;"	d
P1_9	xmc4_gpio_map.h	3534;"	d
P1_9	xmc4_gpio_map.h	371;"	d
P1_9	xmc4_gpio_map.h	3833;"	d
P1_9	xmc4_gpio_map.h	4126;"	d
P1_9	xmc4_gpio_map.h	4577;"	d
P1_9	xmc4_gpio_map.h	5156;"	d
P1_9	xmc4_gpio_map.h	5491;"	d
P1_9	xmc4_gpio_map.h	6002;"	d
P1_9	xmc4_gpio_map.h	634;"	d
P1_9	xmc4_gpio_map.h	6645;"	d
P1_9	xmc4_gpio_map.h	7008;"	d
P1_9	xmc4_gpio_map.h	854;"	d
P1_9	xmc4_gpio_map.h	97;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	2407;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	2845;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	3209;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	3643;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	4776;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	5272;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	5654;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	6212;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	6772;"	d
P1_9_AF_CAN_N2_TXD	xmc4_gpio_map.h	7182;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	1515;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	1743;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	1950;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	2163;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	2408;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	2846;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	3210;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	3644;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	3938;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	4278;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	4777;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	5273;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	5655;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	6213;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	6773;"	d
P1_9_AF_DSD_MCLK0	xmc4_gpio_map.h	7183;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1248;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1514;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1742;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	180;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	1949;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	2162;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	450;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4775;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5271;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	5653;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6211;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6771;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	703;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	7181;"	d
P1_9_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	937;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	1516;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	1744;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	181;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	1951;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	2164;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	451;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	4778;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	5274;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	5656;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	6214;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	6774;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	704;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	7184;"	d
P1_9_AF_U1C1_DOUT0	xmc4_gpio_map.h	938;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	2618;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	2973;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	3420;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	3762;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	4052;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	4462;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	5033;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	5415;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	5885;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	6520;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	6932;"	d
P1_9_HWCTRL_EBU_AD13	xmc4_gpio_map.h	7444;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	1344;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	2617;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	2972;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	3419;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	3761;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	4051;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	4461;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	5032;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	5414;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	5884;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	6519;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	6931;"	d
P1_9_HWCTRL_SDMMC_DATA_OUT5	xmc4_gpio_map.h	7443;"	d
P2_0	xmc4_gpio_map.h	1012;"	d
P2_0	xmc4_gpio_map.h	1137;"	d
P2_0	xmc4_gpio_map.h	1398;"	d
P2_0	xmc4_gpio_map.h	1657;"	d
P2_0	xmc4_gpio_map.h	1837;"	d
P2_0	xmc4_gpio_map.h	2081;"	d
P2_0	xmc4_gpio_map.h	2254;"	d
P2_0	xmc4_gpio_map.h	255;"	d
P2_0	xmc4_gpio_map.h	2739;"	d
P2_0	xmc4_gpio_map.h	3056;"	d
P2_0	xmc4_gpio_map.h	3541;"	d
P2_0	xmc4_gpio_map.h	373;"	d
P2_0	xmc4_gpio_map.h	3840;"	d
P2_0	xmc4_gpio_map.h	4133;"	d
P2_0	xmc4_gpio_map.h	4584;"	d
P2_0	xmc4_gpio_map.h	5163;"	d
P2_0	xmc4_gpio_map.h	523;"	d
P2_0	xmc4_gpio_map.h	5498;"	d
P2_0	xmc4_gpio_map.h	6009;"	d
P2_0	xmc4_gpio_map.h	636;"	d
P2_0	xmc4_gpio_map.h	6652;"	d
P2_0	xmc4_gpio_map.h	7015;"	d
P2_0	xmc4_gpio_map.h	759;"	d
P2_0	xmc4_gpio_map.h	856;"	d
P2_0	xmc4_gpio_map.h	99;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1072;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1265;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1535;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1749;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	184;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	1966;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	2169;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	315;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	4797;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	5293;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	5675;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	6239;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	6799;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	707;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	7209;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	808;"	d
P2_0_AF_CAN_N0_TXD	xmc4_gpio_map.h	941;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	1536;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	1750;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	1967;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	2170;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	2426;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	2864;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	3228;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	3658;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	3951;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	4291;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	4798;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	5294;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	5676;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	6240;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	6800;"	d
P2_0_AF_CCU81_OUT21	xmc4_gpio_map.h	7210;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1537;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1751;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1968;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2171;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2427;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2865;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3229;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3659;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3952;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4292;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4799;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5295;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5677;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6241;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6801;"	d
P2_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	7211;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	1073;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	1266;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	1538;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	1752;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	185;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	1969;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	2172;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	2428;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	2866;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	316;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	3230;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	3660;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	3953;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	4293;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	454;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	4800;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	5296;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	5678;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	579;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	6242;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	6802;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	7212;"	d
P2_0_AF_LEDTS0_COL1	xmc4_gpio_map.h	942;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	2627;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	2982;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	3429;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	3769;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	4059;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	4469;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	5042;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	5424;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	5894;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	6529;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	6941;"	d
P2_0_HWCTRL_EBU_AD20	xmc4_gpio_map.h	7453;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1348;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1619;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	1796;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2626;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	2981;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	3428;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5041;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5423;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	5893;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6528;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	6940;"	d
P2_0_HWCTRL_ETH0_MDO	xmc4_gpio_map.h	7452;"	d
P2_1	xmc4_gpio_map.h	100;"	d
P2_1	xmc4_gpio_map.h	1013;"	d
P2_1	xmc4_gpio_map.h	1138;"	d
P2_1	xmc4_gpio_map.h	1399;"	d
P2_1	xmc4_gpio_map.h	1658;"	d
P2_1	xmc4_gpio_map.h	1838;"	d
P2_1	xmc4_gpio_map.h	2082;"	d
P2_1	xmc4_gpio_map.h	2255;"	d
P2_1	xmc4_gpio_map.h	256;"	d
P2_1	xmc4_gpio_map.h	2740;"	d
P2_1	xmc4_gpio_map.h	3057;"	d
P2_1	xmc4_gpio_map.h	3542;"	d
P2_1	xmc4_gpio_map.h	374;"	d
P2_1	xmc4_gpio_map.h	3841;"	d
P2_1	xmc4_gpio_map.h	4134;"	d
P2_1	xmc4_gpio_map.h	4585;"	d
P2_1	xmc4_gpio_map.h	5164;"	d
P2_1	xmc4_gpio_map.h	524;"	d
P2_1	xmc4_gpio_map.h	5499;"	d
P2_1	xmc4_gpio_map.h	6010;"	d
P2_1	xmc4_gpio_map.h	637;"	d
P2_1	xmc4_gpio_map.h	6653;"	d
P2_1	xmc4_gpio_map.h	7016;"	d
P2_1	xmc4_gpio_map.h	760;"	d
P2_1	xmc4_gpio_map.h	857;"	d
P2_10	xmc4_gpio_map.h	1147;"	d
P2_10	xmc4_gpio_map.h	1408;"	d
P2_10	xmc4_gpio_map.h	1847;"	d
P2_10	xmc4_gpio_map.h	2264;"	d
P2_10	xmc4_gpio_map.h	2749;"	d
P2_10	xmc4_gpio_map.h	3066;"	d
P2_10	xmc4_gpio_map.h	3551;"	d
P2_10	xmc4_gpio_map.h	3850;"	d
P2_10	xmc4_gpio_map.h	4143;"	d
P2_10	xmc4_gpio_map.h	4594;"	d
P2_10	xmc4_gpio_map.h	5173;"	d
P2_10	xmc4_gpio_map.h	5508;"	d
P2_10	xmc4_gpio_map.h	6019;"	d
P2_10	xmc4_gpio_map.h	6662;"	d
P2_10	xmc4_gpio_map.h	7025;"	d
P2_10_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	1296;"	d
P2_10_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	6281;"	d
P2_10_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	6841;"	d
P2_10_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	7251;"	d
P2_10_AF_ECAT0_SYNC1	xmc4_gpio_map.h	1297;"	d
P2_10_AF_ECAT0_SYNC1	xmc4_gpio_map.h	6282;"	d
P2_10_AF_ECAT0_SYNC1	xmc4_gpio_map.h	6842;"	d
P2_10_AF_ECAT0_SYNC1	xmc4_gpio_map.h	7252;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	4838;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5334;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5716;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6280;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6840;"	d
P2_10_AF_ERU1_PDOUT0	xmc4_gpio_map.h	7250;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	1295;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	1570;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	1997;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	2461;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	2899;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	3263;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	3689;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	3981;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	4321;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	4837;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	5333;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	5715;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	6279;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	6839;"	d
P2_10_AF_VADC_EMUX10	xmc4_gpio_map.h	7249;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	1356;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	2643;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	2998;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	3445;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	3785;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	4075;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	4485;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5058;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5440;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5910;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	6545;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	6957;"	d
P2_10_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	7469;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	2644;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	2999;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	3446;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	3786;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	4076;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	4486;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	5059;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	5441;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	5911;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	6546;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	6958;"	d
P2_10_HWCTRL_EBU_AD28	xmc4_gpio_map.h	7470;"	d
P2_11	xmc4_gpio_map.h	2265;"	d
P2_11	xmc4_gpio_map.h	3067;"	d
P2_11	xmc4_gpio_map.h	4144;"	d
P2_11	xmc4_gpio_map.h	4595;"	d
P2_11	xmc4_gpio_map.h	5509;"	d
P2_11	xmc4_gpio_map.h	6020;"	d
P2_11	xmc4_gpio_map.h	7026;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	1298;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	2463;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	3265;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	4322;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	4840;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	5335;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	5718;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	6285;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	6843;"	d
P2_11_AF_CCU80_OUT22	xmc4_gpio_map.h	7255;"	d
P2_11_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	6284;"	d
P2_11_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	7254;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	2462;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	3264;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	4839;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	5717;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	6283;"	d
P2_11_AF_ETH0_TXER	xmc4_gpio_map.h	7253;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	2645;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	3447;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	4487;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	5060;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	5912;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	6547;"	d
P2_11_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	7471;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	2646;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	3448;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	4488;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	5061;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	5913;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	6548;"	d
P2_11_HWCTRL_EBU_AD29	xmc4_gpio_map.h	7472;"	d
P2_12	xmc4_gpio_map.h	2266;"	d
P2_12	xmc4_gpio_map.h	3068;"	d
P2_12	xmc4_gpio_map.h	4145;"	d
P2_12	xmc4_gpio_map.h	4596;"	d
P2_12	xmc4_gpio_map.h	5510;"	d
P2_12	xmc4_gpio_map.h	6021;"	d
P2_12	xmc4_gpio_map.h	7027;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	2465;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	3267;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	4323;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	4842;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	5720;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	6288;"	d
P2_12_AF_CCU81_OUT33	xmc4_gpio_map.h	7258;"	d
P2_12_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	6287;"	d
P2_12_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	7257;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	2466;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	3268;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	4843;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	5721;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	6289;"	d
P2_12_AF_ETH0_TXD0	xmc4_gpio_map.h	7259;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	2464;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	3266;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	4841;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	5719;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	6286;"	d
P2_12_AF_ETH0_TXD2	xmc4_gpio_map.h	7256;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	2647;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	3449;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	4489;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	5062;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	5914;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	6549;"	d
P2_12_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	7473;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	2648;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	3450;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	4490;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	5063;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	5915;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	6550;"	d
P2_12_HWCTRL_EBU_AD30	xmc4_gpio_map.h	7474;"	d
P2_13	xmc4_gpio_map.h	2267;"	d
P2_13	xmc4_gpio_map.h	3069;"	d
P2_13	xmc4_gpio_map.h	4146;"	d
P2_13	xmc4_gpio_map.h	4597;"	d
P2_13	xmc4_gpio_map.h	5511;"	d
P2_13	xmc4_gpio_map.h	6022;"	d
P2_13	xmc4_gpio_map.h	7028;"	d
P2_13_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	6291;"	d
P2_13_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	7261;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	2468;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	3270;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	4845;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	5723;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	6292;"	d
P2_13_AF_ETH0_TXD1	xmc4_gpio_map.h	7262;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	2467;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	3269;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	4844;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	5722;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	6290;"	d
P2_13_AF_ETH0_TXD3	xmc4_gpio_map.h	7260;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	2649;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	3451;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	4491;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	5064;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	5916;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	6551;"	d
P2_13_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	7475;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	2650;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	3452;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	4492;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	5065;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	5917;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	6552;"	d
P2_13_HWCTRL_EBU_AD31	xmc4_gpio_map.h	7476;"	d
P2_14	xmc4_gpio_map.h	109;"	d
P2_14	xmc4_gpio_map.h	1148;"	d
P2_14	xmc4_gpio_map.h	1409;"	d
P2_14	xmc4_gpio_map.h	1848;"	d
P2_14	xmc4_gpio_map.h	2268;"	d
P2_14	xmc4_gpio_map.h	2750;"	d
P2_14	xmc4_gpio_map.h	3070;"	d
P2_14	xmc4_gpio_map.h	3552;"	d
P2_14	xmc4_gpio_map.h	383;"	d
P2_14	xmc4_gpio_map.h	3851;"	d
P2_14	xmc4_gpio_map.h	4147;"	d
P2_14	xmc4_gpio_map.h	4598;"	d
P2_14	xmc4_gpio_map.h	5174;"	d
P2_14	xmc4_gpio_map.h	5512;"	d
P2_14	xmc4_gpio_map.h	6023;"	d
P2_14	xmc4_gpio_map.h	646;"	d
P2_14	xmc4_gpio_map.h	6663;"	d
P2_14	xmc4_gpio_map.h	7029;"	d
P2_14	xmc4_gpio_map.h	866;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	4849;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	5339;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	5727;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	6296;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	6847;"	d
P2_14_AF_CAN_N4_TXD	xmc4_gpio_map.h	7266;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	1301;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	1573;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	2000;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	212;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	2471;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	2902;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	3273;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	3692;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	3984;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	4326;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	480;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	4848;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	5338;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	5726;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	6295;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	6846;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	724;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	7265;"	d
P2_14_AF_CCU80_OUT21	xmc4_gpio_map.h	969;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	1300;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	1572;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	1999;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	211;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	2470;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	2901;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	3272;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	3691;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	3983;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	4325;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	479;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	4847;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	5337;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	5725;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	6294;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	6845;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	723;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	7264;"	d
P2_14_AF_U1C0_DOUT0	xmc4_gpio_map.h	968;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	1299;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	1571;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	1998;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	210;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	2469;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	2900;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	3271;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	3690;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	3982;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	4324;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	478;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	4846;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	5336;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	5724;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	6293;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	6844;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	722;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	7263;"	d
P2_14_AF_VADC_EMUX11	xmc4_gpio_map.h	967;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	1357;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	1627;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	2051;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	2651;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	3000;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	3453;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	3787;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	4077;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	4493;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5066;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5442;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5918;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	6553;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	6959;"	d
P2_14_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	7477;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	2652;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	3001;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	3454;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	3788;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	4078;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	4494;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	5067;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	5443;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	5919;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	6554;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	6960;"	d
P2_14_HWCTRL_EBU_BC0	xmc4_gpio_map.h	7478;"	d
P2_15	xmc4_gpio_map.h	110;"	d
P2_15	xmc4_gpio_map.h	1149;"	d
P2_15	xmc4_gpio_map.h	1410;"	d
P2_15	xmc4_gpio_map.h	1849;"	d
P2_15	xmc4_gpio_map.h	2269;"	d
P2_15	xmc4_gpio_map.h	2751;"	d
P2_15	xmc4_gpio_map.h	3071;"	d
P2_15	xmc4_gpio_map.h	3553;"	d
P2_15	xmc4_gpio_map.h	384;"	d
P2_15	xmc4_gpio_map.h	3852;"	d
P2_15	xmc4_gpio_map.h	4148;"	d
P2_15	xmc4_gpio_map.h	4599;"	d
P2_15	xmc4_gpio_map.h	5175;"	d
P2_15	xmc4_gpio_map.h	5513;"	d
P2_15	xmc4_gpio_map.h	6024;"	d
P2_15	xmc4_gpio_map.h	647;"	d
P2_15	xmc4_gpio_map.h	6664;"	d
P2_15	xmc4_gpio_map.h	7030;"	d
P2_15	xmc4_gpio_map.h	867;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	1304;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	1575;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	2002;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	214;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	2473;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	2904;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	3275;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	3694;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	3986;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	4328;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	482;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	4851;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	5341;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	5729;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	6299;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	6850;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	7269;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	726;"	d
P2_15_AF_CCU80_OUT11	xmc4_gpio_map.h	971;"	d
P2_15_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	1303;"	d
P2_15_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	6298;"	d
P2_15_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	6849;"	d
P2_15_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	7268;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	1305;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	1576;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	2003;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	215;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	2474;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	2905;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	3276;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	3695;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	3987;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	4329;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	483;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	4852;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	5342;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	5730;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	6300;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	6851;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	7270;"	d
P2_15_AF_LEDTS0_LINE6	xmc4_gpio_map.h	972;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	1302;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	1574;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	2001;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	2472;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	2903;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	3274;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	3693;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	3985;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	4327;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	4850;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	5340;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	5728;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	6297;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	6848;"	d
P2_15_AF_VADC_EMUX12	xmc4_gpio_map.h	7267;"	d
P2_15_AF_VADC_EMUX22	xmc4_gpio_map.h	213;"	d
P2_15_AF_VADC_EMUX22	xmc4_gpio_map.h	481;"	d
P2_15_AF_VADC_EMUX22	xmc4_gpio_map.h	725;"	d
P2_15_AF_VADC_EMUX22	xmc4_gpio_map.h	970;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	2654;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	3003;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	3456;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	3790;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	4080;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	4496;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	5069;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	5445;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	5921;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	6556;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	6962;"	d
P2_15_HWCTRL_EBU_BC1	xmc4_gpio_map.h	7480;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	1358;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	1628;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	2052;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	234;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	2653;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	3002;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	3455;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	3789;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	4079;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	4495;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	502;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	5068;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	5444;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	5920;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	6555;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	6961;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	7479;"	d
P2_15_HWCTRL_LEDTS0_TSIN6	xmc4_gpio_map.h	991;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	4801;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	5297;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	5679;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	6243;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	6803;"	d
P2_1_AF_CAN_N5_TXD	xmc4_gpio_map.h	7213;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	1539;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	1753;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	1970;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	2173;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	2429;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	2867;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	3231;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	3661;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	3954;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	4294;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	4802;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	5298;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	5680;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	6244;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	6804;"	d
P2_1_AF_CCU81_OUT11	xmc4_gpio_map.h	7214;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1540;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1754;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1971;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2174;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2430;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2868;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3232;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3662;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3955;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4295;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4803;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5299;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5681;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6245;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6805;"	d
P2_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	7215;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	1074;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	1267;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	1541;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	1755;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	186;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	1972;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	2175;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	2431;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	2869;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	317;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	3233;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	3663;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	3956;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	4296;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	455;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	4804;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	5300;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	5682;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	580;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	6246;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	6806;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	7216;"	d
P2_1_AF_LEDTS0_COL0	xmc4_gpio_map.h	943;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	1099;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	1349;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	1620;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	1797;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	2044;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	2211;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	227;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	2628;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	2983;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	342;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	3430;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	3770;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	4060;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	4470;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	495;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	5043;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	5425;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	5895;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	605;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	6530;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	6942;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	738;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	7454;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	829;"	d
P2_1_HWCTRL_DB_TDO_TRACESWO	xmc4_gpio_map.h	984;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	2629;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	2984;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	3431;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	3771;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	4061;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	4471;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	5044;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	5426;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	5896;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	6531;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	6943;"	d
P2_1_HWCTRL_EBU_AD21	xmc4_gpio_map.h	7455;"	d
P2_2	xmc4_gpio_map.h	1014;"	d
P2_2	xmc4_gpio_map.h	101;"	d
P2_2	xmc4_gpio_map.h	1139;"	d
P2_2	xmc4_gpio_map.h	1400;"	d
P2_2	xmc4_gpio_map.h	1659;"	d
P2_2	xmc4_gpio_map.h	1839;"	d
P2_2	xmc4_gpio_map.h	2083;"	d
P2_2	xmc4_gpio_map.h	2256;"	d
P2_2	xmc4_gpio_map.h	257;"	d
P2_2	xmc4_gpio_map.h	2741;"	d
P2_2	xmc4_gpio_map.h	3058;"	d
P2_2	xmc4_gpio_map.h	3543;"	d
P2_2	xmc4_gpio_map.h	375;"	d
P2_2	xmc4_gpio_map.h	3842;"	d
P2_2	xmc4_gpio_map.h	4135;"	d
P2_2	xmc4_gpio_map.h	4586;"	d
P2_2	xmc4_gpio_map.h	5165;"	d
P2_2	xmc4_gpio_map.h	525;"	d
P2_2	xmc4_gpio_map.h	5500;"	d
P2_2	xmc4_gpio_map.h	6011;"	d
P2_2	xmc4_gpio_map.h	638;"	d
P2_2	xmc4_gpio_map.h	6654;"	d
P2_2	xmc4_gpio_map.h	7017;"	d
P2_2	xmc4_gpio_map.h	761;"	d
P2_2	xmc4_gpio_map.h	858;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	1076;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	1269;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	1544;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	1758;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	188;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	1975;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	2178;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	2434;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	2872;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	319;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	3236;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	3666;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	3959;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	4299;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	457;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	4807;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	5303;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	5685;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	582;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	6249;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	6809;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	709;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	7219;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	810;"	d
P2_2_AF_CCU41_OUT3	xmc4_gpio_map.h	945;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	1543;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	1757;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	1974;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	2177;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	2433;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	2871;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	3235;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	3665;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	3958;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	4298;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	4806;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	5302;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	5684;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	6248;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	6808;"	d
P2_2_AF_CCU81_OUT01	xmc4_gpio_map.h	7218;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	1077;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	1270;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	1545;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	1759;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	189;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	1976;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	2179;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	2435;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	2873;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	320;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	3237;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	3667;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	3960;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	4300;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	458;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	4808;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	5304;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	5686;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	583;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	6250;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	6810;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	7220;"	d
P2_2_AF_LEDTS0_LINE0	xmc4_gpio_map.h	946;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	1075;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	1268;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	1542;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	1756;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	187;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	1973;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	2176;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	2432;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	2870;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	318;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	3234;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	3664;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	3957;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	4297;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	456;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	4805;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	5301;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	5683;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	581;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	6247;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	6807;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	708;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	7217;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	809;"	d
P2_2_AF_VADC_EMUX00	xmc4_gpio_map.h	944;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	2631;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	2986;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	3433;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	3773;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	4063;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	4473;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	5046;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	5428;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	5898;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	6533;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	6945;"	d
P2_2_HWCTRL_EBU_AD22	xmc4_gpio_map.h	7457;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	1100;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	1350;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	1621;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	1798;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	2045;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	2212;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	228;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	2630;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	2985;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	3432;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	343;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	3772;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	4062;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	4472;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	496;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	5045;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	5427;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	5897;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	606;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	6532;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	6944;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	7456;"	d
P2_2_HWCTRL_LEDTS0_TSIN0	xmc4_gpio_map.h	985;"	d
P2_3	xmc4_gpio_map.h	1015;"	d
P2_3	xmc4_gpio_map.h	102;"	d
P2_3	xmc4_gpio_map.h	1140;"	d
P2_3	xmc4_gpio_map.h	1401;"	d
P2_3	xmc4_gpio_map.h	1660;"	d
P2_3	xmc4_gpio_map.h	1840;"	d
P2_3	xmc4_gpio_map.h	2084;"	d
P2_3	xmc4_gpio_map.h	2257;"	d
P2_3	xmc4_gpio_map.h	258;"	d
P2_3	xmc4_gpio_map.h	2742;"	d
P2_3	xmc4_gpio_map.h	3059;"	d
P2_3	xmc4_gpio_map.h	3544;"	d
P2_3	xmc4_gpio_map.h	376;"	d
P2_3	xmc4_gpio_map.h	3843;"	d
P2_3	xmc4_gpio_map.h	4136;"	d
P2_3	xmc4_gpio_map.h	4587;"	d
P2_3	xmc4_gpio_map.h	5166;"	d
P2_3	xmc4_gpio_map.h	526;"	d
P2_3	xmc4_gpio_map.h	5501;"	d
P2_3	xmc4_gpio_map.h	6012;"	d
P2_3	xmc4_gpio_map.h	639;"	d
P2_3	xmc4_gpio_map.h	6655;"	d
P2_3	xmc4_gpio_map.h	7018;"	d
P2_3	xmc4_gpio_map.h	762;"	d
P2_3	xmc4_gpio_map.h	859;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	1080;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	1273;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	1548;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	1762;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	192;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	1979;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	2182;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	2438;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	2876;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	323;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	3240;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	3670;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	3963;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	4303;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	461;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	4811;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	5307;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	5689;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	586;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	6253;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	6813;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	712;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	7223;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	813;"	d
P2_3_AF_CCU41_OUT2	xmc4_gpio_map.h	949;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	1081;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	1274;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	1549;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	1763;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	193;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	1980;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	2183;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	2439;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	2877;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	3241;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	324;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	3671;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	3964;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	4304;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	462;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	4812;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	5308;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	5690;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	587;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	6254;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	6814;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	7224;"	d
P2_3_AF_LEDTS0_LINE1	xmc4_gpio_map.h	950;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	1079;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	1272;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	1547;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	1761;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	191;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	1978;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	2181;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	2437;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	2875;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	322;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	3239;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	3669;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	3962;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	4302;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	460;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	4810;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	5306;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	5688;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	585;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	6252;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	6812;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	711;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	7222;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	812;"	d
P2_3_AF_U0C1_SELO0	xmc4_gpio_map.h	948;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	1078;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	1271;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	1546;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	1760;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	190;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	1977;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	2180;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	2436;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	2874;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	321;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	3238;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	3668;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	3961;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	4301;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	459;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	4809;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	5305;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	5687;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	584;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	6251;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	6811;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	710;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	7221;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	811;"	d
P2_3_AF_VADC_EMUX01	xmc4_gpio_map.h	947;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	2633;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	2988;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	3435;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	3775;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	4065;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	4475;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	5048;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	5430;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	5900;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	6535;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	6947;"	d
P2_3_HWCTRL_EBU_AD23	xmc4_gpio_map.h	7459;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	1101;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	1351;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	1622;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	1799;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	2046;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	2213;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	229;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	2632;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	2987;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	3434;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	344;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	3774;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	4064;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	4474;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	497;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	5047;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	5429;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	5899;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	607;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	6534;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	6946;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	7458;"	d
P2_3_HWCTRL_LEDTS0_TSIN1	xmc4_gpio_map.h	986;"	d
P2_4	xmc4_gpio_map.h	1016;"	d
P2_4	xmc4_gpio_map.h	103;"	d
P2_4	xmc4_gpio_map.h	1141;"	d
P2_4	xmc4_gpio_map.h	1402;"	d
P2_4	xmc4_gpio_map.h	1661;"	d
P2_4	xmc4_gpio_map.h	1841;"	d
P2_4	xmc4_gpio_map.h	2085;"	d
P2_4	xmc4_gpio_map.h	2258;"	d
P2_4	xmc4_gpio_map.h	259;"	d
P2_4	xmc4_gpio_map.h	2743;"	d
P2_4	xmc4_gpio_map.h	3060;"	d
P2_4	xmc4_gpio_map.h	3545;"	d
P2_4	xmc4_gpio_map.h	377;"	d
P2_4	xmc4_gpio_map.h	3844;"	d
P2_4	xmc4_gpio_map.h	4137;"	d
P2_4	xmc4_gpio_map.h	4588;"	d
P2_4	xmc4_gpio_map.h	5167;"	d
P2_4	xmc4_gpio_map.h	527;"	d
P2_4	xmc4_gpio_map.h	5502;"	d
P2_4	xmc4_gpio_map.h	6013;"	d
P2_4	xmc4_gpio_map.h	640;"	d
P2_4	xmc4_gpio_map.h	6656;"	d
P2_4	xmc4_gpio_map.h	7019;"	d
P2_4	xmc4_gpio_map.h	763;"	d
P2_4	xmc4_gpio_map.h	860;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	1084;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	1277;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	1552;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	1766;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	196;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	1983;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	2186;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	2442;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	2880;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	3244;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	327;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	3674;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	3967;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	4307;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	465;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	4815;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	5311;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	5693;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	590;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	6257;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	6817;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	715;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	7227;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	816;"	d
P2_4_AF_CCU41_OUT1	xmc4_gpio_map.h	953;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	1085;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	1278;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	1553;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	1767;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	197;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	1984;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	2187;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	2443;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	2881;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	3245;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	328;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	3675;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	3968;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	4308;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	466;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	4816;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	5312;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	5694;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	591;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	6258;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	6818;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	7228;"	d
P2_4_AF_LEDTS0_LINE2	xmc4_gpio_map.h	954;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1083;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1276;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1551;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1765;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	195;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1982;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2185;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2441;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2879;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3243;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	326;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3673;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3966;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4306;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	464;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4814;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5310;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5692;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	589;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6256;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6816;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	714;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	7226;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	815;"	d
P2_4_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	952;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	1082;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	1275;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	1550;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	1764;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	194;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	1981;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	2184;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	2440;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	2878;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	3242;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	325;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	3672;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	3965;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	4305;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	463;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	4813;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	5309;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	5691;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	588;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	6255;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	6815;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	713;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	7225;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	814;"	d
P2_4_AF_VADC_EMUX02	xmc4_gpio_map.h	951;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	2635;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	2990;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	3437;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	3777;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	4067;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	4477;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	5050;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	5432;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	5902;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	6537;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	6949;"	d
P2_4_HWCTRL_EBU_AD24	xmc4_gpio_map.h	7461;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	1102;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	1352;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	1623;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	1800;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	2047;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	2214;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	230;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	2634;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	2989;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	3436;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	345;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	3776;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	4066;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	4476;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	498;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	5049;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	5431;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	5901;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	608;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	6536;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	6948;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	7460;"	d
P2_4_HWCTRL_LEDTS0_TSIN2	xmc4_gpio_map.h	987;"	d
P2_5	xmc4_gpio_map.h	1017;"	d
P2_5	xmc4_gpio_map.h	104;"	d
P2_5	xmc4_gpio_map.h	1142;"	d
P2_5	xmc4_gpio_map.h	1403;"	d
P2_5	xmc4_gpio_map.h	1662;"	d
P2_5	xmc4_gpio_map.h	1842;"	d
P2_5	xmc4_gpio_map.h	2086;"	d
P2_5	xmc4_gpio_map.h	2259;"	d
P2_5	xmc4_gpio_map.h	260;"	d
P2_5	xmc4_gpio_map.h	2744;"	d
P2_5	xmc4_gpio_map.h	3061;"	d
P2_5	xmc4_gpio_map.h	3546;"	d
P2_5	xmc4_gpio_map.h	378;"	d
P2_5	xmc4_gpio_map.h	3845;"	d
P2_5	xmc4_gpio_map.h	4138;"	d
P2_5	xmc4_gpio_map.h	4589;"	d
P2_5	xmc4_gpio_map.h	5168;"	d
P2_5	xmc4_gpio_map.h	528;"	d
P2_5	xmc4_gpio_map.h	5503;"	d
P2_5	xmc4_gpio_map.h	6014;"	d
P2_5	xmc4_gpio_map.h	641;"	d
P2_5	xmc4_gpio_map.h	6657;"	d
P2_5	xmc4_gpio_map.h	7020;"	d
P2_5	xmc4_gpio_map.h	764;"	d
P2_5	xmc4_gpio_map.h	861;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	1087;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	1281;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	1556;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	1770;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	1986;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	199;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	2189;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	2446;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	2884;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	3248;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	330;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	3677;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	3970;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	4310;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	468;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	4819;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	5315;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	5697;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	593;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	6261;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	6821;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	717;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	7231;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	818;"	d
P2_5_AF_CCU41_OUT0	xmc4_gpio_map.h	956;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	1279;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	1554;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	1768;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	2444;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	2882;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	3246;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	4817;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	5313;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	5695;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	6259;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	6819;"	d
P2_5_AF_ETH0_TX_EN	xmc4_gpio_map.h	7229;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	1088;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	1282;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	1557;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	1771;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	1987;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	200;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	2190;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	2447;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	2885;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	3249;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	331;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	3678;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	3971;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	4311;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	469;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	4820;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	5316;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	5698;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	594;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	6262;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	6822;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	7232;"	d
P2_5_AF_LEDTS0_LINE3	xmc4_gpio_map.h	957;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1086;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1280;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1555;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1769;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1985;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	198;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2188;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2445;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2883;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	3247;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	329;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	3676;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	3969;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	4309;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	467;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	4818;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	5314;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	5696;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	592;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	6260;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	6820;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	716;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	7230;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	817;"	d
P2_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	955;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	2637;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	2992;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	3439;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	3779;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	4069;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	4479;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	5052;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	5434;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	5904;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	6539;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	6951;"	d
P2_5_HWCTRL_EBU_AD25	xmc4_gpio_map.h	7463;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	1103;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	1353;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	1624;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	1801;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	2048;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	2215;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	231;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	2636;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	2991;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	3438;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	346;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	3778;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	4068;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	4478;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	499;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	5051;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	5433;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	5903;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	609;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	6538;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	6950;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	7462;"	d
P2_5_HWCTRL_LEDTS0_TSIN3	xmc4_gpio_map.h	988;"	d
P2_6	xmc4_gpio_map.h	105;"	d
P2_6	xmc4_gpio_map.h	1143;"	d
P2_6	xmc4_gpio_map.h	1404;"	d
P2_6	xmc4_gpio_map.h	1663;"	d
P2_6	xmc4_gpio_map.h	1843;"	d
P2_6	xmc4_gpio_map.h	2087;"	d
P2_6	xmc4_gpio_map.h	2260;"	d
P2_6	xmc4_gpio_map.h	2745;"	d
P2_6	xmc4_gpio_map.h	3062;"	d
P2_6	xmc4_gpio_map.h	3547;"	d
P2_6	xmc4_gpio_map.h	379;"	d
P2_6	xmc4_gpio_map.h	3846;"	d
P2_6	xmc4_gpio_map.h	4139;"	d
P2_6	xmc4_gpio_map.h	4590;"	d
P2_6	xmc4_gpio_map.h	5169;"	d
P2_6	xmc4_gpio_map.h	5504;"	d
P2_6	xmc4_gpio_map.h	6015;"	d
P2_6	xmc4_gpio_map.h	642;"	d
P2_6	xmc4_gpio_map.h	6658;"	d
P2_6	xmc4_gpio_map.h	7021;"	d
P2_6	xmc4_gpio_map.h	862;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	1283;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	1558;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	1772;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	1988;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	201;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	2191;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	2449;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	2887;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	3251;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	3680;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	3973;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	4313;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	470;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	4823;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	5319;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	5701;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	6265;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	6825;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	718;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	7235;"	d
P2_6_AF_CCU80_OUT13	xmc4_gpio_map.h	958;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	4822;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	5318;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	5700;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	6264;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	6824;"	d
P2_6_AF_ERU1_PDOUT3	xmc4_gpio_map.h	7234;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	1284;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	1559;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	1773;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	1989;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	202;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	2192;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	2450;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	2888;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	3252;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	3681;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	3974;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	4314;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	471;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	4824;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	5320;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	5702;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	6266;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	6826;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	7236;"	d
P2_6_AF_LEDTS0_COL3	xmc4_gpio_map.h	959;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	2448;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	2886;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	3250;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	3679;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	3972;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	4312;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	4821;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	5317;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	5699;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	6263;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	6823;"	d
P2_6_AF_U2C0_SELO4	xmc4_gpio_map.h	7233;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	2638;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	2993;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	3440;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	3780;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	4070;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	4480;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	5053;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	5435;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	5905;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	6540;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	6952;"	d
P2_6_HWCTRL_U2C0_DOUT3	xmc4_gpio_map.h	7464;"	d
P2_7	xmc4_gpio_map.h	106;"	d
P2_7	xmc4_gpio_map.h	1144;"	d
P2_7	xmc4_gpio_map.h	1405;"	d
P2_7	xmc4_gpio_map.h	1664;"	d
P2_7	xmc4_gpio_map.h	1844;"	d
P2_7	xmc4_gpio_map.h	2088;"	d
P2_7	xmc4_gpio_map.h	2261;"	d
P2_7	xmc4_gpio_map.h	2746;"	d
P2_7	xmc4_gpio_map.h	3063;"	d
P2_7	xmc4_gpio_map.h	3548;"	d
P2_7	xmc4_gpio_map.h	380;"	d
P2_7	xmc4_gpio_map.h	3847;"	d
P2_7	xmc4_gpio_map.h	4140;"	d
P2_7	xmc4_gpio_map.h	4591;"	d
P2_7	xmc4_gpio_map.h	5170;"	d
P2_7	xmc4_gpio_map.h	5505;"	d
P2_7	xmc4_gpio_map.h	6016;"	d
P2_7	xmc4_gpio_map.h	643;"	d
P2_7	xmc4_gpio_map.h	6659;"	d
P2_7	xmc4_gpio_map.h	7022;"	d
P2_7	xmc4_gpio_map.h	863;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	1286;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	1561;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	1775;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	1990;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	203;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	2193;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	2452;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	2890;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	3254;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	3682;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	4826;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	5322;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	5704;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	6268;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	6828;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	7238;"	d
P2_7_AF_CAN_N1_TXD	xmc4_gpio_map.h	960;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	1287;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	1562;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	1776;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	1991;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	204;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	2194;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	2453;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	2891;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	3255;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	3683;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	3975;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	4315;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	472;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	4827;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	5323;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	5705;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	6269;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	6829;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	719;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	7239;"	d
P2_7_AF_CCU80_OUT03	xmc4_gpio_map.h	961;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	1285;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	1560;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	1774;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	2451;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	2889;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	3253;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	4825;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	5321;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	5703;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	6267;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	6827;"	d
P2_7_AF_ETH0_MDC	xmc4_gpio_map.h	7237;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	1288;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	1563;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	1777;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	1992;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	205;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	2195;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	2454;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	2892;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	3256;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	3684;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	3976;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	4316;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	473;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	4828;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	5324;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	5706;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	6270;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	6830;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	7240;"	d
P2_7_AF_LEDTS0_COL2	xmc4_gpio_map.h	962;"	d
P2_8	xmc4_gpio_map.h	107;"	d
P2_8	xmc4_gpio_map.h	1145;"	d
P2_8	xmc4_gpio_map.h	1406;"	d
P2_8	xmc4_gpio_map.h	1665;"	d
P2_8	xmc4_gpio_map.h	1845;"	d
P2_8	xmc4_gpio_map.h	2089;"	d
P2_8	xmc4_gpio_map.h	2262;"	d
P2_8	xmc4_gpio_map.h	2747;"	d
P2_8	xmc4_gpio_map.h	3064;"	d
P2_8	xmc4_gpio_map.h	3549;"	d
P2_8	xmc4_gpio_map.h	381;"	d
P2_8	xmc4_gpio_map.h	3848;"	d
P2_8	xmc4_gpio_map.h	4141;"	d
P2_8	xmc4_gpio_map.h	4592;"	d
P2_8	xmc4_gpio_map.h	5171;"	d
P2_8	xmc4_gpio_map.h	5506;"	d
P2_8	xmc4_gpio_map.h	6017;"	d
P2_8	xmc4_gpio_map.h	644;"	d
P2_8	xmc4_gpio_map.h	6660;"	d
P2_8	xmc4_gpio_map.h	7023;"	d
P2_8	xmc4_gpio_map.h	864;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	1290;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	1565;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	1779;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	1993;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	206;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	2196;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	2456;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	2894;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	3258;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	3685;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	3977;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	4317;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	474;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	4831;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	5327;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	5709;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	6273;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	6833;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	720;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	7243;"	d
P2_8_AF_CCU80_OUT32	xmc4_gpio_map.h	963;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	4830;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5326;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5708;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6272;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6832;"	d
P2_8_AF_ERU1_PDOUT1	xmc4_gpio_map.h	7242;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	1289;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	1564;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	1778;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	2455;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	2893;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	3257;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	4829;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	5325;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	5707;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	6271;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	6831;"	d
P2_8_AF_ETH0_TXD0	xmc4_gpio_map.h	7241;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	1291;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	1566;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	1780;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	1994;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	207;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	2197;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	2457;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	2895;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	3259;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	3686;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	3978;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	4318;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	475;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	4832;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	5328;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	5710;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	6274;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	6834;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	7244;"	d
P2_8_AF_LEDTS0_LINE4	xmc4_gpio_map.h	964;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	2640;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	2995;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	3442;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	3782;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	4072;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	4482;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	5055;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	5437;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	5907;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	6542;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	6954;"	d
P2_8_HWCTRL_EBU_AD26	xmc4_gpio_map.h	7466;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	1354;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	1625;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	1802;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	2049;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	2216;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	232;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	2639;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	2994;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	3441;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	3781;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	4071;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	4481;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	500;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	5054;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	5436;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	5906;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	6541;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	6953;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	7465;"	d
P2_8_HWCTRL_LEDTS0_TSIN4	xmc4_gpio_map.h	989;"	d
P2_9	xmc4_gpio_map.h	108;"	d
P2_9	xmc4_gpio_map.h	1146;"	d
P2_9	xmc4_gpio_map.h	1407;"	d
P2_9	xmc4_gpio_map.h	1666;"	d
P2_9	xmc4_gpio_map.h	1846;"	d
P2_9	xmc4_gpio_map.h	2090;"	d
P2_9	xmc4_gpio_map.h	2263;"	d
P2_9	xmc4_gpio_map.h	2748;"	d
P2_9	xmc4_gpio_map.h	3065;"	d
P2_9	xmc4_gpio_map.h	3550;"	d
P2_9	xmc4_gpio_map.h	382;"	d
P2_9	xmc4_gpio_map.h	3849;"	d
P2_9	xmc4_gpio_map.h	4142;"	d
P2_9	xmc4_gpio_map.h	4593;"	d
P2_9	xmc4_gpio_map.h	5172;"	d
P2_9	xmc4_gpio_map.h	5507;"	d
P2_9	xmc4_gpio_map.h	6018;"	d
P2_9	xmc4_gpio_map.h	645;"	d
P2_9	xmc4_gpio_map.h	6661;"	d
P2_9	xmc4_gpio_map.h	7024;"	d
P2_9	xmc4_gpio_map.h	865;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	1293;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	1568;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	1782;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	1995;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	208;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	2198;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	2459;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	2897;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	3261;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	3687;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	3979;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	4319;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	476;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	4835;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	5331;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	5713;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	6277;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	6837;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	721;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	7247;"	d
P2_9_AF_CCU80_OUT22	xmc4_gpio_map.h	965;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	4834;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5330;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5712;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6276;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6836;"	d
P2_9_AF_ERU1_PDOUT2	xmc4_gpio_map.h	7246;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	1292;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	1567;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	1781;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	2458;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	2896;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	3260;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	4833;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	5329;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	5711;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	6275;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	6835;"	d
P2_9_AF_ETH0_TXD1	xmc4_gpio_map.h	7245;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	1294;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	1569;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	1783;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	1996;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	209;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	2199;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	2460;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	2898;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	3262;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	3688;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	3980;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	4320;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	477;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	4836;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	5332;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	5714;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	6278;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	6838;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	7248;"	d
P2_9_AF_LEDTS0_LINE5	xmc4_gpio_map.h	966;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	2642;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	2997;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	3444;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	3784;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	4074;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	4484;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	5057;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	5439;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	5909;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	6544;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	6956;"	d
P2_9_HWCTRL_EBU_AD27	xmc4_gpio_map.h	7468;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	1355;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	1626;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	1803;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	2050;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	2217;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	233;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	2641;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	2996;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	3443;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	3783;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	4073;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	4483;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	501;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	5056;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	5438;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	5908;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	6543;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	6955;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	7467;"	d
P2_9_HWCTRL_LEDTS0_TSIN5	xmc4_gpio_map.h	990;"	d
P3_0	xmc4_gpio_map.h	111;"	d
P3_0	xmc4_gpio_map.h	1150;"	d
P3_0	xmc4_gpio_map.h	1411;"	d
P3_0	xmc4_gpio_map.h	1850;"	d
P3_0	xmc4_gpio_map.h	2270;"	d
P3_0	xmc4_gpio_map.h	2752;"	d
P3_0	xmc4_gpio_map.h	3072;"	d
P3_0	xmc4_gpio_map.h	3554;"	d
P3_0	xmc4_gpio_map.h	3853;"	d
P3_0	xmc4_gpio_map.h	385;"	d
P3_0	xmc4_gpio_map.h	4149;"	d
P3_0	xmc4_gpio_map.h	4600;"	d
P3_0	xmc4_gpio_map.h	5176;"	d
P3_0	xmc4_gpio_map.h	5514;"	d
P3_0	xmc4_gpio_map.h	6025;"	d
P3_0	xmc4_gpio_map.h	648;"	d
P3_0	xmc4_gpio_map.h	6665;"	d
P3_0	xmc4_gpio_map.h	7031;"	d
P3_0	xmc4_gpio_map.h	868;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	1578;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	2005;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	2477;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	2908;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	3279;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	3698;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	3990;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	4332;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	4855;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	5345;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	5733;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	6303;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	6854;"	d
P3_0_AF_CCU42_OUT0	xmc4_gpio_map.h	7273;"	d
P3_0_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	1307;"	d
P3_0_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	6304;"	d
P3_0_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	6855;"	d
P3_0_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	7274;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1306;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1577;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2004;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	216;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2476;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2907;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3278;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3697;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3989;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4331;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	484;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4854;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5344;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5732;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6302;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6853;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	7272;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	727;"	d
P3_0_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	973;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	2475;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	2906;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	3277;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	3696;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	3988;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	4330;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	4853;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	5343;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	5731;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	6301;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	6852;"	d
P3_0_AF_U2C1_SELO0	xmc4_gpio_map.h	7271;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	2655;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	3004;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	3457;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	3791;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	4081;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	4497;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	5070;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	5446;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	5922;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	6557;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	6963;"	d
P3_0_HWCTRL_EBU_RD	xmc4_gpio_map.h	7481;"	d
P3_1	xmc4_gpio_map.h	1151;"	d
P3_1	xmc4_gpio_map.h	1412;"	d
P3_1	xmc4_gpio_map.h	1851;"	d
P3_1	xmc4_gpio_map.h	2271;"	d
P3_1	xmc4_gpio_map.h	2753;"	d
P3_1	xmc4_gpio_map.h	3073;"	d
P3_1	xmc4_gpio_map.h	3555;"	d
P3_1	xmc4_gpio_map.h	3854;"	d
P3_1	xmc4_gpio_map.h	4150;"	d
P3_1	xmc4_gpio_map.h	4601;"	d
P3_1	xmc4_gpio_map.h	5177;"	d
P3_1	xmc4_gpio_map.h	5515;"	d
P3_1	xmc4_gpio_map.h	6026;"	d
P3_1	xmc4_gpio_map.h	6666;"	d
P3_1	xmc4_gpio_map.h	7032;"	d
P3_10	xmc4_gpio_map.h	2280;"	d
P3_10	xmc4_gpio_map.h	3082;"	d
P3_10	xmc4_gpio_map.h	4159;"	d
P3_10	xmc4_gpio_map.h	4610;"	d
P3_10	xmc4_gpio_map.h	5524;"	d
P3_10	xmc4_gpio_map.h	6035;"	d
P3_10	xmc4_gpio_map.h	7041;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	2508;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	3310;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	4886;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	5764;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	6339;"	d
P3_10_AF_CAN_N0_TXD	xmc4_gpio_map.h	7309;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	2509;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	3311;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	4359;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	4887;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	5765;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	6340;"	d
P3_10_AF_CCU41_OUT0	xmc4_gpio_map.h	7310;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	2510;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	3312;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	4360;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	4888;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	5766;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	6341;"	d
P3_10_AF_LEDTS0_LINE3	xmc4_gpio_map.h	7311;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	2507;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	3309;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	4358;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	4885;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	5763;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	6338;"	d
P3_10_AF_U2C0_SELO0	xmc4_gpio_map.h	7308;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	2664;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	3466;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	4506;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	5079;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	5931;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	6566;"	d
P3_10_HWCTRL_U0C1_DOUT3	xmc4_gpio_map.h	7490;"	d
P3_11	xmc4_gpio_map.h	2281;"	d
P3_11	xmc4_gpio_map.h	3083;"	d
P3_11	xmc4_gpio_map.h	4160;"	d
P3_11	xmc4_gpio_map.h	4611;"	d
P3_11	xmc4_gpio_map.h	5525;"	d
P3_11	xmc4_gpio_map.h	6036;"	d
P3_11	xmc4_gpio_map.h	7042;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	2513;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	3315;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	4363;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	4891;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	5769;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	6344;"	d
P3_11_AF_CCU42_OUT3	xmc4_gpio_map.h	7314;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	2514;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	3316;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	4364;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	4892;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	5770;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	6345;"	d
P3_11_AF_LEDTS0_LINE4	xmc4_gpio_map.h	7315;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	2512;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	3314;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	4362;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	4890;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	5768;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	6343;"	d
P3_11_AF_U0C1_SELO2	xmc4_gpio_map.h	7313;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	2511;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	3313;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	4361;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	4889;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	5767;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	6342;"	d
P3_11_AF_U2C1_DOUT0	xmc4_gpio_map.h	7312;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	2665;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	3467;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	4507;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	5080;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	5932;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	6567;"	d
P3_11_HWCTRL_U0C1_DOUT2	xmc4_gpio_map.h	7491;"	d
P3_12	xmc4_gpio_map.h	2282;"	d
P3_12	xmc4_gpio_map.h	3084;"	d
P3_12	xmc4_gpio_map.h	4161;"	d
P3_12	xmc4_gpio_map.h	4612;"	d
P3_12	xmc4_gpio_map.h	5526;"	d
P3_12	xmc4_gpio_map.h	6037;"	d
P3_12	xmc4_gpio_map.h	7043;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	2516;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	3318;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	4366;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	4894;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	5772;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	6348;"	d
P3_12_AF_CCU42_OUT2	xmc4_gpio_map.h	7318;"	d
P3_12_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	6346;"	d
P3_12_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	7316;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	2517;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	3319;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	4367;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	4895;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	5773;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	6349;"	d
P3_12_AF_LEDTS0_LINE5	xmc4_gpio_map.h	7319;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	2515;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	3317;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	4365;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	4893;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	5771;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	6347;"	d
P3_12_AF_U0C1_SELO1	xmc4_gpio_map.h	7317;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	2666;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	3468;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	4508;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	5081;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	5933;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	6568;"	d
P3_12_HWCTRL_U0C1_DOUT1	xmc4_gpio_map.h	7492;"	d
P3_13	xmc4_gpio_map.h	2283;"	d
P3_13	xmc4_gpio_map.h	3085;"	d
P3_13	xmc4_gpio_map.h	4162;"	d
P3_13	xmc4_gpio_map.h	4613;"	d
P3_13	xmc4_gpio_map.h	5527;"	d
P3_13	xmc4_gpio_map.h	6038;"	d
P3_13	xmc4_gpio_map.h	7044;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	2520;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	3322;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	4370;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	4898;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	5776;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	6352;"	d
P3_13_AF_CCU42_OUT1	xmc4_gpio_map.h	7322;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	2521;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	3323;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	4371;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	4899;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	5777;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	6353;"	d
P3_13_AF_LEDTS0_LINE6	xmc4_gpio_map.h	7323;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	2519;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	3321;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	4369;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	4897;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	5775;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	6351;"	d
P3_13_AF_U0C1_DOUT0	xmc4_gpio_map.h	7321;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	2518;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	3320;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4368;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4896;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	5774;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	6350;"	d
P3_13_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	7320;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	2667;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	3469;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	4509;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	5082;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	5934;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	6569;"	d
P3_13_HWCTRL_U0C1_DOUT0	xmc4_gpio_map.h	7493;"	d
P3_14	xmc4_gpio_map.h	2284;"	d
P3_14	xmc4_gpio_map.h	3086;"	d
P3_14	xmc4_gpio_map.h	4163;"	d
P3_14	xmc4_gpio_map.h	4614;"	d
P3_14	xmc4_gpio_map.h	5528;"	d
P3_14	xmc4_gpio_map.h	6039;"	d
P3_14	xmc4_gpio_map.h	7045;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	2522;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	3324;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	4372;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	4900;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	5778;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	6354;"	d
P3_14_AF_U1C0_SELO3	xmc4_gpio_map.h	7324;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	2668;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	3470;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	4510;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	5083;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	5935;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	6570;"	d
P3_14_HWCTRL_U1C1_DOUT1	xmc4_gpio_map.h	7494;"	d
P3_15	xmc4_gpio_map.h	2285;"	d
P3_15	xmc4_gpio_map.h	3087;"	d
P3_15	xmc4_gpio_map.h	4164;"	d
P3_15	xmc4_gpio_map.h	4615;"	d
P3_15	xmc4_gpio_map.h	5529;"	d
P3_15	xmc4_gpio_map.h	6040;"	d
P3_15	xmc4_gpio_map.h	7046;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	2523;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	3325;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	4373;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	4901;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	5779;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	6355;"	d
P3_15_AF_U1C1_DOUT0	xmc4_gpio_map.h	7325;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	2669;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	3471;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	4511;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	5084;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	5936;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	6571;"	d
P3_15_HWCTRL_U1C1_DOUT0	xmc4_gpio_map.h	7495;"	d
P3_1_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	1309;"	d
P3_1_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	6306;"	d
P3_1_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	6857;"	d
P3_1_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	7276;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	1308;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	1579;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2006;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2478;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2909;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3280;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3699;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3991;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4333;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4856;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	5346;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	5734;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	6305;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	6856;"	d
P3_1_AF_U0C1_SELO0	xmc4_gpio_map.h	7275;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	2656;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	3005;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	3458;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	3792;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	4082;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	4498;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	5071;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	5447;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	5923;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	6558;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	6964;"	d
P3_1_HWCTRL_EBU_RD_NWR	xmc4_gpio_map.h	7482;"	d
P3_2	xmc4_gpio_map.h	1152;"	d
P3_2	xmc4_gpio_map.h	1413;"	d
P3_2	xmc4_gpio_map.h	1852;"	d
P3_2	xmc4_gpio_map.h	2272;"	d
P3_2	xmc4_gpio_map.h	2754;"	d
P3_2	xmc4_gpio_map.h	3074;"	d
P3_2	xmc4_gpio_map.h	3556;"	d
P3_2	xmc4_gpio_map.h	3855;"	d
P3_2	xmc4_gpio_map.h	4151;"	d
P3_2	xmc4_gpio_map.h	4602;"	d
P3_2	xmc4_gpio_map.h	5178;"	d
P3_2	xmc4_gpio_map.h	5516;"	d
P3_2	xmc4_gpio_map.h	6027;"	d
P3_2	xmc4_gpio_map.h	6667;"	d
P3_2	xmc4_gpio_map.h	7033;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	1311;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	1581;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	2008;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	2480;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	2911;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	3282;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	3701;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	4858;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	5348;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	5736;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	6308;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	6859;"	d
P3_2_AF_CAN_N0_TXD	xmc4_gpio_map.h	7278;"	d
P3_2_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	1312;"	d
P3_2_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	6309;"	d
P3_2_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	6860;"	d
P3_2_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	7279;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	1313;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	1582;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	2009;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	2481;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	2912;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	3283;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	3702;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	3992;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	4334;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	4859;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	5349;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	5737;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	6310;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	6861;"	d
P3_2_AF_LEDTS0_COLA	xmc4_gpio_map.h	7280;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1310;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	1580;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2007;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2479;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	2910;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	3281;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	3700;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	4857;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	5347;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	5735;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	6307;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	6858;"	d
P3_2_AF_USB_DRIVEVBUS	xmc4_gpio_map.h	7277;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	2657;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	3006;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	3459;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	3793;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	4083;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	4499;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	5072;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	5448;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	5924;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	6559;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	6965;"	d
P3_2_HWCTRL_EBU_CS0	xmc4_gpio_map.h	7483;"	d
P3_3	xmc4_gpio_map.h	1153;"	d
P3_3	xmc4_gpio_map.h	1414;"	d
P3_3	xmc4_gpio_map.h	1853;"	d
P3_3	xmc4_gpio_map.h	2273;"	d
P3_3	xmc4_gpio_map.h	2755;"	d
P3_3	xmc4_gpio_map.h	3075;"	d
P3_3	xmc4_gpio_map.h	3557;"	d
P3_3	xmc4_gpio_map.h	3856;"	d
P3_3	xmc4_gpio_map.h	4152;"	d
P3_3	xmc4_gpio_map.h	4603;"	d
P3_3	xmc4_gpio_map.h	5179;"	d
P3_3	xmc4_gpio_map.h	5517;"	d
P3_3	xmc4_gpio_map.h	6028;"	d
P3_3	xmc4_gpio_map.h	6668;"	d
P3_3	xmc4_gpio_map.h	7034;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	1584;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	2011;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	2483;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	2914;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	3285;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	3704;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	3994;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	4336;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	4861;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	5351;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	5739;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	6312;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	6863;"	d
P3_3_AF_CCU42_OUT3	xmc4_gpio_map.h	7282;"	d
P3_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	1315;"	d
P3_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	6313;"	d
P3_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	6864;"	d
P3_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	7283;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	1314;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	1583;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	2010;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	2482;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	2913;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	3284;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	3703;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	3993;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	4335;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	4860;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	5350;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	5738;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	6311;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	6862;"	d
P3_3_AF_U1C1_SELO1	xmc4_gpio_map.h	7281;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	1359;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	2658;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	3007;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	3460;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	3794;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	4084;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	4500;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	5073;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	5449;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	5925;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	6560;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	6966;"	d
P3_3_HWCTRL_SDMMC_LED	xmc4_gpio_map.h	7484;"	d
P3_4	xmc4_gpio_map.h	1154;"	d
P3_4	xmc4_gpio_map.h	1415;"	d
P3_4	xmc4_gpio_map.h	1854;"	d
P3_4	xmc4_gpio_map.h	2274;"	d
P3_4	xmc4_gpio_map.h	2756;"	d
P3_4	xmc4_gpio_map.h	3076;"	d
P3_4	xmc4_gpio_map.h	3558;"	d
P3_4	xmc4_gpio_map.h	3857;"	d
P3_4	xmc4_gpio_map.h	4153;"	d
P3_4	xmc4_gpio_map.h	4604;"	d
P3_4	xmc4_gpio_map.h	5180;"	d
P3_4	xmc4_gpio_map.h	5518;"	d
P3_4	xmc4_gpio_map.h	6029;"	d
P3_4	xmc4_gpio_map.h	6669;"	d
P3_4	xmc4_gpio_map.h	7035;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	1586;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	2013;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	2486;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	2917;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	3288;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	3707;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	3997;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	4339;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	4864;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	5354;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	5742;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	6316;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	6867;"	d
P3_4_AF_CCU42_OUT2	xmc4_gpio_map.h	7286;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	1587;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	2014;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	2487;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	2918;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	3289;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	3708;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	3998;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	4340;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	4865;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	5355;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	5743;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	6317;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	6868;"	d
P3_4_AF_DSD_MCLK3	xmc4_gpio_map.h	7287;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	1316;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	1585;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	2012;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	2485;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	2916;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	3287;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	3706;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	3996;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	4338;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	4863;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	5353;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	5741;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	6315;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	6866;"	d
P3_4_AF_U1C1_SELO2	xmc4_gpio_map.h	7285;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	2484;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	2915;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	3286;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	3705;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	3995;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	4337;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	4862;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	5352;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	5740;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	6314;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	6865;"	d
P3_4_AF_U2C1_MCLKOUT	xmc4_gpio_map.h	7284;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	1360;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	2659;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	3008;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	3461;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	3795;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	4085;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	4501;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	5074;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	5450;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	5926;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	6561;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	6967;"	d
P3_4_HWCTRL_SDMMC_BUS_POWER	xmc4_gpio_map.h	7485;"	d
P3_5	xmc4_gpio_map.h	1155;"	d
P3_5	xmc4_gpio_map.h	1416;"	d
P3_5	xmc4_gpio_map.h	1855;"	d
P3_5	xmc4_gpio_map.h	2275;"	d
P3_5	xmc4_gpio_map.h	2757;"	d
P3_5	xmc4_gpio_map.h	3077;"	d
P3_5	xmc4_gpio_map.h	3559;"	d
P3_5	xmc4_gpio_map.h	3858;"	d
P3_5	xmc4_gpio_map.h	4154;"	d
P3_5	xmc4_gpio_map.h	4605;"	d
P3_5	xmc4_gpio_map.h	5181;"	d
P3_5	xmc4_gpio_map.h	5519;"	d
P3_5	xmc4_gpio_map.h	6030;"	d
P3_5	xmc4_gpio_map.h	6670;"	d
P3_5	xmc4_gpio_map.h	7036;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	1589;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	2016;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	2490;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	2921;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	3292;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	3711;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	4001;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	4343;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	4868;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	5358;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	5746;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	6320;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	6871;"	d
P3_5_AF_CCU42_OUT1	xmc4_gpio_map.h	7290;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1318;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	1590;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2017;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2491;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	2922;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	3293;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	3712;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	4002;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	4344;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	4869;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	5359;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	5747;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	6321;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	6872;"	d
P3_5_AF_U0C1_DOUT0	xmc4_gpio_map.h	7291;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	1317;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	1588;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	2015;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	2489;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	2920;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	3291;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	3710;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	4000;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	4342;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	4867;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	5357;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	5745;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	6319;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	6870;"	d
P3_5_AF_U1C1_SELO3	xmc4_gpio_map.h	7289;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	2488;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	2919;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	3290;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	3709;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	3999;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	4341;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	4866;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	5356;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	5744;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	6318;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	6869;"	d
P3_5_AF_U2C1_DOUT0	xmc4_gpio_map.h	7288;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	2661;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	3010;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	3463;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	3797;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	4087;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	4503;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	5076;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	5452;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	5928;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	6563;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	6969;"	d
P3_5_HWCTRL_EBU_AD4	xmc4_gpio_map.h	7487;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	1361;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	2660;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	3009;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	3462;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	3796;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	4086;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	4502;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	5075;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	5451;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	5927;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	6562;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	6968;"	d
P3_5_HWCTRL_SDMMC_CMD_OUT	xmc4_gpio_map.h	7486;"	d
P3_6	xmc4_gpio_map.h	1156;"	d
P3_6	xmc4_gpio_map.h	1417;"	d
P3_6	xmc4_gpio_map.h	1856;"	d
P3_6	xmc4_gpio_map.h	2276;"	d
P3_6	xmc4_gpio_map.h	2758;"	d
P3_6	xmc4_gpio_map.h	3078;"	d
P3_6	xmc4_gpio_map.h	3560;"	d
P3_6	xmc4_gpio_map.h	3859;"	d
P3_6	xmc4_gpio_map.h	4155;"	d
P3_6	xmc4_gpio_map.h	4606;"	d
P3_6	xmc4_gpio_map.h	5182;"	d
P3_6	xmc4_gpio_map.h	5520;"	d
P3_6	xmc4_gpio_map.h	6031;"	d
P3_6	xmc4_gpio_map.h	6671;"	d
P3_6	xmc4_gpio_map.h	7037;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	1592;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	2019;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	2494;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	2925;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	3296;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	3715;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	4005;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	4347;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	4872;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	5362;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	5750;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	6324;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	6875;"	d
P3_6_AF_CCU42_OUT0	xmc4_gpio_map.h	7294;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1320;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	1593;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2020;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2495;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2926;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3297;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3716;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4006;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4348;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4873;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5363;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5751;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6325;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6876;"	d
P3_6_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	7295;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	1319;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	1591;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	2018;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	2493;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	2924;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	3295;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	3714;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	4004;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	4346;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	4871;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	5361;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	5749;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	6323;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	6874;"	d
P3_6_AF_U1C1_SELO4	xmc4_gpio_map.h	7293;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	2492;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	2923;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	3294;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	3713;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4003;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4345;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4870;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	5360;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	5748;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	6322;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	6873;"	d
P3_6_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	7292;"	d
P3_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	1629;"	d
P3_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	2053;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	2663;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	3012;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	3465;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	3799;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	4089;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	4505;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	5078;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	5454;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	5930;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	6565;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	6971;"	d
P3_6_HWCTRL_EBU_AD5	xmc4_gpio_map.h	7489;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	1362;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	2662;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	3011;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	3464;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	3798;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	4088;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	4504;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	5077;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	5453;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	5929;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	6564;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	6970;"	d
P3_6_HWCTRL_SDMMC_CLK_OUT	xmc4_gpio_map.h	7488;"	d
P3_7	xmc4_gpio_map.h	2277;"	d
P3_7	xmc4_gpio_map.h	3079;"	d
P3_7	xmc4_gpio_map.h	4156;"	d
P3_7	xmc4_gpio_map.h	4607;"	d
P3_7	xmc4_gpio_map.h	5521;"	d
P3_7	xmc4_gpio_map.h	6032;"	d
P3_7	xmc4_gpio_map.h	7038;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	2496;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	3298;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	4874;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	5752;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	6327;"	d
P3_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	7297;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	2497;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	3299;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	4349;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	4875;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	5753;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	6328;"	d
P3_7_AF_CCU41_OUT3	xmc4_gpio_map.h	7298;"	d
P3_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6326;"	d
P3_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	7296;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	2498;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	3300;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	4350;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	4876;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	5754;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	6329;"	d
P3_7_AF_LEDTS0_LINE0	xmc4_gpio_map.h	7299;"	d
P3_8	xmc4_gpio_map.h	2278;"	d
P3_8	xmc4_gpio_map.h	3080;"	d
P3_8	xmc4_gpio_map.h	4157;"	d
P3_8	xmc4_gpio_map.h	4608;"	d
P3_8	xmc4_gpio_map.h	5522;"	d
P3_8	xmc4_gpio_map.h	6033;"	d
P3_8	xmc4_gpio_map.h	7039;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	2501;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	3303;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	4353;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	4879;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	5757;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	6332;"	d
P3_8_AF_CCU41_OUT2	xmc4_gpio_map.h	7302;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	2502;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	3304;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	4354;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	4880;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	5758;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	6333;"	d
P3_8_AF_LEDTS0_LINE1	xmc4_gpio_map.h	7303;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	2500;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	3302;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	4352;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	4878;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	5756;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	6331;"	d
P3_8_AF_U0C1_SELO3	xmc4_gpio_map.h	7301;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	2499;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	3301;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	4351;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	4877;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	5755;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	6330;"	d
P3_8_AF_U2C0_DOUT0	xmc4_gpio_map.h	7300;"	d
P3_9	xmc4_gpio_map.h	2279;"	d
P3_9	xmc4_gpio_map.h	3081;"	d
P3_9	xmc4_gpio_map.h	4158;"	d
P3_9	xmc4_gpio_map.h	4609;"	d
P3_9	xmc4_gpio_map.h	5523;"	d
P3_9	xmc4_gpio_map.h	6034;"	d
P3_9	xmc4_gpio_map.h	7040;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	2504;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	3306;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	4882;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	5760;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	6335;"	d
P3_9_AF_CAN_N1_TXD	xmc4_gpio_map.h	7305;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	2505;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	3307;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	4356;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	4883;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	5761;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	6336;"	d
P3_9_AF_CCU41_OUT1	xmc4_gpio_map.h	7306;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	2506;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	3308;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	4357;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	4884;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	5762;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	6337;"	d
P3_9_AF_LEDTS0_LINE2	xmc4_gpio_map.h	7307;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	2503;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	3305;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4355;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4881;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	5759;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	6334;"	d
P3_9_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	7304;"	d
P4_0	xmc4_gpio_map.h	1157;"	d
P4_0	xmc4_gpio_map.h	1418;"	d
P4_0	xmc4_gpio_map.h	1857;"	d
P4_0	xmc4_gpio_map.h	2286;"	d
P4_0	xmc4_gpio_map.h	2759;"	d
P4_0	xmc4_gpio_map.h	3088;"	d
P4_0	xmc4_gpio_map.h	3561;"	d
P4_0	xmc4_gpio_map.h	3860;"	d
P4_0	xmc4_gpio_map.h	4165;"	d
P4_0	xmc4_gpio_map.h	4616;"	d
P4_0	xmc4_gpio_map.h	5183;"	d
P4_0	xmc4_gpio_map.h	5530;"	d
P4_0	xmc4_gpio_map.h	6041;"	d
P4_0	xmc4_gpio_map.h	6672;"	d
P4_0	xmc4_gpio_map.h	7047;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	4902;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	5364;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	5780;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	6356;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	6877;"	d
P4_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	7326;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	1594;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	2021;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	2524;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	2927;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	3326;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	3717;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	4007;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	4374;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	4903;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	5365;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	5781;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	6358;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	6879;"	d
P4_0_AF_DSD_MCLK1	xmc4_gpio_map.h	7328;"	d
P4_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	1321;"	d
P4_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6357;"	d
P4_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6878;"	d
P4_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	7327;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	4904;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	5366;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	5782;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	6359;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	6880;"	d
P4_0_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	7329;"	d
P4_0_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	1630;"	d
P4_0_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	2054;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	2671;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	3014;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	3473;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	3801;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	4091;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	4513;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	5086;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	5456;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	5938;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	6573;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	6973;"	d
P4_0_HWCTRL_EBU_AD8	xmc4_gpio_map.h	7497;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	1363;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	2670;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	3013;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	3472;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	3800;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	4090;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	4512;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	5085;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	5455;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	5937;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	6572;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	6972;"	d
P4_0_HWCTRL_SDMMC_DATA_OUT0	xmc4_gpio_map.h	7496;"	d
P4_1	xmc4_gpio_map.h	1158;"	d
P4_1	xmc4_gpio_map.h	1419;"	d
P4_1	xmc4_gpio_map.h	1858;"	d
P4_1	xmc4_gpio_map.h	2287;"	d
P4_1	xmc4_gpio_map.h	2760;"	d
P4_1	xmc4_gpio_map.h	3089;"	d
P4_1	xmc4_gpio_map.h	3562;"	d
P4_1	xmc4_gpio_map.h	3861;"	d
P4_1	xmc4_gpio_map.h	4166;"	d
P4_1	xmc4_gpio_map.h	4617;"	d
P4_1	xmc4_gpio_map.h	5184;"	d
P4_1	xmc4_gpio_map.h	5531;"	d
P4_1	xmc4_gpio_map.h	6042;"	d
P4_1	xmc4_gpio_map.h	6673;"	d
P4_1	xmc4_gpio_map.h	7048;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	1596;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	2023;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	2527;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	2930;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	3329;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	3720;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	4010;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	4377;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	4907;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	5369;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	5785;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	6362;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	6883;"	d
P4_1_AF_DSD_MCLK0	xmc4_gpio_map.h	7332;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	1323;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	1597;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2024;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2528;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2931;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3330;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3721;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4011;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4378;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4908;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	5370;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	5786;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	6363;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	6884;"	d
P4_1_AF_U0C1_SELO0	xmc4_gpio_map.h	7333;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	1322;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	1595;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	2022;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	2526;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	2929;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	3328;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	3719;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	4009;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	4376;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	4906;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	5368;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	5784;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	6361;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	6882;"	d
P4_1_AF_U1C1_MCLKOUT	xmc4_gpio_map.h	7331;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	2525;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	2928;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	3327;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	3718;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	4008;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	4375;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	4905;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	5367;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	5783;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	6360;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	6881;"	d
P4_1_AF_U2C1_SELO0	xmc4_gpio_map.h	7330;"	d
P4_1_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	1631;"	d
P4_1_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	2055;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	2673;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	3016;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	3475;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	3803;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	4093;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	4515;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	5088;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	5458;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	5940;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	6575;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	6975;"	d
P4_1_HWCTRL_EBU_AD9	xmc4_gpio_map.h	7499;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	1364;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	2672;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	3015;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	3474;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	3802;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	4092;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	4514;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	5087;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	5457;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	5939;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	6574;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	6974;"	d
P4_1_HWCTRL_SDMMC_DATA_OUT3	xmc4_gpio_map.h	7498;"	d
P4_2	xmc4_gpio_map.h	2288;"	d
P4_2	xmc4_gpio_map.h	3090;"	d
P4_2	xmc4_gpio_map.h	4167;"	d
P4_2	xmc4_gpio_map.h	4618;"	d
P4_2	xmc4_gpio_map.h	5532;"	d
P4_2	xmc4_gpio_map.h	6043;"	d
P4_2	xmc4_gpio_map.h	7049;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	2530;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	3332;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	4380;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	4910;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	5788;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	6365;"	d
P4_2_AF_U1C1_DOUT0	xmc4_gpio_map.h	7335;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	2531;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	3333;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4381;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	4911;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	5789;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	6366;"	d
P4_2_AF_U2C1_SCLKOUT	xmc4_gpio_map.h	7336;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	2529;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	3331;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	4379;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	4909;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	5787;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	6364;"	d
P4_2_AF_U2C1_SELO1	xmc4_gpio_map.h	7334;"	d
P4_2_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	6576;"	d
P4_2_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	7500;"	d
P4_3	xmc4_gpio_map.h	2289;"	d
P4_3	xmc4_gpio_map.h	3091;"	d
P4_3	xmc4_gpio_map.h	4168;"	d
P4_3	xmc4_gpio_map.h	4619;"	d
P4_3	xmc4_gpio_map.h	5533;"	d
P4_3	xmc4_gpio_map.h	6044;"	d
P4_3	xmc4_gpio_map.h	7050;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	2534;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	3336;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	4384;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	4914;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	5792;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	6369;"	d
P4_3_AF_CCU43_OUT3	xmc4_gpio_map.h	7339;"	d
P4_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	6370;"	d
P4_3_AF_ECAT0_MCLK	xmc4_gpio_map.h	7340;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	2533;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	3335;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	4383;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	4913;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	5791;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	6368;"	d
P4_3_AF_U0C0_SELO5	xmc4_gpio_map.h	7338;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	2532;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	3334;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	4382;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	4912;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	5790;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	6367;"	d
P4_3_AF_U2C1_SELO2	xmc4_gpio_map.h	7337;"	d
P4_4	xmc4_gpio_map.h	2290;"	d
P4_4	xmc4_gpio_map.h	3092;"	d
P4_4	xmc4_gpio_map.h	4169;"	d
P4_4	xmc4_gpio_map.h	4620;"	d
P4_4	xmc4_gpio_map.h	5534;"	d
P4_4	xmc4_gpio_map.h	6045;"	d
P4_4	xmc4_gpio_map.h	7051;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	2536;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	3338;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	4386;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	4916;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	5794;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	6372;"	d
P4_4_AF_CCU43_OUT2	xmc4_gpio_map.h	7342;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	2535;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	3337;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	4385;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	4915;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	5793;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	6371;"	d
P4_4_AF_U0C0_SELO4	xmc4_gpio_map.h	7341;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	2674;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	3476;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	4516;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	5089;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	5941;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	6577;"	d
P4_4_HWCTRL_U2C1_DOUT3	xmc4_gpio_map.h	7501;"	d
P4_5	xmc4_gpio_map.h	2291;"	d
P4_5	xmc4_gpio_map.h	3093;"	d
P4_5	xmc4_gpio_map.h	4170;"	d
P4_5	xmc4_gpio_map.h	4621;"	d
P4_5	xmc4_gpio_map.h	5535;"	d
P4_5	xmc4_gpio_map.h	6046;"	d
P4_5	xmc4_gpio_map.h	7052;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	2538;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	3340;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	4388;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	4918;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	5796;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	6374;"	d
P4_5_AF_CCU43_OUT1	xmc4_gpio_map.h	7344;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	2537;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	3339;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	4387;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	4917;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	5795;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	6373;"	d
P4_5_AF_U0C0_SELO3	xmc4_gpio_map.h	7343;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	2675;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	3477;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	4517;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	5090;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	5942;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	6578;"	d
P4_5_HWCTRL_U2C1_DOUT2	xmc4_gpio_map.h	7502;"	d
P4_6	xmc4_gpio_map.h	2292;"	d
P4_6	xmc4_gpio_map.h	3094;"	d
P4_6	xmc4_gpio_map.h	4171;"	d
P4_6	xmc4_gpio_map.h	4622;"	d
P4_6	xmc4_gpio_map.h	5536;"	d
P4_6	xmc4_gpio_map.h	6047;"	d
P4_6	xmc4_gpio_map.h	7053;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	2540;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	3342;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	4390;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	4920;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	5798;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	6376;"	d
P4_6_AF_CCU43_OUT0	xmc4_gpio_map.h	7346;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	2539;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	3341;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	4389;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	4919;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	5797;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	6375;"	d
P4_6_AF_U0C0_SELO2	xmc4_gpio_map.h	7345;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	2676;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	3478;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	4518;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	5091;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	5943;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	6579;"	d
P4_6_HWCTRL_U2C1_DOUT1	xmc4_gpio_map.h	7503;"	d
P4_7	xmc4_gpio_map.h	2293;"	d
P4_7	xmc4_gpio_map.h	3095;"	d
P4_7	xmc4_gpio_map.h	4172;"	d
P4_7	xmc4_gpio_map.h	4623;"	d
P4_7	xmc4_gpio_map.h	5537;"	d
P4_7	xmc4_gpio_map.h	6048;"	d
P4_7	xmc4_gpio_map.h	7054;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	2541;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	3343;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	4922;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	5800;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	6378;"	d
P4_7_AF_CAN_N2_TXD	xmc4_gpio_map.h	7348;"	d
P4_7_AF_U2C1_DOUT0	xmc4_gpio_map.h	4921;"	d
P4_7_AF_U2C1_DOUT0	xmc4_gpio_map.h	5799;"	d
P4_7_AF_U2C1_DOUT0	xmc4_gpio_map.h	6377;"	d
P4_7_AF_U2C1_DOUT0	xmc4_gpio_map.h	7347;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	2677;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	3479;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	4519;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	5092;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	5944;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	6580;"	d
P4_7_HWCTRL_U2C1_DOUT0	xmc4_gpio_map.h	7504;"	d
P5_0	xmc4_gpio_map.h	1159;"	d
P5_0	xmc4_gpio_map.h	1420;"	d
P5_0	xmc4_gpio_map.h	1859;"	d
P5_0	xmc4_gpio_map.h	2294;"	d
P5_0	xmc4_gpio_map.h	2761;"	d
P5_0	xmc4_gpio_map.h	3096;"	d
P5_0	xmc4_gpio_map.h	3563;"	d
P5_0	xmc4_gpio_map.h	3862;"	d
P5_0	xmc4_gpio_map.h	4173;"	d
P5_0	xmc4_gpio_map.h	4624;"	d
P5_0	xmc4_gpio_map.h	5185;"	d
P5_0	xmc4_gpio_map.h	5538;"	d
P5_0	xmc4_gpio_map.h	6049;"	d
P5_0	xmc4_gpio_map.h	6674;"	d
P5_0	xmc4_gpio_map.h	7055;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	1599;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	2026;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	2544;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	2934;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	3346;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	3724;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	4014;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	4393;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	4925;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	5373;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	5803;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	6381;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	6887;"	d
P5_0_AF_CCU81_OUT33	xmc4_gpio_map.h	7351;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	1598;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2025;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2543;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	2933;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3345;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	3723;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4013;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4392;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	4924;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5372;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	5802;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6380;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	6886;"	d
P5_0_AF_DSD_CGPWMN	xmc4_gpio_map.h	7350;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	4926;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5374;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	5804;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6382;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	6888;"	d
P5_0_AF_ERU1_PDOUT0	xmc4_gpio_map.h	7352;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	2542;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	2932;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	3344;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	3722;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	4012;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	4391;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	4923;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	5371;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	5801;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	6379;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	6885;"	d
P5_0_AF_U2C0_DOUT0	xmc4_gpio_map.h	7349;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	2678;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	3017;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	3480;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	3804;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	4094;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	4520;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	5093;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	5459;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	5945;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	6581;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	6976;"	d
P5_0_HWCTRL_U2C0_DOUT0	xmc4_gpio_map.h	7505;"	d
P5_1	xmc4_gpio_map.h	1160;"	d
P5_1	xmc4_gpio_map.h	1421;"	d
P5_1	xmc4_gpio_map.h	1860;"	d
P5_1	xmc4_gpio_map.h	2295;"	d
P5_1	xmc4_gpio_map.h	2762;"	d
P5_1	xmc4_gpio_map.h	3097;"	d
P5_1	xmc4_gpio_map.h	3564;"	d
P5_1	xmc4_gpio_map.h	3863;"	d
P5_1	xmc4_gpio_map.h	4174;"	d
P5_1	xmc4_gpio_map.h	4625;"	d
P5_1	xmc4_gpio_map.h	5186;"	d
P5_1	xmc4_gpio_map.h	5539;"	d
P5_1	xmc4_gpio_map.h	6050;"	d
P5_1	xmc4_gpio_map.h	6675;"	d
P5_1	xmc4_gpio_map.h	7056;"	d
P5_10	xmc4_gpio_map.h	2304;"	d
P5_10	xmc4_gpio_map.h	3106;"	d
P5_10	xmc4_gpio_map.h	4183;"	d
P5_10	xmc4_gpio_map.h	4634;"	d
P5_10	xmc4_gpio_map.h	5548;"	d
P5_10	xmc4_gpio_map.h	6059;"	d
P5_10	xmc4_gpio_map.h	7065;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	2566;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	3368;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	4414;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	4952;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	5830;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	6411;"	d
P5_10_AF_CCU80_OUT10	xmc4_gpio_map.h	7381;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	2567;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	3369;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	4415;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	4953;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	5831;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	6412;"	d
P5_10_AF_LEDTS0_LINE7	xmc4_gpio_map.h	7382;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	2565;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	3367;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	4413;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	4951;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	5829;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	6410;"	d
P5_10_AF_U1C0_MCLKOUT	xmc4_gpio_map.h	7380;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	2693;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	3495;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	4535;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	5108;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	5960;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	6596;"	d
P5_10_HWCTRL_LEDTS0_TSIN7	xmc4_gpio_map.h	7520;"	d
P5_11	xmc4_gpio_map.h	2305;"	d
P5_11	xmc4_gpio_map.h	3107;"	d
P5_11	xmc4_gpio_map.h	4184;"	d
P5_11	xmc4_gpio_map.h	4635;"	d
P5_11	xmc4_gpio_map.h	5549;"	d
P5_11	xmc4_gpio_map.h	6060;"	d
P5_11	xmc4_gpio_map.h	7066;"	d
P5_11_AF_CAN_N5_TXD	xmc4_gpio_map.h	4956;"	d
P5_11_AF_CAN_N5_TXD	xmc4_gpio_map.h	5834;"	d
P5_11_AF_CAN_N5_TXD	xmc4_gpio_map.h	6415;"	d
P5_11_AF_CAN_N5_TXD	xmc4_gpio_map.h	7385;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	2569;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	3371;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	4417;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	4955;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	5833;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	6414;"	d
P5_11_AF_CCU80_OUT00	xmc4_gpio_map.h	7384;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	2568;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	3370;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	4416;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	4954;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	5832;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	6413;"	d
P5_11_AF_U1C0_SELO1	xmc4_gpio_map.h	7383;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	1602;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	2029;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	2547;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	2937;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	3349;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	3727;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	4017;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	4396;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	4929;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	5377;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	5807;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	6385;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	6891;"	d
P5_1_AF_CCU81_OUT32	xmc4_gpio_map.h	7355;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	1601;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2028;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2546;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	2936;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3348;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	3726;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4016;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4395;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	4928;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5376;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	5806;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6384;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	6890;"	d
P5_1_AF_DSD_CGPWMP	xmc4_gpio_map.h	7354;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	4930;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5378;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	5808;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6386;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	6892;"	d
P5_1_AF_ERU1_PDOUT1	xmc4_gpio_map.h	7356;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	1324;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	1600;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	2027;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	2545;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	2935;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	3347;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	3725;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	4015;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	4394;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	4927;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	5375;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	5805;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	6383;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	6889;"	d
P5_1_AF_U0C0_DOUT0	xmc4_gpio_map.h	7353;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	2679;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	3018;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	3481;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	3805;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	4095;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	4521;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	5094;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	5460;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	5946;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	6582;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	6977;"	d
P5_1_HWCTRL_U2C0_DOUT1	xmc4_gpio_map.h	7506;"	d
P5_2	xmc4_gpio_map.h	1161;"	d
P5_2	xmc4_gpio_map.h	1422;"	d
P5_2	xmc4_gpio_map.h	1861;"	d
P5_2	xmc4_gpio_map.h	2296;"	d
P5_2	xmc4_gpio_map.h	2763;"	d
P5_2	xmc4_gpio_map.h	3098;"	d
P5_2	xmc4_gpio_map.h	3565;"	d
P5_2	xmc4_gpio_map.h	3864;"	d
P5_2	xmc4_gpio_map.h	4175;"	d
P5_2	xmc4_gpio_map.h	4626;"	d
P5_2	xmc4_gpio_map.h	5187;"	d
P5_2	xmc4_gpio_map.h	5540;"	d
P5_2	xmc4_gpio_map.h	6051;"	d
P5_2	xmc4_gpio_map.h	6676;"	d
P5_2	xmc4_gpio_map.h	7057;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	1603;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	2030;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	2549;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	2939;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	3351;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	3729;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	4019;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	4398;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	4932;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	5380;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	5810;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	6389;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	6895;"	d
P5_2_AF_CCU81_OUT23	xmc4_gpio_map.h	7359;"	d
P5_2_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	1325;"	d
P5_2_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6388;"	d
P5_2_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6894;"	d
P5_2_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	7358;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	4933;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5381;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	5811;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6390;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	6896;"	d
P5_2_AF_ERU1_PDOUT2	xmc4_gpio_map.h	7360;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	2548;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	2938;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	3350;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	3728;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4018;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4397;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4931;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	5379;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	5809;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	6387;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	6893;"	d
P5_2_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	7357;"	d
P5_3	xmc4_gpio_map.h	2297;"	d
P5_3	xmc4_gpio_map.h	3099;"	d
P5_3	xmc4_gpio_map.h	4176;"	d
P5_3	xmc4_gpio_map.h	4627;"	d
P5_3	xmc4_gpio_map.h	5541;"	d
P5_3	xmc4_gpio_map.h	6052;"	d
P5_3	xmc4_gpio_map.h	7058;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	2551;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	3353;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	4400;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	4935;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	5813;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	6392;"	d
P5_3_AF_CCU81_OUT22	xmc4_gpio_map.h	7362;"	d
P5_3_AF_ERU1_PDOUT3	xmc4_gpio_map.h	4936;"	d
P5_3_AF_ERU1_PDOUT3	xmc4_gpio_map.h	5814;"	d
P5_3_AF_ERU1_PDOUT3	xmc4_gpio_map.h	6393;"	d
P5_3_AF_ERU1_PDOUT3	xmc4_gpio_map.h	7363;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	2550;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	3352;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	4399;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	4934;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	5812;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	6391;"	d
P5_3_AF_U2C0_SELO0	xmc4_gpio_map.h	7361;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	2681;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	3483;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	4523;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	5096;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	5948;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	6584;"	d
P5_3_HWCTRL_EBU_A20	xmc4_gpio_map.h	7508;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	2680;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	3482;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	4522;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	5095;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	5947;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	6583;"	d
P5_3_HWCTRL_EBU_CKE	xmc4_gpio_map.h	7507;"	d
P5_4	xmc4_gpio_map.h	2298;"	d
P5_4	xmc4_gpio_map.h	3100;"	d
P5_4	xmc4_gpio_map.h	4177;"	d
P5_4	xmc4_gpio_map.h	4628;"	d
P5_4	xmc4_gpio_map.h	5542;"	d
P5_4	xmc4_gpio_map.h	6053;"	d
P5_4	xmc4_gpio_map.h	7059;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	2553;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	3355;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	4402;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	4938;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	5816;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	6395;"	d
P5_4_AF_CCU81_OUT13	xmc4_gpio_map.h	7365;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	2552;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	3354;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	4401;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	4937;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	5815;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	6394;"	d
P5_4_AF_U2C0_SELO1	xmc4_gpio_map.h	7364;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	2683;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	3485;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	4525;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	5098;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	5950;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	6586;"	d
P5_4_HWCTRL_EBU_A21	xmc4_gpio_map.h	7510;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	2682;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	3484;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	4524;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	5097;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	5949;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	6585;"	d
P5_4_HWCTRL_EBU_RAS	xmc4_gpio_map.h	7509;"	d
P5_5	xmc4_gpio_map.h	2299;"	d
P5_5	xmc4_gpio_map.h	3101;"	d
P5_5	xmc4_gpio_map.h	4178;"	d
P5_5	xmc4_gpio_map.h	4629;"	d
P5_5	xmc4_gpio_map.h	5543;"	d
P5_5	xmc4_gpio_map.h	6054;"	d
P5_5	xmc4_gpio_map.h	7060;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	2555;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	3357;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	4404;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	4940;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	5818;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	6397;"	d
P5_5_AF_CCU81_OUT12	xmc4_gpio_map.h	7367;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	2554;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	3356;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	4403;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	4939;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	5817;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	6396;"	d
P5_5_AF_U2C0_SELO2	xmc4_gpio_map.h	7366;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	2685;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	3487;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	4527;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	5100;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	5952;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	6588;"	d
P5_5_HWCTRL_EBU_A22	xmc4_gpio_map.h	7512;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	2684;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	3486;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	4526;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	5099;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	5951;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	6587;"	d
P5_5_HWCTRL_EBU_CAS	xmc4_gpio_map.h	7511;"	d
P5_6	xmc4_gpio_map.h	2300;"	d
P5_6	xmc4_gpio_map.h	3102;"	d
P5_6	xmc4_gpio_map.h	4179;"	d
P5_6	xmc4_gpio_map.h	4630;"	d
P5_6	xmc4_gpio_map.h	5544;"	d
P5_6	xmc4_gpio_map.h	6055;"	d
P5_6	xmc4_gpio_map.h	7061;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	2557;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	3359;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	4406;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	4942;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	5820;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	6399;"	d
P5_6_AF_CCU81_OUT03	xmc4_gpio_map.h	7369;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	2556;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	3358;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	4405;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	4941;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	5819;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	6398;"	d
P5_6_AF_U2C0_SELO3	xmc4_gpio_map.h	7368;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	2687;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	3489;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	4529;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	5102;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	5954;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	6590;"	d
P5_6_HWCTRL_EBU_A23	xmc4_gpio_map.h	7514;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	2686;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	3488;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	4528;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	5101;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	5953;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	6589;"	d
P5_6_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	7513;"	d
P5_7	xmc4_gpio_map.h	1162;"	d
P5_7	xmc4_gpio_map.h	1423;"	d
P5_7	xmc4_gpio_map.h	1862;"	d
P5_7	xmc4_gpio_map.h	2301;"	d
P5_7	xmc4_gpio_map.h	2764;"	d
P5_7	xmc4_gpio_map.h	3103;"	d
P5_7	xmc4_gpio_map.h	3566;"	d
P5_7	xmc4_gpio_map.h	3865;"	d
P5_7	xmc4_gpio_map.h	4180;"	d
P5_7	xmc4_gpio_map.h	4631;"	d
P5_7	xmc4_gpio_map.h	5188;"	d
P5_7	xmc4_gpio_map.h	5545;"	d
P5_7	xmc4_gpio_map.h	6056;"	d
P5_7	xmc4_gpio_map.h	6677;"	d
P5_7	xmc4_gpio_map.h	7062;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	1604;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	2031;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	2558;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	2940;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	3360;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	3730;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	4020;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	4407;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	4943;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	5382;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	5821;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	6401;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	6898;"	d
P5_7_AF_CCU81_OUT02	xmc4_gpio_map.h	7371;"	d
P5_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	1326;"	d
P5_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6400;"	d
P5_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6897;"	d
P5_7_AF_ECAT0_SYNC0	xmc4_gpio_map.h	7370;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	1327;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	1605;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	2032;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	2559;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	2941;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	3361;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	3731;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	4021;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	4408;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	4944;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	5383;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	5822;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	6402;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	6899;"	d
P5_7_AF_LEDTS0_COLA	xmc4_gpio_map.h	7372;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	2688;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	3019;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	3490;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	3806;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	4096;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	4530;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	5103;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	5461;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	5955;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	6591;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	6978;"	d
P5_7_HWCTRL_U2C0_DOUT2	xmc4_gpio_map.h	7515;"	d
P5_8	xmc4_gpio_map.h	2302;"	d
P5_8	xmc4_gpio_map.h	3104;"	d
P5_8	xmc4_gpio_map.h	4181;"	d
P5_8	xmc4_gpio_map.h	4632;"	d
P5_8	xmc4_gpio_map.h	5546;"	d
P5_8	xmc4_gpio_map.h	6057;"	d
P5_8	xmc4_gpio_map.h	7063;"	d
P5_8_AF_CAN_N4_TXD	xmc4_gpio_map.h	4947;"	d
P5_8_AF_CAN_N4_TXD	xmc4_gpio_map.h	5825;"	d
P5_8_AF_CAN_N4_TXD	xmc4_gpio_map.h	6406;"	d
P5_8_AF_CAN_N4_TXD	xmc4_gpio_map.h	7376;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	2561;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	3363;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	4410;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	4946;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	5824;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	6405;"	d
P5_8_AF_CCU80_OUT01	xmc4_gpio_map.h	7375;"	d
P5_8_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	6403;"	d
P5_8_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	7373;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	2560;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	3362;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	4409;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	4945;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	5823;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	6404;"	d
P5_8_AF_U1C0_SCLKOUT	xmc4_gpio_map.h	7374;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	2690;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	3492;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	4532;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	5105;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	5957;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	6593;"	d
P5_8_HWCTRL_EBU_CS2	xmc4_gpio_map.h	7517;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	2689;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	3491;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	4531;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	5104;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	5956;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	6592;"	d
P5_8_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	7516;"	d
P5_9	xmc4_gpio_map.h	2303;"	d
P5_9	xmc4_gpio_map.h	3105;"	d
P5_9	xmc4_gpio_map.h	4182;"	d
P5_9	xmc4_gpio_map.h	4633;"	d
P5_9	xmc4_gpio_map.h	5547;"	d
P5_9	xmc4_gpio_map.h	6058;"	d
P5_9	xmc4_gpio_map.h	7064;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	2563;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	3365;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	4412;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	4949;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	5827;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	6408;"	d
P5_9_AF_CCU80_OUT20	xmc4_gpio_map.h	7378;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	2564;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	3366;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	4950;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	5828;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	6409;"	d
P5_9_AF_ETH0_TX_EN	xmc4_gpio_map.h	7379;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	2562;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	3364;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	4411;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	4948;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	5826;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	6407;"	d
P5_9_AF_U1C0_SELO0	xmc4_gpio_map.h	7377;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	2691;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	3493;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	4533;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	5106;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	5958;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	6594;"	d
P5_9_HWCTRL_EBU_BFCLKO	xmc4_gpio_map.h	7518;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	2692;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	3494;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	4534;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	5107;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	5959;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	6595;"	d
P5_9_HWCTRL_EBU_CS3	xmc4_gpio_map.h	7519;"	d
P6_0	xmc4_gpio_map.h	2306;"	d
P6_0	xmc4_gpio_map.h	3108;"	d
P6_0	xmc4_gpio_map.h	4185;"	d
P6_0	xmc4_gpio_map.h	4636;"	d
P6_0	xmc4_gpio_map.h	5550;"	d
P6_0	xmc4_gpio_map.h	6061;"	d
P6_0	xmc4_gpio_map.h	7067;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	2572;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	3374;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	4419;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	4959;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	5837;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	6418;"	d
P6_0_AF_CCU81_OUT31	xmc4_gpio_map.h	7388;"	d
P6_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6419;"	d
P6_0_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	7389;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	2570;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	3372;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	4957;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	5835;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	6416;"	d
P6_0_AF_ETH0_TXD2	xmc4_gpio_map.h	7386;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	2571;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	3373;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	4418;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	4958;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	5836;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	6417;"	d
P6_0_AF_U0C1_SELO1	xmc4_gpio_map.h	7387;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	2694;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	3496;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	4536;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5109;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5961;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	6597;"	d
P6_0_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	7521;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	2695;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	3497;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	4537;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	5110;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	5962;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	6598;"	d
P6_0_HWCTRL_EBU_A16	xmc4_gpio_map.h	7522;"	d
P6_1	xmc4_gpio_map.h	2307;"	d
P6_1	xmc4_gpio_map.h	3109;"	d
P6_1	xmc4_gpio_map.h	4186;"	d
P6_1	xmc4_gpio_map.h	4637;"	d
P6_1	xmc4_gpio_map.h	5551;"	d
P6_1	xmc4_gpio_map.h	6062;"	d
P6_1	xmc4_gpio_map.h	7068;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	2575;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	3377;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	4421;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	4962;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	5840;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	6422;"	d
P6_1_AF_CCU81_OUT30	xmc4_gpio_map.h	7392;"	d
P6_1_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	6423;"	d
P6_1_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	7393;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	2573;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	3375;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	4960;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	5838;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	6420;"	d
P6_1_AF_ETH0_TXD3	xmc4_gpio_map.h	7390;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	2574;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	3376;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4420;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	4961;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	5839;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	6421;"	d
P6_1_AF_U0C1_SELO0	xmc4_gpio_map.h	7391;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	2696;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	3498;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	4538;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5111;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5963;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	6599;"	d
P6_1_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	7523;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	2697;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	3499;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	4539;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	5112;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	5964;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	6600;"	d
P6_1_HWCTRL_EBU_A17	xmc4_gpio_map.h	7524;"	d
P6_2	xmc4_gpio_map.h	2308;"	d
P6_2	xmc4_gpio_map.h	3110;"	d
P6_2	xmc4_gpio_map.h	4187;"	d
P6_2	xmc4_gpio_map.h	4638;"	d
P6_2	xmc4_gpio_map.h	5552;"	d
P6_2	xmc4_gpio_map.h	6063;"	d
P6_2	xmc4_gpio_map.h	7069;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	2578;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	3380;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	4423;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	4965;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	5843;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	6426;"	d
P6_2_AF_CCU43_OUT3	xmc4_gpio_map.h	7396;"	d
P6_2_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	6427;"	d
P6_2_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	7397;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	2576;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	3378;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	4963;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	5841;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	6424;"	d
P6_2_AF_ETH0_TXER	xmc4_gpio_map.h	7394;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	2577;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	3379;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4422;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	4964;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	5842;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	6425;"	d
P6_2_AF_U0C1_SCLKOUT	xmc4_gpio_map.h	7395;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	2698;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	3500;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	4540;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	5113;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	5965;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	6601;"	d
P6_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	7525;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	2699;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	3501;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	4541;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	5114;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	5966;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	6602;"	d
P6_2_HWCTRL_EBU_A18	xmc4_gpio_map.h	7526;"	d
P6_3	xmc4_gpio_map.h	2309;"	d
P6_3	xmc4_gpio_map.h	3111;"	d
P6_3	xmc4_gpio_map.h	4188;"	d
P6_3	xmc4_gpio_map.h	4639;"	d
P6_3	xmc4_gpio_map.h	5553;"	d
P6_3	xmc4_gpio_map.h	6064;"	d
P6_3	xmc4_gpio_map.h	7070;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	2579;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	3381;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	4424;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	4966;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	5844;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	6428;"	d
P6_3_AF_CCU43_OUT2	xmc4_gpio_map.h	7398;"	d
P6_3_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6429;"	d
P6_3_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	7399;"	d
P6_4	xmc4_gpio_map.h	2310;"	d
P6_4	xmc4_gpio_map.h	3112;"	d
P6_4	xmc4_gpio_map.h	4189;"	d
P6_4	xmc4_gpio_map.h	4640;"	d
P6_4	xmc4_gpio_map.h	5554;"	d
P6_4	xmc4_gpio_map.h	6065;"	d
P6_4	xmc4_gpio_map.h	7071;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	2581;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	3383;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	4426;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	4968;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	5846;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	6431;"	d
P6_4_AF_CCU43_OUT1	xmc4_gpio_map.h	7401;"	d
P6_4_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	6432;"	d
P6_4_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	7402;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	2580;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	3382;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	4425;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	4967;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	5845;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	6430;"	d
P6_4_AF_U0C1_DOUT0	xmc4_gpio_map.h	7400;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	2701;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	3503;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	4543;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	5116;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	5968;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	6604;"	d
P6_4_HWCTRL_EBU_A19	xmc4_gpio_map.h	7528;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	2700;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	3502;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	4542;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	5115;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	5967;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	6603;"	d
P6_4_HWCTRL_EBU_SDCLKO	xmc4_gpio_map.h	7527;"	d
P6_5	xmc4_gpio_map.h	2311;"	d
P6_5	xmc4_gpio_map.h	3113;"	d
P6_5	xmc4_gpio_map.h	4190;"	d
P6_5	xmc4_gpio_map.h	4641;"	d
P6_5	xmc4_gpio_map.h	5555;"	d
P6_5	xmc4_gpio_map.h	6066;"	d
P6_5	xmc4_gpio_map.h	7072;"	d
P6_5_AF_CAN_N3_TXD	xmc4_gpio_map.h	4969;"	d
P6_5_AF_CAN_N3_TXD	xmc4_gpio_map.h	5847;"	d
P6_5_AF_CAN_N3_TXD	xmc4_gpio_map.h	6433;"	d
P6_5_AF_CAN_N3_TXD	xmc4_gpio_map.h	7403;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	2583;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	3385;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	4428;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	4971;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	5849;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	6435;"	d
P6_5_AF_CCU43_OUT0	xmc4_gpio_map.h	7405;"	d
P6_5_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	6436;"	d
P6_5_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	7406;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	2582;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	3384;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	4427;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	4970;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	5848;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	6434;"	d
P6_5_AF_U0C1_MCLKOUT	xmc4_gpio_map.h	7404;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	2702;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	3504;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	4544;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	5117;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	5969;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	6605;"	d
P6_5_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	7529;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	2703;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	3505;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	4545;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	5118;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	5970;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	6606;"	d
P6_5_HWCTRL_EBU_BC2	xmc4_gpio_map.h	7530;"	d
P6_6	xmc4_gpio_map.h	2312;"	d
P6_6	xmc4_gpio_map.h	3114;"	d
P6_6	xmc4_gpio_map.h	4191;"	d
P6_6	xmc4_gpio_map.h	4642;"	d
P6_6	xmc4_gpio_map.h	5556;"	d
P6_6	xmc4_gpio_map.h	6067;"	d
P6_6	xmc4_gpio_map.h	7073;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	2584;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	3386;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	4429;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	4973;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	5851;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	6438;"	d
P6_6_AF_DSD_MCLK3	xmc4_gpio_map.h	7408;"	d
P6_6_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	6439;"	d
P6_6_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	7409;"	d
P6_6_AF_U2C0_DOUT0	xmc4_gpio_map.h	4972;"	d
P6_6_AF_U2C0_DOUT0	xmc4_gpio_map.h	5850;"	d
P6_6_AF_U2C0_DOUT0	xmc4_gpio_map.h	6437;"	d
P6_6_AF_U2C0_DOUT0	xmc4_gpio_map.h	7407;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	2704;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	3506;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	4546;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	5119;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	5971;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	6607;"	d
P6_6_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	7531;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	2705;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	3507;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	4547;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	5120;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	5972;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	6608;"	d
P6_6_HWCTRL_EBU_BC3	xmc4_gpio_map.h	7532;"	d
P7_0	xmc4_gpio_map.h	4643;"	d
P7_0	xmc4_gpio_map.h	6068;"	d
P7_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	4974;"	d
P7_0_AF_CAN_N3_TXD	xmc4_gpio_map.h	6440;"	d
P7_0_AF_ECAT0_P0_TXD0	xmc4_gpio_map.h	6441;"	d
P7_0_HWCTRL_EBU_A19	xmc4_gpio_map.h	5121;"	d
P7_0_HWCTRL_EBU_A19	xmc4_gpio_map.h	6609;"	d
P7_1	xmc4_gpio_map.h	4644;"	d
P7_1	xmc4_gpio_map.h	6069;"	d
P7_10	xmc4_gpio_map.h	4653;"	d
P7_10	xmc4_gpio_map.h	6078;"	d
P7_10_AF_CCU80_OUT32	xmc4_gpio_map.h	4982;"	d
P7_10_AF_CCU80_OUT32	xmc4_gpio_map.h	6453;"	d
P7_11	xmc4_gpio_map.h	4654;"	d
P7_11	xmc4_gpio_map.h	6079;"	d
P7_11_AF_CCU80_OUT33	xmc4_gpio_map.h	4983;"	d
P7_11_AF_CCU80_OUT33	xmc4_gpio_map.h	6454;"	d
P7_1_AF_ECAT0_P0_TXD1	xmc4_gpio_map.h	6442;"	d
P7_1_HWCTRL_EBU_A20	xmc4_gpio_map.h	5122;"	d
P7_1_HWCTRL_EBU_A20	xmc4_gpio_map.h	6610;"	d
P7_2	xmc4_gpio_map.h	4645;"	d
P7_2	xmc4_gpio_map.h	6070;"	d
P7_2_AF_CAN_N4_TXD	xmc4_gpio_map.h	4975;"	d
P7_2_AF_CAN_N4_TXD	xmc4_gpio_map.h	6443;"	d
P7_2_AF_ECAT0_P0_TXD2	xmc4_gpio_map.h	6444;"	d
P7_2_HWCTRL_EBU_A21	xmc4_gpio_map.h	5123;"	d
P7_2_HWCTRL_EBU_A21	xmc4_gpio_map.h	6611;"	d
P7_3	xmc4_gpio_map.h	4646;"	d
P7_3	xmc4_gpio_map.h	6071;"	d
P7_3_AF_ECAT0_P0_TXD3	xmc4_gpio_map.h	6445;"	d
P7_3_HWCTRL_EBU_A22	xmc4_gpio_map.h	5124;"	d
P7_3_HWCTRL_EBU_A22	xmc4_gpio_map.h	6612;"	d
P7_4	xmc4_gpio_map.h	4647;"	d
P7_4	xmc4_gpio_map.h	6072;"	d
P7_4_AF_CCU42_OUT0	xmc4_gpio_map.h	4976;"	d
P7_4_AF_CCU42_OUT0	xmc4_gpio_map.h	6446;"	d
P7_5	xmc4_gpio_map.h	4648;"	d
P7_5	xmc4_gpio_map.h	6073;"	d
P7_5_AF_CCU42_OUT1	xmc4_gpio_map.h	4977;"	d
P7_5_AF_CCU42_OUT1	xmc4_gpio_map.h	6447;"	d
P7_6	xmc4_gpio_map.h	4649;"	d
P7_6	xmc4_gpio_map.h	6074;"	d
P7_6_AF_CCU42_OUT2	xmc4_gpio_map.h	4978;"	d
P7_6_AF_CCU42_OUT2	xmc4_gpio_map.h	6448;"	d
P7_7	xmc4_gpio_map.h	4650;"	d
P7_7	xmc4_gpio_map.h	6075;"	d
P7_7_AF_CCU42_OUT3	xmc4_gpio_map.h	4979;"	d
P7_7_AF_CCU42_OUT3	xmc4_gpio_map.h	6449;"	d
P7_8	xmc4_gpio_map.h	4651;"	d
P7_8	xmc4_gpio_map.h	6076;"	d
P7_8_AF_CAN_N5_TXD	xmc4_gpio_map.h	4980;"	d
P7_8_AF_CAN_N5_TXD	xmc4_gpio_map.h	6450;"	d
P7_8_AF_ECAT0_P0_TX_ENA	xmc4_gpio_map.h	6451;"	d
P7_8_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	5125;"	d
P7_8_HWCTRL_DB_ETM_TRACECLK	xmc4_gpio_map.h	6613;"	d
P7_9	xmc4_gpio_map.h	4652;"	d
P7_9	xmc4_gpio_map.h	6077;"	d
P7_9_AF_CCU80_OUT22	xmc4_gpio_map.h	4981;"	d
P7_9_AF_CCU80_OUT22	xmc4_gpio_map.h	6452;"	d
P8_0	xmc4_gpio_map.h	4655;"	d
P8_0	xmc4_gpio_map.h	6080;"	d
P8_0_AF_ECAT0_P1_TXD0	xmc4_gpio_map.h	6455;"	d
P8_0_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	5126;"	d
P8_0_HWCTRL_DB_ETM_TRACEDATA0	xmc4_gpio_map.h	6614;"	d
P8_1	xmc4_gpio_map.h	4656;"	d
P8_1	xmc4_gpio_map.h	6081;"	d
P8_10	xmc4_gpio_map.h	4665;"	d
P8_10	xmc4_gpio_map.h	6090;"	d
P8_10_AF_CCU81_OUT21	xmc4_gpio_map.h	4989;"	d
P8_10_AF_CCU81_OUT21	xmc4_gpio_map.h	6465;"	d
P8_11	xmc4_gpio_map.h	4666;"	d
P8_11	xmc4_gpio_map.h	6091;"	d
P8_11_AF_CCU81_OUT11	xmc4_gpio_map.h	4990;"	d
P8_11_AF_CCU81_OUT11	xmc4_gpio_map.h	6466;"	d
P8_1_AF_ECAT0_P1_TXD1	xmc4_gpio_map.h	6456;"	d
P8_1_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	5127;"	d
P8_1_HWCTRL_DB_ETM_TRACEDATA1	xmc4_gpio_map.h	6615;"	d
P8_2	xmc4_gpio_map.h	4657;"	d
P8_2	xmc4_gpio_map.h	6082;"	d
P8_2_AF_ECAT0_P1_TXD2	xmc4_gpio_map.h	6457;"	d
P8_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	5128;"	d
P8_2_HWCTRL_DB_ETM_TRACEDATA2	xmc4_gpio_map.h	6616;"	d
P8_3	xmc4_gpio_map.h	4658;"	d
P8_3	xmc4_gpio_map.h	6083;"	d
P8_3_AF_ECAT0_P1_TXD3	xmc4_gpio_map.h	6458;"	d
P8_3_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	5129;"	d
P8_3_HWCTRL_DB_ETM_TRACEDATA3	xmc4_gpio_map.h	6617;"	d
P8_4	xmc4_gpio_map.h	4659;"	d
P8_4	xmc4_gpio_map.h	6084;"	d
P8_4_AF_U0C0_SELO1	xmc4_gpio_map.h	4984;"	d
P8_4_AF_U0C0_SELO1	xmc4_gpio_map.h	6459;"	d
P8_5	xmc4_gpio_map.h	4660;"	d
P8_5	xmc4_gpio_map.h	6085;"	d
P8_5_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	4985;"	d
P8_5_AF_U0C0_SCLKOUT	xmc4_gpio_map.h	6460;"	d
P8_6	xmc4_gpio_map.h	4661;"	d
P8_6	xmc4_gpio_map.h	6086;"	d
P8_6_AF_U0C0_SELO0	xmc4_gpio_map.h	4986;"	d
P8_6_AF_U0C0_SELO0	xmc4_gpio_map.h	6461;"	d
P8_7	xmc4_gpio_map.h	4662;"	d
P8_7	xmc4_gpio_map.h	6087;"	d
P8_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	4987;"	d
P8_7_AF_U0C0_DOUT0	xmc4_gpio_map.h	6462;"	d
P8_8	xmc4_gpio_map.h	4663;"	d
P8_8	xmc4_gpio_map.h	6088;"	d
P8_8_AF_CCU81_OUT33	xmc4_gpio_map.h	4988;"	d
P8_8_AF_ECAT0_P1_TX_ENA	xmc4_gpio_map.h	6463;"	d
P8_9	xmc4_gpio_map.h	4664;"	d
P8_9	xmc4_gpio_map.h	6089;"	d
P8_9_AF_CCU81_OUT33	xmc4_gpio_map.h	6464;"	d
P9_0	xmc4_gpio_map.h	4667;"	d
P9_0	xmc4_gpio_map.h	6092;"	d
P9_0_AF_ECAT0_SYNC0	xmc4_gpio_map.h	6468;"	d
P9_0_AF_U2C0_SELO0	xmc4_gpio_map.h	4991;"	d
P9_0_AF_U2C0_SELO0	xmc4_gpio_map.h	6467;"	d
P9_1	xmc4_gpio_map.h	4668;"	d
P9_1	xmc4_gpio_map.h	6093;"	d
P9_10	xmc4_gpio_map.h	4677;"	d
P9_10	xmc4_gpio_map.h	6102;"	d
P9_10_AF_U2C1_DOUT0	xmc4_gpio_map.h	4998;"	d
P9_10_AF_U2C1_DOUT0	xmc4_gpio_map.h	6484;"	d
P9_11	xmc4_gpio_map.h	4678;"	d
P9_11	xmc4_gpio_map.h	6103;"	d
P9_11_AF_U2C1_SELO3	xmc4_gpio_map.h	4999;"	d
P9_11_AF_U2C1_SELO3	xmc4_gpio_map.h	6485;"	d
P9_1_AF_ECAT0_SYNC1	xmc4_gpio_map.h	6470;"	d
P9_1_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	4992;"	d
P9_1_AF_U2C0_SCLKOUT	xmc4_gpio_map.h	6469;"	d
P9_2	xmc4_gpio_map.h	4669;"	d
P9_2	xmc4_gpio_map.h	6094;"	d
P9_2_AF_ECAT0_PHY_RESET	xmc4_gpio_map.h	6472;"	d
P9_2_AF_U2C0_SELO1	xmc4_gpio_map.h	4993;"	d
P9_2_AF_U2C0_SELO1	xmc4_gpio_map.h	6471;"	d
P9_3	xmc4_gpio_map.h	4670;"	d
P9_3	xmc4_gpio_map.h	6095;"	d
P9_3_AF_ECAT0_PHY_CLK25	xmc4_gpio_map.h	6474;"	d
P9_3_AF_U2C0_DOUT0	xmc4_gpio_map.h	4994;"	d
P9_3_AF_U2C0_DOUT0	xmc4_gpio_map.h	6473;"	d
P9_4	xmc4_gpio_map.h	4671;"	d
P9_4	xmc4_gpio_map.h	6096;"	d
P9_4_AF_ECAT0_LED_RUN	xmc4_gpio_map.h	6476;"	d
P9_4_AF_ECAT0_LED_STATE_RUN	xmc4_gpio_map.h	6475;"	d
P9_5	xmc4_gpio_map.h	4672;"	d
P9_5	xmc4_gpio_map.h	6097;"	d
P9_5_AF_ECAT0_LED_ERR	xmc4_gpio_map.h	6478;"	d
P9_5_AF_U2C0_SELO2	xmc4_gpio_map.h	4995;"	d
P9_5_AF_U2C0_SELO2	xmc4_gpio_map.h	6477;"	d
P9_6	xmc4_gpio_map.h	4673;"	d
P9_6	xmc4_gpio_map.h	6098;"	d
P9_6_AF_ECAT0_MCLK	xmc4_gpio_map.h	6480;"	d
P9_6_AF_U2C0_SELO3	xmc4_gpio_map.h	4996;"	d
P9_6_AF_U2C0_SELO3	xmc4_gpio_map.h	6479;"	d
P9_7	xmc4_gpio_map.h	4674;"	d
P9_7	xmc4_gpio_map.h	6099;"	d
P9_7_AF_U2C0_SELO4	xmc4_gpio_map.h	4997;"	d
P9_7_AF_U2C0_SELO4	xmc4_gpio_map.h	6481;"	d
P9_7_HWCTRL_ECAT0_MDO	xmc4_gpio_map.h	6618;"	d
P9_8	xmc4_gpio_map.h	4675;"	d
P9_8	xmc4_gpio_map.h	6100;"	d
P9_8_AF_ECAT0_P0_LED_LINK_ACT	xmc4_gpio_map.h	6482;"	d
P9_9	xmc4_gpio_map.h	4676;"	d
P9_9	xmc4_gpio_map.h	6101;"	d
P9_9_AF_ECAT0_P1_LED_LINK_ACT	xmc4_gpio_map.h	6483;"	d
PCR	xmc_usic.h	/^    __IO uint32_t  PCR;			\/**< Protocol configuration register*\/$/;"	m	union:XMC_USIC_CH::__anon70
PCR_ASCMode	xmc_usic.h	/^    __IO uint32_t  PCR_ASCMode;	\/**< UART protocol configuration register*\/$/;"	m	union:XMC_USIC_CH::__anon70
PCR_IICMode	xmc_usic.h	/^    __IO uint32_t  PCR_IICMode;	\/**< I2C protocol configuration register*\/$/;"	m	union:XMC_USIC_CH::__anon70
PCR_IISMode	xmc_usic.h	/^    __IO uint32_t  PCR_IISMode; \/**< I2S protocol configuration register*\/$/;"	m	union:XMC_USIC_CH::__anon70
PCR_SSCMode	xmc_usic.h	/^    __IO uint32_t  PCR_SSCMode;	\/**< SPI protocol configuration register*\/$/;"	m	union:XMC_USIC_CH::__anon70
PDISC	xmc4_gpio.h	/^  __IO uint32_t  PDISC;			\/**< Pin Function Decision Control Register is to disable\/enable the digital pad$/;"	m	struct:XMC_GPIO_PORT
PDR	xmc4_gpio.h	/^  __IO uint32_t  PDR[2];		\/**< Pad Driver Mode Registers *\/$/;"	m	struct:XMC_GPIO_PORT
PDR	xmc_eru.h	/^      __I  uint32_t  PDR        :  1;$/;"	m	struct:__anon130::__anon135::__anon136
PE	xmc_eru.h	/^      __IO uint32_t  PE         :  1;$/;"	m	struct:__anon130::__anon133::__anon134
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1460;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1466;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1472;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1478;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1483;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1488;"	d
PERIPHERAL_RESET_SUPPORTED	xmc_device.h	1494;"	d
PLL_K2DIV_XTAL_12MHZ	xmc4_scu.h	112;"	d
PLL_K2DIV_XTAL_16MHZ	xmc4_scu.h	116;"	d
PLL_K2DIV_XTAL_8MHZ	xmc4_scu.h	108;"	d
PLL_NDIV_XTAL_12MHZ	xmc4_scu.h	111;"	d
PLL_NDIV_XTAL_16MHZ	xmc4_scu.h	115;"	d
PLL_NDIV_XTAL_8MHZ	xmc4_scu.h	107;"	d
PLL_PDIV_XTAL_12MHZ	xmc4_scu.h	110;"	d
PLL_PDIV_XTAL_16MHZ	xmc4_scu.h	114;"	d
PLL_PDIV_XTAL_8MHZ	xmc4_scu.h	106;"	d
PORT_IOCR_PC_Msk	xmc_gpio.h	98;"	d
PORT_IOCR_PC_Pos	xmc_gpio.h	97;"	d
PORT_IOCR_PC_Size	xmc_gpio.h	100;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	109;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	125;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	141;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	153;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	169;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	185;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	213;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	229;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	252;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	280;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	295;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	323;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	346;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	49;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	65;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	81;"	d
POSIF0_IN0_ERU0_PDOUT0	xmc_posif_map.h	93;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	373;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	389;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	405;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	421;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	437;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	453;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	469;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	485;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	501;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	526;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	551;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	576;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	601;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	633;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	662;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	694;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	723;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	752;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	784;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	812;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	837;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	865;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	893;"	d
POSIF0_IN0_ERU1_PDOUT0	xmc_posif_map.h	918;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	110;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	126;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	154;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	170;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	186;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	214;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	230;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	253;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	281;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	296;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	324;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	347;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	50;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	66;"	d
POSIF0_IN0_P0_13	xmc_posif_map.h	94;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	374;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	390;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	406;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	422;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	438;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	454;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	470;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	486;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	502;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	527;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	552;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	577;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	602;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	634;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	663;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	695;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	724;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	753;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	785;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	813;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	838;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	866;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	894;"	d
POSIF0_IN0_P14_7	xmc_posif_map.h	919;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	111;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	127;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	155;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	171;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	187;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	215;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	231;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	254;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	282;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	297;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	325;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	348;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	51;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	67;"	d
POSIF0_IN0_P1_2	xmc_posif_map.h	95;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	375;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	391;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	407;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	423;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	439;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	455;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	471;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	487;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	503;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	528;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	553;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	578;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	603;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	635;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	664;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	696;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	725;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	754;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	786;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	814;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	839;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	867;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	895;"	d
POSIF0_IN0_P1_3	xmc_posif_map.h	920;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	112;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	128;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	142;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	156;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	172;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	188;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	216;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	232;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	255;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	283;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	298;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	326;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	349;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	376;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	392;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	408;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	424;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	440;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	456;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	472;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	488;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	504;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	529;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	52;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	554;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	579;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	604;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	605;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	636;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	637;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	665;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	666;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	68;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	697;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	698;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	726;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	727;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	755;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	756;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	787;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	815;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	82;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	840;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	868;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	896;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	921;"	d
POSIF0_IN0_VADC_G1BFL0	xmc_posif_map.h	96;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	113;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	129;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	143;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	157;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	173;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	189;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	217;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	233;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	256;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	284;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	299;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	327;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	350;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	53;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	69;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	83;"	d
POSIF0_IN1_ERU0_PDOUT1	xmc_posif_map.h	97;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	377;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	393;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	409;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	425;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	441;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	457;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	473;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	489;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	505;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	530;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	555;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	580;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	606;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	638;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	667;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	699;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	728;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	757;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	788;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	816;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	841;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	869;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	897;"	d
POSIF0_IN1_ERU1_PDOUT1	xmc_posif_map.h	922;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	114;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	130;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	144;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	158;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	174;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	190;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	218;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	234;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	257;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	285;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	300;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	328;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	351;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	54;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	70;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	84;"	d
POSIF0_IN1_P0_14	xmc_posif_map.h	98;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	378;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	394;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	410;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	426;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	442;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	458;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	474;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	490;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	506;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	531;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	556;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	581;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	607;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	639;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	668;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	700;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	729;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	758;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	789;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	817;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	842;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	870;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	898;"	d
POSIF0_IN1_P14_6	xmc_posif_map.h	923;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	115;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	131;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	159;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	175;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	191;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	219;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	235;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	258;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	286;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	301;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	329;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	352;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	55;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	71;"	d
POSIF0_IN1_P1_1	xmc_posif_map.h	99;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	379;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	395;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	411;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	427;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	443;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	459;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	475;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	491;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	507;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	532;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	557;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	582;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	608;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	640;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	669;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	701;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	730;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	759;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	790;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	818;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	843;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	871;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	899;"	d
POSIF0_IN1_P1_2	xmc_posif_map.h	924;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	100;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	116;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	132;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	145;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	160;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	176;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	192;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	220;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	236;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	259;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	287;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	302;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	330;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	353;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	380;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	396;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	412;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	428;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	444;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	460;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	476;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	492;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	508;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	533;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	558;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	56;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	583;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	609;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	610;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	641;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	642;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	670;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	671;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	702;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	703;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	72;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	731;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	732;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	760;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	761;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	791;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	819;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	844;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	85;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	872;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	900;"	d
POSIF0_IN1_VADC_G1BFL1	xmc_posif_map.h	925;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	101;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	117;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	133;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	146;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	161;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	177;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	193;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	221;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	237;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	260;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	288;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	303;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	331;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	354;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	57;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	73;"	d
POSIF0_IN2_ERU0_PDOUT2	xmc_posif_map.h	86;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	381;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	397;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	413;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	429;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	445;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	461;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	477;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	493;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	509;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	534;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	559;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	584;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	611;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	643;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	672;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	704;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	733;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	762;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	792;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	820;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	845;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	873;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	901;"	d
POSIF0_IN2_ERU1_PDOUT2	xmc_posif_map.h	926;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	102;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	118;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	134;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	147;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	162;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	178;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	194;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	222;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	238;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	261;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	289;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	304;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	332;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	355;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	58;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	74;"	d
POSIF0_IN2_P0_15	xmc_posif_map.h	87;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	382;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	398;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	414;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	430;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	446;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	462;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	478;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	494;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	510;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	535;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	560;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	585;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	612;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	644;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	673;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	705;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	734;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	763;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	793;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	821;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	846;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	874;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	902;"	d
POSIF0_IN2_P14_5	xmc_posif_map.h	927;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	103;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	119;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	135;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	163;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	179;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	195;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	223;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	239;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	262;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	290;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	305;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	333;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	356;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	59;"	d
POSIF0_IN2_P1_0	xmc_posif_map.h	75;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	383;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	399;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	415;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	431;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	447;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	463;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	479;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	495;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	511;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	536;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	561;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	586;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	613;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	645;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	674;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	706;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	735;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	764;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	794;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	822;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	847;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	875;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	903;"	d
POSIF0_IN2_P1_1	xmc_posif_map.h	928;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	384;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	400;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	416;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	432;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	448;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	464;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	480;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	496;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	512;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	537;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	562;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	587;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	614;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	646;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	675;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	707;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	736;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	765;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	795;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	823;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	848;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	876;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	904;"	d
POSIF0_IN2_VADC_C0SR0	xmc_posif_map.h	929;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	104;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	120;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	136;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	148;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	164;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	180;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	196;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	224;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	240;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	263;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	291;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	306;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	334;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	357;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	60;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	76;"	d
POSIF0_IN2_VADC_G1BFL2	xmc_posif_map.h	88;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	197;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	241;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	264;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	307;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	335;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	358;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	513;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	538;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	563;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	588;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	615;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	647;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	676;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	708;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	737;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	766;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	796;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	824;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	849;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	877;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	905;"	d
POSIF1_IN0_ERU1_PDOUT0	xmc_posif_map.h	930;"	d
POSIF1_IN0_P1_8	xmc_posif_map.h	198;"	d
POSIF1_IN0_P1_8	xmc_posif_map.h	265;"	d
POSIF1_IN0_P1_8	xmc_posif_map.h	308;"	d
POSIF1_IN0_P1_8	xmc_posif_map.h	359;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	514;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	539;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	564;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	589;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	616;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	648;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	677;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	709;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	738;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	767;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	797;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	825;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	850;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	878;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	906;"	d
POSIF1_IN0_P2_5	xmc_posif_map.h	931;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	617;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	678;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	768;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	798;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	851;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	879;"	d
POSIF1_IN0_P3_10	xmc_posif_map.h	932;"	d
POSIF1_IN0_P4_1	xmc_posif_map.h	199;"	d
POSIF1_IN0_P4_1	xmc_posif_map.h	266;"	d
POSIF1_IN0_P4_1	xmc_posif_map.h	309;"	d
POSIF1_IN0_P4_1	xmc_posif_map.h	360;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	200;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	242;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	267;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	310;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	336;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	361;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	515;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	540;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	565;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	590;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	618;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	619;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	649;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	650;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	679;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	680;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	710;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	711;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	739;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	740;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	769;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	770;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	799;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	826;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	852;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	880;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	907;"	d
POSIF1_IN0_VADC_G1BFL0	xmc_posif_map.h	933;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	201;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	243;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	268;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	311;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	337;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	362;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	516;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	541;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	566;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	591;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	620;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	651;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	681;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	712;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	741;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	771;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	800;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	827;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	853;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	881;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	908;"	d
POSIF1_IN1_ERU1_PDOUT1	xmc_posif_map.h	934;"	d
POSIF1_IN1_P1_7	xmc_posif_map.h	202;"	d
POSIF1_IN1_P1_7	xmc_posif_map.h	269;"	d
POSIF1_IN1_P1_7	xmc_posif_map.h	312;"	d
POSIF1_IN1_P1_7	xmc_posif_map.h	363;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	517;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	542;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	567;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	592;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	621;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	652;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	682;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	713;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	742;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	772;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	801;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	828;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	854;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	882;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	909;"	d
POSIF1_IN1_P2_4	xmc_posif_map.h	935;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	622;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	683;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	773;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	802;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	855;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	883;"	d
POSIF1_IN1_P3_9	xmc_posif_map.h	936;"	d
POSIF1_IN1_P4_2	xmc_posif_map.h	203;"	d
POSIF1_IN1_P4_2	xmc_posif_map.h	270;"	d
POSIF1_IN1_P4_2	xmc_posif_map.h	313;"	d
POSIF1_IN1_P4_2	xmc_posif_map.h	364;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	204;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	244;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	271;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	314;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	338;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	365;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	518;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	543;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	568;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	593;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	623;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	624;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	653;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	654;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	684;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	685;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	714;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	715;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	743;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	744;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	774;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	775;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	803;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	829;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	856;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	884;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	910;"	d
POSIF1_IN1_VADC_G1BFL1	xmc_posif_map.h	937;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	205;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	245;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	272;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	315;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	339;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	366;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	519;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	544;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	569;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	594;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	625;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	655;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	686;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	716;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	745;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	776;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	804;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	830;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	857;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	885;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	911;"	d
POSIF1_IN2_ERU1_PDOUT2	xmc_posif_map.h	938;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	206;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	246;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	273;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	316;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	340;"	d
POSIF1_IN2_P1_6	xmc_posif_map.h	367;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	520;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	545;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	570;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	595;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	626;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	656;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	687;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	717;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	746;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	777;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	805;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	831;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	858;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	886;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	912;"	d
POSIF1_IN2_P2_3	xmc_posif_map.h	939;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	627;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	688;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	778;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	806;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	859;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	887;"	d
POSIF1_IN2_P3_8	xmc_posif_map.h	940;"	d
POSIF1_IN2_P4_3	xmc_posif_map.h	207;"	d
POSIF1_IN2_P4_3	xmc_posif_map.h	274;"	d
POSIF1_IN2_P4_3	xmc_posif_map.h	317;"	d
POSIF1_IN2_P4_3	xmc_posif_map.h	368;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	521;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	546;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	571;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	596;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	628;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	657;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	689;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	718;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	747;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	779;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	807;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	832;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	860;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	888;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	913;"	d
POSIF1_IN2_VADC_C0SR1	xmc_posif_map.h	941;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	208;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	247;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	275;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	318;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	341;"	d
POSIF1_IN2_VADC_G1BFL2	xmc_posif_map.h	369;"	d
POWER_CTRL	xmc_sdmmc.h	/^  __IO uint8_t   POWER_CTRL;$/;"	m	struct:__anon263
PPS	xmc4_gpio.h	/^  __IO uint32_t  PPS;			\/**< Pin Power Save Register *\/$/;"	m	struct:XMC_GPIO_PORT
PRESENT_STATE	xmc_sdmmc.h	/^  __I  uint32_t  PRESENT_STATE;$/;"	m	struct:__anon263
PSCR	xmc_usic.h	/^  __O  uint32_t  PSCR;			\/**< Protocol status clear register*\/$/;"	m	struct:XMC_USIC_CH
PSR	xmc_usic.h	/^    __IO uint32_t  PSR;			\/**< Protocol status register*\/$/;"	m	union:XMC_USIC_CH::__anon71
PSR_ASCMode	xmc_usic.h	/^    __IO uint32_t  PSR_ASCMode;	\/**< UART protocol status register*\/$/;"	m	union:XMC_USIC_CH::__anon71
PSR_IICMode	xmc_usic.h	/^    __IO uint32_t  PSR_IICMode;	\/**< I2C protocol status register*\/$/;"	m	union:XMC_USIC_CH::__anon71
PSR_IISMode	xmc_usic.h	/^    __IO uint32_t  PSR_IISMode;	\/**< I2S protocol status register*\/$/;"	m	union:XMC_USIC_CH::__anon71
PSR_SSCMode	xmc_usic.h	/^    __IO uint32_t  PSR_SSCMode;	\/**< SPI protocol status register*\/$/;"	m	union:XMC_USIC_CH::__anon71
PipeCreate	xmc_usbh.h	/^  XMC_USBH_PIPE_HANDLE  (*PipeCreate)            (uint8_t dev_addr,$/;"	m	struct:XMC_USBH_DRIVER
PipeDelete	xmc_usbh.h	/^  int32_t               (*PipeDelete)            (XMC_USBH_PIPE_HANDLE pipe_hndl);           \/**< Pointer to \\ref ARM_USBH_PipeDelete : Delete Pipe from System. *\/$/;"	m	struct:XMC_USBH_DRIVER
PipeModify	xmc_usbh.h	/^  int32_t               (*PipeModify)            (XMC_USBH_PIPE_HANDLE pipe_hndl,$/;"	m	struct:XMC_USBH_DRIVER
PipeReset	xmc_usbh.h	/^  int32_t               (*PipeReset)             (XMC_USBH_PIPE_HANDLE pipe_hndl);           \/**< Pointer to \\ref ARM_USBH_PipeReset : Reset Pipe. *\/$/;"	m	struct:XMC_USBH_DRIVER
PipeTransfer	xmc_usbh.h	/^  int32_t               (*PipeTransfer)          (XMC_USBH_PIPE_HANDLE pipe_hndl,$/;"	m	struct:XMC_USBH_DRIVER
PipeTransferAbort	xmc_usbh.h	/^  int32_t               (*PipeTransferAbort)     (XMC_USBH_PIPE_HANDLE pipe_hndl);           \/**< Pointer to \\ref ARM_USBH_PipeTransferAbort : Abort current USB Pipe transfer. *\/$/;"	m	struct:XMC_USBH_DRIVER
PipeTransferGetResult	xmc_usbh.h	/^  uint32_t              (*PipeTransferGetResult) (XMC_USBH_PIPE_HANDLE pipe_hndl);           \/**< Pointer to \\ref ARM_USBH_PipeTransferGetResult : Get result of USB Pipe transfer. *\/$/;"	m	struct:XMC_USBH_DRIVER
PortGetState	xmc_usbh.h	/^  XMC_USBH_PORT_STATE_t   (*PortGetState)          (uint8_t port);                           \/**< Pointer to \\ref ARM_USBH_PortGetState : Get current Root HUB Port State. *\/$/;"	m	struct:XMC_USBH_DRIVER
PortReset	xmc_usbh.h	/^  int32_t               (*PortReset)             (uint8_t port);                             \/**< Pointer to \\ref ARM_USBH_PortReset : Do Root HUB Port Reset. *\/$/;"	m	struct:XMC_USBH_DRIVER
PortResume	xmc_usbh.h	/^  int32_t               (*PortResume)            (uint8_t port);                             \/**< Pointer to \\ref ARM_USBH_PortResume : Resume Root HUB Port (start generating SOFs). *\/$/;"	m	struct:XMC_USBH_DRIVER
PortSuspend	xmc_usbh.h	/^  int32_t               (*PortSuspend)           (uint8_t port);                             \/**< Pointer to \\ref ARM_USBH_PortSuspend : Suspend Root HUB Port (stop generating SOFs). *\/$/;"	m	struct:XMC_USBH_DRIVER
PortVbusOnOff	xmc_usbh.h	/^  int32_t               (*PortVbusOnOff)         (uint8_t port, bool vbus);                  \/**< Pointer to \\ref ARM_USBH_PortVbusOnOff : Root HUB Port VBUS on\/off. *\/$/;"	m	struct:XMC_USBH_DRIVER
PowerControl	xmc_usbh.h	/^  int32_t               (*PowerControl)          (XMC_USBH_POWER_STATE_t state);                    \/**< Pointer to \\ref ARM_USBH_PowerControl : Control USB Host Interface Power. *\/$/;"	m	struct:XMC_USBH_DRIVER
RAWCHEV	xmc_dma.h	/^  __IO uint32_t  RAWCHEV[10];$/;"	m	struct:__anon176
RBCTR	xmc_usic.h	/^  __IO uint32_t  RBCTR;			\/**< Receive FIFO control register*\/$/;"	m	struct:XMC_USIC_CH
RBUF	xmc_usic.h	/^  __I  uint32_t  RBUF;			\/**< Receive buffer register*\/$/;"	m	struct:XMC_USIC_CH
RBUF0	xmc_usic.h	/^  __I  uint32_t  RBUF0;			\/**< Receive buffer 0*\/$/;"	m	struct:XMC_USIC_CH
RBUF01SR	xmc_usic.h	/^  __I  uint32_t  RBUF01SR;		\/**< Receive buffer status register*\/$/;"	m	struct:XMC_USIC_CH
RBUF1	xmc_usic.h	/^  __I  uint32_t  RBUF1;			\/**< Receive buffer 1*\/$/;"	m	struct:XMC_USIC_CH
RBUFD	xmc_usic.h	/^  __I  uint32_t  RBUFD;			\/**< Debug mode receive buffer register*\/$/;"	m	struct:XMC_USIC_CH
RBUFSR	xmc_usic.h	/^  __I  uint32_t  RBUFSR;		\/**< Receive buffer status register*\/$/;"	m	struct:XMC_USIC_CH
RDAPR	xmc_ebu.h	/^    __IO uint32_t  RDAPR;$/;"	m	struct:__anon221::__anon222
RDCON	xmc_ebu.h	/^    __IO uint32_t  RDCON;$/;"	m	struct:__anon221::__anon222
REQDSTREG	xmc_dma.h	/^  __IO uint32_t  REQDSTREG;$/;"	m	struct:__anon176
REQSRCREG	xmc_dma.h	/^  __IO uint32_t  REQSRCREG;$/;"	m	struct:__anon176
RESERVED0	xmc4_gpio.h	/^  __I  uint32_t  RESERVED0[2];$/;"	m	struct:XMC_GPIO_PORT
RESERVED0	xmc_dma.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon175
RESERVED0	xmc_ebu.h	/^  __I  uint32_t  RESERVED0[2];$/;"	m	struct:__anon221
RESERVED0	xmc_eru.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon130
RESERVED0	xmc_sdmmc.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon263
RESERVED0	xmc_usic.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:XMC_USIC_CH
RESERVED1	xmc4_gpio.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:XMC_GPIO_PORT
RESERVED1	xmc_dma.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon175
RESERVED1	xmc_eru.h	/^      __I  uint32_t  RESERVED1  :  20;$/;"	m	struct:__anon130::__anon133::__anon134
RESERVED1	xmc_sdmmc.h	/^  __I  uint16_t  RESERVED1[9];$/;"	m	struct:__anon263
RESERVED1	xmc_usic.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:XMC_USIC_CH
RESERVED2	xmc4_gpio.h	/^  __I  uint32_t  RESERVED2[6];$/;"	m	struct:XMC_GPIO_PORT
RESERVED2	xmc_dma.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon175
RESERVED2	xmc_eru.h	/^      __I  uint32_t  RESERVED2  :  16;$/;"	m	struct:__anon130::__anon135::__anon136
RESERVED2	xmc_sdmmc.h	/^  __I  uint32_t  RESERVED2[8];$/;"	m	struct:__anon263
RESERVED2	xmc_usic.h	/^  __I  uint32_t  RESERVED2[5];$/;"	m	struct:XMC_USIC_CH
RESERVED20	xmc_dma.h	/^  __I  uint32_t  RESERVED20;$/;"	m	struct:__anon176
RESERVED21	xmc_dma.h	/^  __I  uint32_t  RESERVED21;$/;"	m	struct:__anon176
RESERVED22	xmc_dma.h	/^  __I  uint32_t  RESERVED22;$/;"	m	struct:__anon176
RESERVED23	xmc_dma.h	/^  __I  uint32_t  RESERVED23;$/;"	m	struct:__anon176
RESERVED24	xmc_dma.h	/^  __I  uint32_t  RESERVED24;$/;"	m	struct:__anon176
RESERVED25	xmc_dma.h	/^  __I  uint32_t  RESERVED25;$/;"	m	struct:__anon176
RESERVED26	xmc_dma.h	/^  __I  uint32_t  RESERVED26;$/;"	m	struct:__anon176
RESERVED27	xmc_dma.h	/^  __I  uint32_t  RESERVED27;$/;"	m	struct:__anon176
RESERVED28	xmc_dma.h	/^  __I  uint32_t  RESERVED28;$/;"	m	struct:__anon176
RESERVED29	xmc_dma.h	/^  __I  uint32_t  RESERVED29[19];$/;"	m	struct:__anon176
RESERVED3	xmc4_gpio.h	/^  __I  uint32_t  RESERVED3[6];$/;"	m	struct:XMC_GPIO_PORT
RESERVED3	xmc_dma.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon175
RESERVED3	xmc_sdmmc.h	/^  __I  uint32_t  RESERVED3[30];$/;"	m	struct:__anon263
RESERVED3	xmc_usic.h	/^  __I  uint32_t  RESERVED3[23];$/;"	m	struct:XMC_USIC_CH
RESERVED4	xmc4_gpio.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:XMC_GPIO_PORT
RESERVED4	xmc_dma.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon175
RESERVED4	xmc_sdmmc.h	/^  __I  uint32_t  RESERVED4[2];$/;"	m	struct:__anon263
RESERVED5	xmc_dma.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon175
RESERVED6	xmc_dma.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon175
RESERVED7	xmc_dma.h	/^  __I  uint32_t  RESERVED7;$/;"	m	struct:__anon175
RESERVED8	xmc_dma.h	/^  __I  uint32_t  RESERVED8;$/;"	m	struct:__anon175
RESPONSE	xmc_sdmmc.h	/^  __I  uint32_t  RESPONSE[4];$/;"	m	struct:__anon263
RTS_BUFERR	xmc_usbd_regs.h	1735;"	d
RTS_BUFFLUSH	xmc_usbd_regs.h	1733;"	d
RTS_RESERVED	xmc_usbd_regs.h	1734;"	d
RTS_SUCCESS	xmc_usbd_regs.h	1732;"	d
SAR	xmc_dma.h	/^  __IO uint32_t  SAR;$/;"	m	struct:__anon175
SCTR	xmc_usic.h	/^  __IO uint32_t  SCTR;			\/**< Shift control register*\/$/;"	m	struct:XMC_USIC_CH
SDRMCON	xmc_ebu.h	/^  __IO uint32_t  SDRMCON;$/;"	m	struct:__anon221
SDRMOD	xmc_ebu.h	/^  __IO uint32_t  SDRMOD;$/;"	m	struct:__anon221
SDRMREF	xmc_ebu.h	/^  __IO uint32_t  SDRMREF;$/;"	m	struct:__anon221
SDRSTAT	xmc_ebu.h	/^  __I  uint32_t  SDRSTAT;$/;"	m	struct:__anon221
SGLREQDSTREG	xmc_dma.h	/^  __IO uint32_t  SGLREQDSTREG;$/;"	m	struct:__anon176
SGLREQSRCREG	xmc_dma.h	/^  __IO uint32_t  SGLREQSRCREG;$/;"	m	struct:__anon176
SGR	xmc_dma.h	/^  __IO uint32_t  SGR;$/;"	m	struct:__anon175
SLOT_INT_STATUS	xmc_sdmmc.h	/^  __I  uint16_t  SLOT_INT_STATUS;$/;"	m	struct:__anon263
SPI	xmc_sdmmc.h	/^  __IO uint32_t  SPI;$/;"	m	struct:__anon263
SS	xmc_eru.h	/^      __IO uint32_t  SS         :  4;$/;"	m	struct:__anon130::__anon133::__anon134
SSTAT	xmc_dma.h	/^  __IO uint32_t  SSTAT;$/;"	m	struct:__anon175
SSTATAR	xmc_dma.h	/^  __IO uint32_t  SSTATAR;$/;"	m	struct:__anon175
STATUSCHEV	xmc_dma.h	/^  __I  uint32_t  STATUSCHEV[10];$/;"	m	struct:__anon176
STATUSGLEV	xmc_dma.h	/^  __I  uint32_t  STATUSGLEV;$/;"	m	struct:__anon176
SW_RESET	xmc_sdmmc.h	/^  __IO uint8_t   SW_RESET;$/;"	m	struct:__anon263
SignalPipeEvent_cb	xmc_usbh.h	/^  XMC_USBH_SignalPipeEvent_t SignalPipeEvent_cb;  \/**< Pipe event callback; set during init *\/$/;"	m	struct:xmc_usb_host_device
SignalPortEvent_cb	xmc_usbh.h	/^	XMC_USBH_SignalPortEvent_t SignalPortEvent_cb;  \/**< Port event callback; set during init *\/$/;"	m	struct:xmc_usb_host_device
TBCTR	xmc_usic.h	/^  __IO uint32_t  TBCTR;			\/**< Transmit FIFO control register*\/$/;"	m	struct:XMC_USIC_CH
TBUF	xmc_usic.h	/^  __IO uint32_t  TBUF[32];		\/**< Tranmsit buffer registers*\/$/;"	m	struct:XMC_USIC_CH
TCSR	xmc_usic.h	/^  __IO uint32_t  TCSR;$/;"	m	struct:XMC_USIC_CH
TIMEOUT_CTRL	xmc_sdmmc.h	/^  __IO uint8_t   TIMEOUT_CTRL;$/;"	m	struct:__anon263
TRANSFER_MODE	xmc_sdmmc.h	/^  __IO uint16_t  TRANSFER_MODE;$/;"	m	struct:__anon263
TRBPTR	xmc_usic.h	/^  __I  uint32_t  TRBPTR;		\/**< Transmit\/recive buffer pointer register*\/$/;"	m	struct:XMC_USIC_CH
TRBSCR	xmc_usic.h	/^  __O  uint32_t  TRBSCR;		\/**< Transmit\/receive buffer status clear register*\/$/;"	m	struct:XMC_USIC_CH
TRBSR	xmc_usic.h	/^  __IO uint32_t  TRBSR;			\/**< Transmit\/receive buffer status register*\/$/;"	m	struct:XMC_USIC_CH
TSCMP	xmc_ledts.h	/^  __IO uint32_t  TSCMP[2];                          \/*!< (@ 0x50020024) Touch-sense Compare Register 0    *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
TSSOP16	xmc_device.h	115;"	d
TSSOP28	xmc_device.h	114;"	d
TSSOP38	xmc_device.h	113;"	d
TSVAL	xmc_ledts.h	/^  __IO uint32_t  TSVAL;                             \/*!< (@ 0x50020010) Touch-sense TS-Counter Value      *\/$/;"	m	struct:XMC_LEDTS_GLOBAL
TYPE	xmc_dma.h	/^  __I  uint32_t  TYPE;$/;"	m	struct:__anon176
UC_DEVICE	xmc_device.h	1001;"	d
UC_DEVICE	xmc_device.h	1010;"	d
UC_DEVICE	xmc_device.h	1019;"	d
UC_DEVICE	xmc_device.h	1028;"	d
UC_DEVICE	xmc_device.h	1037;"	d
UC_DEVICE	xmc_device.h	1046;"	d
UC_DEVICE	xmc_device.h	1055;"	d
UC_DEVICE	xmc_device.h	1064;"	d
UC_DEVICE	xmc_device.h	1073;"	d
UC_DEVICE	xmc_device.h	1082;"	d
UC_DEVICE	xmc_device.h	1091;"	d
UC_DEVICE	xmc_device.h	1099;"	d
UC_DEVICE	xmc_device.h	1107;"	d
UC_DEVICE	xmc_device.h	1115;"	d
UC_DEVICE	xmc_device.h	1123;"	d
UC_DEVICE	xmc_device.h	1132;"	d
UC_DEVICE	xmc_device.h	1141;"	d
UC_DEVICE	xmc_device.h	1150;"	d
UC_DEVICE	xmc_device.h	1159;"	d
UC_DEVICE	xmc_device.h	1168;"	d
UC_DEVICE	xmc_device.h	1177;"	d
UC_DEVICE	xmc_device.h	1186;"	d
UC_DEVICE	xmc_device.h	1195;"	d
UC_DEVICE	xmc_device.h	1204;"	d
UC_DEVICE	xmc_device.h	1213;"	d
UC_DEVICE	xmc_device.h	1222;"	d
UC_DEVICE	xmc_device.h	1231;"	d
UC_DEVICE	xmc_device.h	1240;"	d
UC_DEVICE	xmc_device.h	1249;"	d
UC_DEVICE	xmc_device.h	124;"	d
UC_DEVICE	xmc_device.h	1258;"	d
UC_DEVICE	xmc_device.h	1267;"	d
UC_DEVICE	xmc_device.h	1276;"	d
UC_DEVICE	xmc_device.h	1286;"	d
UC_DEVICE	xmc_device.h	1295;"	d
UC_DEVICE	xmc_device.h	1304;"	d
UC_DEVICE	xmc_device.h	1313;"	d
UC_DEVICE	xmc_device.h	1322;"	d
UC_DEVICE	xmc_device.h	1331;"	d
UC_DEVICE	xmc_device.h	1340;"	d
UC_DEVICE	xmc_device.h	1349;"	d
UC_DEVICE	xmc_device.h	134;"	d
UC_DEVICE	xmc_device.h	1358;"	d
UC_DEVICE	xmc_device.h	1367;"	d
UC_DEVICE	xmc_device.h	1377;"	d
UC_DEVICE	xmc_device.h	1387;"	d
UC_DEVICE	xmc_device.h	1397;"	d
UC_DEVICE	xmc_device.h	1407;"	d
UC_DEVICE	xmc_device.h	1417;"	d
UC_DEVICE	xmc_device.h	1427;"	d
UC_DEVICE	xmc_device.h	1437;"	d
UC_DEVICE	xmc_device.h	1447;"	d
UC_DEVICE	xmc_device.h	144;"	d
UC_DEVICE	xmc_device.h	154;"	d
UC_DEVICE	xmc_device.h	164;"	d
UC_DEVICE	xmc_device.h	174;"	d
UC_DEVICE	xmc_device.h	184;"	d
UC_DEVICE	xmc_device.h	194;"	d
UC_DEVICE	xmc_device.h	204;"	d
UC_DEVICE	xmc_device.h	214;"	d
UC_DEVICE	xmc_device.h	224;"	d
UC_DEVICE	xmc_device.h	234;"	d
UC_DEVICE	xmc_device.h	244;"	d
UC_DEVICE	xmc_device.h	254;"	d
UC_DEVICE	xmc_device.h	264;"	d
UC_DEVICE	xmc_device.h	274;"	d
UC_DEVICE	xmc_device.h	283;"	d
UC_DEVICE	xmc_device.h	292;"	d
UC_DEVICE	xmc_device.h	301;"	d
UC_DEVICE	xmc_device.h	310;"	d
UC_DEVICE	xmc_device.h	319;"	d
UC_DEVICE	xmc_device.h	328;"	d
UC_DEVICE	xmc_device.h	337;"	d
UC_DEVICE	xmc_device.h	346;"	d
UC_DEVICE	xmc_device.h	355;"	d
UC_DEVICE	xmc_device.h	364;"	d
UC_DEVICE	xmc_device.h	373;"	d
UC_DEVICE	xmc_device.h	382;"	d
UC_DEVICE	xmc_device.h	391;"	d
UC_DEVICE	xmc_device.h	400;"	d
UC_DEVICE	xmc_device.h	410;"	d
UC_DEVICE	xmc_device.h	419;"	d
UC_DEVICE	xmc_device.h	428;"	d
UC_DEVICE	xmc_device.h	437;"	d
UC_DEVICE	xmc_device.h	446;"	d
UC_DEVICE	xmc_device.h	455;"	d
UC_DEVICE	xmc_device.h	464;"	d
UC_DEVICE	xmc_device.h	473;"	d
UC_DEVICE	xmc_device.h	482;"	d
UC_DEVICE	xmc_device.h	491;"	d
UC_DEVICE	xmc_device.h	500;"	d
UC_DEVICE	xmc_device.h	509;"	d
UC_DEVICE	xmc_device.h	518;"	d
UC_DEVICE	xmc_device.h	527;"	d
UC_DEVICE	xmc_device.h	536;"	d
UC_DEVICE	xmc_device.h	544;"	d
UC_DEVICE	xmc_device.h	552;"	d
UC_DEVICE	xmc_device.h	560;"	d
UC_DEVICE	xmc_device.h	568;"	d
UC_DEVICE	xmc_device.h	576;"	d
UC_DEVICE	xmc_device.h	584;"	d
UC_DEVICE	xmc_device.h	592;"	d
UC_DEVICE	xmc_device.h	600;"	d
UC_DEVICE	xmc_device.h	608;"	d
UC_DEVICE	xmc_device.h	616;"	d
UC_DEVICE	xmc_device.h	624;"	d
UC_DEVICE	xmc_device.h	632;"	d
UC_DEVICE	xmc_device.h	640;"	d
UC_DEVICE	xmc_device.h	648;"	d
UC_DEVICE	xmc_device.h	656;"	d
UC_DEVICE	xmc_device.h	664;"	d
UC_DEVICE	xmc_device.h	672;"	d
UC_DEVICE	xmc_device.h	680;"	d
UC_DEVICE	xmc_device.h	688;"	d
UC_DEVICE	xmc_device.h	696;"	d
UC_DEVICE	xmc_device.h	704;"	d
UC_DEVICE	xmc_device.h	712;"	d
UC_DEVICE	xmc_device.h	720;"	d
UC_DEVICE	xmc_device.h	728;"	d
UC_DEVICE	xmc_device.h	736;"	d
UC_DEVICE	xmc_device.h	744;"	d
UC_DEVICE	xmc_device.h	752;"	d
UC_DEVICE	xmc_device.h	760;"	d
UC_DEVICE	xmc_device.h	768;"	d
UC_DEVICE	xmc_device.h	776;"	d
UC_DEVICE	xmc_device.h	784;"	d
UC_DEVICE	xmc_device.h	792;"	d
UC_DEVICE	xmc_device.h	800;"	d
UC_DEVICE	xmc_device.h	808;"	d
UC_DEVICE	xmc_device.h	816;"	d
UC_DEVICE	xmc_device.h	824;"	d
UC_DEVICE	xmc_device.h	832;"	d
UC_DEVICE	xmc_device.h	841;"	d
UC_DEVICE	xmc_device.h	850;"	d
UC_DEVICE	xmc_device.h	859;"	d
UC_DEVICE	xmc_device.h	868;"	d
UC_DEVICE	xmc_device.h	877;"	d
UC_DEVICE	xmc_device.h	886;"	d
UC_DEVICE	xmc_device.h	895;"	d
UC_DEVICE	xmc_device.h	904;"	d
UC_DEVICE	xmc_device.h	913;"	d
UC_DEVICE	xmc_device.h	922;"	d
UC_DEVICE	xmc_device.h	931;"	d
UC_DEVICE	xmc_device.h	938;"	d
UC_DEVICE	xmc_device.h	947;"	d
UC_DEVICE	xmc_device.h	956;"	d
UC_DEVICE	xmc_device.h	965;"	d
UC_DEVICE	xmc_device.h	974;"	d
UC_DEVICE	xmc_device.h	983;"	d
UC_DEVICE	xmc_device.h	992;"	d
UC_FAMILY	xmc_device.h	1008;"	d
UC_FAMILY	xmc_device.h	1017;"	d
UC_FAMILY	xmc_device.h	1026;"	d
UC_FAMILY	xmc_device.h	1035;"	d
UC_FAMILY	xmc_device.h	1044;"	d
UC_FAMILY	xmc_device.h	1053;"	d
UC_FAMILY	xmc_device.h	1062;"	d
UC_FAMILY	xmc_device.h	1071;"	d
UC_FAMILY	xmc_device.h	1080;"	d
UC_FAMILY	xmc_device.h	1089;"	d
UC_FAMILY	xmc_device.h	1097;"	d
UC_FAMILY	xmc_device.h	1105;"	d
UC_FAMILY	xmc_device.h	1113;"	d
UC_FAMILY	xmc_device.h	1121;"	d
UC_FAMILY	xmc_device.h	1130;"	d
UC_FAMILY	xmc_device.h	1139;"	d
UC_FAMILY	xmc_device.h	1148;"	d
UC_FAMILY	xmc_device.h	1157;"	d
UC_FAMILY	xmc_device.h	1166;"	d
UC_FAMILY	xmc_device.h	1175;"	d
UC_FAMILY	xmc_device.h	1184;"	d
UC_FAMILY	xmc_device.h	1193;"	d
UC_FAMILY	xmc_device.h	1202;"	d
UC_FAMILY	xmc_device.h	1211;"	d
UC_FAMILY	xmc_device.h	1220;"	d
UC_FAMILY	xmc_device.h	1229;"	d
UC_FAMILY	xmc_device.h	122;"	d
UC_FAMILY	xmc_device.h	1238;"	d
UC_FAMILY	xmc_device.h	1247;"	d
UC_FAMILY	xmc_device.h	1256;"	d
UC_FAMILY	xmc_device.h	1265;"	d
UC_FAMILY	xmc_device.h	1274;"	d
UC_FAMILY	xmc_device.h	1284;"	d
UC_FAMILY	xmc_device.h	1293;"	d
UC_FAMILY	xmc_device.h	1302;"	d
UC_FAMILY	xmc_device.h	1311;"	d
UC_FAMILY	xmc_device.h	1320;"	d
UC_FAMILY	xmc_device.h	1329;"	d
UC_FAMILY	xmc_device.h	132;"	d
UC_FAMILY	xmc_device.h	1338;"	d
UC_FAMILY	xmc_device.h	1347;"	d
UC_FAMILY	xmc_device.h	1356;"	d
UC_FAMILY	xmc_device.h	1365;"	d
UC_FAMILY	xmc_device.h	1375;"	d
UC_FAMILY	xmc_device.h	1385;"	d
UC_FAMILY	xmc_device.h	1395;"	d
UC_FAMILY	xmc_device.h	1405;"	d
UC_FAMILY	xmc_device.h	1415;"	d
UC_FAMILY	xmc_device.h	1425;"	d
UC_FAMILY	xmc_device.h	142;"	d
UC_FAMILY	xmc_device.h	1435;"	d
UC_FAMILY	xmc_device.h	1445;"	d
UC_FAMILY	xmc_device.h	152;"	d
UC_FAMILY	xmc_device.h	162;"	d
UC_FAMILY	xmc_device.h	172;"	d
UC_FAMILY	xmc_device.h	182;"	d
UC_FAMILY	xmc_device.h	192;"	d
UC_FAMILY	xmc_device.h	202;"	d
UC_FAMILY	xmc_device.h	212;"	d
UC_FAMILY	xmc_device.h	222;"	d
UC_FAMILY	xmc_device.h	232;"	d
UC_FAMILY	xmc_device.h	242;"	d
UC_FAMILY	xmc_device.h	252;"	d
UC_FAMILY	xmc_device.h	262;"	d
UC_FAMILY	xmc_device.h	272;"	d
UC_FAMILY	xmc_device.h	281;"	d
UC_FAMILY	xmc_device.h	290;"	d
UC_FAMILY	xmc_device.h	299;"	d
UC_FAMILY	xmc_device.h	308;"	d
UC_FAMILY	xmc_device.h	317;"	d
UC_FAMILY	xmc_device.h	326;"	d
UC_FAMILY	xmc_device.h	335;"	d
UC_FAMILY	xmc_device.h	344;"	d
UC_FAMILY	xmc_device.h	353;"	d
UC_FAMILY	xmc_device.h	362;"	d
UC_FAMILY	xmc_device.h	371;"	d
UC_FAMILY	xmc_device.h	380;"	d
UC_FAMILY	xmc_device.h	389;"	d
UC_FAMILY	xmc_device.h	398;"	d
UC_FAMILY	xmc_device.h	408;"	d
UC_FAMILY	xmc_device.h	417;"	d
UC_FAMILY	xmc_device.h	426;"	d
UC_FAMILY	xmc_device.h	435;"	d
UC_FAMILY	xmc_device.h	444;"	d
UC_FAMILY	xmc_device.h	453;"	d
UC_FAMILY	xmc_device.h	462;"	d
UC_FAMILY	xmc_device.h	471;"	d
UC_FAMILY	xmc_device.h	480;"	d
UC_FAMILY	xmc_device.h	489;"	d
UC_FAMILY	xmc_device.h	498;"	d
UC_FAMILY	xmc_device.h	507;"	d
UC_FAMILY	xmc_device.h	516;"	d
UC_FAMILY	xmc_device.h	525;"	d
UC_FAMILY	xmc_device.h	534;"	d
UC_FAMILY	xmc_device.h	542;"	d
UC_FAMILY	xmc_device.h	550;"	d
UC_FAMILY	xmc_device.h	558;"	d
UC_FAMILY	xmc_device.h	566;"	d
UC_FAMILY	xmc_device.h	574;"	d
UC_FAMILY	xmc_device.h	582;"	d
UC_FAMILY	xmc_device.h	590;"	d
UC_FAMILY	xmc_device.h	598;"	d
UC_FAMILY	xmc_device.h	606;"	d
UC_FAMILY	xmc_device.h	614;"	d
UC_FAMILY	xmc_device.h	622;"	d
UC_FAMILY	xmc_device.h	630;"	d
UC_FAMILY	xmc_device.h	638;"	d
UC_FAMILY	xmc_device.h	646;"	d
UC_FAMILY	xmc_device.h	654;"	d
UC_FAMILY	xmc_device.h	662;"	d
UC_FAMILY	xmc_device.h	670;"	d
UC_FAMILY	xmc_device.h	678;"	d
UC_FAMILY	xmc_device.h	686;"	d
UC_FAMILY	xmc_device.h	694;"	d
UC_FAMILY	xmc_device.h	702;"	d
UC_FAMILY	xmc_device.h	710;"	d
UC_FAMILY	xmc_device.h	718;"	d
UC_FAMILY	xmc_device.h	726;"	d
UC_FAMILY	xmc_device.h	734;"	d
UC_FAMILY	xmc_device.h	742;"	d
UC_FAMILY	xmc_device.h	750;"	d
UC_FAMILY	xmc_device.h	758;"	d
UC_FAMILY	xmc_device.h	766;"	d
UC_FAMILY	xmc_device.h	774;"	d
UC_FAMILY	xmc_device.h	782;"	d
UC_FAMILY	xmc_device.h	790;"	d
UC_FAMILY	xmc_device.h	798;"	d
UC_FAMILY	xmc_device.h	806;"	d
UC_FAMILY	xmc_device.h	814;"	d
UC_FAMILY	xmc_device.h	822;"	d
UC_FAMILY	xmc_device.h	830;"	d
UC_FAMILY	xmc_device.h	839;"	d
UC_FAMILY	xmc_device.h	848;"	d
UC_FAMILY	xmc_device.h	857;"	d
UC_FAMILY	xmc_device.h	866;"	d
UC_FAMILY	xmc_device.h	875;"	d
UC_FAMILY	xmc_device.h	884;"	d
UC_FAMILY	xmc_device.h	893;"	d
UC_FAMILY	xmc_device.h	902;"	d
UC_FAMILY	xmc_device.h	911;"	d
UC_FAMILY	xmc_device.h	920;"	d
UC_FAMILY	xmc_device.h	929;"	d
UC_FAMILY	xmc_device.h	936;"	d
UC_FAMILY	xmc_device.h	945;"	d
UC_FAMILY	xmc_device.h	954;"	d
UC_FAMILY	xmc_device.h	963;"	d
UC_FAMILY	xmc_device.h	972;"	d
UC_FAMILY	xmc_device.h	981;"	d
UC_FAMILY	xmc_device.h	990;"	d
UC_FAMILY	xmc_device.h	999;"	d
UC_FLASH	xmc_device.h	1003;"	d
UC_FLASH	xmc_device.h	1012;"	d
UC_FLASH	xmc_device.h	1021;"	d
UC_FLASH	xmc_device.h	1030;"	d
UC_FLASH	xmc_device.h	1039;"	d
UC_FLASH	xmc_device.h	1048;"	d
UC_FLASH	xmc_device.h	1057;"	d
UC_FLASH	xmc_device.h	1066;"	d
UC_FLASH	xmc_device.h	1075;"	d
UC_FLASH	xmc_device.h	1084;"	d
UC_FLASH	xmc_device.h	1093;"	d
UC_FLASH	xmc_device.h	1101;"	d
UC_FLASH	xmc_device.h	1109;"	d
UC_FLASH	xmc_device.h	1117;"	d
UC_FLASH	xmc_device.h	1125;"	d
UC_FLASH	xmc_device.h	1134;"	d
UC_FLASH	xmc_device.h	1143;"	d
UC_FLASH	xmc_device.h	1152;"	d
UC_FLASH	xmc_device.h	1161;"	d
UC_FLASH	xmc_device.h	1170;"	d
UC_FLASH	xmc_device.h	1179;"	d
UC_FLASH	xmc_device.h	1188;"	d
UC_FLASH	xmc_device.h	1197;"	d
UC_FLASH	xmc_device.h	1206;"	d
UC_FLASH	xmc_device.h	1215;"	d
UC_FLASH	xmc_device.h	1224;"	d
UC_FLASH	xmc_device.h	1233;"	d
UC_FLASH	xmc_device.h	1242;"	d
UC_FLASH	xmc_device.h	1251;"	d
UC_FLASH	xmc_device.h	1260;"	d
UC_FLASH	xmc_device.h	1269;"	d
UC_FLASH	xmc_device.h	126;"	d
UC_FLASH	xmc_device.h	1278;"	d
UC_FLASH	xmc_device.h	1288;"	d
UC_FLASH	xmc_device.h	1297;"	d
UC_FLASH	xmc_device.h	1306;"	d
UC_FLASH	xmc_device.h	1315;"	d
UC_FLASH	xmc_device.h	1324;"	d
UC_FLASH	xmc_device.h	1333;"	d
UC_FLASH	xmc_device.h	1342;"	d
UC_FLASH	xmc_device.h	1351;"	d
UC_FLASH	xmc_device.h	1360;"	d
UC_FLASH	xmc_device.h	1369;"	d
UC_FLASH	xmc_device.h	136;"	d
UC_FLASH	xmc_device.h	1379;"	d
UC_FLASH	xmc_device.h	1389;"	d
UC_FLASH	xmc_device.h	1399;"	d
UC_FLASH	xmc_device.h	1409;"	d
UC_FLASH	xmc_device.h	1419;"	d
UC_FLASH	xmc_device.h	1429;"	d
UC_FLASH	xmc_device.h	1439;"	d
UC_FLASH	xmc_device.h	1449;"	d
UC_FLASH	xmc_device.h	146;"	d
UC_FLASH	xmc_device.h	156;"	d
UC_FLASH	xmc_device.h	166;"	d
UC_FLASH	xmc_device.h	176;"	d
UC_FLASH	xmc_device.h	186;"	d
UC_FLASH	xmc_device.h	196;"	d
UC_FLASH	xmc_device.h	206;"	d
UC_FLASH	xmc_device.h	216;"	d
UC_FLASH	xmc_device.h	226;"	d
UC_FLASH	xmc_device.h	236;"	d
UC_FLASH	xmc_device.h	246;"	d
UC_FLASH	xmc_device.h	256;"	d
UC_FLASH	xmc_device.h	266;"	d
UC_FLASH	xmc_device.h	276;"	d
UC_FLASH	xmc_device.h	285;"	d
UC_FLASH	xmc_device.h	294;"	d
UC_FLASH	xmc_device.h	303;"	d
UC_FLASH	xmc_device.h	312;"	d
UC_FLASH	xmc_device.h	321;"	d
UC_FLASH	xmc_device.h	330;"	d
UC_FLASH	xmc_device.h	339;"	d
UC_FLASH	xmc_device.h	348;"	d
UC_FLASH	xmc_device.h	357;"	d
UC_FLASH	xmc_device.h	366;"	d
UC_FLASH	xmc_device.h	375;"	d
UC_FLASH	xmc_device.h	384;"	d
UC_FLASH	xmc_device.h	393;"	d
UC_FLASH	xmc_device.h	402;"	d
UC_FLASH	xmc_device.h	412;"	d
UC_FLASH	xmc_device.h	421;"	d
UC_FLASH	xmc_device.h	430;"	d
UC_FLASH	xmc_device.h	439;"	d
UC_FLASH	xmc_device.h	448;"	d
UC_FLASH	xmc_device.h	457;"	d
UC_FLASH	xmc_device.h	466;"	d
UC_FLASH	xmc_device.h	475;"	d
UC_FLASH	xmc_device.h	484;"	d
UC_FLASH	xmc_device.h	493;"	d
UC_FLASH	xmc_device.h	502;"	d
UC_FLASH	xmc_device.h	511;"	d
UC_FLASH	xmc_device.h	520;"	d
UC_FLASH	xmc_device.h	529;"	d
UC_FLASH	xmc_device.h	538;"	d
UC_FLASH	xmc_device.h	546;"	d
UC_FLASH	xmc_device.h	554;"	d
UC_FLASH	xmc_device.h	562;"	d
UC_FLASH	xmc_device.h	570;"	d
UC_FLASH	xmc_device.h	578;"	d
UC_FLASH	xmc_device.h	586;"	d
UC_FLASH	xmc_device.h	594;"	d
UC_FLASH	xmc_device.h	602;"	d
UC_FLASH	xmc_device.h	610;"	d
UC_FLASH	xmc_device.h	618;"	d
UC_FLASH	xmc_device.h	626;"	d
UC_FLASH	xmc_device.h	634;"	d
UC_FLASH	xmc_device.h	642;"	d
UC_FLASH	xmc_device.h	650;"	d
UC_FLASH	xmc_device.h	658;"	d
UC_FLASH	xmc_device.h	666;"	d
UC_FLASH	xmc_device.h	674;"	d
UC_FLASH	xmc_device.h	682;"	d
UC_FLASH	xmc_device.h	690;"	d
UC_FLASH	xmc_device.h	698;"	d
UC_FLASH	xmc_device.h	706;"	d
UC_FLASH	xmc_device.h	714;"	d
UC_FLASH	xmc_device.h	722;"	d
UC_FLASH	xmc_device.h	730;"	d
UC_FLASH	xmc_device.h	738;"	d
UC_FLASH	xmc_device.h	746;"	d
UC_FLASH	xmc_device.h	754;"	d
UC_FLASH	xmc_device.h	762;"	d
UC_FLASH	xmc_device.h	770;"	d
UC_FLASH	xmc_device.h	778;"	d
UC_FLASH	xmc_device.h	786;"	d
UC_FLASH	xmc_device.h	794;"	d
UC_FLASH	xmc_device.h	802;"	d
UC_FLASH	xmc_device.h	810;"	d
UC_FLASH	xmc_device.h	818;"	d
UC_FLASH	xmc_device.h	826;"	d
UC_FLASH	xmc_device.h	834;"	d
UC_FLASH	xmc_device.h	843;"	d
UC_FLASH	xmc_device.h	852;"	d
UC_FLASH	xmc_device.h	861;"	d
UC_FLASH	xmc_device.h	870;"	d
UC_FLASH	xmc_device.h	879;"	d
UC_FLASH	xmc_device.h	888;"	d
UC_FLASH	xmc_device.h	897;"	d
UC_FLASH	xmc_device.h	906;"	d
UC_FLASH	xmc_device.h	915;"	d
UC_FLASH	xmc_device.h	924;"	d
UC_FLASH	xmc_device.h	933;"	d
UC_FLASH	xmc_device.h	940;"	d
UC_FLASH	xmc_device.h	949;"	d
UC_FLASH	xmc_device.h	958;"	d
UC_FLASH	xmc_device.h	967;"	d
UC_FLASH	xmc_device.h	976;"	d
UC_FLASH	xmc_device.h	985;"	d
UC_FLASH	xmc_device.h	994;"	d
UC_PACKAGE	xmc_device.h	1002;"	d
UC_PACKAGE	xmc_device.h	1011;"	d
UC_PACKAGE	xmc_device.h	1020;"	d
UC_PACKAGE	xmc_device.h	1029;"	d
UC_PACKAGE	xmc_device.h	1038;"	d
UC_PACKAGE	xmc_device.h	1047;"	d
UC_PACKAGE	xmc_device.h	1056;"	d
UC_PACKAGE	xmc_device.h	1065;"	d
UC_PACKAGE	xmc_device.h	1074;"	d
UC_PACKAGE	xmc_device.h	1083;"	d
UC_PACKAGE	xmc_device.h	1092;"	d
UC_PACKAGE	xmc_device.h	1100;"	d
UC_PACKAGE	xmc_device.h	1108;"	d
UC_PACKAGE	xmc_device.h	1116;"	d
UC_PACKAGE	xmc_device.h	1124;"	d
UC_PACKAGE	xmc_device.h	1133;"	d
UC_PACKAGE	xmc_device.h	1142;"	d
UC_PACKAGE	xmc_device.h	1151;"	d
UC_PACKAGE	xmc_device.h	1160;"	d
UC_PACKAGE	xmc_device.h	1169;"	d
UC_PACKAGE	xmc_device.h	1178;"	d
UC_PACKAGE	xmc_device.h	1187;"	d
UC_PACKAGE	xmc_device.h	1196;"	d
UC_PACKAGE	xmc_device.h	1205;"	d
UC_PACKAGE	xmc_device.h	1214;"	d
UC_PACKAGE	xmc_device.h	1223;"	d
UC_PACKAGE	xmc_device.h	1232;"	d
UC_PACKAGE	xmc_device.h	1241;"	d
UC_PACKAGE	xmc_device.h	1250;"	d
UC_PACKAGE	xmc_device.h	1259;"	d
UC_PACKAGE	xmc_device.h	125;"	d
UC_PACKAGE	xmc_device.h	1268;"	d
UC_PACKAGE	xmc_device.h	1277;"	d
UC_PACKAGE	xmc_device.h	1287;"	d
UC_PACKAGE	xmc_device.h	1296;"	d
UC_PACKAGE	xmc_device.h	1305;"	d
UC_PACKAGE	xmc_device.h	1314;"	d
UC_PACKAGE	xmc_device.h	1323;"	d
UC_PACKAGE	xmc_device.h	1332;"	d
UC_PACKAGE	xmc_device.h	1341;"	d
UC_PACKAGE	xmc_device.h	1350;"	d
UC_PACKAGE	xmc_device.h	1359;"	d
UC_PACKAGE	xmc_device.h	135;"	d
UC_PACKAGE	xmc_device.h	1368;"	d
UC_PACKAGE	xmc_device.h	1378;"	d
UC_PACKAGE	xmc_device.h	1388;"	d
UC_PACKAGE	xmc_device.h	1398;"	d
UC_PACKAGE	xmc_device.h	1408;"	d
UC_PACKAGE	xmc_device.h	1418;"	d
UC_PACKAGE	xmc_device.h	1428;"	d
UC_PACKAGE	xmc_device.h	1438;"	d
UC_PACKAGE	xmc_device.h	1448;"	d
UC_PACKAGE	xmc_device.h	145;"	d
UC_PACKAGE	xmc_device.h	155;"	d
UC_PACKAGE	xmc_device.h	165;"	d
UC_PACKAGE	xmc_device.h	175;"	d
UC_PACKAGE	xmc_device.h	185;"	d
UC_PACKAGE	xmc_device.h	195;"	d
UC_PACKAGE	xmc_device.h	205;"	d
UC_PACKAGE	xmc_device.h	215;"	d
UC_PACKAGE	xmc_device.h	225;"	d
UC_PACKAGE	xmc_device.h	235;"	d
UC_PACKAGE	xmc_device.h	245;"	d
UC_PACKAGE	xmc_device.h	255;"	d
UC_PACKAGE	xmc_device.h	265;"	d
UC_PACKAGE	xmc_device.h	275;"	d
UC_PACKAGE	xmc_device.h	284;"	d
UC_PACKAGE	xmc_device.h	293;"	d
UC_PACKAGE	xmc_device.h	302;"	d
UC_PACKAGE	xmc_device.h	311;"	d
UC_PACKAGE	xmc_device.h	320;"	d
UC_PACKAGE	xmc_device.h	329;"	d
UC_PACKAGE	xmc_device.h	338;"	d
UC_PACKAGE	xmc_device.h	347;"	d
UC_PACKAGE	xmc_device.h	356;"	d
UC_PACKAGE	xmc_device.h	365;"	d
UC_PACKAGE	xmc_device.h	374;"	d
UC_PACKAGE	xmc_device.h	383;"	d
UC_PACKAGE	xmc_device.h	392;"	d
UC_PACKAGE	xmc_device.h	401;"	d
UC_PACKAGE	xmc_device.h	411;"	d
UC_PACKAGE	xmc_device.h	420;"	d
UC_PACKAGE	xmc_device.h	429;"	d
UC_PACKAGE	xmc_device.h	438;"	d
UC_PACKAGE	xmc_device.h	447;"	d
UC_PACKAGE	xmc_device.h	456;"	d
UC_PACKAGE	xmc_device.h	465;"	d
UC_PACKAGE	xmc_device.h	474;"	d
UC_PACKAGE	xmc_device.h	483;"	d
UC_PACKAGE	xmc_device.h	492;"	d
UC_PACKAGE	xmc_device.h	501;"	d
UC_PACKAGE	xmc_device.h	510;"	d
UC_PACKAGE	xmc_device.h	519;"	d
UC_PACKAGE	xmc_device.h	528;"	d
UC_PACKAGE	xmc_device.h	537;"	d
UC_PACKAGE	xmc_device.h	545;"	d
UC_PACKAGE	xmc_device.h	553;"	d
UC_PACKAGE	xmc_device.h	561;"	d
UC_PACKAGE	xmc_device.h	569;"	d
UC_PACKAGE	xmc_device.h	577;"	d
UC_PACKAGE	xmc_device.h	585;"	d
UC_PACKAGE	xmc_device.h	593;"	d
UC_PACKAGE	xmc_device.h	601;"	d
UC_PACKAGE	xmc_device.h	609;"	d
UC_PACKAGE	xmc_device.h	617;"	d
UC_PACKAGE	xmc_device.h	625;"	d
UC_PACKAGE	xmc_device.h	633;"	d
UC_PACKAGE	xmc_device.h	641;"	d
UC_PACKAGE	xmc_device.h	649;"	d
UC_PACKAGE	xmc_device.h	657;"	d
UC_PACKAGE	xmc_device.h	665;"	d
UC_PACKAGE	xmc_device.h	673;"	d
UC_PACKAGE	xmc_device.h	681;"	d
UC_PACKAGE	xmc_device.h	689;"	d
UC_PACKAGE	xmc_device.h	697;"	d
UC_PACKAGE	xmc_device.h	705;"	d
UC_PACKAGE	xmc_device.h	713;"	d
UC_PACKAGE	xmc_device.h	721;"	d
UC_PACKAGE	xmc_device.h	729;"	d
UC_PACKAGE	xmc_device.h	737;"	d
UC_PACKAGE	xmc_device.h	745;"	d
UC_PACKAGE	xmc_device.h	753;"	d
UC_PACKAGE	xmc_device.h	761;"	d
UC_PACKAGE	xmc_device.h	769;"	d
UC_PACKAGE	xmc_device.h	777;"	d
UC_PACKAGE	xmc_device.h	785;"	d
UC_PACKAGE	xmc_device.h	793;"	d
UC_PACKAGE	xmc_device.h	801;"	d
UC_PACKAGE	xmc_device.h	809;"	d
UC_PACKAGE	xmc_device.h	817;"	d
UC_PACKAGE	xmc_device.h	825;"	d
UC_PACKAGE	xmc_device.h	833;"	d
UC_PACKAGE	xmc_device.h	842;"	d
UC_PACKAGE	xmc_device.h	851;"	d
UC_PACKAGE	xmc_device.h	860;"	d
UC_PACKAGE	xmc_device.h	869;"	d
UC_PACKAGE	xmc_device.h	878;"	d
UC_PACKAGE	xmc_device.h	887;"	d
UC_PACKAGE	xmc_device.h	896;"	d
UC_PACKAGE	xmc_device.h	905;"	d
UC_PACKAGE	xmc_device.h	914;"	d
UC_PACKAGE	xmc_device.h	923;"	d
UC_PACKAGE	xmc_device.h	932;"	d
UC_PACKAGE	xmc_device.h	939;"	d
UC_PACKAGE	xmc_device.h	948;"	d
UC_PACKAGE	xmc_device.h	957;"	d
UC_PACKAGE	xmc_device.h	966;"	d
UC_PACKAGE	xmc_device.h	975;"	d
UC_PACKAGE	xmc_device.h	984;"	d
UC_PACKAGE	xmc_device.h	993;"	d
UC_SERIES	xmc_device.h	1000;"	d
UC_SERIES	xmc_device.h	1009;"	d
UC_SERIES	xmc_device.h	1018;"	d
UC_SERIES	xmc_device.h	1027;"	d
UC_SERIES	xmc_device.h	1036;"	d
UC_SERIES	xmc_device.h	1045;"	d
UC_SERIES	xmc_device.h	1054;"	d
UC_SERIES	xmc_device.h	1063;"	d
UC_SERIES	xmc_device.h	1072;"	d
UC_SERIES	xmc_device.h	1081;"	d
UC_SERIES	xmc_device.h	1090;"	d
UC_SERIES	xmc_device.h	1098;"	d
UC_SERIES	xmc_device.h	1106;"	d
UC_SERIES	xmc_device.h	1114;"	d
UC_SERIES	xmc_device.h	1122;"	d
UC_SERIES	xmc_device.h	1131;"	d
UC_SERIES	xmc_device.h	1140;"	d
UC_SERIES	xmc_device.h	1149;"	d
UC_SERIES	xmc_device.h	1158;"	d
UC_SERIES	xmc_device.h	1167;"	d
UC_SERIES	xmc_device.h	1176;"	d
UC_SERIES	xmc_device.h	1185;"	d
UC_SERIES	xmc_device.h	1194;"	d
UC_SERIES	xmc_device.h	1203;"	d
UC_SERIES	xmc_device.h	1212;"	d
UC_SERIES	xmc_device.h	1221;"	d
UC_SERIES	xmc_device.h	1230;"	d
UC_SERIES	xmc_device.h	1239;"	d
UC_SERIES	xmc_device.h	123;"	d
UC_SERIES	xmc_device.h	1248;"	d
UC_SERIES	xmc_device.h	1257;"	d
UC_SERIES	xmc_device.h	1266;"	d
UC_SERIES	xmc_device.h	1275;"	d
UC_SERIES	xmc_device.h	1285;"	d
UC_SERIES	xmc_device.h	1294;"	d
UC_SERIES	xmc_device.h	1303;"	d
UC_SERIES	xmc_device.h	1312;"	d
UC_SERIES	xmc_device.h	1321;"	d
UC_SERIES	xmc_device.h	1330;"	d
UC_SERIES	xmc_device.h	1339;"	d
UC_SERIES	xmc_device.h	133;"	d
UC_SERIES	xmc_device.h	1348;"	d
UC_SERIES	xmc_device.h	1357;"	d
UC_SERIES	xmc_device.h	1366;"	d
UC_SERIES	xmc_device.h	1376;"	d
UC_SERIES	xmc_device.h	1386;"	d
UC_SERIES	xmc_device.h	1396;"	d
UC_SERIES	xmc_device.h	1406;"	d
UC_SERIES	xmc_device.h	1416;"	d
UC_SERIES	xmc_device.h	1426;"	d
UC_SERIES	xmc_device.h	1436;"	d
UC_SERIES	xmc_device.h	143;"	d
UC_SERIES	xmc_device.h	1446;"	d
UC_SERIES	xmc_device.h	153;"	d
UC_SERIES	xmc_device.h	163;"	d
UC_SERIES	xmc_device.h	173;"	d
UC_SERIES	xmc_device.h	183;"	d
UC_SERIES	xmc_device.h	193;"	d
UC_SERIES	xmc_device.h	203;"	d
UC_SERIES	xmc_device.h	213;"	d
UC_SERIES	xmc_device.h	223;"	d
UC_SERIES	xmc_device.h	233;"	d
UC_SERIES	xmc_device.h	243;"	d
UC_SERIES	xmc_device.h	253;"	d
UC_SERIES	xmc_device.h	263;"	d
UC_SERIES	xmc_device.h	273;"	d
UC_SERIES	xmc_device.h	282;"	d
UC_SERIES	xmc_device.h	291;"	d
UC_SERIES	xmc_device.h	300;"	d
UC_SERIES	xmc_device.h	309;"	d
UC_SERIES	xmc_device.h	318;"	d
UC_SERIES	xmc_device.h	327;"	d
UC_SERIES	xmc_device.h	336;"	d
UC_SERIES	xmc_device.h	345;"	d
UC_SERIES	xmc_device.h	354;"	d
UC_SERIES	xmc_device.h	363;"	d
UC_SERIES	xmc_device.h	372;"	d
UC_SERIES	xmc_device.h	381;"	d
UC_SERIES	xmc_device.h	390;"	d
UC_SERIES	xmc_device.h	399;"	d
UC_SERIES	xmc_device.h	409;"	d
UC_SERIES	xmc_device.h	418;"	d
UC_SERIES	xmc_device.h	427;"	d
UC_SERIES	xmc_device.h	436;"	d
UC_SERIES	xmc_device.h	445;"	d
UC_SERIES	xmc_device.h	454;"	d
UC_SERIES	xmc_device.h	463;"	d
UC_SERIES	xmc_device.h	472;"	d
UC_SERIES	xmc_device.h	481;"	d
UC_SERIES	xmc_device.h	490;"	d
UC_SERIES	xmc_device.h	499;"	d
UC_SERIES	xmc_device.h	508;"	d
UC_SERIES	xmc_device.h	517;"	d
UC_SERIES	xmc_device.h	526;"	d
UC_SERIES	xmc_device.h	535;"	d
UC_SERIES	xmc_device.h	543;"	d
UC_SERIES	xmc_device.h	551;"	d
UC_SERIES	xmc_device.h	559;"	d
UC_SERIES	xmc_device.h	567;"	d
UC_SERIES	xmc_device.h	575;"	d
UC_SERIES	xmc_device.h	583;"	d
UC_SERIES	xmc_device.h	591;"	d
UC_SERIES	xmc_device.h	599;"	d
UC_SERIES	xmc_device.h	607;"	d
UC_SERIES	xmc_device.h	615;"	d
UC_SERIES	xmc_device.h	623;"	d
UC_SERIES	xmc_device.h	631;"	d
UC_SERIES	xmc_device.h	639;"	d
UC_SERIES	xmc_device.h	647;"	d
UC_SERIES	xmc_device.h	655;"	d
UC_SERIES	xmc_device.h	663;"	d
UC_SERIES	xmc_device.h	671;"	d
UC_SERIES	xmc_device.h	679;"	d
UC_SERIES	xmc_device.h	687;"	d
UC_SERIES	xmc_device.h	695;"	d
UC_SERIES	xmc_device.h	703;"	d
UC_SERIES	xmc_device.h	711;"	d
UC_SERIES	xmc_device.h	719;"	d
UC_SERIES	xmc_device.h	727;"	d
UC_SERIES	xmc_device.h	735;"	d
UC_SERIES	xmc_device.h	743;"	d
UC_SERIES	xmc_device.h	751;"	d
UC_SERIES	xmc_device.h	759;"	d
UC_SERIES	xmc_device.h	767;"	d
UC_SERIES	xmc_device.h	775;"	d
UC_SERIES	xmc_device.h	783;"	d
UC_SERIES	xmc_device.h	791;"	d
UC_SERIES	xmc_device.h	799;"	d
UC_SERIES	xmc_device.h	807;"	d
UC_SERIES	xmc_device.h	815;"	d
UC_SERIES	xmc_device.h	823;"	d
UC_SERIES	xmc_device.h	831;"	d
UC_SERIES	xmc_device.h	840;"	d
UC_SERIES	xmc_device.h	849;"	d
UC_SERIES	xmc_device.h	858;"	d
UC_SERIES	xmc_device.h	867;"	d
UC_SERIES	xmc_device.h	876;"	d
UC_SERIES	xmc_device.h	885;"	d
UC_SERIES	xmc_device.h	894;"	d
UC_SERIES	xmc_device.h	903;"	d
UC_SERIES	xmc_device.h	912;"	d
UC_SERIES	xmc_device.h	921;"	d
UC_SERIES	xmc_device.h	930;"	d
UC_SERIES	xmc_device.h	937;"	d
UC_SERIES	xmc_device.h	946;"	d
UC_SERIES	xmc_device.h	955;"	d
UC_SERIES	xmc_device.h	964;"	d
UC_SERIES	xmc_device.h	973;"	d
UC_SERIES	xmc_device.h	982;"	d
UC_SERIES	xmc_device.h	991;"	d
USBH0_MAX_PIPE_NUM	xmc_usbh.h	106;"	d
USBH_PIPE_GET_INDEX	xmc_usbh.h	150;"	d
USB_CH_HCCHAR_LSDEV_Msk	xmc_usbh.h	121;"	d
USB_CH_HCCHARx_DEVADDR	xmc_usbh.h	119;"	d
USB_CH_HCCHARx_EPDIR	xmc_usbh.h	120;"	d
USB_CH_HCCHARx_EPNUM	xmc_usbh.h	116;"	d
USB_CH_HCCHARx_EPTYPE	xmc_usbh.h	117;"	d
USB_CH_HCCHARx_MCEC	xmc_usbh.h	118;"	d
USB_CH_HCCHARx_MPS	xmc_usbh.h	115;"	d
USB_CH_HCFG_FSLSPCS	xmc_usbh.h	133;"	d
USB_CH_HCFG_FSLSSUP	xmc_usbh.h	132;"	d
USB_CH_HCINTx_ALL	xmc_usbh.h	135;"	d
USB_CH_HCINTx_ERRORS	xmc_usbh.h	145;"	d
USB_CH_HCTSIZx_DPID	xmc_usbh.h	122;"	d
USB_CH_HCTSIZx_DPID_DATA0	xmc_usbh.h	123;"	d
USB_CH_HCTSIZx_DPID_DATA1	xmc_usbh.h	125;"	d
USB_CH_HCTSIZx_DPID_DATA2	xmc_usbh.h	124;"	d
USB_CH_HCTSIZx_DPID_MDATA	xmc_usbh.h	126;"	d
USB_CH_HCTSIZx_DPID_SETUP	xmc_usbh.h	127;"	d
USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT	xmc_usbh.h	128;"	d
USB_GRXSTSR_HOSTMODE_PktSts_IN_TRSF_CPL	xmc_usbh.h	129;"	d
USB_OTG_SUPPORTED	xmc_device.h	1461;"	d
USB_OTG_SUPPORTED	xmc_device.h	1467;"	d
USB_OTG_SUPPORTED	xmc_device.h	1473;"	d
USB_OTG_SUPPORTED	xmc_device.h	1489;"	d
USB_OTG_SUPPORTED	xmc_device.h	1495;"	d
USERCON	xmc_ebu.h	/^  __IO uint32_t  USERCON;$/;"	m	struct:__anon221
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1099;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1190;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	123;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1281;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1387;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1504;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1596;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1705;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	173;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1822;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	1914;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	229;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	279;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	335;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	385;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	441;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	491;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	552;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	617;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	674;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	67;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	739;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	796;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	902;"	d
USIC0_C0_DX0_DOUT0	xmc4_usic_map.h	993;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1100;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1191;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	124;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1282;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1388;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1505;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1597;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1706;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	174;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1823;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	1915;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	230;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	280;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	336;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	386;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	442;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	492;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	553;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	618;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	675;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	68;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	740;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	797;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	903;"	d
USIC0_C0_DX0_P1_4	xmc4_usic_map.h	994;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1101;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1192;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	125;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1283;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1389;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1506;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1598;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1707;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	175;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1824;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	1916;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	231;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	281;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	337;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	387;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	443;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	493;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	554;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	619;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	676;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	69;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	741;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	798;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	904;"	d
USIC0_C0_DX0_P1_5	xmc4_usic_map.h	995;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	1284;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	1390;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	1599;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	1708;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	1917;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	799;"	d
USIC0_C0_DX0_P4_7	xmc4_usic_map.h	996;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1102;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1193;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1285;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1391;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1507;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1600;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1709;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1825;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	1918;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	494;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	555;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	677;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	800;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	905;"	d
USIC0_C0_DX0_P5_0	xmc4_usic_map.h	997;"	d
USIC0_C0_DX0_P8_8	xmc4_usic_map.h	1392;"	d
USIC0_C0_DX0_P8_8	xmc4_usic_map.h	1710;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1103;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1194;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	126;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1286;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1393;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1508;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1601;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1711;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	176;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1826;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	1919;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	232;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	282;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	338;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	388;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	444;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	495;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	556;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	620;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	678;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	70;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	742;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	801;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	906;"	d
USIC0_C0_DX1_DX0INS	xmc4_usic_map.h	998;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1104;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1195;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	127;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1287;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1394;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1509;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1602;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1712;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	177;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1827;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	1920;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	233;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	283;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	339;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	389;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	445;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	496;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	557;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	621;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	679;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	71;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	743;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	802;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	907;"	d
USIC0_C0_DX1_P0_8	xmc4_usic_map.h	999;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1000;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1105;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1196;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1288;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	128;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1395;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1510;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1603;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1713;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	178;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1828;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	1921;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	234;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	284;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	340;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	390;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	446;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	497;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	558;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	622;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	680;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	72;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	744;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	803;"	d
USIC0_C0_DX1_P1_1	xmc4_usic_map.h	908;"	d
USIC0_C0_DX1_P8_3	xmc4_usic_map.h	1396;"	d
USIC0_C0_DX1_P8_3	xmc4_usic_map.h	1714;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1001;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1106;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1197;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1289;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	129;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1397;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1511;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1604;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1715;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	179;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1829;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	1922;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	235;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	285;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	341;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	391;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	447;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	498;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	559;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	623;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	681;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	73;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	745;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	804;"	d
USIC0_C0_DX1_SCLKOUT	xmc4_usic_map.h	909;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1002;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1107;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1198;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1290;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	130;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1398;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1512;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1605;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1716;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	180;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1830;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	1923;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	236;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	286;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	342;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	392;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	448;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	499;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	560;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	624;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	682;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	746;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	74;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	805;"	d
USIC0_C0_DX2_CCU40_SR1	xmc4_usic_map.h	910;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1003;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1108;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1199;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1291;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	131;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1399;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1513;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1606;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1717;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	181;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1831;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	1924;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	237;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	287;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	343;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	393;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	449;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	500;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	561;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	625;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	683;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	747;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	75;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	806;"	d
USIC0_C0_DX2_CCU80_SR1	xmc4_usic_map.h	911;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1004;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1109;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1200;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1292;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	132;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1400;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1514;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1607;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1718;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	182;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1832;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	1925;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	238;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	288;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	344;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	394;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	450;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	501;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	562;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	626;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	684;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	748;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	76;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	807;"	d
USIC0_C0_DX2_P0_7	xmc4_usic_map.h	912;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1005;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1110;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1201;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1293;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	133;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1401;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1515;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1608;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1719;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1833;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	183;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	1926;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	239;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	289;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	345;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	395;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	451;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	502;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	563;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	627;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	685;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	749;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	77;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	808;"	d
USIC0_C0_DX2_P1_0	xmc4_usic_map.h	913;"	d
USIC0_C0_DX2_P8_1	xmc4_usic_map.h	1402;"	d
USIC0_C0_DX2_P8_1	xmc4_usic_map.h	1720;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1006;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1111;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1202;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1294;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	134;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1403;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1516;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1609;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1721;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1834;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	184;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	1927;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	240;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	290;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	346;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	396;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	452;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	503;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	564;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	628;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	686;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	750;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	78;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	809;"	d
USIC0_C0_DX2_SELO0	xmc4_usic_map.h	914;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1007;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1112;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1203;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1295;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	135;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1404;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1517;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1610;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1722;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1835;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	185;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	1928;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	241;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	291;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	347;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	397;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	453;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	504;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	565;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	629;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	687;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	751;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	79;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	810;"	d
USIC0_C0_DX3_DOUT1	xmc4_usic_map.h	915;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1008;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1113;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1204;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1296;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	136;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1405;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1518;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1611;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1723;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1836;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	186;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	1929;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	242;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	292;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	348;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	398;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	454;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	505;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	566;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	630;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	688;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	752;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	80;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	811;"	d
USIC0_C0_DX4_DOUT2	xmc4_usic_map.h	916;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1009;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1114;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1205;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1297;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	137;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1406;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1519;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1612;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1724;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1837;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	187;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	1930;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	243;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	293;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	349;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	399;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	455;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	506;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	567;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	631;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	689;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	753;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	812;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	81;"	d
USIC0_C0_DX5_DOUT3	xmc4_usic_map.h	917;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1010;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1115;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1206;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1298;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	138;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1407;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1520;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1613;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1725;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1838;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	188;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	1931;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	244;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	294;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	350;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	400;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	456;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	507;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	568;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	632;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	690;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	754;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	813;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	82;"	d
USIC0_C1_DX0_DOUT0	xmc4_usic_map.h	918;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1011;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1116;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1207;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1299;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	139;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1408;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1521;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1614;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1726;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1839;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	189;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	1932;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	245;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	295;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	351;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	401;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	457;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	508;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	569;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	633;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	691;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	755;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	814;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	83;"	d
USIC0_C1_DX0_P2_2	xmc4_usic_map.h	919;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1012;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1117;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1208;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1300;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1409;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	140;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1522;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1615;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1727;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1840;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	190;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	1933;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	246;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	296;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	352;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	402;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	458;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	509;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	570;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	634;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	692;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	756;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	815;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	84;"	d
USIC0_C1_DX0_P2_5	xmc4_usic_map.h	920;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1013;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1301;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1410;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1616;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1728;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	1934;"	d
USIC0_C1_DX0_P3_13	xmc4_usic_map.h	816;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1014;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1118;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1209;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1302;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1411;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1523;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1617;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1729;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1841;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	1935;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	510;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	571;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	693;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	817;"	d
USIC0_C1_DX0_P4_0	xmc4_usic_map.h	921;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1015;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1303;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1412;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1618;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1730;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	1936;"	d
USIC0_C1_DX0_P6_3	xmc4_usic_map.h	818;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1016;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1119;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1210;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1304;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1413;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	141;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1524;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1619;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1731;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1842;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	191;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	1937;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	247;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	297;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	353;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	403;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	459;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	511;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	572;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	635;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	694;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	757;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	819;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	85;"	d
USIC0_C1_DX1_DX0INS	xmc4_usic_map.h	922;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1017;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1120;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1211;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1305;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1414;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	142;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1525;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1620;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1732;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1843;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	192;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	1938;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	248;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	298;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	354;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	404;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	460;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	512;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	573;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	636;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	695;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	758;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	820;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	86;"	d
USIC0_C1_DX1_P2_4	xmc4_usic_map.h	923;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1018;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1121;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1212;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1306;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1415;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1526;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1621;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1733;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1844;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	1939;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	193;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	299;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	405;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	513;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	574;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	696;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	821;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	87;"	d
USIC0_C1_DX1_P3_0	xmc4_usic_map.h	924;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1019;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1307;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1416;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1622;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1734;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	1940;"	d
USIC0_C1_DX1_P6_2	xmc4_usic_map.h	822;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1020;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1122;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1213;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1308;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1417;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	143;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1527;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1623;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1735;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1845;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	1941;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	194;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	249;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	300;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	355;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	406;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	461;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	514;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	575;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	637;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	697;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	759;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	823;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	88;"	d
USIC0_C1_DX1_SCLKOUT	xmc4_usic_map.h	925;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1021;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1123;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1214;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1309;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1418;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1528;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1624;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1736;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1846;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	1942;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	576;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	638;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	698;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	760;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	824;"	d
USIC0_C1_DX2_CCU42_SR1	xmc4_usic_map.h	926;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1022;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1124;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1215;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1310;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1419;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	144;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1529;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1625;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1737;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1847;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	1943;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	195;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	250;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	301;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	356;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	407;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	462;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	515;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	577;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	639;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	699;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	761;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	825;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	89;"	d
USIC0_C1_DX2_CCU80_SR1	xmc4_usic_map.h	927;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1023;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1125;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1216;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1311;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1420;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	145;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1530;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1626;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1738;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1848;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	1944;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	196;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	251;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	302;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	357;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	408;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	463;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	516;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	578;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	640;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	700;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	762;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	826;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	90;"	d
USIC0_C1_DX2_P2_3	xmc4_usic_map.h	928;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1024;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1126;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1217;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1312;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1421;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1531;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1627;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1739;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1849;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	1945;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	517;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	579;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	701;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	827;"	d
USIC0_C1_DX2_P3_1	xmc4_usic_map.h	929;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1025;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1313;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1422;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1628;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1740;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	1946;"	d
USIC0_C1_DX2_P6_1	xmc4_usic_map.h	828;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1026;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1127;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1218;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1314;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1423;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	146;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1532;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1629;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1741;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1850;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	1947;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	197;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	252;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	303;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	358;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	409;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	464;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	518;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	580;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	641;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	702;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	763;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	829;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	91;"	d
USIC0_C1_DX2_SELO0	xmc4_usic_map.h	930;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1027;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1128;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1219;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1315;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1424;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	147;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1533;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1630;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1742;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1851;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	1948;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	198;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	253;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	304;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	359;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	410;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	465;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	519;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	581;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	642;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	703;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	764;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	830;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	92;"	d
USIC0_C1_DX3_DOUT1	xmc4_usic_map.h	931;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1028;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1129;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1220;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1316;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1425;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	148;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1534;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1631;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1743;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1852;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	1949;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	199;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	254;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	305;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	360;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	411;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	466;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	520;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	582;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	643;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	704;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	765;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	831;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	932;"	d
USIC0_C1_DX4_DOUT2	xmc4_usic_map.h	93;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1029;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1130;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1221;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1317;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1426;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	149;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1535;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1632;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1744;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1853;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	1950;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	200;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	255;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	306;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	361;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	412;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	467;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	521;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	583;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	644;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	705;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	766;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	832;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	933;"	d
USIC0_C1_DX5_DOUT3	xmc4_usic_map.h	94;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1030;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1131;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1222;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1318;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1427;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	150;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1536;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1633;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1745;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1854;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	1951;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	201;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	256;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	307;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	362;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	413;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	468;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	522;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	584;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	645;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	706;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	767;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	833;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	934;"	d
USIC1_C0_DX0_DOUT0	xmc4_usic_map.h	95;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1031;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1132;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1223;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1319;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1428;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	151;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1537;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1634;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1746;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1855;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	1952;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	202;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	257;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	308;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	363;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	414;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	469;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	523;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	585;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	646;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	707;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	768;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	834;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	935;"	d
USIC1_C0_DX0_P0_4	xmc4_usic_map.h	96;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1032;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1133;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1224;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1320;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1429;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	152;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1538;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1635;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1747;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1856;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	1953;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	203;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	258;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	309;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	364;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	415;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	470;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	524;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	586;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	647;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	708;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	769;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	835;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	936;"	d
USIC1_C0_DX0_P0_5	xmc4_usic_map.h	97;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1430;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1539;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1636;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1748;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1857;"	d
USIC1_C0_DX0_P1_14	xmc4_usic_map.h	1954;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1033;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1134;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1225;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1321;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1431;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1540;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1637;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1749;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1858;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	1955;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	204;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	310;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	416;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	525;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	587;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	709;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	836;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	937;"	d
USIC1_C0_DX0_P2_14	xmc4_usic_map.h	98;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1034;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1135;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1226;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1322;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1432;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1541;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1638;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1750;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1859;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	1956;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	205;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	311;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	417;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	526;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	588;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	710;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	837;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	938;"	d
USIC1_C0_DX0_P2_15	xmc4_usic_map.h	99;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	100;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1035;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1136;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1227;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1323;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1433;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	153;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1542;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1639;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1751;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1860;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	1957;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	206;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	259;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	312;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	365;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	418;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	471;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	527;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	589;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	648;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	711;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	770;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	838;"	d
USIC1_C0_DX1_DX0INS	xmc4_usic_map.h	939;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	101;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1036;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1137;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1228;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1324;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1434;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1543;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1640;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1752;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1861;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	1958;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	207;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	313;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	419;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	528;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	590;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	649;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	712;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	771;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	839;"	d
USIC1_C0_DX1_P0_11	xmc4_usic_map.h	940;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1037;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1325;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1435;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1641;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1753;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	1959;"	d
USIC1_C0_DX1_P5_8	xmc4_usic_map.h	840;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	102;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1038;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1138;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1229;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1326;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1436;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1544;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	154;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1642;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1754;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1862;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	1960;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	208;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	260;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	314;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	366;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	420;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	472;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	529;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	591;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	650;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	713;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	772;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	841;"	d
USIC1_C0_DX1_SCLKOUT	xmc4_usic_map.h	941;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1039;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	103;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1139;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1230;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1327;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1437;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1545;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	155;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1643;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1755;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1863;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1961;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	209;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	261;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	315;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	367;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	421;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	473;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	530;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	592;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	651;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	714;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	773;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	842;"	d
USIC1_C0_DX2_CCU41_SR1	xmc4_usic_map.h	942;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1040;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1140;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1231;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1328;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1438;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1546;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1644;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1756;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1864;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1962;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	593;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	652;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	715;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	774;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	843;"	d
USIC1_C0_DX2_CCU81_SR1	xmc4_usic_map.h	943;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1041;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	104;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1141;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1232;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1329;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1439;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1547;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	156;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1645;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1757;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1865;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	1963;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	210;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	262;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	316;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	368;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	422;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	474;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	531;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	594;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	653;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	716;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	775;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	844;"	d
USIC1_C0_DX2_P0_6	xmc4_usic_map.h	944;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1042;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1330;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1440;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1646;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1758;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	1964;"	d
USIC1_C0_DX2_P5_9	xmc4_usic_map.h	845;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1043;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	105;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1142;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1233;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1331;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1441;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1548;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	157;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1647;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1759;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1866;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	1965;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	211;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	263;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	317;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	369;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	423;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	475;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	532;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	595;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	654;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	717;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	776;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	846;"	d
USIC1_C0_DX2_SELO0	xmc4_usic_map.h	945;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1044;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	106;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1143;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1234;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1332;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1442;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1549;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	158;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1648;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1760;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1867;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	1966;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	212;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	264;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	318;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	370;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	424;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	476;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	533;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	596;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	655;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	718;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	777;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	847;"	d
USIC1_C0_DX3_DOUT1	xmc4_usic_map.h	946;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1045;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	107;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1144;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1235;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1333;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1443;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1550;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	159;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1649;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1761;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1868;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	1967;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	213;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	265;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	319;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	371;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	425;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	477;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	534;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	597;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	656;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	719;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	778;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	848;"	d
USIC1_C0_DX4_DOUT2	xmc4_usic_map.h	947;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1046;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	108;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1145;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1236;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1334;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1444;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1551;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	160;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1650;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1762;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1869;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	1968;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	214;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	266;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	320;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	372;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	426;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	478;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	535;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	598;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	657;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	720;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	779;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	849;"	d
USIC1_C0_DX5_DOUT3	xmc4_usic_map.h	948;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1047;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	109;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1146;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1237;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1335;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1445;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1552;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	161;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1651;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1763;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1870;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	1969;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	215;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	267;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	321;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	373;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	427;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	479;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	536;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	599;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	658;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	721;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	780;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	850;"	d
USIC1_C1_DX0_DOUT0	xmc4_usic_map.h	949;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1048;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	110;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1147;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1238;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1336;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1446;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1553;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	162;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1652;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1764;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1871;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	1970;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	216;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	268;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	322;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	374;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	428;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	480;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	537;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	600;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	659;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	722;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	781;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	851;"	d
USIC1_C1_DX0_P0_0	xmc4_usic_map.h	950;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1049;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1337;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1447;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1653;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1765;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	1971;"	d
USIC1_C1_DX0_P3_14	xmc4_usic_map.h	852;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1050;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1338;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1448;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1654;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1766;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	1972;"	d
USIC1_C1_DX0_P3_15	xmc4_usic_map.h	853;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1051;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1339;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1449;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1655;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1767;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	1973;"	d
USIC1_C1_DX0_P4_2	xmc4_usic_map.h	854;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1052;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	111;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1148;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1239;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1340;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1450;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1554;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	163;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1656;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1768;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1872;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	1974;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	217;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	269;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	323;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	375;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	429;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	481;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	538;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	601;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	660;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	723;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	782;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	855;"	d
USIC1_C1_DX1_DX0INS	xmc4_usic_map.h	951;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1053;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	112;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1149;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1240;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1341;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1451;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1555;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1657;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1769;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1873;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	1975;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	218;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	324;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	430;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	539;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	602;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	661;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	724;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	783;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	856;"	d
USIC1_C1_DX1_P0_10	xmc4_usic_map.h	952;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1054;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1342;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1452;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1658;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1770;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	1976;"	d
USIC1_C1_DX1_P0_13	xmc4_usic_map.h	857;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1055;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1150;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1241;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1343;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1453;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1556;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1659;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1771;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1874;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	1977;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	540;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	603;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	725;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	858;"	d
USIC1_C1_DX1_P4_0	xmc4_usic_map.h	953;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1056;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	113;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1151;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1242;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1344;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1454;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1557;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	164;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1660;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1772;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1875;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	1978;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	219;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	270;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	325;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	376;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	431;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	482;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	541;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	604;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	662;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	726;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	784;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	859;"	d
USIC1_C1_DX1_SCLKOUT	xmc4_usic_map.h	954;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1057;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1152;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1243;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1345;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1455;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1558;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1661;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1773;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1876;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1979;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	605;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	663;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	727;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	785;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	860;"	d
USIC1_C1_DX2_CCU43_SR1	xmc4_usic_map.h	955;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1058;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1153;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1244;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1346;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1456;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1559;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1662;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1774;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1877;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1980;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	606;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	664;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	728;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	786;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	861;"	d
USIC1_C1_DX2_CCU81_SR1	xmc4_usic_map.h	956;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1059;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1154;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1245;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1347;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1457;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1560;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1663;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1775;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1878;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	1981;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	542;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	607;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	729;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	862;"	d
USIC1_C1_DX2_P0_12	xmc4_usic_map.h	957;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1060;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	114;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1155;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1246;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1348;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1458;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1561;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1664;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1776;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1879;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	1982;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	220;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	326;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	432;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	543;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	608;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	665;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	730;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	787;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	863;"	d
USIC1_C1_DX2_P0_9	xmc4_usic_map.h	958;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1061;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1156;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	115;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1247;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1349;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1459;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1562;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	165;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1665;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1777;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1880;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	1983;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	221;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	271;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	327;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	377;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	433;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	483;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	544;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	609;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	666;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	731;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	788;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	864;"	d
USIC1_C1_DX2_SELO0	xmc4_usic_map.h	959;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1062;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1157;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	116;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1248;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1350;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1460;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1563;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1666;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	166;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1778;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1881;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	1984;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	222;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	272;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	328;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	378;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	434;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	484;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	545;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	610;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	667;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	732;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	789;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	865;"	d
USIC1_C1_DX3_DOUT1	xmc4_usic_map.h	960;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1063;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1158;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	117;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1249;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1351;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1461;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1564;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1667;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	167;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1779;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1882;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	1985;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	223;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	273;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	329;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	379;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	435;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	485;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	546;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	611;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	668;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	733;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	790;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	866;"	d
USIC1_C1_DX4_DOUT2	xmc4_usic_map.h	961;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1064;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1159;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	118;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1250;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1352;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1462;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1565;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1668;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	168;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1780;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1883;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	1986;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	224;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	274;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	330;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	380;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	436;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	486;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	547;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	612;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	669;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	734;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	791;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	867;"	d
USIC1_C1_DX5_DOUT3	xmc4_usic_map.h	962;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1065;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1160;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1251;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1353;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1463;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1566;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1669;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1781;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1884;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	1987;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	868;"	d
USIC2_C0_DX0_DOUT0	xmc4_usic_map.h	963;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1066;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1354;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1464;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1670;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1782;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	1988;"	d
USIC2_C0_DX0_P3_7	xmc4_usic_map.h	869;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1067;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1161;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1252;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1355;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1465;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1567;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1671;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1783;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1885;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	1989;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	870;"	d
USIC2_C0_DX0_P5_0	xmc4_usic_map.h	964;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1068;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1162;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1253;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1356;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1466;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1568;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1672;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1784;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1886;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	1990;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	871;"	d
USIC2_C0_DX0_P5_1	xmc4_usic_map.h	965;"	d
USIC2_C0_DX0_P6_5	xmc4_usic_map.h	1467;"	d
USIC2_C0_DX0_P6_5	xmc4_usic_map.h	1673;"	d
USIC2_C0_DX0_P6_5	xmc4_usic_map.h	1785;"	d
USIC2_C0_DX0_P6_5	xmc4_usic_map.h	1991;"	d
USIC2_C0_DX0_P9_4	xmc4_usic_map.h	1468;"	d
USIC2_C0_DX0_P9_4	xmc4_usic_map.h	1786;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1069;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1163;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1254;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1357;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1469;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1569;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1674;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1787;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1887;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	1992;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	872;"	d
USIC2_C0_DX1_DX0INS	xmc4_usic_map.h	966;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1070;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1164;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1255;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1358;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1470;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1570;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1675;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1788;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1888;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	1993;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	873;"	d
USIC2_C0_DX1_P5_2	xmc4_usic_map.h	967;"	d
USIC2_C0_DX1_P9_1	xmc4_usic_map.h	1471;"	d
USIC2_C0_DX1_P9_1	xmc4_usic_map.h	1789;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1071;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1165;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1256;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1359;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1472;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1571;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1676;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1790;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1889;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	1994;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	874;"	d
USIC2_C0_DX1_SCLKOUT	xmc4_usic_map.h	968;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1072;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1166;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1257;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1360;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1473;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1572;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1677;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1791;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1890;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	1995;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	875;"	d
USIC2_C0_DX2_CCU41_SR1	xmc4_usic_map.h	969;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1073;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1167;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1258;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1361;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1474;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1573;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1678;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1792;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1891;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	1996;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	876;"	d
USIC2_C0_DX2_CCU81_SR1	xmc4_usic_map.h	970;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1074;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1362;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1475;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1679;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1793;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	1997;"	d
USIC2_C0_DX2_P5_3	xmc4_usic_map.h	877;"	d
USIC2_C0_DX2_P9_0	xmc4_usic_map.h	1476;"	d
USIC2_C0_DX2_P9_0	xmc4_usic_map.h	1794;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1075;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1168;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1259;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1363;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1477;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1574;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1680;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1795;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1892;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	1998;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	878;"	d
USIC2_C0_DX2_SELO0	xmc4_usic_map.h	971;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1076;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1169;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1260;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1364;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1478;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1575;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1681;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1796;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1893;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	1999;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	879;"	d
USIC2_C0_DX3_DOUT1	xmc4_usic_map.h	972;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1077;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1170;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1261;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1365;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1479;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1576;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1682;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1797;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	1894;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	2000;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	880;"	d
USIC2_C0_DX4_DOUT2	xmc4_usic_map.h	973;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1078;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1171;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1262;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1366;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1480;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1577;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1683;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1798;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	1895;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	2001;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	881;"	d
USIC2_C0_DX5_DOUT3	xmc4_usic_map.h	974;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1079;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1172;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1263;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1367;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1481;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1578;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1684;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1799;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	1896;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	2002;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	882;"	d
USIC2_C1_DX0_DOUT0	xmc4_usic_map.h	975;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	1080;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	1368;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	1482;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	1685;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	1800;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	2003;"	d
USIC2_C1_DX0_P3_12	xmc4_usic_map.h	883;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1081;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1173;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1264;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1369;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1483;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1579;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1686;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1801;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	1897;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	2004;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	884;"	d
USIC2_C1_DX0_P3_4	xmc4_usic_map.h	976;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1082;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1174;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1265;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1370;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1484;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1580;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1687;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1802;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	1898;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	2005;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	885;"	d
USIC2_C1_DX0_P3_5	xmc4_usic_map.h	977;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1083;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1175;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1266;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1371;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1485;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1581;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1688;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1803;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	1899;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	2006;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	886;"	d
USIC2_C1_DX0_P4_0	xmc4_usic_map.h	978;"	d
USIC2_C1_DX0_P4_6	xmc4_usic_map.h	1486;"	d
USIC2_C1_DX0_P4_6	xmc4_usic_map.h	1689;"	d
USIC2_C1_DX0_P4_6	xmc4_usic_map.h	1804;"	d
USIC2_C1_DX0_P4_6	xmc4_usic_map.h	2007;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1084;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1176;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1267;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1372;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1487;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1582;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1690;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1805;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	1900;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	2008;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	887;"	d
USIC2_C1_DX1_DX0INS	xmc4_usic_map.h	979;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1085;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1177;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1268;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1373;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1488;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1583;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1691;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1806;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	1901;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	2009;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	888;"	d
USIC2_C1_DX1_P3_6	xmc4_usic_map.h	980;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	1086;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	1374;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	1489;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	1692;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	1807;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	2010;"	d
USIC2_C1_DX1_P4_2	xmc4_usic_map.h	889;"	d
USIC2_C1_DX1_P9_9	xmc4_usic_map.h	1490;"	d
USIC2_C1_DX1_P9_9	xmc4_usic_map.h	1808;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1087;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1178;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1269;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1375;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1491;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1584;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1693;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1809;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	1902;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	2011;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	890;"	d
USIC2_C1_DX1_SCLKOUT	xmc4_usic_map.h	981;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1088;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1179;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1270;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1376;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1492;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1585;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1694;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1810;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	1903;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	2012;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	891;"	d
USIC2_C1_DX2_CCU43_SR1	xmc4_usic_map.h	982;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1089;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1180;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1271;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1377;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1493;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1586;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1695;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1811;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	1904;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	2013;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	892;"	d
USIC2_C1_DX2_CCU81_SR1	xmc4_usic_map.h	983;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1090;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1181;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1272;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1378;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1494;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1587;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1696;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1812;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	1905;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	2014;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	893;"	d
USIC2_C1_DX2_P4_1	xmc4_usic_map.h	984;"	d
USIC2_C1_DX2_P9_8	xmc4_usic_map.h	1495;"	d
USIC2_C1_DX2_P9_8	xmc4_usic_map.h	1813;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1091;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1182;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1273;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1379;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1496;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1588;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1697;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1814;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	1906;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	2015;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	894;"	d
USIC2_C1_DX2_SELO0	xmc4_usic_map.h	985;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1092;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1183;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1274;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1380;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1497;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1589;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1698;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1815;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	1907;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	2016;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	895;"	d
USIC2_C1_DX3_DOUT1	xmc4_usic_map.h	986;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1093;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1184;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1275;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1381;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1498;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1590;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1699;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1816;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	1908;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	2017;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	896;"	d
USIC2_C1_DX4_DOUT2	xmc4_usic_map.h	987;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1094;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1185;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1276;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1382;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1499;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1591;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1700;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1817;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	1909;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	2018;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	897;"	d
USIC2_C1_DX5_DOUT3	xmc4_usic_map.h	988;"	d
USIC_CH_DXCR_CM_Msk	xmc_usic.h	152;"	d
USIC_CH_DXCR_CM_Pos	xmc_usic.h	151;"	d
USIC_CH_DXCR_DFEN_Msk	xmc_usic.h	149;"	d
USIC_CH_DXCR_DPOL_Msk	xmc_usic.h	148;"	d
USIC_CH_DXCR_DSEL_Msk	xmc_usic.h	144;"	d
USIC_CH_DXCR_DSEL_Pos	xmc_usic.h	145;"	d
USIC_CH_DXCR_DSEN_Msk	xmc_usic.h	150;"	d
USIC_CH_DXCR_INSW_Msk	xmc_usic.h	153;"	d
USIC_CH_DXCR_INSW_pos	xmc_usic.h	154;"	d
USIC_CH_DXCR_SFSEL_Msk	xmc_usic.h	147;"	d
USIC_CH_DXCR_SFSEL_Pos	xmc_usic.h	146;"	d
USIC_INPUT_ALWAYS_1	xmc4_usic_map.h	64;"	d
Uninitialize	xmc_usbd.h	/^  XMC_USBD_STATUS_t       (*Uninitialize)       (void);									\/**< Pointer to @ref XMC_USBD_Uninitialize : De-initialize USB Device Interface.*\/$/;"	m	struct:XMC_USBD_DRIVER
Uninitialize	xmc_usbh.h	/^  int32_t               (*Uninitialize)          (void);                                     \/**< Pointer to \\ref ARM_USBH_Uninitialize : De-initialize USB Host Interface. *\/$/;"	m	struct:XMC_USBH_DRIVER
VERSION	xmc_dma.h	/^  __I  uint32_t  VERSION;$/;"	m	struct:__anon176
VQFN24	xmc_device.h	116;"	d
VQFN40	xmc_device.h	117;"	d
VQFN48	xmc_device.h	112;"	d
VQFN64	xmc_device.h	118;"	d
WAKEUP_CTRL	xmc_sdmmc.h	/^  __IO uint8_t   WAKEUP_CTRL;$/;"	m	struct:__anon263
WRAPR	xmc_ebu.h	/^    __IO uint32_t  WRAPR;$/;"	m	struct:__anon221::__anon222
WRCON	xmc_ebu.h	/^    __IO uint32_t  WRCON;$/;"	m	struct:__anon221::__anon222
XMC1	xmc_device.h	65;"	d
XMC11	xmc_device.h	78;"	d
XMC1100	xmc_device.h	104;"	d
XMC12	xmc_device.h	77;"	d
XMC1200	xmc_device.h	100;"	d
XMC1201	xmc_device.h	101;"	d
XMC1202	xmc_device.h	102;"	d
XMC1203	xmc_device.h	103;"	d
XMC13	xmc_device.h	76;"	d
XMC1300	xmc_device.h	97;"	d
XMC1301	xmc_device.h	98;"	d
XMC1302	xmc_device.h	99;"	d
XMC14	xmc_device.h	75;"	d
XMC1401	xmc_device.h	93;"	d
XMC1402	xmc_device.h	94;"	d
XMC1403	xmc_device.h	95;"	d
XMC1404	xmc_device.h	96;"	d
XMC4	xmc_device.h	64;"	d
XMC41	xmc_device.h	74;"	d
XMC4100	xmc_device.h	90;"	d
XMC4104	xmc_device.h	91;"	d
XMC4108	xmc_device.h	92;"	d
XMC42	xmc_device.h	73;"	d
XMC4200	xmc_device.h	89;"	d
XMC43	xmc_device.h	72;"	d
XMC4300	xmc_device.h	88;"	d
XMC44	xmc_device.h	71;"	d
XMC4400	xmc_device.h	86;"	d
XMC4402	xmc_device.h	87;"	d
XMC45	xmc_device.h	70;"	d
XMC4500	xmc_device.h	83;"	d
XMC4502	xmc_device.h	84;"	d
XMC4504	xmc_device.h	85;"	d
XMC47	xmc_device.h	69;"	d
XMC4700	xmc_device.h	82;"	d
XMC48	xmc_device.h	68;"	d
XMC4800	xmc_device.h	81;"	d
XMC4_CCU4_MAP_H	xmc4_ccu4_map.h	49;"	d
XMC4_CCU8_MAP_H	xmc4_ccu8_map.h	49;"	d
XMC4_ERU_MAP_H	xmc4_eru_map.h	52;"	d
XMC4_FLASH_H	xmc4_flash.h	68;"	d
XMC4_GPIO_H	xmc4_gpio.h	52;"	d
XMC4_GPIO_MAP_H	xmc4_gpio_map.h	74;"	d
XMC4_RTC_H	xmc4_rtc.h	50;"	d
XMC4_SCU_H	xmc4_scu.h	83;"	d
XMC4_USIC_MAP_H	xmc4_usic_map.h	58;"	d
XMC_ADC_MAP_H	xmc_vadc_map.h	62;"	d
XMC_ASSERT	xmc_common.h	130;"	d
XMC_ASSERT	xmc_common.h	132;"	d
XMC_BCCU0_TRIGOUT	xmc_vadc_map.h	99;"	d
XMC_CAN_ARBITRATION_MODE	xmc_can.h	/^typedef enum XMC_CAN_ARBITRATION_MODE$/;"	g
XMC_CAN_ARBITRATION_MODE_IDE_DIR_BASED_PRIO_2	xmc_can.h	/^  XMC_CAN_ARBITRATION_MODE_IDE_DIR_BASED_PRIO_2 = 2U, \/**< Transmit acceptance filtering is based on the CAN identifier *\/$/;"	e	enum:XMC_CAN_ARBITRATION_MODE
XMC_CAN_ARBITRATION_MODE_ORDER_BASED_PRIO_1	xmc_can.h	/^  XMC_CAN_ARBITRATION_MODE_ORDER_BASED_PRIO_1 = 1U,   \/**< Transmit acceptance based in the order(prio) *\/$/;"	e	enum:XMC_CAN_ARBITRATION_MODE
XMC_CAN_ARBITRATION_MODE_ORDER_BASED_PRIO_3	xmc_can.h	/^  XMC_CAN_ARBITRATION_MODE_ORDER_BASED_PRIO_3 = 3U    \/**< Transmit acceptance based in the order *\/$/;"	e	enum:XMC_CAN_ARBITRATION_MODE
XMC_CAN_ARBITRATION_MODE_t	xmc_can.h	/^} XMC_CAN_ARBITRATION_MODE_t;$/;"	t	typeref:enum:XMC_CAN_ARBITRATION_MODE
XMC_CAN_CANCLKSRC	xmc_can.h	/^typedef enum XMC_CAN_CANCLKSRC$/;"	g
XMC_CAN_CANCLKSRC_FOHP	xmc_can.h	/^  XMC_CAN_CANCLKSRC_FOHP = 0x2U, \/**< Use high performance oscillator (fOHP) as MCAN baudrate generator input clock. @note Only available for XMC1400, XMC4800 and XMC4700 series*\/$/;"	e	enum:XMC_CAN_CANCLKSRC
XMC_CAN_CANCLKSRC_FPERI	xmc_can.h	/^  XMC_CAN_CANCLKSRC_FPERI = 0x1U, \/**< Use peripheral clock as MCAN baudrate generator input clock. *\/$/;"	e	enum:XMC_CAN_CANCLKSRC
XMC_CAN_CANCLKSRC_t	xmc_can.h	/^} XMC_CAN_CANCLKSRC_t;$/;"	t	typeref:enum:XMC_CAN_CANCLKSRC
XMC_CAN_DM	xmc_can.h	/^typedef enum XMC_CAN_DM$/;"	g
XMC_CAN_DM_FRACTIONAL	xmc_can.h	/^  XMC_CAN_DM_FRACTIONAL = 2U,  \/**< Fractional divider mode *\/$/;"	e	enum:XMC_CAN_DM
XMC_CAN_DM_NORMAL	xmc_can.h	/^  XMC_CAN_DM_NORMAL = 1U,      \/**< Normal divider mode *\/$/;"	e	enum:XMC_CAN_DM
XMC_CAN_DM_OFF	xmc_can.h	/^  XMC_CAN_DM_OFF = 3U          \/**< Divider Mode in off-state*\/$/;"	e	enum:XMC_CAN_DM
XMC_CAN_DM_t	xmc_can.h	/^} XMC_CAN_DM_t;$/;"	t	typeref:enum:XMC_CAN_DM
XMC_CAN_EventTrigger	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_EventTrigger(XMC_CAN_t *const obj,const XMC_CAN_NODE_INTERRUPT_TRIGGER_t service_requestr)$/;"	f
XMC_CAN_FIFO_CONFIG	xmc_can.h	/^typedef struct XMC_CAN_FIFO_CONFIG$/;"	s
XMC_CAN_FIFO_CONFIG_t	xmc_can.h	/^} XMC_CAN_FIFO_CONFIG_t;$/;"	t	typeref:struct:XMC_CAN_FIFO_CONFIG
XMC_CAN_FIFO_DisableForeingRemoteRequest	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_DisableForeingRemoteRequest(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_DisableRemoteMonitoring	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_DisableRemoteMonitoring(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_DisableSingleDataTransfer	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_DisableSingleDataTransfer(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_EnableForeignRemoteRequest	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_EnableForeignRemoteRequest(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_EnableRemoteMonitoring	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_EnableRemoteMonitoring(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_EnableSingleDataTransfer	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_EnableSingleDataTransfer(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_GetCurrentMO	xmc_can.h	/^__STATIC_INLINE uint8_t XMC_CAN_FIFO_GetCurrentMO(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_FIFO_SetSELMO	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_FIFO_SetSELMO(const XMC_CAN_MO_t *const can_mo,const uint8_t select_pointer)$/;"	f
XMC_CAN_FRAME_COUNT_MODE	xmc_can.h	/^  XMC_CAN_FRAME_COUNT_MODE = 0U,       \/**< Frame Count Mode *\/$/;"	e	enum:XMC_CAN_FRAME_COUNT_MODE
XMC_CAN_FRAME_COUNT_MODE	xmc_can.h	/^typedef enum XMC_CAN_FRAME_COUNT_MODE$/;"	g
XMC_CAN_FRAME_COUNT_MODE_BIT_TIMING	xmc_can.h	/^  XMC_CAN_FRAME_COUNT_MODE_BIT_TIMING = 2U   \/**< Used for baud rate detection and analysis of the bit timing *\/$/;"	e	enum:XMC_CAN_FRAME_COUNT_MODE
XMC_CAN_FRAME_COUNT_MODE_TIME_STAMP	xmc_can.h	/^  XMC_CAN_FRAME_COUNT_MODE_TIME_STAMP = 1U,  \/**< The frame counter is incremented with the beginning of a new bit time*\/$/;"	e	enum:XMC_CAN_FRAME_COUNT_MODE
XMC_CAN_FRAME_COUNT_MODE_t	xmc_can.h	/^} XMC_CAN_FRAME_COUNT_MODE_t;$/;"	t	typeref:enum:XMC_CAN_FRAME_COUNT_MODE
XMC_CAN_FRAME_TYPE	xmc_can.h	/^typedef enum XMC_CAN_FRAME_TYPE$/;"	g
XMC_CAN_FRAME_TYPE_EXTENDED_29BITS	xmc_can.h	/^  XMC_CAN_FRAME_TYPE_EXTENDED_29BITS  \/**< Extended type identifier*\/$/;"	e	enum:XMC_CAN_FRAME_TYPE
XMC_CAN_FRAME_TYPE_STANDARD_11BITS	xmc_can.h	/^  XMC_CAN_FRAME_TYPE_STANDARD_11BITS, \/**< Standard type identifier*\/$/;"	e	enum:XMC_CAN_FRAME_TYPE
XMC_CAN_FRAME_TYPE_t	xmc_can.h	/^} XMC_CAN_FRAME_TYPE_t;$/;"	t	typeref:enum:XMC_CAN_FRAME_TYPE
XMC_CAN_GATEWAY_CONFIG	xmc_can.h	/^typedef struct XMC_CAN_GATEWAY_CONFIG$/;"	s
XMC_CAN_GATEWAY_CONFIG_t	xmc_can.h	/^} XMC_CAN_GATEWAY_CONFIG_t;$/;"	t	typeref:struct:XMC_CAN_GATEWAY_CONFIG
XMC_CAN_GATEWAY_InitDesObject	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_GATEWAY_InitDesObject(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_H	xmc_can.h	98;"	d
XMC_CAN_IsPanelControlReady	xmc_can.h	/^__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)$/;"	f
XMC_CAN_LOOKBACKMODE	xmc_can.h	/^typedef enum XMC_CAN_LOOKBACKMODE$/;"	g
XMC_CAN_LOOKBACKMODE_DISABLED	xmc_can.h	/^  XMC_CAN_LOOKBACKMODE_DISABLED   \/**< Each CAN node can be connected to the external CAN bus *\/$/;"	e	enum:XMC_CAN_LOOKBACKMODE
XMC_CAN_LOOKBACKMODE_ENABLED	xmc_can.h	/^  XMC_CAN_LOOKBACKMODE_ENABLED,   \/**< Each CAN node can be connected to the internal CAN bus  *\/$/;"	e	enum:XMC_CAN_LOOKBACKMODE
XMC_CAN_LOOKBACKMODE_t	xmc_can.h	/^} XMC_CAN_LOOKBACKMODE_t;$/;"	t	typeref:enum:XMC_CAN_LOOKBACKMODE
XMC_CAN_MAP_H	xmc_can_map.h	53;"	d
XMC_CAN_MO	xmc_can.h	/^typedef struct XMC_CAN_MO$/;"	s
XMC_CAN_MO_AcceptOnlyMatchingIDE	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_AcceptOnlyMatchingIDE(XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_AcceptStandardAndExtendedID	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_AcceptStandardAndExtendedID(XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_DataLengthCode	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_DataLengthCode(const XMC_CAN_MO_t *const can_mo,const uint8_t data_length_code)$/;"	f
XMC_CAN_MO_DisableEvent	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_DisableEvent(const XMC_CAN_MO_t *const can_mo,$/;"	f
XMC_CAN_MO_DisableSingleTransmitTrial	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_DisableSingleTransmitTrial(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_EVENT	xmc_can.h	/^typedef enum XMC_CAN_MO_EVENT$/;"	g
XMC_CAN_MO_EVENT_OVERFLOW	xmc_can.h	/^  XMC_CAN_MO_EVENT_OVERFLOW = CAN_MO_MOFCR_OVIE_Msk,  \/**< Message Object overflow event *\/$/;"	e	enum:XMC_CAN_MO_EVENT
XMC_CAN_MO_EVENT_RECEIVE	xmc_can.h	/^  XMC_CAN_MO_EVENT_RECEIVE = CAN_MO_MOFCR_RXIE_Msk,   \/**< Message Object receive event *\/$/;"	e	enum:XMC_CAN_MO_EVENT
XMC_CAN_MO_EVENT_TRANSMIT	xmc_can.h	/^  XMC_CAN_MO_EVENT_TRANSMIT = CAN_MO_MOFCR_TXIE_Msk,  \/**< Message Object transmit event *\/$/;"	e	enum:XMC_CAN_MO_EVENT
XMC_CAN_MO_EVENT_t	xmc_can.h	/^} XMC_CAN_MO_EVENT_t;$/;"	t	typeref:enum:XMC_CAN_MO_EVENT
XMC_CAN_MO_EnableEvent	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,$/;"	f
XMC_CAN_MO_EnableSingleTransmitTrial	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_EnableSingleTransmitTrial(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_GetDataLengthCode	xmc_can.h	/^__STATIC_INLINE uint8_t XMC_CAN_MO_GetDataLengthCode(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_GetStatus	xmc_can.h	/^__STATIC_INLINE uint32_t XMC_CAN_MO_GetStatus(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_MOAR_STDID_Msk	xmc_can.h	167;"	d
XMC_CAN_MO_MOAR_STDID_Pos	xmc_can.h	165;"	d
XMC_CAN_MO_POINTER_EVENT	xmc_can.h	/^typedef enum XMC_CAN_MO_POINTER_EVENT$/;"	g
XMC_CAN_MO_POINTER_EVENT_RECEIVE	xmc_can.h	/^  XMC_CAN_MO_POINTER_EVENT_RECEIVE = CAN_MO_MOIPR_RXINP_Pos       \/**< Receive Event node pointer *\/$/;"	e	enum:XMC_CAN_MO_POINTER_EVENT
XMC_CAN_MO_POINTER_EVENT_TRANSMIT	xmc_can.h	/^  XMC_CAN_MO_POINTER_EVENT_TRANSMIT = CAN_MO_MOIPR_TXINP_Pos,     \/**< Transmit Event node pointer *\/$/;"	e	enum:XMC_CAN_MO_POINTER_EVENT
XMC_CAN_MO_POINTER_EVENT_t	xmc_can.h	/^} XMC_CAN_MO_POINTER_EVENT_t;$/;"	t	typeref:enum:XMC_CAN_MO_POINTER_EVENT
XMC_CAN_MO_RESET_STATUS	xmc_can.h	/^typedef enum XMC_CAN_MO_RESET_STATUS$/;"	g
XMC_CAN_MO_RESET_STATUS_MESSAGE_DIRECTION	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_MESSAGE_DIRECTION = CAN_MO_MOCTR_RESDIR_Msk \/**< Reset message direction *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_MESSAGE_LOST	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_MESSAGE_LOST = CAN_MO_MOCTR_RESMSGLST_Msk,  \/**< Reset message lost *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_MESSAGE_VALID	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_MESSAGE_VALID = CAN_MO_MOCTR_RESMSGVAL_Msk, \/**< Reset message valid *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_NEW_DATA	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_NEW_DATA = CAN_MO_MOCTR_RESNEWDAT_Msk,      \/**< Reset new data *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_RX_ENABLE	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_RX_ENABLE = CAN_MO_MOCTR_RESRXEN_Msk,       \/**< Reset receive enable *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_RX_PENDING	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_RX_PENDING = CAN_MO_MOCTR_RESRXPND_Msk,     \/**< Reset receive pending *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_RX_TX_SELECTED	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_RX_TX_SELECTED = CAN_MO_MOCTR_RESRTSEL_Msk, \/**< Reset transmit\/receive selected *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_RX_UPDATING	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_RX_UPDATING = CAN_MO_MOCTR_RESRXUPD_Msk,    \/**< Reset receive updating *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_TX_ENABLE0	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_TX_ENABLE0 = CAN_MO_MOCTR_RESTXEN0_Msk,     \/**< Reset transmit enable 0 *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_TX_ENABLE1	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_TX_ENABLE1 = CAN_MO_MOCTR_RESTXEN1_Msk,     \/**< Reset transmit enable 1 *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_TX_PENDING	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_TX_PENDING = CAN_MO_MOCTR_RESTXPND_Msk,     \/**< Reset transmit pending *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_TX_REQUEST	xmc_can.h	/^  XMC_CAN_MO_RESET_STATUS_TX_REQUEST = CAN_MO_MOCTR_RESTXRQ_Msk,      \/**< Reset transmit request *\/$/;"	e	enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_RESET_STATUS_t	xmc_can.h	/^} XMC_CAN_MO_RESET_STATUS_t;$/;"	t	typeref:enum:XMC_CAN_MO_RESET_STATUS
XMC_CAN_MO_ResetStatus	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo,const uint32_t mask)$/;"	f
XMC_CAN_MO_SET_STATUS	xmc_can.h	/^typedef enum XMC_CAN_MO_SET_STATUS$/;"	g
XMC_CAN_MO_SET_STATUS_MESSAGE_DIRECTION	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_MESSAGE_DIRECTION = CAN_MO_MOCTR_SETDIR_Msk \/**< Set message direction *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_MESSAGE_LOST	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_MESSAGE_LOST = CAN_MO_MOCTR_SETMSGLST_Msk,  \/**< Set message lost *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_MESSAGE_VALID	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_MESSAGE_VALID = CAN_MO_MOCTR_SETMSGVAL_Msk, \/**< Set message valid *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_NEW_DATA	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_NEW_DATA = CAN_MO_MOCTR_SETNEWDAT_Msk,      \/**< Set new data *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_RX_ENABLE	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_RX_ENABLE = CAN_MO_MOCTR_SETRXEN_Msk,       \/**< Set receive enable *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_RX_PENDING	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_RX_PENDING = CAN_MO_MOCTR_SETRXPND_Msk,     \/**< Set receive pending *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_RX_TX_SELECTED	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_RX_TX_SELECTED = CAN_MO_MOCTR_SETRTSEL_Msk, \/**< Set transmit\/receive selected *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_RX_UPDATING	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_RX_UPDATING = CAN_MO_MOCTR_SETRXUPD_Msk,    \/**< Set receive updating *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_TX_ENABLE0	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_TX_ENABLE0 = CAN_MO_MOCTR_SETTXEN0_Msk,     \/**< Set transmit enable 0 *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_TX_ENABLE1	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_TX_ENABLE1 = CAN_MO_MOCTR_SETTXEN1_Msk,     \/**< Set transmit enable 1 *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_TX_PENDING	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_TX_PENDING = CAN_MO_MOCTR_SETTXPND_Msk,     \/**< Set transmit pending *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_TX_REQUEST	xmc_can.h	/^  XMC_CAN_MO_SET_STATUS_TX_REQUEST = CAN_MO_MOCTR_SETTXRQ_Msk,      \/**< Set transmit request *\/$/;"	e	enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_SET_STATUS_t	xmc_can.h	/^} XMC_CAN_MO_SET_STATUS_t;$/;"	t	typeref:enum:XMC_CAN_MO_SET_STATUS
XMC_CAN_MO_STATUS	xmc_can.h	/^typedef enum XMC_CAN_MO_STATUS$/;"	g
XMC_CAN_MO_STATUS_LIST	xmc_can.h	/^  XMC_CAN_MO_STATUS_LIST = CAN_MO_MOSTAT_LIST_Msk,                          \/**< List allocation *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_MESSAGE_DIRECTION	xmc_can.h	/^  XMC_CAN_MO_STATUS_MESSAGE_DIRECTION = CAN_MO_MOSTAT_DIR_Msk,              \/**< Message direction *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_MESSAGE_LOST	xmc_can.h	/^  XMC_CAN_MO_STATUS_MESSAGE_LOST = CAN_MO_MOSTAT_MSGLST_Msk,                \/**< CAN message is lost because NEWDAT has become set again when it has already been set or No CAN message is lost *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_MESSAGE_VALID	xmc_can.h	/^  XMC_CAN_MO_STATUS_MESSAGE_VALID = CAN_MO_MOSTAT_MSGVAL_Msk,               \/**< Message valid *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_NEW_DATA	xmc_can.h	/^  XMC_CAN_MO_STATUS_NEW_DATA = CAN_MO_MOSTAT_NEWDAT_Msk,                    \/**< Defines no update of the message object since last flag reset or Message object has been updated *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_POINTER_TO_NEXT_MO	xmc_can.h	/^  XMC_CAN_MO_STATUS_POINTER_TO_NEXT_MO = (int32_t)CAN_MO_MOSTAT_PNEXT_Msk   \/**< Pointer to next Message Object *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_POINTER_TO_PREVIOUS_MO	xmc_can.h	/^  XMC_CAN_MO_STATUS_POINTER_TO_PREVIOUS_MO = CAN_MO_MOSTAT_PPREV_Msk,     \/**< Pointer to previous Message Object *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_RX_ENABLE	xmc_can.h	/^  XMC_CAN_MO_STATUS_RX_ENABLE = CAN_MO_MOSTAT_RXEN_Msk,                     \/**< Receive enable *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_RX_PENDING	xmc_can.h	/^  XMC_CAN_MO_STATUS_RX_PENDING = CAN_MO_MOSTAT_RXPND_Msk,                   \/**< Defines message has been successfully received or not received *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_RX_TX_SELECTED	xmc_can.h	/^  XMC_CAN_MO_STATUS_RX_TX_SELECTED = CAN_MO_MOSTAT_RTSEL_Msk,               \/**< Transmit\/Receive selected *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_RX_UPDATING	xmc_can.h	/^  XMC_CAN_MO_STATUS_RX_UPDATING = CAN_MO_MOSTAT_RXUPD_Msk,                  \/**< Defines Message identifier, DLC, and data of the message object are currently updated or not updated *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_TX_ENABLE0	xmc_can.h	/^  XMC_CAN_MO_STATUS_TX_ENABLE0 = CAN_MO_MOSTAT_TXEN0_Msk,                   \/**< Transmit enable 0 *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_TX_ENABLE1	xmc_can.h	/^  XMC_CAN_MO_STATUS_TX_ENABLE1 = CAN_MO_MOSTAT_TXEN1_Msk,                   \/**< Transmit enable 1 *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_TX_PENDING	xmc_can.h	/^  XMC_CAN_MO_STATUS_TX_PENDING = CAN_MO_MOSTAT_TXPND_Msk,                   \/**< Defines message has been successfully transmitted or not transmitted *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_TX_REQUEST	xmc_can.h	/^  XMC_CAN_MO_STATUS_TX_REQUEST = CAN_MO_MOSTAT_TXRQ_Msk,                    \/**< Transmit request *\/$/;"	e	enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_STATUS_t	xmc_can.h	/^} XMC_CAN_MO_STATUS_t;$/;"	t	typeref:enum:XMC_CAN_MO_STATUS
XMC_CAN_MO_SetDataLengthCode	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_SetDataLengthCode(XMC_CAN_MO_t *const can_mo,const uint8_t data_length_code)$/;"	f
XMC_CAN_MO_SetEventNodePointer	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,$/;"	f
XMC_CAN_MO_SetExtendedID	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_SetExtendedID(XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_SetStandardID	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_SetStandardID(XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_MO_SetStatus	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_MO_SetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)$/;"	f
XMC_CAN_MO_TYPE	xmc_can.h	/^typedef enum XMC_CAN_MO_TYPE$/;"	g
XMC_CAN_MO_TYPE_RECMSGOBJ	xmc_can.h	/^  XMC_CAN_MO_TYPE_RECMSGOBJ,   \/**< Receive Message Object selected *\/$/;"	e	enum:XMC_CAN_MO_TYPE
XMC_CAN_MO_TYPE_TRANSMSGOBJ	xmc_can.h	/^  XMC_CAN_MO_TYPE_TRANSMSGOBJ  \/**< Transmit Message Object selected *\/$/;"	e	enum:XMC_CAN_MO_TYPE
XMC_CAN_MO_TYPE_t	xmc_can.h	/^} XMC_CAN_MO_TYPE_t;$/;"	t	typeref:enum:XMC_CAN_MO_TYPE
XMC_CAN_MO_t	xmc_can.h	/^} XMC_CAN_MO_t;$/;"	t	typeref:struct:XMC_CAN_MO
XMC_CAN_NODE_CONTROL	xmc_can.h	/^typedef enum XMC_CAN_NODE_CONTROL$/;"	g
XMC_CAN_NODE_CONTROL_ALERT_INT_ENABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_ALERT_INT_ENABLE = CAN_NODE_NCR_ALIE_Msk,     \/**< Alert Event Enable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_CAN_ANALYZER_NODEDE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_CAN_ANALYZER_NODEDE = CAN_NODE_NCR_CALM_Msk,  \/**< CAN Analyzer mode *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_CAN_DISABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_CAN_DISABLE = CAN_NODE_NCR_CANDIS_Msk,        \/**< CAN disable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_CONF_CHANGE_ENABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_CONF_CHANGE_ENABLE= CAN_NODE_NCR_CCE_Msk,     \/**< Configuration change enable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_LEC_INT_ENABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_LEC_INT_ENABLE = CAN_NODE_NCR_LECIE_Msk,      \/**< LEC Indicated Error Event Enable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_NODE_INIT	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_NODE_INIT = CAN_NODE_NCR_INIT_Msk,            \/**< Node initialization *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_SUSPENDED_ENABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_SUSPENDED_ENABLE = CAN_NODE_NCR_SUSEN_Msk     \/**< Suspend Enable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_TX_INT_ENABLE	xmc_can.h	/^  XMC_CAN_NODE_CONTROL_TX_INT_ENABLE = CAN_NODE_NCR_TRIE_Msk,        \/**< Transfer event enable *\/$/;"	e	enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_CONTROL_t	xmc_can.h	/^} XMC_CAN_NODE_CONTROL_t;$/;"	t	typeref:enum:XMC_CAN_NODE_CONTROL
XMC_CAN_NODE_ClearStatus	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_ClearStatus(XMC_CAN_NODE_t *const can_node,XMC_CAN_NODE_STATUS_t can_node_status)$/;"	f
XMC_CAN_NODE_Disable	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_Disable(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_DisableConfigurationChange	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_DisableLoopBack	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_DisableLoopBack(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_DisableTransmit	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_DisableTransmit(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_EVENT	xmc_can.h	/^typedef enum XMC_CAN_NODE_EVENT$/;"	g
XMC_CAN_NODE_EVENT_ALERT	xmc_can.h	/^  XMC_CAN_NODE_EVENT_ALERT = CAN_NODE_NCR_ALIE_Msk,    \/**< Node Alert Event *\/$/;"	e	enum:XMC_CAN_NODE_EVENT
XMC_CAN_NODE_EVENT_CFCIE	xmc_can.h	/^  XMC_CAN_NODE_EVENT_CFCIE = CAN_NODE_NFCR_CFCIE_Msk   \/**< CAN Frame Count Event  *\/$/;"	e	enum:XMC_CAN_NODE_EVENT
XMC_CAN_NODE_EVENT_LEC	xmc_can.h	/^  XMC_CAN_NODE_EVENT_LEC = CAN_NODE_NCR_LECIE_Msk,     \/**< Last Error code Event *\/$/;"	e	enum:XMC_CAN_NODE_EVENT
XMC_CAN_NODE_EVENT_TX_INT	xmc_can.h	/^  XMC_CAN_NODE_EVENT_TX_INT = CAN_NODE_NCR_TRIE_Msk,   \/**< Node Transfer OK Event *\/$/;"	e	enum:XMC_CAN_NODE_EVENT
XMC_CAN_NODE_EVENT_t	xmc_can.h	/^} XMC_CAN_NODE_EVENT_t;$/;"	t	typeref:enum:XMC_CAN_NODE_EVENT
XMC_CAN_NODE_Enable	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_Enable(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_EnableConfigurationChange	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_EnableLoopBack	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_EnableSuspend	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_EnableSuspend(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_FRAME_COUNTER	xmc_can.h	/^typedef struct XMC_CAN_NODE_FRAME_COUNTER$/;"	s
XMC_CAN_NODE_FRAME_COUNTER_t	xmc_can.h	/^} XMC_CAN_NODE_FRAME_COUNTER_t;$/;"	t	typeref:struct:XMC_CAN_NODE_FRAME_COUNTER
XMC_CAN_NODE_FrameCounterConfigure	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_FrameCounterConfigure(XMC_CAN_NODE_t *const can_node,$/;"	f
XMC_CAN_NODE_GetCANFrameCounter	xmc_can.h	/^__STATIC_INLINE uint16_t XMC_CAN_NODE_GetCANFrameCounter(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_GetErrorWarningLevel	xmc_can.h	/^__STATIC_INLINE uint8_t XMC_CAN_NODE_GetErrorWarningLevel(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_GetLastErrTransferDir	xmc_can.h	/^__STATIC_INLINE XMC_CAN_NODE_LAST_ERROR_DIR_t XMC_CAN_NODE_GetLastErrTransferDir(XMC_CAN_NODE_t *const node)$/;"	f
XMC_CAN_NODE_GetLastErrTransferInc	xmc_can.h	/^__STATIC_INLINE XMC_CAN_NODE_LAST_ERROR_INC_t XMC_CAN_NODE_GetLastErrTransferInc(XMC_CAN_NODE_t *const node)$/;"	f
XMC_CAN_NODE_GetReceiveErrorCounter	xmc_can.h	/^__STATIC_INLINE uint8_t XMC_CAN_NODE_GetReceiveErrorCounter(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_GetStatus	xmc_can.h	/^__STATIC_INLINE uint32_t XMC_CAN_NODE_GetStatus(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_GetTransmitErrorCounter	xmc_can.h	/^__STATIC_INLINE uint8_t XMC_CAN_NODE_GetTransmitErrorCounter(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_INTERRUPT_TRIGGER	xmc_can.h	/^typedef enum XMC_CAN_NODE_INTERRUPT_TRIGGER$/;"	g
XMC_CAN_NODE_INTERRUPT_TRIGGER_t	xmc_can.h	/^} XMC_CAN_NODE_INTERRUPT_TRIGGER_t;$/;"	t	typeref:enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_0	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_0 = 0x1U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_1	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_1 = 0x2U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_2	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_2 = 0x4U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_3	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_3 = 0x8U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_4	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_4 = 0x16U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_5	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_5 = 0x32U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_6	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_6 = 0x64U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_INTR_TRIGGER_7	xmc_can.h	/^  XMC_CAN_NODE_INTR_TRIGGER_7 = 0x128U,$/;"	e	enum:XMC_CAN_NODE_INTERRUPT_TRIGGER
XMC_CAN_NODE_LAST_ERROR_DIR	xmc_can.h	/^typedef enum XMC_CAN_NODE_LAST_ERROR_DIR$/;"	g
XMC_CAN_NODE_LAST_ERROR_DIR_WHILE_NODE_RECEPCION	xmc_can.h	/^  XMC_CAN_NODE_LAST_ERROR_DIR_WHILE_NODE_RECEPCION,    \/**< The last error occurred while the CAN node x was receiver *\/$/;"	e	enum:XMC_CAN_NODE_LAST_ERROR_DIR
XMC_CAN_NODE_LAST_ERROR_DIR_WHILE_NODE_TRANSMISSION	xmc_can.h	/^  XMC_CAN_NODE_LAST_ERROR_DIR_WHILE_NODE_TRANSMISSION  \/**< The last error occurred while the CAN node x was transmitter *\/$/;"	e	enum:XMC_CAN_NODE_LAST_ERROR_DIR
XMC_CAN_NODE_LAST_ERROR_DIR_t	xmc_can.h	/^} XMC_CAN_NODE_LAST_ERROR_DIR_t;$/;"	t	typeref:enum:XMC_CAN_NODE_LAST_ERROR_DIR
XMC_CAN_NODE_LAST_ERROR_INC	xmc_can.h	/^typedef enum XMC_CAN_NODE_LAST_ERROR_INC$/;"	g
XMC_CAN_NODE_LAST_ERROR_INC_1	xmc_can.h	/^  XMC_CAN_NODE_LAST_ERROR_INC_1, \/**< The last error led to an error counter increment of 1. *\/$/;"	e	enum:XMC_CAN_NODE_LAST_ERROR_INC
XMC_CAN_NODE_LAST_ERROR_INC_8	xmc_can.h	/^  XMC_CAN_NODE_LAST_ERROR_INC_8  \/**< The last error led to an error counter increment of 8. *\/$/;"	e	enum:XMC_CAN_NODE_LAST_ERROR_INC
XMC_CAN_NODE_LAST_ERROR_INC_t	xmc_can.h	/^} XMC_CAN_NODE_LAST_ERROR_INC_t;$/;"	t	typeref:enum:XMC_CAN_NODE_LAST_ERROR_INC
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG	xmc_can.h	/^typedef struct XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG$/;"	s
XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t	xmc_can.h	/^} XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t;$/;"	t	typeref:struct:XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG
XMC_CAN_NODE_POINTER_EVENT	xmc_can.h	/^typedef enum XMC_CAN_NODE_POINTER_EVENT$/;"	g
XMC_CAN_NODE_POINTER_EVENT_ALERT	xmc_can.h	/^  XMC_CAN_NODE_POINTER_EVENT_ALERT = CAN_NODE_NIPR_ALINP_Pos,           \/**< Node Alert Event node pointer *\/$/;"	e	enum:XMC_CAN_NODE_POINTER_EVENT
XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER	xmc_can.h	/^  XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER = CAN_NODE_NIPR_CFCINP_Pos   \/**< CAN Frame Count Event node pointer *\/$/;"	e	enum:XMC_CAN_NODE_POINTER_EVENT
XMC_CAN_NODE_POINTER_EVENT_LEC	xmc_can.h	/^  XMC_CAN_NODE_POINTER_EVENT_LEC = CAN_NODE_NIPR_LECINP_Pos,            \/**< Last Error code Event node pointer *\/$/;"	e	enum:XMC_CAN_NODE_POINTER_EVENT
XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK	xmc_can.h	/^  XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK = CAN_NODE_NIPR_TRINP_Pos,     \/**< Transmit Event node pointer *\/$/;"	e	enum:XMC_CAN_NODE_POINTER_EVENT
XMC_CAN_NODE_POINTER_EVENT_t	xmc_can.h	/^} XMC_CAN_NODE_POINTER_EVENT_t;$/;"	t	typeref:enum:XMC_CAN_NODE_POINTER_EVENT
XMC_CAN_NODE_RECEIVE_INPUT	xmc_can.h	/^typedef enum XMC_CAN_NODE_RECEIVE_INPUT$/;"	g
XMC_CAN_NODE_RECEIVE_INPUT_RXDCA	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCA,   \/**< CAN Receive Input A *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCB	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCB,   \/**< CAN Receive Input B *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCC	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCC,   \/**< CAN Receive Input C *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCD	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCD,   \/**< CAN Receive Input D *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCE	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCE,   \/**< CAN Receive Input E *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCF	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCF,   \/**< CAN Receive Input F *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCG	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCG,   \/**< CAN Receive Input G *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_RXDCH	xmc_can.h	/^  XMC_CAN_NODE_RECEIVE_INPUT_RXDCH    \/**< CAN Receive Input H *\/$/;"	e	enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_RECEIVE_INPUT_t	xmc_can.h	/^} XMC_CAN_NODE_RECEIVE_INPUT_t;$/;"	t	typeref:enum:XMC_CAN_NODE_RECEIVE_INPUT
XMC_CAN_NODE_ReSetAnalyzerMode	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_ResetInitBit	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_STATUS	xmc_can.h	/^typedef enum XMC_CAN_NODE_STATUS$/;"	g
XMC_CAN_NODE_STATUS_ALERT_WARNING	xmc_can.h	/^  XMC_CAN_NODE_STATUS_ALERT_WARNING = CAN_NODE_NSR_ALERT_Msk,       \/**< Alert warning *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_BUS_OFF	xmc_can.h	/^  XMC_CAN_NODE_STATUS_BUS_OFF= CAN_NODE_NSR_BOFF_Msk,       \/**< Bus-off status *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_ERROR_WARNING_STATUS	xmc_can.h	/^  XMC_CAN_NODE_STATUS_ERROR_WARNING_STATUS = CAN_NODE_NSR_EWRN_Msk, \/**< Error warning status *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_LAST_ERROR_CODE	xmc_can.h	/^  XMC_CAN_NODE_STATUS_LAST_ERROR_CODE = CAN_NODE_NSR_LEC_Msk,       \/**< Last Error Code *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_LIST_LENGTH_ERROR	xmc_can.h	/^  XMC_CAN_NODE_STATUS_LIST_LENGTH_ERROR = CAN_NODE_NSR_LLE_Msk,     \/**< List length error *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_LIST_OBJECT_ERROR	xmc_can.h	/^  XMC_CAN_NODE_STATUS_LIST_OBJECT_ERROR = CAN_NODE_NSR_LOE_Msk,     \/**< List object error *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_RX_OK	xmc_can.h	/^  XMC_CAN_NODE_STATUS_RX_OK = CAN_NODE_NSR_RXOK_Msk,                \/**< Message received successfully *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_SUSPENDED_ACK	xmc_can.h	/^  XMC_CAN_NODE_STATUS_SUSPENDED_ACK = CAN_NODE_NSR_SUSACK_Msk       \/**< Suspend Acknowledge *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_TX_OK	xmc_can.h	/^  XMC_CAN_NODE_STATUS_TX_OK = CAN_NODE_NSR_TXOK_Msk,                \/**< Message transmitted successfully *\/$/;"	e	enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_STATUS_t	xmc_can.h	/^} XMC_CAN_NODE_STATUS_t;$/;"	t	typeref:enum:XMC_CAN_NODE_STATUS
XMC_CAN_NODE_SetAnalyzerMode	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetAnalyzerMode(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_SetErrorWarningLevel	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetErrorWarningLevel(XMC_CAN_NODE_t *const can_node, uint8_t error_warning_level)$/;"	f
XMC_CAN_NODE_SetEventNodePointer	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,$/;"	f
XMC_CAN_NODE_SetInitBit	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)$/;"	f
XMC_CAN_NODE_SetReceiveErrorCounter	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetReceiveErrorCounter(XMC_CAN_NODE_t *const can_node, uint8_t can_rec)$/;"	f
XMC_CAN_NODE_SetReceiveInput	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,$/;"	f
XMC_CAN_NODE_SetTransmitErrorCounter	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_NODE_SetTransmitErrorCounter(XMC_CAN_NODE_t *const can_node, uint8_t can_tec)$/;"	f
XMC_CAN_NODE_t	xmc_can.h	/^typedef CAN_NODE_TypeDef  XMC_CAN_NODE_t;            \/**<  pointer to the Node CAN register *\/$/;"	t
XMC_CAN_PANCMD	xmc_can.h	/^typedef enum XMC_CAN_PANCMD$/;"	g
XMC_CAN_PANCMD_DYNAMIC_ALLOCATE	xmc_can.h	/^  XMC_CAN_PANCMD_DYNAMIC_ALLOCATE = 3U,       \/**< Command to activate dynamic allocation *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_DYNAMIC_INSERT_BEFORE	xmc_can.h	/^  XMC_CAN_PANCMD_DYNAMIC_INSERT_BEFORE = 5U,  \/**< Command to activate dynamic allocation *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_DYNAMIC_INSERT_BEHIND	xmc_can.h	/^  XMC_CAN_PANCMD_DYNAMIC_INSERT_BEHIND = 7U   \/**< Command to activate dynamic allocation *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_INIT_LIST	xmc_can.h	/^  XMC_CAN_PANCMD_INIT_LIST = 1U,              \/**< Command to initialize a list *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_STATIC_ALLOCATE	xmc_can.h	/^  XMC_CAN_PANCMD_STATIC_ALLOCATE = 2U,        \/**< Command to activate static allocation *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_STATIC_INSERT_BEFORE	xmc_can.h	/^  XMC_CAN_PANCMD_STATIC_INSERT_BEFORE = 4U,   \/**< Remove a message object from the list and insert it before a given object.*\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_STATIC_INSERT_BEHIND	xmc_can.h	/^  XMC_CAN_PANCMD_STATIC_INSERT_BEHIND = 6U,   \/**< Command to activate dynamic allocation *\/$/;"	e	enum:XMC_CAN_PANCMD
XMC_CAN_PANCMD_t	xmc_can.h	/^} XMC_CAN_PANCMD_t;$/;"	t	typeref:enum:XMC_CAN_PANCMD
XMC_CAN_PanelControl	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,$/;"	f
XMC_CAN_RXFIFO_ConfigMOSlaveObject	xmc_can.h	/^__STATIC_INLINE void XMC_CAN_RXFIFO_ConfigMOSlaveObject(const XMC_CAN_MO_t *const can_mo)$/;"	f
XMC_CAN_STATUS	xmc_can.h	/^typedef enum XMC_CAN_STATUS$/;"	g
XMC_CAN_STATUS_BUSY	xmc_can.h	/^  XMC_CAN_STATUS_BUSY,              \/**< Driver is busy and can not handle request*\/$/;"	e	enum:XMC_CAN_STATUS
XMC_CAN_STATUS_ERROR	xmc_can.h	/^  XMC_CAN_STATUS_ERROR,             \/**< Returned when unknown error occurred *\/$/;"	e	enum:XMC_CAN_STATUS
XMC_CAN_STATUS_MO_DISABLED	xmc_can.h	/^  XMC_CAN_STATUS_MO_DISABLED       \/**< Returned if Message object is disabled *\/$/;"	e	enum:XMC_CAN_STATUS
XMC_CAN_STATUS_MO_NOT_ACCEPTABLE	xmc_can.h	/^  XMC_CAN_STATUS_MO_NOT_ACCEPTABLE, \/**< Message object type not allowed*\/$/;"	e	enum:XMC_CAN_STATUS
XMC_CAN_STATUS_SUCCESS	xmc_can.h	/^  XMC_CAN_STATUS_SUCCESS,           \/**< Driver accepted application request*\/$/;"	e	enum:XMC_CAN_STATUS
XMC_CAN_STATUS_t	xmc_can.h	/^} XMC_CAN_STATUS_t;$/;"	t	typeref:enum:XMC_CAN_STATUS
XMC_CAN_t	xmc_can.h	/^typedef CAN_GLOBAL_TypeDef XMC_CAN_t;$/;"	t
XMC_CCU4_CLOCK	xmc_ccu4.h	/^typedef enum XMC_CCU4_CLOCK$/;"	g
XMC_CCU4_CLOCK_EXTERNAL_A	xmc_ccu4.h	/^  XMC_CCU4_CLOCK_EXTERNAL_A     , \/**< External clock-A *\/$/;"	e	enum:XMC_CCU4_CLOCK
XMC_CCU4_CLOCK_EXTERNAL_B	xmc_ccu4.h	/^  XMC_CCU4_CLOCK_EXTERNAL_B     , \/**< External clock-B *\/$/;"	e	enum:XMC_CCU4_CLOCK
XMC_CCU4_CLOCK_EXTERNAL_C	xmc_ccu4.h	/^  XMC_CCU4_CLOCK_EXTERNAL_C       \/**< External clock-C *\/$/;"	e	enum:XMC_CCU4_CLOCK
XMC_CCU4_CLOCK_SCU	xmc_ccu4.h	/^  XMC_CCU4_CLOCK_SCU        = 0U, \/**< Select the fCCU as the clock *\/$/;"	e	enum:XMC_CCU4_CLOCK
XMC_CCU4_CLOCK_t	xmc_ccu4.h	/^} XMC_CCU4_CLOCK_t;$/;"	t	typeref:enum:XMC_CCU4_CLOCK
XMC_CCU4_DisableClock	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_DisableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)$/;"	f
XMC_CCU4_EnableClock	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)$/;"	f
XMC_CCU4_EnableMultipleClocks	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_EnableMultipleClocks(XMC_CCU4_MODULE_t *const module, const uint8_t clock_mask)$/;"	f
XMC_CCU4_EnableShadowTransfer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)$/;"	f
XMC_CCU4_H	xmc_ccu4.h	81;"	d
XMC_CCU4_IsPrescalerRunning	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_IsPrescalerRunning(XMC_CCU4_MODULE_t *const module)$/;"	f
XMC_CCU4_IsValidModule	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_IsValidModule(const XMC_CCU4_MODULE_t *const module)$/;"	f
XMC_CCU4_IsValidSlice	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_IsValidSlice(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_MODULE_t	xmc_ccu4.h	/^typedef CCU4_GLOBAL_TypeDef XMC_CCU4_MODULE_t;$/;"	t
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER	xmc_ccu4.h	/^typedef enum XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER$/;"	g
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0  = (uint32_t)0x4000400, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1  = (uint32_t)0x8000800, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2  = (uint32_t)0x10001000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3  = (uint32_t)0x20002000  \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0       = (uint32_t)0x4000000, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1       = (uint32_t)0x8000000, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2       = (uint32_t)0x10000000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3	xmc_ccu4.h	/^  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3       = (uint32_t)0x20000000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_t	xmc_ccu4.h	/^} XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_t;$/;"	t	typeref:enum:XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER	xmc_ccu4.h	/^typedef enum XMC_CCU4_SHADOW_TRANSFER$/;"	g
XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_0	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_0     = CCU4_GCSS_S0DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_1	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_1     = CCU4_GCSS_S1DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_2	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_2     = CCU4_GCSS_S2DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_3	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_3     = CCU4_GCSS_S3DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_0	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_0  = CCU4_GCSS_S0PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_1	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_1  = CCU4_GCSS_S1PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_2	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_2  = CCU4_GCSS_S2PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_3	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_3  = CCU4_GCSS_S3PSE_Msk  \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_SLICE_0	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_SLICE_0            = CCU4_GCSS_S0SE_Msk, \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_SLICE_1	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_SLICE_1            = CCU4_GCSS_S1SE_Msk, \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_SLICE_2	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_SLICE_2            = CCU4_GCSS_S2SE_Msk, \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_SLICE_3	xmc_ccu4.h	/^  XMC_CCU4_SHADOW_TRANSFER_SLICE_3            = CCU4_GCSS_S3SE_Msk, \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SHADOW_TRANSFER_t	xmc_ccu4.h	/^} XMC_CCU4_SHADOW_TRANSFER_t;$/;"	t	typeref:enum:XMC_CCU4_SHADOW_TRANSFER
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO$/;"	g
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE_SHADOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE_SHADOW = CCU4_CC4_STC_ASCC_Msk,           \/**< Automatic Shadow$/;"	e	enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW = CCU4_CC4_STC_ASDC_Msk,            \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW = CCU4_CC4_STC_ASFC_Msk \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL	xmc_ccu4.h	/^  XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL = CCU4_CC4_STC_ASLC_Msk,            \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW = CCU4_CC4_STC_ASPC_Msk,            \/**< Automatic Shadow$/;"	e	enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU4_SLICE_CAPTURE_CONFIG	xmc_ccu4.h	/^typedef struct XMC_CCU4_SLICE_CAPTURE_CONFIG$/;"	s
XMC_CCU4_SLICE_CAPTURE_CONFIG_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_CAPTURE_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU4_SLICE_CAPTURE_CONFIG
XMC_CCU4_SLICE_CAP_REG_SET	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_CAP_REG_SET$/;"	g
XMC_CCU4_SLICE_CAP_REG_SET_HIGH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_CAP_REG_SET_HIGH       \/**< Capture register-2, Capture register-3 used *\/$/;"	e	enum:XMC_CCU4_SLICE_CAP_REG_SET
XMC_CCU4_SLICE_CAP_REG_SET_LOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_CAP_REG_SET_LOW  = 0U, \/**< Capture register-0, Capture register-1 used *\/$/;"	e	enum:XMC_CCU4_SLICE_CAP_REG_SET
XMC_CCU4_SLICE_CAP_REG_SET_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_CAP_REG_SET_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_CAP_REG_SET
XMC_CCU4_SLICE_CHECK_INTERRUPT	xmc_ccu4.h	161;"	d
XMC_CCU4_SLICE_COMPARE_CONFIG	xmc_ccu4.h	/^typedef struct XMC_CCU4_SLICE_COMPARE_CONFIG$/;"	s
XMC_CCU4_SLICE_COMPARE_CONFIG_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_COMPARE_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU4_SLICE_COMPARE_CONFIG
XMC_CCU4_SLICE_ClearEvent	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_ClearEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU4_SLICE_ClearTimer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_DisableAutomaticShadowTransferRequest	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableAutomaticShadowTransferRequest(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_DisableCascadedShadowTransfer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableCascadedShadowTransfer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_DisableDithering	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableDithering(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_DisableEvent	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableEvent(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_DisableFloatingPrescaler	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_DisableMultiChannelMode	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_DisableMultipleEvents	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableMultipleEvents(XMC_CCU4_SLICE_t *const slice, const uint16_t mask)$/;"	f
XMC_CCU4_SLICE_DisableTrap	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_DisableTrap(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_END_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_END_MODE$/;"	g
XMC_CCU4_SLICE_END_MODE_TIMER_CLEAR	xmc_ccu4.h	/^  XMC_CCU4_SLICE_END_MODE_TIMER_CLEAR          , \/**< Without stopping timer, clears the TIMER register *\/$/;"	e	enum:XMC_CCU4_SLICE_END_MODE
XMC_CCU4_SLICE_END_MODE_TIMER_STOP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_END_MODE_TIMER_STOP       = 0U, \/**< Stops the timer, without clearing TIMER register *\/$/;"	e	enum:XMC_CCU4_SLICE_END_MODE
XMC_CCU4_SLICE_END_MODE_TIMER_STOP_CLEAR	xmc_ccu4.h	/^  XMC_CCU4_SLICE_END_MODE_TIMER_STOP_CLEAR       \/**< Stops the timer and clears the TIMER register *\/$/;"	e	enum:XMC_CCU4_SLICE_END_MODE
XMC_CCU4_SLICE_END_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_END_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_END_MODE
XMC_CCU4_SLICE_EVENT	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_EVENT$/;"	g
XMC_CCU4_SLICE_EVENT_0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_0         , \/**< Event-0 *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT
XMC_CCU4_SLICE_EVENT_1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_1         , \/**< Event-1 *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT
XMC_CCU4_SLICE_EVENT_2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_2           \/**< Event-2 *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT
XMC_CCU4_SLICE_EVENT_CONFIG	xmc_ccu4.h	/^typedef struct XMC_CCU4_SLICE_EVENT_CONFIG$/;"	s
XMC_CCU4_SLICE_EVENT_CONFIG_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_EVENT_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU4_SLICE_EVENT_CONFIG
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY$/;"	g
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE          \/**< Both Rising and Falling edges cause an event trigger*\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE     , \/**< Falling Edge of the input signal generates event$/;"	e	enum:XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_NONE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_NONE         = 0U, \/**< None *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE      , \/**< Rising Edge of the input signal generates event trigger*\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU4_SLICE_EVENT_FILTER	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_EVENT_FILTER$/;"	g
XMC_CCU4_SLICE_EVENT_FILTER_3_CYCLES	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_FILTER_3_CYCLES      , \/**< 3 clock cycles *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_FILTER
XMC_CCU4_SLICE_EVENT_FILTER_5_CYCLES	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_FILTER_5_CYCLES      , \/**< 5 clock cycles *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_FILTER
XMC_CCU4_SLICE_EVENT_FILTER_7_CYCLES	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_FILTER_7_CYCLES        \/**< 7 clock cycles *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_FILTER
XMC_CCU4_SLICE_EVENT_FILTER_DISABLED	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_FILTER_DISABLED  = 0U, \/**< No Low Pass Filter *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_FILTER
XMC_CCU4_SLICE_EVENT_FILTER_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_EVENT_FILTER_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_EVENT_FILTER
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY$/;"	g
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH = 0U, \/**< Level sensitive functions react to a high signal level*\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW  = 1U, \/**< Level sensitive functions react to a low signal level*\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH = 1U \/**< Timer counts up, during High state of the control signal *\/         $/;"	e	enum:XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW = 0U, \/**< Timer counts up, during Low state of the control signal *\/      $/;"	e	enum:XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU4_SLICE_EVENT_NONE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_NONE  = 0U, \/**< None *\/$/;"	e	enum:XMC_CCU4_SLICE_EVENT
XMC_CCU4_SLICE_EVENT_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_EVENT_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_EVENT
XMC_CCU4_SLICE_EnableAutomaticShadowTransferRequest	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableAutomaticShadowTransferRequest(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_EnableCascadedShadowTransfer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableCascadedShadowTransfer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_EnableEvent	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_EnableFloatingPrescaler	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_EnableMultiChannelMode	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_EnableMultipleEvents	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableMultipleEvents(XMC_CCU4_SLICE_t *const slice, const uint16_t intr_mask)$/;"	f
XMC_CCU4_SLICE_EnableTrap	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_EnableTrap(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_FUNCTION	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_FUNCTION$/;"	g
XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT0      , \/**< Capture Event-0 function, CCycapt0 signal is used for event$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT1      , \/**< Capture Event-1 function, CCycapt1 signal is used for event$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_COUNT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_COUNT               , \/**< Counting function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_DIRECTION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_DIRECTION           , \/**< Direction function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_GATING	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_GATING              , \/**< Gating function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_LOAD	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_LOAD                , \/**< Load function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_MODULATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_MODULATION          , \/**< Modulation function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_OVERRIDE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_OVERRIDE            , \/**< Override function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_START	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_START           = 0U, \/**< Start function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_STOP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_STOP                , \/**< Stop function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_TRAP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_FUNCTION_TRAP                  \/**< Trap function *\/$/;"	e	enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_FUNCTION_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_FUNCTION_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_FUNCTION
XMC_CCU4_SLICE_GetCountingDir	xmc_ccu4.h	/^__STATIC_INLINE XMC_CCU4_SLICE_TIMER_COUNT_DIR_t XMC_CCU4_SLICE_GetCountingDir(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_GetEvent	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_SLICE_GetEvent(const XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU4_SLICE_GetSliceMode	xmc_ccu4.h	/^__STATIC_INLINE XMC_CCU4_SLICE_MODE_t XMC_CCU4_SLICE_GetSliceMode(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_GetTimerCompareMatch	xmc_ccu4.h	/^__STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerCompareMatch(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_GetTimerCountingMode	xmc_ccu4.h	/^__STATIC_INLINE XMC_CCU4_SLICE_TIMER_COUNT_MODE_t XMC_CCU4_SLICE_GetTimerCountingMode($/;"	f
XMC_CCU4_SLICE_GetTimerPeriodMatch	xmc_ccu4.h	/^__STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerPeriodMatch(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_GetTimerRepeatMode	xmc_ccu4.h	/^__STATIC_INLINE XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t XMC_CCU4_SLICE_GetTimerRepeatMode($/;"	f
XMC_CCU4_SLICE_GetTimerValue	xmc_ccu4.h	/^__STATIC_INLINE uint16_t XMC_CCU4_SLICE_GetTimerValue(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_INPUT_A	xmc4_ccu4_map.h	51;"	d
XMC_CCU4_SLICE_INPUT_B	xmc4_ccu4_map.h	52;"	d
XMC_CCU4_SLICE_INPUT_C	xmc4_ccu4_map.h	53;"	d
XMC_CCU4_SLICE_INPUT_D	xmc4_ccu4_map.h	54;"	d
XMC_CCU4_SLICE_INPUT_E	xmc4_ccu4_map.h	55;"	d
XMC_CCU4_SLICE_INPUT_F	xmc4_ccu4_map.h	56;"	d
XMC_CCU4_SLICE_INPUT_G	xmc4_ccu4_map.h	57;"	d
XMC_CCU4_SLICE_INPUT_H	xmc4_ccu4_map.h	58;"	d
XMC_CCU4_SLICE_INPUT_I	xmc4_ccu4_map.h	59;"	d
XMC_CCU4_SLICE_INPUT_J	xmc4_ccu4_map.h	60;"	d
XMC_CCU4_SLICE_INPUT_K	xmc4_ccu4_map.h	61;"	d
XMC_CCU4_SLICE_INPUT_L	xmc4_ccu4_map.h	62;"	d
XMC_CCU4_SLICE_INPUT_M	xmc4_ccu4_map.h	63;"	d
XMC_CCU4_SLICE_INPUT_N	xmc4_ccu4_map.h	64;"	d
XMC_CCU4_SLICE_INPUT_O	xmc4_ccu4_map.h	65;"	d
XMC_CCU4_SLICE_INPUT_P	xmc4_ccu4_map.h	66;"	d
XMC_CCU4_SLICE_INPUT_t	xmc_ccu4.h	/^typedef uint8_t XMC_CCU4_SLICE_INPUT_t;$/;"	t
XMC_CCU4_SLICE_IRQ_ID	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_IRQ_ID$/;"	g
XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN = 3U , \/**< Compare match counting down *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP   = 2U , \/**< Compare match counting up *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_EVENT0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_EVENT0             = 8U , \/**< Event-0 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_EVENT1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_EVENT1             = 9U , \/**< Event-1 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_EVENT2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_EVENT2             = 10U, \/**< Event-2 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH          = 1U , \/**< Period match -> One match counting down *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH       = 0U , \/**< Period match counting up *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_TRAP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_IRQ_ID_TRAP               = 11U  \/**< Trap occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IRQ_ID_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_IRQ_ID_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_IRQ_ID
XMC_CCU4_SLICE_IsExtendedCapReadEnabled	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_SLICE_IsExtendedCapReadEnabled(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_IsTimerRunning	xmc_ccu4.h	/^__STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_MASK	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_MASK$/;"	g
XMC_CCU4_SLICE_MASK_SLICE_0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MASK_SLICE_0  = 1U , \/**< SLICE-0 *\/$/;"	e	enum:XMC_CCU4_SLICE_MASK
XMC_CCU4_SLICE_MASK_SLICE_1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MASK_SLICE_1  = 2U , \/**< SLICE-1 *\/$/;"	e	enum:XMC_CCU4_SLICE_MASK
XMC_CCU4_SLICE_MASK_SLICE_2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MASK_SLICE_2  = 4U , \/**< SLICE-2 *\/$/;"	e	enum:XMC_CCU4_SLICE_MASK
XMC_CCU4_SLICE_MASK_SLICE_3	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MASK_SLICE_3  = 8U   \/**< SLICE-3 *\/$/;"	e	enum:XMC_CCU4_SLICE_MASK
XMC_CCU4_SLICE_MASK_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_MASK_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_MASK
XMC_CCU4_SLICE_MCMS_ACTION	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_MCMS_ACTION$/;"	g
XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR          = 0U, \/**< Transfer Compare and Period Shadow register values to$/;"	e	enum:XMC_CCU4_SLICE_MCMS_ACTION
XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP     = 1U, \/**< Transfer Compare, Period and Prescaler Compare Shadow$/;"	e	enum:XMC_CCU4_SLICE_MCMS_ACTION
XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT = 3U  \/**< Transfer Compare, Period ,Prescaler Compare and Dither $/;"	e	enum:XMC_CCU4_SLICE_MCMS_ACTION
XMC_CCU4_SLICE_MCMS_ACTION_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_MCMS_ACTION_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_MCMS_ACTION
XMC_CCU4_SLICE_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_MODE$/;"	g
XMC_CCU4_SLICE_MODE_CAPTURE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MODE_CAPTURE        \/**< slice(CC4y) operates in Capture Mode *\/$/;"	e	enum:XMC_CCU4_SLICE_MODE
XMC_CCU4_SLICE_MODE_COMPARE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MODE_COMPARE  = 0U, \/**< slice(CC4y) operates in Compare Mode *\/$/;"	e	enum:XMC_CCU4_SLICE_MODE
XMC_CCU4_SLICE_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_MODE
XMC_CCU4_SLICE_MODULATION_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_MODULATION_MODE$/;"	g
XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT           \/**< Clear only the OUT signal *\/$/;"	e	enum:XMC_CCU4_SLICE_MODULATION_MODE
XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT  = 0U, \/**< Clear ST and OUT signals *\/$/;"	e	enum:XMC_CCU4_SLICE_MODULATION_MODE
XMC_CCU4_SLICE_MODULATION_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_MODULATION_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_MODULATION_MODE
XMC_CCU4_SLICE_MULTI_IRQ_ID	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_MULTI_IRQ_ID$/;"	g
XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN = 0x8U,   \/**< Compare match counting down *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP   = 0x4U,   \/**< Compare match counting up *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT0             = 0x100U, \/**< Event-0 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT1             = 0x200U, \/**< Event-1 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT2             = 0x400U, \/**< Event-2 occurrence *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_ONE_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_ONE_MATCH          = 0x2U,   \/**< Period match -> One match counting down *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_PERIOD_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_MULTI_IRQ_ID_PERIOD_MATCH       = 0x1U,   \/**< Period match counting up *\/$/;"	e	enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_MULTI_IRQ_ID_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_MULTI_IRQ_ID_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_MULTI_IRQ_ID
XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL$/;"	g
XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH       \/**< Passive level = High *\/$/;"	e	enum:XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW  = 0U, \/**< Passive level = Low *\/$/;"	e	enum:XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU4_SLICE_PRESCALER	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_PRESCALER$/;"	g
XMC_CCU4_SLICE_PRESCALER_1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_1  = 0U, \/**< Slice Clock = fccu4 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_1024	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_1024   , \/**< Slice Clock = fccu4\/1024 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_128	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_128    , \/**< Slice Clock = fccu4\/128 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_16	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_16     , \/**< Slice Clock = fccu4\/16 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_16384	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_16384  , \/**< Slice Clock = fccu4\/16384 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_2      , \/**< Slice Clock = fccu4\/2 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_2048	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_2048   , \/**< Slice Clock = fccu4\/2048 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_256	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_256    , \/**< Slice Clock = fccu4\/256 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_32	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_32     , \/**< Slice Clock = fccu4\/32 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_32768	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_32768    \/**< Slice Clock = fccu4\/32768 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_4	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_4      , \/**< Slice Clock = fccu4\/4 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_4096	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_4096   , \/**< Slice Clock = fccu4\/4096 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_512	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_512    , \/**< Slice Clock = fccu4\/512 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_64	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_64     , \/**< Slice Clock = fccu4\/64 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_8	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_8      , \/**< Slice Clock = fccu4\/8 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_8192	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_8192   , \/**< Slice Clock = fccu4\/8192 *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_PRESCALER_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_PRESCALER_MODE$/;"	g
XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT        \/**< Floating divider. *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER_MODE
XMC_CCU4_SLICE_PRESCALER_MODE_NORMAL	xmc_ccu4.h	/^  XMC_CCU4_SLICE_PRESCALER_MODE_NORMAL = 0U, \/**< Fixed division of module clock *\/$/;"	e	enum:XMC_CCU4_SLICE_PRESCALER_MODE
XMC_CCU4_SLICE_PRESCALER_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_PRESCALER_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_PRESCALER_MODE
XMC_CCU4_SLICE_PRESCALER_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_PRESCALER_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_PRESCALER
XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE$/;"	g
XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH = 0U,  \/**< Shadow transfer is done in Period Match and$/;"	e	enum:XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH = 2U  \/**< Shadow transfer is done only in One Match. *\/$/;"	e	enum:XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH = 1U,  \/**< Shadow transfer is done only in Period Match. *\/$/;"	e	enum:XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE_t; $/;"	t	typeref:enum:XMC_CCU4_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU4_SLICE_SR_ID	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_SR_ID$/;"	g
XMC_CCU4_SLICE_SR_ID_0	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SR_ID_0    = 0U, \/**< Service Request Line-0 selected  *\/$/;"	e	enum:XMC_CCU4_SLICE_SR_ID
XMC_CCU4_SLICE_SR_ID_1	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SR_ID_1        , \/**< Service Request Line-1 selected  *\/$/;"	e	enum:XMC_CCU4_SLICE_SR_ID
XMC_CCU4_SLICE_SR_ID_2	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SR_ID_2        , \/**< Service Request Line-2 selected  *\/$/;"	e	enum:XMC_CCU4_SLICE_SR_ID
XMC_CCU4_SLICE_SR_ID_3	xmc_ccu4.h	/^  XMC_CCU4_SLICE_SR_ID_3          \/**< Service Request Line-3 selected  *\/$/;"	e	enum:XMC_CCU4_SLICE_SR_ID
XMC_CCU4_SLICE_SR_ID_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_SR_ID_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_SR_ID
XMC_CCU4_SLICE_START_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_START_MODE$/;"	g
XMC_CCU4_SLICE_START_MODE_TIMER_START	xmc_ccu4.h	/^  XMC_CCU4_SLICE_START_MODE_TIMER_START       = 0U, \/**< Start the timer from the current count of TIMER register *\/$/;"	e	enum:XMC_CCU4_SLICE_START_MODE
XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR	xmc_ccu4.h	/^  XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR       \/**< Clears the TIMER register and start the timer *\/$/;"	e	enum:XMC_CCU4_SLICE_START_MODE
XMC_CCU4_SLICE_START_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_START_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_START_MODE
XMC_CCU4_SLICE_SetDitherCompareValue	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetDitherCompareValue(XMC_CCU4_SLICE_t *const slice, const uint8_t comp_val)$/;"	f
XMC_CCU4_SLICE_SetEvent	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_SetShadowTransferMode	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetShadowTransferMode(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_SetTimerCompareMatch	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)$/;"	f
XMC_CCU4_SLICE_SetTimerPeriodMatch	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)$/;"	f
XMC_CCU4_SLICE_SetTimerValue	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerValue(XMC_CCU4_SLICE_t *const slice, const uint16_t timer_val)$/;"	f
XMC_CCU4_SLICE_StartTimer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_StopClearTimer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_StopClearTimer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_StopTimer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)$/;"	f
XMC_CCU4_SLICE_TIMER_CLEAR_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_TIMER_CLEAR_MODE$/;"	g
XMC_CCU4_SLICE_TIMER_CLEAR_MODE_ALWAYS	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_ALWAYS         \/**< Always clear the timer upon detection of any capture event *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_CLEAR_MODE
XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_HIGH	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_HIGH     , \/**< Clear only when timer value has been captured in C3V and C2V *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_CLEAR_MODE
XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_LOW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_LOW      , \/**< Clear only when timer value has been captured in C1V and C0V *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_CLEAR_MODE
XMC_CCU4_SLICE_TIMER_CLEAR_MODE_NEVER	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_NEVER    = 0U, \/**< Never clear the timer on any capture event *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_CLEAR_MODE
XMC_CCU4_SLICE_TIMER_CLEAR_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_TIMER_CLEAR_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_TIMER_CLEAR_MODE
XMC_CCU4_SLICE_TIMER_COUNT_DIR	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_TIMER_COUNT_DIR$/;"	g
XMC_CCU4_SLICE_TIMER_COUNT_DIR_DOWN	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_COUNT_DIR_DOWN       \/**< Counting down *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_COUNT_DIR
XMC_CCU4_SLICE_TIMER_COUNT_DIR_UP	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_COUNT_DIR_UP   = 0U, \/**< Counting up *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_COUNT_DIR
XMC_CCU4_SLICE_TIMER_COUNT_DIR_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_TIMER_COUNT_DIR_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_TIMER_COUNT_DIR
XMC_CCU4_SLICE_TIMER_COUNT_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_TIMER_COUNT_MODE$/;"	g
XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA        \/**< Center Aligned Mode *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_COUNT_MODE
XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA  = 0U, \/**< Edge Aligned Mode *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_COUNT_MODE
XMC_CCU4_SLICE_TIMER_COUNT_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_TIMER_COUNT_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_TIMER_COUNT_MODE
XMC_CCU4_SLICE_TIMER_REPEAT_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_TIMER_REPEAT_MODE$/;"	g
XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT = 0U,  \/**< Repetitive mode: continuous mode of operation *\/$/;"	e	enum:XMC_CCU4_SLICE_TIMER_REPEAT_MODE
XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE        \/**< Single shot mode: Once a Period match\/One match$/;"	e	enum:XMC_CCU4_SLICE_TIMER_REPEAT_MODE
XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_TIMER_REPEAT_MODE
XMC_CCU4_SLICE_TRAP_EXIT_MODE	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_TRAP_EXIT_MODE$/;"	g
XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC = 0U, \/**< Clear trap state as soon as the trap signal is de-asserted *\/$/;"	e	enum:XMC_CCU4_SLICE_TRAP_EXIT_MODE
XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW	xmc_ccu4.h	/^  XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW              \/**< Clear only when acknowledged by software *\/$/;"	e	enum:XMC_CCU4_SLICE_TRAP_EXIT_MODE
XMC_CCU4_SLICE_TRAP_EXIT_MODE_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_TRAP_EXIT_MODE_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_TRAP_EXIT_MODE
XMC_CCU4_SLICE_WRITE_INTO	xmc_ccu4.h	/^typedef enum XMC_CCU4_SLICE_WRITE_INTO$/;"	g
XMC_CCU4_SLICE_WRITE_INTO_COMPARE_CONFIGURATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_WRITE_INTO_COMPARE_CONFIGURATION = CCU4_CC4_STC_IRCC_Msk,                 \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION = CCU4_CC4_STC_IRDC_Msk,            \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION = CCU4_CC4_STC_IRFC_Msk \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION = CCU4_CC4_STC_IRLC_Msk,           \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WRITE_INTO_PERIOD_CONFIGURATION	xmc_ccu4.h	/^  XMC_CCU4_SLICE_WRITE_INTO_PERIOD_CONFIGURATION = CCU4_CC4_STC_IRPC_Msk,                  \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WRITE_INTO_t	xmc_ccu4.h	/^} XMC_CCU4_SLICE_WRITE_INTO_t;$/;"	t	typeref:enum:XMC_CCU4_SLICE_WRITE_INTO
XMC_CCU4_SLICE_WriteCoherentlyWithPWMCycle	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_WriteCoherentlyWithPWMCycle(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_WriteImmediateAfterShadowTransfer	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_SLICE_WriteImmediateAfterShadowTransfer(XMC_CCU4_SLICE_t *const slice,$/;"	f
XMC_CCU4_SLICE_t	xmc_ccu4.h	/^typedef CCU4_CC4_TypeDef XMC_CCU4_SLICE_t;$/;"	t
XMC_CCU4_STATUS	xmc_ccu4.h	/^typedef enum XMC_CCU4_STATUS$/;"	g
XMC_CCU4_STATUS_ERROR	xmc_ccu4.h	/^  XMC_CCU4_STATUS_ERROR       , \/**< API cannot fulfil the request *\/$/;"	e	enum:XMC_CCU4_STATUS
XMC_CCU4_STATUS_IDLE	xmc_ccu4.h	/^  XMC_CCU4_STATUS_IDLE          \/**< The timer slice is currently idle *\/$/;"	e	enum:XMC_CCU4_STATUS
XMC_CCU4_STATUS_OK	xmc_ccu4.h	/^  XMC_CCU4_STATUS_OK      = 0U, \/**< API fulfils request *\/$/;"	e	enum:XMC_CCU4_STATUS
XMC_CCU4_STATUS_RUNNING	xmc_ccu4.h	/^  XMC_CCU4_STATUS_RUNNING     , \/**< The timer slice is currently running *\/$/;"	e	enum:XMC_CCU4_STATUS
XMC_CCU4_STATUS_t	xmc_ccu4.h	/^} XMC_CCU4_STATUS_t;$/;"	t	typeref:enum:XMC_CCU4_STATUS
XMC_CCU4_StartPrescaler	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)$/;"	f
XMC_CCU4_StopPrescaler	xmc_ccu4.h	/^__STATIC_INLINE void XMC_CCU4_StopPrescaler(XMC_CCU4_MODULE_t *const module)$/;"	f
XMC_CCU8_CLOCK	xmc_ccu8.h	/^typedef enum XMC_CCU8_CLOCK$/;"	g
XMC_CCU8_CLOCK_EXTERNAL_A	xmc_ccu8.h	/^  XMC_CCU8_CLOCK_EXTERNAL_A     , \/**< External clock-A *\/$/;"	e	enum:XMC_CCU8_CLOCK
XMC_CCU8_CLOCK_EXTERNAL_B	xmc_ccu8.h	/^  XMC_CCU8_CLOCK_EXTERNAL_B     , \/**< External clock-B *\/$/;"	e	enum:XMC_CCU8_CLOCK
XMC_CCU8_CLOCK_EXTERNAL_C	xmc_ccu8.h	/^  XMC_CCU8_CLOCK_EXTERNAL_C       \/**< External clock-C *\/$/;"	e	enum:XMC_CCU8_CLOCK
XMC_CCU8_CLOCK_SCU	xmc_ccu8.h	/^  XMC_CCU8_CLOCK_SCU        = 0U, \/**< Select the fCCU as the clock *\/$/;"	e	enum:XMC_CCU8_CLOCK
XMC_CCU8_CLOCK_t	xmc_ccu8.h	/^} XMC_CCU8_CLOCK_t;$/;"	t	typeref:enum:XMC_CCU8_CLOCK
XMC_CCU8_DisableClock	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_DisableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number)$/;"	f
XMC_CCU8_EnableClock	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_EnableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number)$/;"	f
XMC_CCU8_EnableMultipleClocks	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_EnableMultipleClocks(XMC_CCU8_MODULE_t *const module, const uint8_t clock_mask)$/;"	f
XMC_CCU8_EnableShadowTransfer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_EnableShadowTransfer(XMC_CCU8_MODULE_t *const module, const uint32_t shadow_transfer_msk)$/;"	f
XMC_CCU8_H	xmc_ccu8.h	96;"	d
XMC_CCU8_IsParityCheckerRunning	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_IsParityCheckerRunning(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_IsPrescalerRunning	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_IsPrescalerRunning(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_IsValidModule	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_IsValidModule(const XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_IsValidSlice	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_IsValidSlice(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_MODULE_t	xmc_ccu8.h	/^typedef CCU8_GLOBAL_TypeDef XMC_CCU8_MODULE_t;$/;"	t
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER	xmc_ccu8.h	/^typedef enum XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER$/;"	g
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0  = (uint32_t)0x4000400, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1  = (uint32_t)0x8000800, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2  = (uint32_t)0x10001000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3  = (uint32_t)0x20002000  \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0       = (uint32_t)0x4000000, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1       = (uint32_t)0x8000000, \/**< Shadow transfer through software $/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2       = (uint32_t)0x10000000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3	xmc_ccu8.h	/^  XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3       = (uint32_t)0x20000000, \/**< Shadow transfer through software$/;"	e	enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_t	xmc_ccu8.h	/^} XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_t;$/;"	t	typeref:enum:XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
XMC_CCU8_OUT_PATH	xmc_ccu8.h	/^typedef enum XMC_CCU8_OUT_PATH$/;"	g
XMC_CCU8_OUT_PATH_OUT0_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_INV_ST1  = (uint32_t)0x000D0, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT0_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_INV_ST1  = (uint32_t)0x20002, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT0_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_INV_ST2  = (uint32_t)0x000F0, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT0. @note Only available for XMC1400 series*\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT0_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_ST1      = (uint32_t)0x000C0, \/**< CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT0_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_ST1      = (uint32_t)0x20000, \/**< CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT0_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT0_ST2      = (uint32_t)0x000E0, \/**< CCU8yST2 signal path is connected the CCU8x.OUT0. @note Only available for XMC1400 series*\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_INV_ST1  = (uint32_t)0x00C00, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_INV_ST1  = (uint32_t)0x40004, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_INV_ST2  = (uint32_t)0x00E00, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT1. @note Only available for XMC1400 series *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_ST1      = (uint32_t)0x00D00, \/**< CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_ST1      = (uint32_t)0x40000, \/**< CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT1_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT1_ST2      = (uint32_t)0x00F00, \/**< CCU8yST2 signal path is connected the CCU8x.OUT1. @note Only available for XMC1400 series*\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_INV_ST1  = (uint32_t)0x0F000, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT2.@note Only available for XMC1400 series *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_INV_ST2  = (uint32_t)0x0D000, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_INV_ST2  = (uint32_t)0x80008, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_ST1      = (uint32_t)0x0E000, \/**< CCU8yST1 signal path is connected the CCU8x.OUT2. @note Only available for XMC1400 series*\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_ST2      = (uint32_t)0x0C000, \/**< CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT2_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT2_ST2      = (uint32_t)0x80000, \/**< CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_INV_ST1  = (uint32_t)0x100010 \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT3 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_INV_ST1  = (uint32_t)0xE0000  \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT3 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_INV_ST2  = (uint32_t)0xC0000, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT3.@note Only available for XMC1400 series *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_ST1	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_ST1      = (uint32_t)0xF0000, \/**< CCU8yST1 signal path is connected the CCU8x.OUT3.@note Only available for XMC1400 series *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_ST2      = (uint32_t)0x100000,\/**< CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_OUT3_ST2	xmc_ccu8.h	/^  XMC_CCU8_OUT_PATH_OUT3_ST2      = (uint32_t)0xD0000, \/**< CCU8yST2 signal path is connected the CCU8x.OUT3 *\/$/;"	e	enum:XMC_CCU8_OUT_PATH
XMC_CCU8_OUT_PATH_t	xmc_ccu8.h	/^} XMC_CCU8_OUT_PATH_t;$/;"	t	typeref:enum:XMC_CCU8_OUT_PATH
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT	xmc_ccu8.h	/^typedef enum XMC_CCU8_PARITY_CHECKER_DELAY_INPUT$/;"	g
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTA	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTA = 0 << CCU8_GPCHK_PCDS_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTB	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTB = 1 << CCU8_GPCHK_PCDS_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTC	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTC = 2 << CCU8_GPCHK_PCDS_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTD	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTD = 3 << CCU8_GPCHK_PCDS_Pos$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_t	xmc_ccu8.h	/^} XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_t;$/;"	t	typeref:enum:XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT	xmc_ccu8.h	/^typedef enum XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT$/;"	g
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_0	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_0 = 0 << CCU8_GPCHK_PISEL_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_1	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_1 = 1 << CCU8_GPCHK_PISEL_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_2	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_2 = 2 << CCU8_GPCHK_PISEL_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_3	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_3 = 3 << CCU8_GPCHK_PISEL_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_t	xmc_ccu8.h	/^} XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_t;$/;"	t	typeref:enum:XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
XMC_CCU8_PARITY_CHECKER_TYPE	xmc_ccu8.h	/^typedef enum XMC_CCU8_PARITY_CHECKER_TYPE$/;"	g
XMC_CCU8_PARITY_CHECKER_TYPE_EVEN	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_TYPE_EVEN = 0 << CCU8_GPCHK_PCTS_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_TYPE
XMC_CCU8_PARITY_CHECKER_TYPE_ODD	xmc_ccu8.h	/^  XMC_CCU8_PARITY_CHECKER_TYPE_ODD = 1 << CCU8_GPCHK_PCTS_Pos,$/;"	e	enum:XMC_CCU8_PARITY_CHECKER_TYPE
XMC_CCU8_PARITY_CHECKER_TYPE_t	xmc_ccu8.h	/^} XMC_CCU8_PARITY_CHECKER_TYPE_t;$/;"	t	typeref:enum:XMC_CCU8_PARITY_CHECKER_TYPE
XMC_CCU8_SHADOW_TRANSFER	xmc_ccu8.h	/^typedef enum XMC_CCU8_SHADOW_TRANSFER$/;"	g
XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_0	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_0     = CCU8_GCSS_S0DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_1	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_1     = CCU8_GCSS_S1DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_2	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_2     = CCU8_GCSS_S2DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_3	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_3     = CCU8_GCSS_S3DSE_Msk, \/**< Transfer Dither compare shadow register value$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_0	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_0  = CCU8_GCSS_S0PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_1	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_1  = CCU8_GCSS_S1PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_2	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_2  = CCU8_GCSS_S2PSE_Msk, \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_3	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_3  = CCU8_GCSS_S3PSE_Msk  \/**< Transfer Prescaler shadow register value to$/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_SLICE_0	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_SLICE_0            = CCU8_GCSS_S0SE_Msk,  \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_SLICE_1	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_SLICE_1            = CCU8_GCSS_S1SE_Msk,  \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_SLICE_2	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_SLICE_2            = CCU8_GCSS_S2SE_Msk,  \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_SLICE_3	xmc_ccu8.h	/^  XMC_CCU8_SHADOW_TRANSFER_SLICE_3            = CCU8_GCSS_S3SE_Msk,  \/**< Transfer Period, Compare and Passive Level $/;"	e	enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SHADOW_TRANSFER_t	xmc_ccu8.h	/^} XMC_CCU8_SHADOW_TRANSFER_t;$/;"	t	typeref:enum:XMC_CCU8_SHADOW_TRANSFER
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO$/;"	g
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE1_SHADOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE1_SHADOW = CCU8_CC8_STC_ASCC1_Msk,           \/**< Automatic Shadow$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE2_SHADOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE2_SHADOW = CCU8_CC8_STC_ASCC2_Msk,           \/**< Automatic Shadow$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW = CCU8_CC8_STC_ASDC_Msk,            \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW = CCU8_CC8_STC_ASFC_Msk \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL = CCU8_CC8_STC_ASLC_Msk,            \/**< Automatic Shadow transfer$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW = CCU8_CC8_STC_ASPC_Msk,            \/**< Automatic Shadow$/;"	e	enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
XMC_CCU8_SLICE_CAPTURE_CONFIG	xmc_ccu8.h	/^typedef struct XMC_CCU8_SLICE_CAPTURE_CONFIG$/;"	s
XMC_CCU8_SLICE_CAPTURE_CONFIG_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_CAPTURE_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU8_SLICE_CAPTURE_CONFIG
XMC_CCU8_SLICE_CAP_REG_SET	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_CAP_REG_SET$/;"	g
XMC_CCU8_SLICE_CAP_REG_SET_HIGH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_CAP_REG_SET_HIGH       \/**< Capture register-0, Capture register-1 used *\/$/;"	e	enum:XMC_CCU8_SLICE_CAP_REG_SET
XMC_CCU8_SLICE_CAP_REG_SET_LOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_CAP_REG_SET_LOW  = 0U, \/**< Capture register-0, Capture register-1 used *\/$/;"	e	enum:XMC_CCU8_SLICE_CAP_REG_SET
XMC_CCU8_SLICE_CAP_REG_SET_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_CAP_REG_SET_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_CAP_REG_SET
XMC_CCU8_SLICE_CHECK_COMP_CHANNEL	xmc_ccu8.h	192;"	d
XMC_CCU8_SLICE_CHECK_INTERRUPT	xmc_ccu8.h	179;"	d
XMC_CCU8_SLICE_COMPARE_CHANNEL	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_COMPARE_CHANNEL$/;"	g
XMC_CCU8_SLICE_COMPARE_CHANNEL_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_COMPARE_CHANNEL_1  = 0U, \/**< Compare Channel-1 *\/$/;"	e	enum:XMC_CCU8_SLICE_COMPARE_CHANNEL
XMC_CCU8_SLICE_COMPARE_CHANNEL_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_COMPARE_CHANNEL_2        \/**< Compare Channel-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_COMPARE_CHANNEL
XMC_CCU8_SLICE_COMPARE_CHANNEL_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_COMPARE_CHANNEL_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_COMPARE_CHANNEL
XMC_CCU8_SLICE_COMPARE_CONFIG	xmc_ccu8.h	/^typedef struct XMC_CCU8_SLICE_COMPARE_CONFIG$/;"	s
XMC_CCU8_SLICE_COMPARE_CONFIG_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_COMPARE_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU8_SLICE_COMPARE_CONFIG
XMC_CCU8_SLICE_ClearEvent	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ClearEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU8_SLICE_ClearTimer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ClearTimer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_DEAD_TIME_CONFIG	xmc_ccu8.h	/^typedef struct XMC_CCU8_SLICE_DEAD_TIME_CONFIG$/;"	s
XMC_CCU8_SLICE_DEAD_TIME_CONFIG_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_DEAD_TIME_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG
XMC_CCU8_SLICE_DTC_DIV	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_DTC_DIV$/;"	g
XMC_CCU8_SLICE_DTC_DIV_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_DTC_DIV_1  = 0U, \/**< DTC clock = Slice Clock *\/$/;"	e	enum:XMC_CCU8_SLICE_DTC_DIV
XMC_CCU8_SLICE_DTC_DIV_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_DTC_DIV_2      , \/**< DTC clock = Slice Clock\/2 *\/$/;"	e	enum:XMC_CCU8_SLICE_DTC_DIV
XMC_CCU8_SLICE_DTC_DIV_4	xmc_ccu8.h	/^  XMC_CCU8_SLICE_DTC_DIV_4      , \/**< DTC clock = Slice Clock\/4 *\/$/;"	e	enum:XMC_CCU8_SLICE_DTC_DIV
XMC_CCU8_SLICE_DTC_DIV_8	xmc_ccu8.h	/^  XMC_CCU8_SLICE_DTC_DIV_8        \/**< DTC clock = Slice Clock\/8 *\/$/;"	e	enum:XMC_CCU8_SLICE_DTC_DIV
XMC_CCU8_SLICE_DTC_DIV_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_DTC_DIV_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_DTC_DIV
XMC_CCU8_SLICE_DisableAutomaticShadowTransferRequest	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableAutomaticShadowTransferRequest(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_DisableCascadedShadowTransfer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableCascadedShadowTransfer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_DisableDithering	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableDithering(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_DisableEvent	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU8_SLICE_DisableFloatingPrescaler	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableFloatingPrescaler(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_DisableMultiChannelMode	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableMultiChannelMode(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_DisableMultipleEvents	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableMultipleEvents(XMC_CCU8_SLICE_t *const slice, const uint16_t mask)$/;"	f
XMC_CCU8_SLICE_DisableTrap	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_DisableTrap(XMC_CCU8_SLICE_t *const slice, const uint32_t out_mask)$/;"	f
XMC_CCU8_SLICE_END_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_END_MODE$/;"	g
XMC_CCU8_SLICE_END_MODE_TIMER_CLEAR	xmc_ccu8.h	/^  XMC_CCU8_SLICE_END_MODE_TIMER_CLEAR          , \/**< Without stopping timer, clears the TIMER register *\/$/;"	e	enum:XMC_CCU8_SLICE_END_MODE
XMC_CCU8_SLICE_END_MODE_TIMER_STOP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_END_MODE_TIMER_STOP       = 0U, \/**< Stops the timer, without clearing TIMER register *\/$/;"	e	enum:XMC_CCU8_SLICE_END_MODE
XMC_CCU8_SLICE_END_MODE_TIMER_STOP_CLEAR	xmc_ccu8.h	/^  XMC_CCU8_SLICE_END_MODE_TIMER_STOP_CLEAR       \/**< Stops the timer and clears the TIMER register *\/$/;"	e	enum:XMC_CCU8_SLICE_END_MODE
XMC_CCU8_SLICE_END_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_END_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_END_MODE
XMC_CCU8_SLICE_EVENT	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_EVENT$/;"	g
XMC_CCU8_SLICE_EVENT_0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_0         , \/**< Event-0 *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT
XMC_CCU8_SLICE_EVENT_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_1         , \/**< Event-1 *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT
XMC_CCU8_SLICE_EVENT_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_2           \/**< Event-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT
XMC_CCU8_SLICE_EVENT_CONFIG	xmc_ccu8.h	/^typedef struct XMC_CCU8_SLICE_EVENT_CONFIG$/;"	s
XMC_CCU8_SLICE_EVENT_CONFIG_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_EVENT_CONFIG_t;$/;"	t	typeref:struct:XMC_CCU8_SLICE_EVENT_CONFIG
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY$/;"	g
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE           \/**< Both Rising and Falling edges cause an event trigger *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE      , \/**< Falling Edge of the input signal generates event$/;"	e	enum:XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_NONE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_NONE          = 0U, \/**< None *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE       , \/**< Rising Edge of the input signal generates$/;"	e	enum:XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
XMC_CCU8_SLICE_EVENT_FILTER	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_EVENT_FILTER$/;"	g
XMC_CCU8_SLICE_EVENT_FILTER_3_CYCLES	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_FILTER_3_CYCLES      , \/**< Input should be stable for 3 clock cycles *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_FILTER
XMC_CCU8_SLICE_EVENT_FILTER_5_CYCLES	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_FILTER_5_CYCLES      , \/**< Input should be stable for 5 clock cycles *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_FILTER
XMC_CCU8_SLICE_EVENT_FILTER_7_CYCLES	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_FILTER_7_CYCLES        \/**< Input should be stable for 7 clock cycles *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_FILTER
XMC_CCU8_SLICE_EVENT_FILTER_DISABLED	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_FILTER_DISABLED  = 0U, \/**< No Low Pass Filtering is applied *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_FILTER
XMC_CCU8_SLICE_EVENT_FILTER_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_EVENT_FILTER_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_EVENT_FILTER
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY$/;"	g
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH = 0U, \/**< Level sensitive functions react to a high signal level*\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW  = 1U, \/**< Level sensitive functions react to a low signal level *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH = 1U \/**< Timer counts up, during High state of the control signal *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW = 0U, \/**< Timer counts up, during Low state of the control signal *\/      $/;"	e	enum:XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
XMC_CCU8_SLICE_EVENT_NONE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_NONE  = 0U, \/**< None *\/$/;"	e	enum:XMC_CCU8_SLICE_EVENT
XMC_CCU8_SLICE_EVENT_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_EVENT_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_EVENT
XMC_CCU8_SLICE_EnableAsymmetricCompareMode	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableAsymmetricCompareMode(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_EnableAutomaticShadowTransferRequest	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableAutomaticShadowTransferRequest(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_EnableCascadedShadowTransfer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableCascadedShadowTransfer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_EnableEvent	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU8_SLICE_EnableFloatingPrescaler	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableFloatingPrescaler(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_EnableMultiChannelMode	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableMultiChannelMode(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_EnableMultipleEvents	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableMultipleEvents(XMC_CCU8_SLICE_t *const slice, const uint16_t mask)$/;"	f
XMC_CCU8_SLICE_EnableSymmetricCompareMode	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableSymmetricCompareMode(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_EnableTrap	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_EnableTrap(XMC_CCU8_SLICE_t *const slice, const uint32_t out_mask)$/;"	f
XMC_CCU8_SLICE_FUNCTION	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_FUNCTION$/;"	g
XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT0      , \/**< Capture Event-0 function, CCycapt0 signal is used for event $/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT1      , \/**< Capture Event-1 function, CCycapt1 signal is used for event $/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_COUNT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_COUNT               , \/**< Counting function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_DIRECTION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_DIRECTION           , \/**< Direction function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_GATING	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_GATING              , \/**< Gating function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_LOAD	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_LOAD                , \/**< Load function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_MODULATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_MODULATION          , \/**< Modulation function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_OVERRIDE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_OVERRIDE            , \/**< Override function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_START	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_START           = 0U, \/**< Start function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_STOP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_STOP                , \/**< Stop function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_TRAP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_FUNCTION_TRAP                  \/**< Trap function *\/$/;"	e	enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_FUNCTION_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_FUNCTION_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_FUNCTION
XMC_CCU8_SLICE_GetCountingDir	xmc_ccu8.h	/^__STATIC_INLINE XMC_CCU8_SLICE_TIMER_COUNT_DIR_t XMC_CCU8_SLICE_GetCountingDir(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_GetEvent	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_SLICE_GetEvent(const XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU8_SLICE_GetSliceMode	xmc_ccu8.h	/^__STATIC_INLINE XMC_CCU8_SLICE_MODE_t XMC_CCU8_SLICE_GetSliceMode(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_GetTimerCountingMode	xmc_ccu8.h	/^__STATIC_INLINE XMC_CCU8_SLICE_TIMER_COUNT_MODE_t XMC_CCU8_SLICE_GetTimerCountingMode($/;"	f
XMC_CCU8_SLICE_GetTimerPeriodMatch	xmc_ccu8.h	/^__STATIC_INLINE uint16_t XMC_CCU8_SLICE_GetTimerPeriodMatch(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_GetTimerRepeatMode	xmc_ccu8.h	/^__STATIC_INLINE XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t XMC_CCU8_SLICE_GetTimerRepeatMode($/;"	f
XMC_CCU8_SLICE_GetTimerValue	xmc_ccu8.h	/^__STATIC_INLINE uint16_t XMC_CCU8_SLICE_GetTimerValue(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_INPUT_A	xmc4_ccu8_map.h	51;"	d
XMC_CCU8_SLICE_INPUT_B	xmc4_ccu8_map.h	52;"	d
XMC_CCU8_SLICE_INPUT_C	xmc4_ccu8_map.h	53;"	d
XMC_CCU8_SLICE_INPUT_D	xmc4_ccu8_map.h	54;"	d
XMC_CCU8_SLICE_INPUT_E	xmc4_ccu8_map.h	55;"	d
XMC_CCU8_SLICE_INPUT_F	xmc4_ccu8_map.h	56;"	d
XMC_CCU8_SLICE_INPUT_G	xmc4_ccu8_map.h	57;"	d
XMC_CCU8_SLICE_INPUT_H	xmc4_ccu8_map.h	58;"	d
XMC_CCU8_SLICE_INPUT_I	xmc4_ccu8_map.h	59;"	d
XMC_CCU8_SLICE_INPUT_J	xmc4_ccu8_map.h	60;"	d
XMC_CCU8_SLICE_INPUT_K	xmc4_ccu8_map.h	61;"	d
XMC_CCU8_SLICE_INPUT_L	xmc4_ccu8_map.h	62;"	d
XMC_CCU8_SLICE_INPUT_M	xmc4_ccu8_map.h	63;"	d
XMC_CCU8_SLICE_INPUT_N	xmc4_ccu8_map.h	64;"	d
XMC_CCU8_SLICE_INPUT_O	xmc4_ccu8_map.h	65;"	d
XMC_CCU8_SLICE_INPUT_P	xmc4_ccu8_map.h	66;"	d
XMC_CCU8_SLICE_INPUT_t	xmc_ccu8.h	/^typedef uint8_t XMC_CCU8_SLICE_INPUT_t;$/;"	t
XMC_CCU8_SLICE_IRQ_ID	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_IRQ_ID$/;"	g
XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_1 = 3U , \/**< Compare match counting down for channel 1 *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_2 = 5U , \/**< Compare match counting down for channel 2 *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_1   = 2U , \/**< Compare match counting up for channel 1 *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_2   = 4U , \/**< Compare match counting up for channel 2 *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_EVENT0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_EVENT0                  = 8U , \/**< Event-0 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_EVENT1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_EVENT1                  = 9U , \/**< Event-1 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_EVENT2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_EVENT2                  = 10U, \/**< Event-2 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_ONE_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_ONE_MATCH               = 1U , \/**< One match counting down *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH            = 0U , \/**< Period match counting up *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_TRAP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_IRQ_ID_TRAP                    = 11U  \/**< Trap occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IRQ_ID_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_IRQ_ID_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_IRQ_ID
XMC_CCU8_SLICE_IsDeadTimeCntr1Running	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_SLICE_IsDeadTimeCntr1Running(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_IsDeadTimeCntr2Running	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_SLICE_IsDeadTimeCntr2Running(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_IsExtendedCapReadEnabled	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_SLICE_IsExtendedCapReadEnabled(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_IsTimerRunning	xmc_ccu8.h	/^__STATIC_INLINE bool XMC_CCU8_SLICE_IsTimerRunning(const XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_MASK	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MASK$/;"	g
XMC_CCU8_SLICE_MASK_SLICE_0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MASK_SLICE_0  = 1U , \/**< SLICE-0 *\/$/;"	e	enum:XMC_CCU8_SLICE_MASK
XMC_CCU8_SLICE_MASK_SLICE_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MASK_SLICE_1  = 2U , \/**< SLICE-1 *\/$/;"	e	enum:XMC_CCU8_SLICE_MASK
XMC_CCU8_SLICE_MASK_SLICE_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MASK_SLICE_2  = 4U , \/**< SLICE-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_MASK
XMC_CCU8_SLICE_MASK_SLICE_3	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MASK_SLICE_3  = 8U   \/**< SLICE-3 *\/$/;"	e	enum:XMC_CCU8_SLICE_MASK
XMC_CCU8_SLICE_MASK_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MASK_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MASK
XMC_CCU8_SLICE_MCMS_ACTION	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MCMS_ACTION$/;"	g
XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR          = 0U, \/**< Transfer Compare and Period Shadow register values to$/;"	e	enum:XMC_CCU8_SLICE_MCMS_ACTION
XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP     = 1U, \/**< Transfer Compare, Period and Prescaler Compare Shadow$/;"	e	enum:XMC_CCU8_SLICE_MCMS_ACTION
XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT = 3U  \/**< Transfer Compare, Period ,Prescaler Compare and Dither $/;"	e	enum:XMC_CCU8_SLICE_MCMS_ACTION
XMC_CCU8_SLICE_MCMS_ACTION_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MCMS_ACTION_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MCMS_ACTION
XMC_CCU8_SLICE_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MODE$/;"	g
XMC_CCU8_SLICE_MODE_CAPTURE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODE_CAPTURE        \/**< slice(CC8y) operates in Capture Mode *\/$/;"	e	enum:XMC_CCU8_SLICE_MODE
XMC_CCU8_SLICE_MODE_COMPARE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODE_COMPARE  = 0U, \/**< slice(CC8y) operates in Compare Mode *\/$/;"	e	enum:XMC_CCU8_SLICE_MODE
XMC_CCU8_SLICE_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MODE
XMC_CCU8_SLICE_MODULATION_CHANNEL	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MODULATION_CHANNEL$/;"	g
XMC_CCU8_SLICE_MODULATION_CHANNEL_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_CHANNEL_1         , \/**< Modulation for Compare Channel-1 *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_CHANNEL
XMC_CCU8_SLICE_MODULATION_CHANNEL_1_AND_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_CHANNEL_1_AND_2     \/**< Modulation for Compare Channel-1 and Compare Channel-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_CHANNEL
XMC_CCU8_SLICE_MODULATION_CHANNEL_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_CHANNEL_2         , \/**< Modulation for Compare Channel-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_CHANNEL
XMC_CCU8_SLICE_MODULATION_CHANNEL_NONE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_CHANNEL_NONE  = 0U, \/**< No modulation *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_CHANNEL
XMC_CCU8_SLICE_MODULATION_CHANNEL_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MODULATION_CHANNEL_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MODULATION_CHANNEL
XMC_CCU8_SLICE_MODULATION_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MODULATION_MODE$/;"	g
XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_OUT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_OUT           \/**< Clear only the OUT signal *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_MODE
XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_ST_OUT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_ST_OUT  = 0U, \/**< Clear ST and OUT signals *\/$/;"	e	enum:XMC_CCU8_SLICE_MODULATION_MODE
XMC_CCU8_SLICE_MODULATION_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MODULATION_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MODULATION_MODE
XMC_CCU8_SLICE_MULTI_IRQ_ID	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_MULTI_IRQ_ID$/;"	g
XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_1 = 0x8U,   \/**< Compare match counting down for channel 1 *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_2 = 0x20U,  \/**< Compare match counting down for channel 2 *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_1   = 0x4U,   \/**< Compare match counting up for channel 1 *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_2   = 0x10U,  \/**< Compare match counting up for channel 2 *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT0                  = 0x100U, \/**< Event-0 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT1                  = 0x200U, \/**< Event-1 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT2                  = 0x400U, \/**< Event-2 occurrence *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_ONE_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_ONE_MATCH               = 0x2U,   \/**< One match counting down *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_PERIOD_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_MULTI_IRQ_ID_PERIOD_MATCH            = 0x1U,   \/**< Period match counting up *\/$/;"	e	enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_MULTI_IRQ_ID_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_MULTI_IRQ_ID_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_MULTI_IRQ_ID
XMC_CCU8_SLICE_OUTPUT	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_OUTPUT$/;"	g
XMC_CCU8_SLICE_OUTPUT_0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_0  = 1U, \/**< Slice Output-0 *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT
XMC_CCU8_SLICE_OUTPUT_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_1  = 2U, \/**< Slice Output-1 *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT
XMC_CCU8_SLICE_OUTPUT_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_2  = 4U, \/**< Slice Output-2 *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT
XMC_CCU8_SLICE_OUTPUT_3	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_3  = 8U  \/**< Slice Output-3 *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT
XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL$/;"	g
XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH       \/**< Passive level = High *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_LOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_LOW  = 0U, \/**< Passive level = Low *\/$/;"	e	enum:XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL
XMC_CCU8_SLICE_OUTPUT_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_OUTPUT_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_OUTPUT
XMC_CCU8_SLICE_PRESCALER	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_PRESCALER$/;"	g
XMC_CCU8_SLICE_PRESCALER_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_1  = 0U, \/**< Slice Clock = fccu8 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_1024	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_1024   , \/**< Slice Clock = fccu8\/1024 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_128	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_128    , \/**< Slice Clock = fccu8\/128 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_16	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_16     , \/**< Slice Clock = fccu8\/16 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_16384	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_16384  , \/**< Slice Clock = fccu8\/16384 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_2      , \/**< Slice Clock = fccu8\/2 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_2048	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_2048   , \/**< Slice Clock = fccu8\/2048 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_256	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_256    , \/**< Slice Clock = fccu8\/256 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_32	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_32     , \/**< Slice Clock = fccu8\/32 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_32768	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_32768    \/**< Slice Clock = fccu8\/32768 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_4	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_4      , \/**< Slice Clock = fccu8\/4 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_4096	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_4096   , \/**< Slice Clock = fccu8\/4096 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_512	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_512    , \/**< Slice Clock = fccu8\/512 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_64	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_64     , \/**< Slice Clock = fccu8\/64 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_8	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_8      , \/**< Slice Clock = fccu8\/8 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_8192	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_8192   , \/**< Slice Clock = fccu8\/8192 *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_PRESCALER_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_PRESCALER_MODE$/;"	g
XMC_CCU8_SLICE_PRESCALER_MODE_FLOAT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_MODE_FLOAT        \/**< Floating divider *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER_MODE
XMC_CCU8_SLICE_PRESCALER_MODE_NORMAL	xmc_ccu8.h	/^  XMC_CCU8_SLICE_PRESCALER_MODE_NORMAL = 0U, \/**< Fixed division of module clock *\/$/;"	e	enum:XMC_CCU8_SLICE_PRESCALER_MODE
XMC_CCU8_SLICE_PRESCALER_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_PRESCALER_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_PRESCALER_MODE
XMC_CCU8_SLICE_PRESCALER_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_PRESCALER_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_PRESCALER
XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number, XMC_CCU8_SLICE_OUTPUT_t output)$/;"	f
XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number, XMC_CCU8_SLICE_OUTPUT_t output)$/;"	f
XMC_CCU8_SLICE_ParityCheckerGetStatus	xmc_ccu8.h	/^__STATIC_INLINE uint32_t XMC_CCU8_SLICE_ParityCheckerGetStatus(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_SLICE_ParityCheckerSetDelayInput	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetDelayInput(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_t input)$/;"	f
XMC_CCU8_SLICE_ParityCheckerSetDriverInput	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetDriverInput(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_t input)$/;"	f
XMC_CCU8_SLICE_ParityCheckerSetType	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetType(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_PARITY_CHECKER_TYPE_t type)$/;"	f
XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE$/;"	g
XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH = 0U, \/**< Shadow transfer is done in Period Match and$/;"	e	enum:XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH = 2U  \/**< Shadow transfer is done only in One Match. *\/$/;"	e	enum:XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH = 1U,  \/**< Shadow transfer is done only in Period Match. *\/$/;"	e	enum:XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE
XMC_CCU8_SLICE_SR_ID	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_SR_ID$/;"	g
XMC_CCU8_SLICE_SR_ID_0	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SR_ID_0    = 0U, \/**< Service Request Line-0 selected  *\/$/;"	e	enum:XMC_CCU8_SLICE_SR_ID
XMC_CCU8_SLICE_SR_ID_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SR_ID_1        , \/**< Service Request Line-1 selected  *\/$/;"	e	enum:XMC_CCU8_SLICE_SR_ID
XMC_CCU8_SLICE_SR_ID_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SR_ID_2        , \/**< Service Request Line-2 selected  *\/$/;"	e	enum:XMC_CCU8_SLICE_SR_ID
XMC_CCU8_SLICE_SR_ID_3	xmc_ccu8.h	/^  XMC_CCU8_SLICE_SR_ID_3          \/**< Service Request Line-3 selected  *\/$/;"	e	enum:XMC_CCU8_SLICE_SR_ID
XMC_CCU8_SLICE_SR_ID_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_SR_ID_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_SR_ID
XMC_CCU8_SLICE_START_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_START_MODE$/;"	g
XMC_CCU8_SLICE_START_MODE_TIMER_START	xmc_ccu8.h	/^  XMC_CCU8_SLICE_START_MODE_TIMER_START       = 0U, \/**< Start the timer from the current count of TIMER register *\/$/;"	e	enum:XMC_CCU8_SLICE_START_MODE
XMC_CCU8_SLICE_START_MODE_TIMER_START_CLEAR	xmc_ccu8.h	/^  XMC_CCU8_SLICE_START_MODE_TIMER_START_CLEAR       \/**< Clears the TIMER register and start the timer *\/$/;"	e	enum:XMC_CCU8_SLICE_START_MODE
XMC_CCU8_SLICE_START_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_START_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_START_MODE
XMC_CCU8_SLICE_STATUS	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_STATUS$/;"	g
XMC_CCU8_SLICE_STATUS_CHANNEL_1	xmc_ccu8.h	/^  XMC_CCU8_SLICE_STATUS_CHANNEL_1        = 0U, \/**< Channel-1 status connected to Slice Status *\/$/;"	e	enum:XMC_CCU8_SLICE_STATUS
XMC_CCU8_SLICE_STATUS_CHANNEL_1_AND_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_STATUS_CHANNEL_1_AND_2      , \/**< \\b Wired \\b AND of Channel-1 and Channel-2 status connected to$/;"	e	enum:XMC_CCU8_SLICE_STATUS
XMC_CCU8_SLICE_STATUS_CHANNEL_1_OR_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_STATUS_CHANNEL_1_OR_2         \/**< \\b Wired \\b OR of Channel-1 and Channel-2 status connected to Slice$/;"	e	enum:XMC_CCU8_SLICE_STATUS
XMC_CCU8_SLICE_STATUS_CHANNEL_2	xmc_ccu8.h	/^  XMC_CCU8_SLICE_STATUS_CHANNEL_2            , \/**< Channel-2 status connected to Slice Status *\/$/;"	e	enum:XMC_CCU8_SLICE_STATUS
XMC_CCU8_SLICE_STATUS_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_STATUS_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_STATUS
XMC_CCU8_SLICE_SetDitherCompareValue	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetDitherCompareValue(XMC_CCU8_SLICE_t *const slice, const uint8_t comp_val)$/;"	f
XMC_CCU8_SLICE_SetEvent	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)$/;"	f
XMC_CCU8_SLICE_SetFloatingPrescalerCompareValue	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetFloatingPrescalerCompareValue(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_SetShadowTransferMode	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetShadowTransferMode(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_SetTimerCompareMatchChannel1	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetTimerCompareMatchChannel1(XMC_CCU8_SLICE_t *const slice, const uint16_t compare_val)$/;"	f
XMC_CCU8_SLICE_SetTimerCompareMatchChannel2	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetTimerCompareMatchChannel2(XMC_CCU8_SLICE_t *const slice, const uint16_t compare_val)$/;"	f
XMC_CCU8_SLICE_SetTimerValue	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_SetTimerValue(XMC_CCU8_SLICE_t *const slice, const uint16_t timer_val)$/;"	f
XMC_CCU8_SLICE_StartTimer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_StartTimer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_StopClearTimer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_StopClearTimer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_StopTimer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)$/;"	f
XMC_CCU8_SLICE_TIMER_CLEAR_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_TIMER_CLEAR_MODE$/;"	g
XMC_CCU8_SLICE_TIMER_CLEAR_MODE_ALWAYS	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_CLEAR_MODE_ALWAYS         \/**< Always clear the timer upon detection of any capture event *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_CLEAR_MODE
XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_HIGH	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_HIGH     , \/**< Clear only when timer value has been captured in C3V and C2V *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_CLEAR_MODE
XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_LOW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_LOW      , \/**< Clear only when timer value has been captured in C1V and C0V *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_CLEAR_MODE
XMC_CCU8_SLICE_TIMER_CLEAR_MODE_NEVER	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_CLEAR_MODE_NEVER    = 0U, \/**< Never clear the timer on any capture event *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_CLEAR_MODE
XMC_CCU8_SLICE_TIMER_CLEAR_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_TIMER_CLEAR_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_TIMER_CLEAR_MODE
XMC_CCU8_SLICE_TIMER_COUNT_DIR	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_TIMER_COUNT_DIR$/;"	g
XMC_CCU8_SLICE_TIMER_COUNT_DIR_DOWN	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_COUNT_DIR_DOWN       \/**< Counting down *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_COUNT_DIR
XMC_CCU8_SLICE_TIMER_COUNT_DIR_UP	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_COUNT_DIR_UP   = 0U, \/**< Counting up *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_COUNT_DIR
XMC_CCU8_SLICE_TIMER_COUNT_DIR_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_TIMER_COUNT_DIR_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_TIMER_COUNT_DIR
XMC_CCU8_SLICE_TIMER_COUNT_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_TIMER_COUNT_MODE$/;"	g
XMC_CCU8_SLICE_TIMER_COUNT_MODE_CA	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_COUNT_MODE_CA        \/**< Centre Aligned Mode *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_COUNT_MODE
XMC_CCU8_SLICE_TIMER_COUNT_MODE_EA	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_COUNT_MODE_EA  = 0U, \/**< Edge Aligned Mode *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_COUNT_MODE
XMC_CCU8_SLICE_TIMER_COUNT_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_TIMER_COUNT_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_TIMER_COUNT_MODE
XMC_CCU8_SLICE_TIMER_REPEAT_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_TIMER_REPEAT_MODE$/;"	g
XMC_CCU8_SLICE_TIMER_REPEAT_MODE_REPEAT	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_REPEAT_MODE_REPEAT = 0U, \/**< Repetitive mode: continuous mode of operation *\/$/;"	e	enum:XMC_CCU8_SLICE_TIMER_REPEAT_MODE
XMC_CCU8_SLICE_TIMER_REPEAT_MODE_SINGLE	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TIMER_REPEAT_MODE_SINGLE       \/**< Single shot mode: Once a Period match\/One match$/;"	e	enum:XMC_CCU8_SLICE_TIMER_REPEAT_MODE
XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_TIMER_REPEAT_MODE
XMC_CCU8_SLICE_TRAP_EXIT_MODE	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_TRAP_EXIT_MODE$/;"	g
XMC_CCU8_SLICE_TRAP_EXIT_MODE_AUTOMATIC	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TRAP_EXIT_MODE_AUTOMATIC = 0U, \/**< Clear trap state as soon as the trap signal is de-asserted *\/$/;"	e	enum:XMC_CCU8_SLICE_TRAP_EXIT_MODE
XMC_CCU8_SLICE_TRAP_EXIT_MODE_SW	xmc_ccu8.h	/^  XMC_CCU8_SLICE_TRAP_EXIT_MODE_SW              \/**< Clear only when acknowledged by software *\/$/;"	e	enum:XMC_CCU8_SLICE_TRAP_EXIT_MODE
XMC_CCU8_SLICE_TRAP_EXIT_MODE_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_TRAP_EXIT_MODE_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_TRAP_EXIT_MODE
XMC_CCU8_SLICE_WRITE_INTO	xmc_ccu8.h	/^typedef enum XMC_CCU8_SLICE_WRITE_INTO$/;"	g
XMC_CCU8_SLICE_WRITE_INTO_COMPARE1_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_COMPARE1_CONFIGURATION = CCU8_CC8_STC_IRCC1_Msk,               \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_COMPARE2_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_COMPARE2_CONFIGURATION = CCU8_CC8_STC_IRCC2_Msk,               \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION = CCU8_CC8_STC_IRDC_Msk,            \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION = CCU8_CC8_STC_IRFC_Msk \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION = CCU8_CC8_STC_IRLC_Msk,           \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_PERIOD_CONFIGURATION	xmc_ccu8.h	/^  XMC_CCU8_SLICE_WRITE_INTO_PERIOD_CONFIGURATION = CCU8_CC8_STC_IRPC_Msk,                  \/**< Immediate or Coherent $/;"	e	enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WRITE_INTO_t	xmc_ccu8.h	/^} XMC_CCU8_SLICE_WRITE_INTO_t;$/;"	t	typeref:enum:XMC_CCU8_SLICE_WRITE_INTO
XMC_CCU8_SLICE_WriteCoherentlyWithPWMCycle	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_WriteCoherentlyWithPWMCycle(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_WriteImmediateAfterShadowTransfer	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_SLICE_WriteImmediateAfterShadowTransfer(XMC_CCU8_SLICE_t *const slice,$/;"	f
XMC_CCU8_SLICE_t	xmc_ccu8.h	/^typedef CCU8_CC8_TypeDef XMC_CCU8_SLICE_t;$/;"	t
XMC_CCU8_SOURCE_OUT0	xmc_ccu8.h	/^ typedef enum XMC_CCU8_SOURCE_OUT0$/;"	g
XMC_CCU8_SOURCE_OUT0_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT0_INV_ST1  = (uint32_t)0x1, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT0
XMC_CCU8_SOURCE_OUT0_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT0_INV_ST2  = (uint32_t)0x3  \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT0
XMC_CCU8_SOURCE_OUT0_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT0_ST1      = (uint32_t)0x0, \/**< CCU8yST1 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT0
XMC_CCU8_SOURCE_OUT0_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT0_ST2      = (uint32_t)0x2, \/**< CCU8yST2 signal path is connected the CCU8x.OUT0 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT0
XMC_CCU8_SOURCE_OUT0_t	xmc_ccu8.h	/^} XMC_CCU8_SOURCE_OUT0_t;$/;"	t	typeref:enum:XMC_CCU8_SOURCE_OUT0
XMC_CCU8_SOURCE_OUT1	xmc_ccu8.h	/^ typedef enum XMC_CCU8_SOURCE_OUT1$/;"	g
XMC_CCU8_SOURCE_OUT1_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT1_INV_ST1  = (uint32_t)0x0, \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT1
XMC_CCU8_SOURCE_OUT1_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT1_INV_ST2  = (uint32_t)0x2  \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT1
XMC_CCU8_SOURCE_OUT1_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT1_ST1      = (uint32_t)0x1, \/**< CCU8yST1 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT1
XMC_CCU8_SOURCE_OUT1_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT1_ST2      = (uint32_t)0x3, \/**< CCU8yST2 signal path is connected the CCU8x.OUT1 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT1
XMC_CCU8_SOURCE_OUT1_t	xmc_ccu8.h	/^} XMC_CCU8_SOURCE_OUT1_t;$/;"	t	typeref:enum:XMC_CCU8_SOURCE_OUT1
XMC_CCU8_SOURCE_OUT2	xmc_ccu8.h	/^ typedef enum XMC_CCU8_SOURCE_OUT2$/;"	g
XMC_CCU8_SOURCE_OUT2_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT2_INV_ST1  = (uint32_t)0x3  \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT2
XMC_CCU8_SOURCE_OUT2_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT2_INV_ST2  = (uint32_t)0x1, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT2
XMC_CCU8_SOURCE_OUT2_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT2_ST1      = (uint32_t)0x2, \/**< CCU8yST1 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT2
XMC_CCU8_SOURCE_OUT2_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT2_ST2      = (uint32_t)0x0, \/**< CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT2
XMC_CCU8_SOURCE_OUT2_t	xmc_ccu8.h	/^} XMC_CCU8_SOURCE_OUT2_t;$/;"	t	typeref:enum:XMC_CCU8_SOURCE_OUT2
XMC_CCU8_SOURCE_OUT3	xmc_ccu8.h	/^ typedef enum XMC_CCU8_SOURCE_OUT3$/;"	g
XMC_CCU8_SOURCE_OUT3_INV_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT3_INV_ST1  = (uint32_t)0x2  \/**< Inverted CCU8yST1 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT3
XMC_CCU8_SOURCE_OUT3_INV_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT3_INV_ST2  = (uint32_t)0x0, \/**< Inverted CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT3
XMC_CCU8_SOURCE_OUT3_ST1	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT3_ST1      = (uint32_t)0x3, \/**< CCU8yST1 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT3
XMC_CCU8_SOURCE_OUT3_ST2	xmc_ccu8.h	/^  XMC_CCU8_SOURCE_OUT3_ST2      = (uint32_t)0x1, \/**< CCU8yST2 signal path is connected the CCU8x.OUT2 *\/$/;"	e	enum:XMC_CCU8_SOURCE_OUT3
XMC_CCU8_SOURCE_OUT3_t	xmc_ccu8.h	/^} XMC_CCU8_SOURCE_OUT3_t;$/;"	t	typeref:enum:XMC_CCU8_SOURCE_OUT3
XMC_CCU8_STATUS	xmc_ccu8.h	/^typedef enum XMC_CCU8_STATUS$/;"	g
XMC_CCU8_STATUS_ERROR	xmc_ccu8.h	/^  XMC_CCU8_STATUS_ERROR       , \/**< API cannot fulfil request *\/$/;"	e	enum:XMC_CCU8_STATUS
XMC_CCU8_STATUS_IDLE	xmc_ccu8.h	/^  XMC_CCU8_STATUS_IDLE          \/**< The timer slice is currently idle *\/$/;"	e	enum:XMC_CCU8_STATUS
XMC_CCU8_STATUS_OK	xmc_ccu8.h	/^  XMC_CCU8_STATUS_OK      = 0U, \/**< API fulfils request *\/$/;"	e	enum:XMC_CCU8_STATUS
XMC_CCU8_STATUS_RUNNING	xmc_ccu8.h	/^  XMC_CCU8_STATUS_RUNNING     , \/**< The timer slice is currently running *\/$/;"	e	enum:XMC_CCU8_STATUS
XMC_CCU8_STATUS_t	xmc_ccu8.h	/^} XMC_CCU8_STATUS_t;$/;"	t	typeref:enum:XMC_CCU8_STATUS
XMC_CCU8_StartParityChecker	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_StartParityChecker(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_StartPrescaler	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_StopParityChecker	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_StopParityChecker(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU8_StopPrescaler	xmc_ccu8.h	/^__STATIC_INLINE void XMC_CCU8_StopPrescaler(XMC_CCU8_MODULE_t *const module)$/;"	f
XMC_CCU_40_SR0	xmc_vadc_map.h	164;"	d
XMC_CCU_40_SR2	xmc_vadc_map.h	195;"	d
XMC_CCU_40_SR2	xmc_vadc_map.h	96;"	d
XMC_CCU_40_SR3	xmc_vadc_map.h	196;"	d
XMC_CCU_40_SR3	xmc_vadc_map.h	97;"	d
XMC_CCU_40_ST0	xmc_vadc_map.h	77;"	d
XMC_CCU_40_ST1	xmc_vadc_map.h	76;"	d
XMC_CCU_40_ST2	xmc_vadc_map.h	75;"	d
XMC_CCU_40_ST3	xmc_vadc_map.h	162;"	d
XMC_CCU_40_ST3	xmc_vadc_map.h	74;"	d
XMC_CCU_41_SR1	xmc_vadc_map.h	165;"	d
XMC_CCU_41_SR2	xmc_vadc_map.h	197;"	d
XMC_CCU_41_SR3	xmc_vadc_map.h	198;"	d
XMC_CCU_41_ST3	xmc_vadc_map.h	163;"	d
XMC_CCU_42_SR3	xmc_vadc_map.h	200;"	d
XMC_CCU_43_SR3	xmc_vadc_map.h	201;"	d
XMC_CCU_80_SR0	xmc_vadc_map.h	189;"	d
XMC_CCU_80_SR1	xmc_vadc_map.h	190;"	d
XMC_CCU_80_SR2	xmc_vadc_map.h	104;"	d
XMC_CCU_80_SR2	xmc_vadc_map.h	203;"	d
XMC_CCU_80_SR3	xmc_vadc_map.h	105;"	d
XMC_CCU_80_SR3	xmc_vadc_map.h	204;"	d
XMC_CCU_80_ST0	xmc_vadc_map.h	89;"	d
XMC_CCU_80_ST1	xmc_vadc_map.h	90;"	d
XMC_CCU_80_ST3_A	xmc_vadc_map.h	166;"	d
XMC_CCU_80_ST3_A	xmc_vadc_map.h	79;"	d
XMC_CCU_80_ST3_B	xmc_vadc_map.h	167;"	d
XMC_CCU_81_SR2	xmc_vadc_map.h	205;"	d
XMC_CCU_81_SR3	xmc_vadc_map.h	206;"	d
XMC_CCU_81_ST3	xmc_vadc_map.h	80;"	d
XMC_CCU_81_ST3_A	xmc_vadc_map.h	170;"	d
XMC_CCU_81_ST3_B	xmc_vadc_map.h	171;"	d
XMC_CH_UART_EVENT	xmc_uart.h	/^typedef enum XMC_CH_UART_EVENT$/;"	g
XMC_COMMON_H	xmc_common.h	69;"	d
XMC_DAC0	xmc_dac.h	118;"	d
XMC_DAC_0_SGN	xmc_vadc_map.h	174;"	d
XMC_DAC_1_SGN	xmc_vadc_map.h	175;"	d
XMC_DAC_CH_CONFIG	xmc_dac.h	/^typedef struct XMC_DAC_CH_CONFIG$/;"	s
XMC_DAC_CH_CONFIG_t	xmc_dac.h	/^} XMC_DAC_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_DAC_CH_CONFIG
XMC_DAC_CH_DATA_TYPE	xmc_dac.h	/^typedef enum XMC_DAC_CH_DATA_TYPE$/;"	g
XMC_DAC_CH_DATA_TYPE_SIGNED	xmc_dac.h	/^  XMC_DAC_CH_DATA_TYPE_SIGNED = 1U     \/**< input data is signed *\/$/;"	e	enum:XMC_DAC_CH_DATA_TYPE
XMC_DAC_CH_DATA_TYPE_UNSIGNED	xmc_dac.h	/^  XMC_DAC_CH_DATA_TYPE_UNSIGNED = 0U , \/**< input data is unsigned *\/$/;"	e	enum:XMC_DAC_CH_DATA_TYPE
XMC_DAC_CH_DATA_TYPE_t	xmc_dac.h	/^} XMC_DAC_CH_DATA_TYPE_t;$/;"	t	typeref:enum:XMC_DAC_CH_DATA_TYPE
XMC_DAC_CH_DisableEvent	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_DisableEvent(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_DisableOutput	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_DisableOutput(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_DisableOutputNegation	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_DisableOutputNegation(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_DisablePatternSignOutput	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_DisablePatternSignOutput(XMC_DAC_t *const dac,$/;"	f
XMC_DAC_CH_EnableEvent	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_EnableEvent(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_EnableOutput	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_EnableOutput(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_EnableOutputNegation	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_EnableOutputNegation(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_EnablePatternSignOutput	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_EnablePatternSignOutput(XMC_DAC_t *const dac,$/;"	f
XMC_DAC_CH_GetOutputScale	xmc_dac.h	/^__STATIC_INLINE XMC_DAC_CH_OUTPUT_SCALE_t XMC_DAC_CH_GetOutputScale(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_GetRampStart	xmc_dac.h	/^__STATIC_INLINE uint16_t XMC_DAC_CH_GetRampStart(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_GetRampStop	xmc_dac.h	/^__STATIC_INLINE uint16_t XMC_DAC_CH_GetRampStop(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_IsFifoEmpty	xmc_dac.h	/^__STATIC_INLINE bool XMC_DAC_CH_IsFifoEmpty(const XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_IsFifoFull	xmc_dac.h	/^__STATIC_INLINE bool XMC_DAC_CH_IsFifoFull(const XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_IsOutputEnabled	xmc_dac.h	/^__STATIC_INLINE bool XMC_DAC_CH_IsOutputEnabled(const XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_MODE	xmc_dac.h	/^typedef enum XMC_DAC_CH_MODE$/;"	g
XMC_DAC_CH_MODE_DATA	xmc_dac.h	/^  XMC_DAC_CH_MODE_DATA    = 0x2U << DAC_DAC0CFG0_MODE_Pos,    \/**< Data mode - continuous data processing *\/$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_IDLE	xmc_dac.h	/^  XMC_DAC_CH_MODE_IDLE    = 0x0U << DAC_DAC0CFG0_MODE_Pos,    \/**< DAC is disabled *\/$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_NOISE	xmc_dac.h	/^  XMC_DAC_CH_MODE_NOISE   = 0x4U << DAC_DAC0CFG0_MODE_Pos,    \/**< Noise mode - pseudo-random noise generation *\/$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_PATTERN	xmc_dac.h	/^  XMC_DAC_CH_MODE_PATTERN = 0x3U << DAC_DAC0CFG0_MODE_Pos,    \/**< Pattern mode - inbuilt pattern waveform generation -$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_RAMP	xmc_dac.h	/^  XMC_DAC_CH_MODE_RAMP    = 0x5U << DAC_DAC0CFG0_MODE_Pos     \/**< Ramp mode - ramp generation *\/$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_SINGLE	xmc_dac.h	/^  XMC_DAC_CH_MODE_SINGLE  = 0x1U << DAC_DAC0CFG0_MODE_Pos,    \/**< Single value mode - single data value is updated and maintained *\/$/;"	e	enum:XMC_DAC_CH_MODE
XMC_DAC_CH_MODE_t	xmc_dac.h	/^} XMC_DAC_CH_MODE_t;$/;"	t	typeref:enum:XMC_DAC_CH_MODE
XMC_DAC_CH_OUTPUT_NEGATION	xmc_dac.h	/^typedef enum XMC_DAC_CH_OUTPUT_NEGATION$/;"	g
XMC_DAC_CH_OUTPUT_NEGATION_DISABLED	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_NEGATION_DISABLED = 0U,                   \/**< XMC_DAC_CH_OUTPUT_NEGATION_DISABLED *\/$/;"	e	enum:XMC_DAC_CH_OUTPUT_NEGATION
XMC_DAC_CH_OUTPUT_NEGATION_ENABLED	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_NEGATION_ENABLED = 1U                     \/**< XMC_DAC_CH_OUTPUT_NEGATION_ENABLED *\/$/;"	e	enum:XMC_DAC_CH_OUTPUT_NEGATION
XMC_DAC_CH_OUTPUT_NEGATION_t	xmc_dac.h	/^} XMC_DAC_CH_OUTPUT_NEGATION_t;$/;"	t	typeref:enum:XMC_DAC_CH_OUTPUT_NEGATION
XMC_DAC_CH_OUTPUT_SCALE	xmc_dac.h	/^typedef enum XMC_DAC_CH_OUTPUT_SCALE$/;"	g
XMC_DAC_CH_OUTPUT_SCALE_DIV_128	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_128 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_16	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_16 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_2	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_2 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_32	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_32 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_4	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_4 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_64	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_64 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_DIV_8	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_DIV_8 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_128	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_128 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_16	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_16 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_2	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_2 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_32	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_32 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_4	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_4 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_64	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_64 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_MUL_8	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_MUL_8 =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_NONE	xmc_dac.h	/^  XMC_DAC_CH_OUTPUT_SCALE_NONE =$/;"	e	enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_OUTPUT_SCALE_t	xmc_dac.h	/^} XMC_DAC_CH_OUTPUT_SCALE_t;$/;"	t	typeref:enum:XMC_DAC_CH_OUTPUT_SCALE
XMC_DAC_CH_PATTERN_SIGN_OUTPUT	xmc_dac.h	/^typedef enum XMC_DAC_CH_PATTERN_SIGN_OUTPUT$/;"	g
XMC_DAC_CH_PATTERN_SIGN_OUTPUT_DISABLED	xmc_dac.h	/^  XMC_DAC_CH_PATTERN_SIGN_OUTPUT_DISABLED = 0U,  \/**< Sign output signal generation is disabled *\/$/;"	e	enum:XMC_DAC_CH_PATTERN_SIGN_OUTPUT
XMC_DAC_CH_PATTERN_SIGN_OUTPUT_ENABLED	xmc_dac.h	/^  XMC_DAC_CH_PATTERN_SIGN_OUTPUT_ENABLED = 1U    \/**< Sign output signal generation is enabled *\/$/;"	e	enum:XMC_DAC_CH_PATTERN_SIGN_OUTPUT
XMC_DAC_CH_PATTERN_SIGN_OUTPUT_t	xmc_dac.h	/^} XMC_DAC_CH_PATTERN_SIGN_OUTPUT_t;$/;"	t	typeref:enum:XMC_DAC_CH_PATTERN_SIGN_OUTPUT
XMC_DAC_CH_STATUS	xmc_dac.h	/^typedef enum XMC_DAC_CH_STATUS$/;"	g
XMC_DAC_CH_STATUS_BUSY	xmc_dac.h	/^  XMC_DAC_CH_STATUS_BUSY            = 2U, \/**< DAC is busy *\/$/;"	e	enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_STATUS_ERROR	xmc_dac.h	/^  XMC_DAC_CH_STATUS_ERROR           = 1U, \/**< Error detected *\/$/;"	e	enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_STATUS_ERROR_FREQ2HIGH	xmc_dac.h	/^  XMC_DAC_CH_STATUS_ERROR_FREQ2HIGH = 4U  \/**< Frequency can't be configured. Frequency is to high.  *\/$/;"	e	enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_STATUS_ERROR_FREQ2LOW	xmc_dac.h	/^  XMC_DAC_CH_STATUS_ERROR_FREQ2LOW  = 3U, \/**< Frequency can't be configured. Frequency is to low. *\/$/;"	e	enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_STATUS_OK	xmc_dac.h	/^  XMC_DAC_CH_STATUS_OK              = 0U, \/**< Status is ok, no error detected *\/$/;"	e	enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_STATUS_t	xmc_dac.h	/^} XMC_DAC_CH_STATUS_t;$/;"	t	typeref:enum:XMC_DAC_CH_STATUS
XMC_DAC_CH_SetMode	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetMode(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_MODE_t mode)$/;"	f
XMC_DAC_CH_SetOutputOffset	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetOutputOffset(XMC_DAC_t *const dac, const uint8_t channel, const uint8_t offset)$/;"	f
XMC_DAC_CH_SetOutputScale	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetOutputScale(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_OUTPUT_SCALE_t scale)$/;"	f
XMC_DAC_CH_SetPatternFrequency	xmc_dac.h	/^__STATIC_INLINE XMC_DAC_CH_STATUS_t XMC_DAC_CH_SetPatternFrequency(XMC_DAC_t *const dac,$/;"	f
XMC_DAC_CH_SetRampStart	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetRampStart(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t start)$/;"	f
XMC_DAC_CH_SetRampStop	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetRampStop(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t stop)$/;"	f
XMC_DAC_CH_SetSignedDataType	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetSignedDataType(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_SetTrigger	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetTrigger(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_TRIGGER_t trigger)$/;"	f
XMC_DAC_CH_SetUnsignedDataType	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SetUnsignedDataType(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_SoftwareTrigger	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_SoftwareTrigger(XMC_DAC_t *const dac, const uint8_t channel)$/;"	f
XMC_DAC_CH_TRIGGER	xmc_dac.h	/^typedef enum XMC_DAC_CH_TRIGGER$/;"	g
XMC_DAC_CH_TRIGGER_EXTERNAL_CCU40_SR1	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_CCU40_SR1 =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_CCU41_SR1	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_CCU41_SR1 =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_CCU80_SR1	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_CCU80_SR1 =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_P2_8	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_P2_8 =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_P2_9	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_P2_9 =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_U0C0_DX1INS	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_U0C0_DX1INS =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_EXTERNAL_U1C0_DX1INS	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_EXTERNAL_U1C0_DX1INS =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_INTERNAL	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_INTERNAL =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_SOFTWARE	xmc_dac.h	/^  XMC_DAC_CH_TRIGGER_SOFTWARE =$/;"	e	enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_TRIGGER_t	xmc_dac.h	/^} XMC_DAC_CH_TRIGGER_t;$/;"	t	typeref:enum:XMC_DAC_CH_TRIGGER
XMC_DAC_CH_Write	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_CH_Write(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t data)$/;"	f
XMC_DAC_DACCFG_NEGATE_Msk	xmc_dac.h	120;"	d
XMC_DAC_DisableSimultaneousDataMode	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_DisableSimultaneousDataMode(XMC_DAC_t *const dac)$/;"	f
XMC_DAC_EnableSimultaneousDataMode	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_EnableSimultaneousDataMode(XMC_DAC_t *const dac)$/;"	f
XMC_DAC_H	xmc_dac.h	62;"	d
XMC_DAC_IS_CHANNEL_VALID	xmc_dac.h	129;"	d
XMC_DAC_IS_DAC_VALID	xmc_dac.h	128;"	d
XMC_DAC_IS_MODE_VALID	xmc_dac.h	139;"	d
XMC_DAC_IS_OUTPUT_SCALE_VALID	xmc_dac.h	145;"	d
XMC_DAC_IS_TRIGGER_VALID	xmc_dac.h	130;"	d
XMC_DAC_NO_CHANNELS	xmc_dac.h	121;"	d
XMC_DAC_PATTERN_RECTANGLE	xmc_dac.h	126;"	d
XMC_DAC_PATTERN_SINE	xmc_dac.h	125;"	d
XMC_DAC_PATTERN_TRIANGLE	xmc_dac.h	124;"	d
XMC_DAC_SAMPLES_PER_PERIOD	xmc_dac.h	122;"	d
XMC_DAC_SimultaneousWrite	xmc_dac.h	/^__STATIC_INLINE void XMC_DAC_SimultaneousWrite(XMC_DAC_t *const dac, const uint16_t data0, const uint16_t data1)$/;"	f
XMC_DAC_t	xmc_dac.h	/^} XMC_DAC_t;$/;"	t	typeref:struct:__anon168
XMC_DEBUG	xmc_common.h	137;"	d
XMC_DEBUG	xmc_common.h	139;"	d
XMC_DEVICE_H	xmc_device.h	61;"	d
XMC_DMA0	xmc_dma.h	99;"	d
XMC_DMA0_NUM_CHANNELS	xmc_dma.h	100;"	d
XMC_DMA1	xmc_dma.h	104;"	d
XMC_DMA1_NUM_CHANNELS	xmc_dma.h	105;"	d
XMC_DMA_CH_ADDRESS_COUNT_MODE	xmc_dma.h	/^typedef enum XMC_DMA_CH_ADDRESS_COUNT_MODE$/;"	g
XMC_DMA_CH_ADDRESS_COUNT_MODE_DECREMENT	xmc_dma.h	/^  XMC_DMA_CH_ADDRESS_COUNT_MODE_DECREMENT = 0x1UL, \/**< Address count mode: decrement *\/$/;"	e	enum:XMC_DMA_CH_ADDRESS_COUNT_MODE
XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT	xmc_dma.h	/^  XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT = 0x0UL, \/**< Address count mode: increment *\/$/;"	e	enum:XMC_DMA_CH_ADDRESS_COUNT_MODE
XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE	xmc_dma.h	/^  XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE = 0x2UL  \/**< Address count mode: no change *\/$/;"	e	enum:XMC_DMA_CH_ADDRESS_COUNT_MODE
XMC_DMA_CH_ADDRESS_COUNT_MODE_t	xmc_dma.h	/^} XMC_DMA_CH_ADDRESS_COUNT_MODE_t;$/;"	t	typeref:enum:XMC_DMA_CH_ADDRESS_COUNT_MODE
XMC_DMA_CH_BURST_LENGTH	xmc_dma.h	/^typedef enum XMC_DMA_CH_BURST_LENGTH$/;"	g
XMC_DMA_CH_BURST_LENGTH_1	xmc_dma.h	/^  XMC_DMA_CH_BURST_LENGTH_1 = 0x0UL, \/**< Burst length: 1 word *\/$/;"	e	enum:XMC_DMA_CH_BURST_LENGTH
XMC_DMA_CH_BURST_LENGTH_4	xmc_dma.h	/^  XMC_DMA_CH_BURST_LENGTH_4 = 0x1UL, \/**< Burst length: 4 words *\/$/;"	e	enum:XMC_DMA_CH_BURST_LENGTH
XMC_DMA_CH_BURST_LENGTH_8	xmc_dma.h	/^  XMC_DMA_CH_BURST_LENGTH_8 = 0x2UL  \/**< Burst length: 8 words *\/$/;"	e	enum:XMC_DMA_CH_BURST_LENGTH
XMC_DMA_CH_BURST_LENGTH_t	xmc_dma.h	/^} XMC_DMA_CH_BURST_LENGTH_t;$/;"	t	typeref:enum:XMC_DMA_CH_BURST_LENGTH
XMC_DMA_CH_CONFIG	xmc_dma.h	/^typedef struct XMC_DMA_CH_CONFIG$/;"	s
XMC_DMA_CH_CONFIG_t	xmc_dma.h	/^} XMC_DMA_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_DMA_CH_CONFIG
XMC_DMA_CH_DST_HANDSHAKING	xmc_dma.h	/^typedef enum XMC_DMA_CH_DST_HANDSHAKING$/;"	g
XMC_DMA_CH_DST_HANDSHAKING_HARDWARE	xmc_dma.h	/^  XMC_DMA_CH_DST_HANDSHAKING_HARDWARE = 0x0UL << GPDMA0_CH_CFGL_HS_SEL_DST_Pos, \/**< Destination: hardware handshake *\/$/;"	e	enum:XMC_DMA_CH_DST_HANDSHAKING
XMC_DMA_CH_DST_HANDSHAKING_SOFTWARE	xmc_dma.h	/^  XMC_DMA_CH_DST_HANDSHAKING_SOFTWARE = 0x1UL << GPDMA0_CH_CFGL_HS_SEL_DST_Pos  \/**< Destination: software handshake *\/$/;"	e	enum:XMC_DMA_CH_DST_HANDSHAKING
XMC_DMA_CH_DST_HANDSHAKING_t	xmc_dma.h	/^} XMC_DMA_CH_DST_HANDSHAKING_t;$/;"	t	typeref:enum:XMC_DMA_CH_DST_HANDSHAKING
XMC_DMA_CH_DisableFifoMode	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_DisableFifoMode(XMC_DMA_t *const dma, uint8_t channel)$/;"	f
XMC_DMA_CH_EVENT	xmc_dma.h	/^typedef enum XMC_DMA_CH_EVENT$/;"	g
XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE	xmc_dma.h	/^  XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE  = 0x2UL, \/**< Block transfer complete event *\/$/;"	e	enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE	xmc_dma.h	/^  XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE = 0x8UL, \/**< Destination transaction complete event *\/$/;"	e	enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_EVENT_ERROR	xmc_dma.h	/^  XMC_DMA_CH_EVENT_ERROR                    = 0x10UL \/**< DMA error event *\/$/;"	e	enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_EVENT_HANDLER_t	xmc_dma.h	/^typedef void (*XMC_DMA_CH_EVENT_HANDLER_t)(XMC_DMA_CH_EVENT_t event);$/;"	t
XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE	xmc_dma.h	/^  XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE = 0x4UL, \/**< Source transaction complete event *\/$/;"	e	enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_EVENT_TRANSFER_COMPLETE	xmc_dma.h	/^  XMC_DMA_CH_EVENT_TRANSFER_COMPLETE        = 0x1UL, \/**< Transfer complete event *\/$/;"	e	enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_EVENT_t	xmc_dma.h	/^} XMC_DMA_CH_EVENT_t;$/;"	t	typeref:enum:XMC_DMA_CH_EVENT
XMC_DMA_CH_Enable	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_Enable(XMC_DMA_t *const dma, const uint8_t channel)$/;"	f
XMC_DMA_CH_EnableFifoMode	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_EnableFifoMode(XMC_DMA_t *const dma, uint8_t channel)$/;"	f
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF	xmc_dma.h	/^typedef enum XMC_DMA_CH_HARDWARE_HANDSHAKING_IF$/;"	g
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_0	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_0 = 0x0UL, \/**< Hardware handshaking interface 0 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_1	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_1 = 0x1UL, \/**< Hardware handshaking interface 1 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_2	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_2 = 0x2UL, \/**< Hardware handshaking interface 2 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_3	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_3 = 0x3UL, \/**< Hardware handshaking interface 3 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_4	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_4 = 0x4UL, \/**< Hardware handshaking interface 4 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_5	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_5 = 0x5UL, \/**< Hardware handshaking interface 5 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_6	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_6 = 0x6UL, \/**< Hardware handshaking interface 6 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_7	xmc_dma.h	/^  XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_7 = 0x7UL  \/**< Hardware handshaking interface 7 *\/$/;"	e	enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_t	xmc_dma.h	/^} XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_t;$/;"	t	typeref:enum:XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
XMC_DMA_CH_PRIORITY	xmc_dma.h	/^typedef enum XMC_DMA_CH_PRIORITY$/;"	g
XMC_DMA_CH_PRIORITY_0	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_0 = 0x0UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 0 (low) *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_1	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_1 = 0x1UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 1 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_2	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_2 = 0x2UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 2 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_3	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_3 = 0x3UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 3 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_4	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_4 = 0x4UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 4 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_5	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_5 = 0x5UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 5 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_6	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_6 = 0x6UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, \/**< DMA channel priority 6 *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_7	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_7 = 0x7UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos  \/**< DMA channel priority 7 (high) *\/$/;"	e	enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_PRIORITY_t	xmc_dma.h	/^} XMC_DMA_CH_PRIORITY_t;$/;"	t	typeref:enum:XMC_DMA_CH_PRIORITY
XMC_DMA_CH_SRC_HANDSHAKING	xmc_dma.h	/^typedef enum XMC_DMA_CH_SRC_HANDSHAKING$/;"	g
XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE	xmc_dma.h	/^  XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE = 0x0UL << GPDMA0_CH_CFGL_HS_SEL_SRC_Pos, \/**< Source: hardware handshake *\/$/;"	e	enum:XMC_DMA_CH_SRC_HANDSHAKING
XMC_DMA_CH_SRC_HANDSHAKING_SOFTWARE	xmc_dma.h	/^  XMC_DMA_CH_SRC_HANDSHAKING_SOFTWARE = 0x1UL << GPDMA0_CH_CFGL_HS_SEL_SRC_Pos  \/**< Source: software handshake *\/$/;"	e	enum:XMC_DMA_CH_SRC_HANDSHAKING
XMC_DMA_CH_SRC_HANDSHAKING_t	xmc_dma.h	/^} XMC_DMA_CH_SRC_HANDSHAKING_t;$/;"	t	typeref:enum:XMC_DMA_CH_SRC_HANDSHAKING
XMC_DMA_CH_STATUS	xmc_dma.h	/^typedef enum XMC_DMA_CH_STATUS$/;"	g
XMC_DMA_CH_STATUS_BUSY	xmc_dma.h	/^  XMC_DMA_CH_STATUS_BUSY   \/**< DMA is busy *\/$/;"	e	enum:XMC_DMA_CH_STATUS
XMC_DMA_CH_STATUS_ERROR	xmc_dma.h	/^  XMC_DMA_CH_STATUS_ERROR, \/**< DMA status error *\/$/;"	e	enum:XMC_DMA_CH_STATUS
XMC_DMA_CH_STATUS_OK	xmc_dma.h	/^  XMC_DMA_CH_STATUS_OK,    \/**< DMA status OK *\/$/;"	e	enum:XMC_DMA_CH_STATUS
XMC_DMA_CH_STATUS_t	xmc_dma.h	/^} XMC_DMA_CH_STATUS_t;$/;"	t	typeref:enum:XMC_DMA_CH_STATUS
XMC_DMA_CH_SetBlockSize	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_SetBlockSize(XMC_DMA_t *const dma, const uint8_t channel, uint32_t block_size)$/;"	f
XMC_DMA_CH_SetDestinationAddress	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_SetDestinationAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)$/;"	f
XMC_DMA_CH_SetLinkedListPointer	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_SetLinkedListPointer(XMC_DMA_t *const dma, const uint8_t channel, XMC_DMA_LLI_t *ll_ptr)$/;"	f
XMC_DMA_CH_SetSourceAddress	xmc_dma.h	/^__STATIC_INLINE void XMC_DMA_CH_SetSourceAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)$/;"	f
XMC_DMA_CH_TRANSACTION_TYPE	xmc_dma.h	/^typedef enum XMC_DMA_CH_TRANSACTION_TYPE$/;"	g
XMC_DMA_CH_TRANSACTION_TYPE_BURST	xmc_dma.h	/^  XMC_DMA_CH_TRANSACTION_TYPE_BURST   \/**< Burst transaction *\/$/;"	e	enum:XMC_DMA_CH_TRANSACTION_TYPE
XMC_DMA_CH_TRANSACTION_TYPE_SINGLE	xmc_dma.h	/^  XMC_DMA_CH_TRANSACTION_TYPE_SINGLE, \/**< Single DMA transaction *\/$/;"	e	enum:XMC_DMA_CH_TRANSACTION_TYPE
XMC_DMA_CH_TRANSACTION_TYPE_t	xmc_dma.h	/^} XMC_DMA_CH_TRANSACTION_TYPE_t;$/;"	t	typeref:enum:XMC_DMA_CH_TRANSACTION_TYPE
XMC_DMA_CH_TRANSFER_FLOW	xmc_dma.h	/^typedef enum XMC_DMA_CH_TRANSFER_FLOW$/;"	g
XMC_DMA_CH_TRANSFER_FLOW_M2M_DMA	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_M2M_DMA    = 0x0UL, \/**< Memory to memory (DMA flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA    = 0x1UL, \/**< Memory to peripheral (DMA flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_M2P_PER	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_M2P_PER    = 0x6UL, \/**< Memory to peripheral (Peripheral flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA    = 0x2UL, \/**< Peripheral to memory (DMA flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_P2M_PER	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_P2M_PER    = 0x4UL, \/**< Peripheral to memory (Peripheral flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA    = 0x3UL, \/**< Peripheral to peripheral (DMA flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_P2P_DSTPER	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_P2P_DSTPER = 0x7UL  \/**< Peripheral to peripheral (Destination peripheral flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_P2P_SRCPER	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_FLOW_P2P_SRCPER = 0x5UL, \/**< Peripheral to peripheral (Source peripheral flow controller) *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_FLOW_t	xmc_dma.h	/^} XMC_DMA_CH_TRANSFER_FLOW_t;$/;"	t	typeref:enum:XMC_DMA_CH_TRANSFER_FLOW
XMC_DMA_CH_TRANSFER_TYPE	xmc_dma.h	/^typedef enum XMC_DMA_CH_TRANSFER_TYPE$/;"	g
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED, \/**< Multi-block: src address contiguous, dst address linked *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD, \/**< Multi-block: src address contiguous, dst address reload *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS, \/**< Multi-block: src address linked, dst address contiguous *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED      \/**< Multi-block: src address linked, dst address linked *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD,     \/**< Multi-block: src address linked, dst address reload *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS, \/**< Multi-block: src address reload, dst address contiguous *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED,     \/**< Multi-block: src address reload, dst address linked *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD,     \/**< Multi-block: src address reload, dst address reload *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK,                                \/**< Single block *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_TYPE_t	xmc_dma.h	/^} XMC_DMA_CH_TRANSFER_TYPE_t;$/;"	t	typeref:enum:XMC_DMA_CH_TRANSFER_TYPE
XMC_DMA_CH_TRANSFER_WIDTH	xmc_dma.h	/^typedef enum XMC_DMA_CH_TRANSFER_WIDTH$/;"	g
XMC_DMA_CH_TRANSFER_WIDTH_16	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_WIDTH_16 = 0x1UL, \/**< 16-bit transfer width *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_WIDTH
XMC_DMA_CH_TRANSFER_WIDTH_32	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_WIDTH_32 = 0x2UL  \/**< 32-bit transfer width *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_WIDTH
XMC_DMA_CH_TRANSFER_WIDTH_8	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_WIDTH_8  = 0x0UL, \/**< 8-bit transfer width *\/$/;"	e	enum:XMC_DMA_CH_TRANSFER_WIDTH
XMC_DMA_CH_TRANSFER_WIDTH_t	xmc_dma.h	/^} XMC_DMA_CH_TRANSFER_WIDTH_t;$/;"	t	typeref:enum:XMC_DMA_CH_TRANSFER_WIDTH
XMC_DMA_GetChannelsBlockCompleteStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetChannelsBlockCompleteStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_GetChannelsDestinationTransactionCompleteStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_GetChannelsErrorStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetChannelsErrorStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_GetChannelsSourceTransactionCompleteStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetChannelsSourceTransactionCompleteStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_GetChannelsTransferCompleteStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetChannelsTransferCompleteStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_GetEventStatus	xmc_dma.h	/^__STATIC_INLINE uint32_t XMC_DMA_GetEventStatus(XMC_DMA_t *const dma)$/;"	f
XMC_DMA_H	xmc_dma.h	60;"	d
XMC_DMA_LIST_t	xmc_dma.h	/^typedef XMC_DMA_LLI_t **XMC_DMA_LIST_t;         \/**< Type definition for a linked list pointer *\/$/;"	t
XMC_DMA_LLI	xmc_dma.h	/^typedef struct XMC_DMA_LLI$/;"	s
XMC_DMA_LLI_t	xmc_dma.h	/^} XMC_DMA_LLI_t;$/;"	t	typeref:struct:XMC_DMA_LLI
XMC_DMA_MAP_H	xmc_dma_map.h	50;"	d
XMC_DMA_t	xmc_dma.h	/^} XMC_DMA_t;$/;"	t	typeref:struct:__anon176
XMC_DRIVER_VERSION	xmc_common.h	/^typedef struct XMC_DRIVER_VERSION $/;"	s
XMC_DRIVER_VERSION_t	xmc_common.h	/^} XMC_DRIVER_VERSION_t;$/;"	t	typeref:struct:XMC_DRIVER_VERSION
XMC_DSD_CHECK_CHANNEL_PTR	xmc_dsd.h	107;"	d
XMC_DSD_CHECK_MODULE_PTR	xmc_dsd.h	106;"	d
XMC_DSD_CH_AUX_EVENT	xmc_dsd.h	/^typedef enum XMC_DSD_CH_AUX_EVENT$/;"	g
XMC_DSD_CH_AUX_EVENT_CAPTURE_SIGN_DELAY	xmc_dsd.h	/^  XMC_DSD_CH_AUX_EVENT_CAPTURE_SIGN_DELAY  = 2U,   \/**< Service request generated for alternate source *\/$/;"	e	enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_EVENT_DISABLED	xmc_dsd.h	/^  XMC_DSD_CH_AUX_EVENT_DISABLED            = 0U,   \/**< Service request is disabled *\/$/;"	e	enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_EVENT_EVERY_NEW_RESULT	xmc_dsd.h	/^  XMC_DSD_CH_AUX_EVENT_EVERY_NEW_RESULT    = 1U,   \/**< Service request generated for aux filter for every new result *\/$/;"	e	enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_EVENT_INSIDE_BOUNDARY	xmc_dsd.h	/^  XMC_DSD_CH_AUX_EVENT_INSIDE_BOUNDARY     = 5U,   \/**< Service request generated for aux filter if result is inside boundary *\/$/;"	e	enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_EVENT_OUTSIDE_BOUNDARY	xmc_dsd.h	/^  XMC_DSD_CH_AUX_EVENT_OUTSIDE_BOUNDARY    = 9U    \/**< Service request generated for aux filter if result is outside boundary *\/$/;"	e	enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_EVENT_t	xmc_dsd.h	/^} XMC_DSD_CH_AUX_EVENT_t;$/;"	t	typeref:enum:XMC_DSD_CH_AUX_EVENT
XMC_DSD_CH_AUX_FILTER_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CH_AUX_FILTER_CONFIG$/;"	s
XMC_DSD_CH_AUX_FILTER_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_AUX_FILTER_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CH_AUX_FILTER_CONFIG
XMC_DSD_CH_AuxFilter_DisableEvent	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_AuxFilter_DisableEvent(XMC_DSD_CH_t *const channel)$/;"	f
XMC_DSD_CH_AuxFilter_EnableEvent	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_AuxFilter_EnableEvent(XMC_DSD_CH_t *const channel, XMC_DSD_CH_AUX_EVENT_t event)$/;"	f
XMC_DSD_CH_AuxFilter_SetBoundary	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_AuxFilter_SetBoundary($/;"	f
XMC_DSD_CH_CLK_DIV	xmc_dsd.h	/^typedef enum XMC_DSD_CH_CLK_DIV$/;"	g
XMC_DSD_CH_CLK_DIV_10	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_10,       \/**< fMOD = fCLK\/10 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_12	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_12,       \/**< fMOD = fCLK\/12 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_14	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_14,       \/**< fMOD = fCLK\/14 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_16	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_16,       \/**< fMOD = fCLK\/16 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_18	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_18,       \/**< fMOD = fCLK\/18 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_2	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_2,        \/**< fMOD = fCLK\/2 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_20	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_20,       \/**< fMOD = fCLK\/20 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_22	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_22,       \/**< fMOD = fCLK\/22 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_24	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_24,       \/**< fMOD = fCLK\/24 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_26	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_26,       \/**< fMOD = fCLK\/26 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_28	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_28,       \/**< fMOD = fCLK\/28 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_30	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_30,       \/**< fMOD = fCLK\/30 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_32	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_32        \/**< fMOD = fCLK\/32 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_4	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_4,        \/**< fMOD = fCLK\/4 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_6	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_6,        \/**< fMOD = fCLK\/6 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_DIV_8	xmc_dsd.h	/^  XMC_DSD_CH_CLK_DIV_8,        \/**< fMOD = fCLK\/8 *\/$/;"	e	enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLK_t	xmc_dsd.h	/^} XMC_DSD_CH_CLK_t;$/;"	t	typeref:enum:XMC_DSD_CH_CLK_DIV
XMC_DSD_CH_CLOCK_SOURCE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_CLOCK_SOURCE$/;"	g
XMC_DSD_CH_CLOCK_SOURCE_A	xmc_dsd.h	/^  XMC_DSD_CH_CLOCK_SOURCE_A = 1U,        \/**< External source, from input A *\/$/;"	e	enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CLOCK_SOURCE_B	xmc_dsd.h	/^  XMC_DSD_CH_CLOCK_SOURCE_B = 2U,        \/**< External source, from input B *\/$/;"	e	enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CLOCK_SOURCE_C	xmc_dsd.h	/^  XMC_DSD_CH_CLOCK_SOURCE_C = 3U,        \/**< External source, from input C *\/$/;"	e	enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CLOCK_SOURCE_D	xmc_dsd.h	/^  XMC_DSD_CH_CLOCK_SOURCE_D = 4U,        \/**< External source, from input D *\/$/;"	e	enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CLOCK_SOURCE_INTERN	xmc_dsd.h	/^  XMC_DSD_CH_CLOCK_SOURCE_INTERN = 15U   \/**< Internal clock source *\/$/;"	e	enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CLOCK_SOURCE_t	xmc_dsd.h	/^} XMC_DSD_CH_CLOCK_SOURCE_t;$/;"	t	typeref:enum:XMC_DSD_CH_CLOCK_SOURCE
XMC_DSD_CH_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CONFIG
XMC_DSD_CH_DATA_SOURCE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_DATA_SOURCE$/;"	g
XMC_DSD_CH_DATA_SOURCE_A_DIRECT	xmc_dsd.h	/^  XMC_DSD_CH_DATA_SOURCE_A_DIRECT    = 2U,  \/**< External source, from input A, direct *\/$/;"	e	enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_DATA_SOURCE_A_INVERTED	xmc_dsd.h	/^  XMC_DSD_CH_DATA_SOURCE_A_INVERTED  = 3U,  \/**< External source, from input A, inverted *\/$/;"	e	enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_DATA_SOURCE_B_DIRECT	xmc_dsd.h	/^  XMC_DSD_CH_DATA_SOURCE_B_DIRECT    = 4U,  \/**< External source, from input B, direct *\/$/;"	e	enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_DATA_SOURCE_B_INVERTED	xmc_dsd.h	/^  XMC_DSD_CH_DATA_SOURCE_B_INVERTED  = 5U   \/**< External source, from input B, inverted *\/$/;"	e	enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_DATA_SOURCE_DISCONNECT	xmc_dsd.h	/^  XMC_DSD_CH_DATA_SOURCE_DISCONNECT  = 0U,  \/**< Disconnected *\/$/;"	e	enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_DATA_SOURCE_t	xmc_dsd.h	/^} XMC_DSD_CH_DATA_SOURCE_t;$/;"	t	typeref:enum:XMC_DSD_CH_DATA_SOURCE
XMC_DSD_CH_FILTER_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CH_FILTER_CONFIG$/;"	s
XMC_DSD_CH_FILTER_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_FILTER_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CH_FILTER_CONFIG
XMC_DSD_CH_FILTER_TYPE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_FILTER_TYPE$/;"	g
XMC_DSD_CH_FILTER_TYPE_CIC1	xmc_dsd.h	/^  XMC_DSD_CH_FILTER_TYPE_CIC1,  \/**< CIC1 filter*\/$/;"	e	enum:XMC_DSD_CH_FILTER_TYPE
XMC_DSD_CH_FILTER_TYPE_CIC2	xmc_dsd.h	/^  XMC_DSD_CH_FILTER_TYPE_CIC2,  \/**< CIC2 filter*\/$/;"	e	enum:XMC_DSD_CH_FILTER_TYPE
XMC_DSD_CH_FILTER_TYPE_CIC3	xmc_dsd.h	/^  XMC_DSD_CH_FILTER_TYPE_CIC3,  \/**< CIC3 filter*\/$/;"	e	enum:XMC_DSD_CH_FILTER_TYPE
XMC_DSD_CH_FILTER_TYPE_CICF	xmc_dsd.h	/^  XMC_DSD_CH_FILTER_TYPE_CICF   \/**< CICF filter*\/$/;"	e	enum:XMC_DSD_CH_FILTER_TYPE
XMC_DSD_CH_FILTER_TYPE_t	xmc_dsd.h	/^} XMC_DSD_CH_FILTER_TYPE_t;$/;"	t	typeref:enum:XMC_DSD_CH_FILTER_TYPE
XMC_DSD_CH_GetRectifyDelay	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_GetRectifyDelay(XMC_DSD_CH_t *const channel, uint8_t* delay)$/;"	f
XMC_DSD_CH_GetResult	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_GetResult(XMC_DSD_CH_t *const channel, int16_t* dsd_Result) $/;"	f
XMC_DSD_CH_GetResult_AUX	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_GetResult_AUX(XMC_DSD_CH_t *const channel, int16_t* dsd_Result)$/;"	f
XMC_DSD_CH_ID	xmc_dsd.h	/^typedef enum XMC_DSD_CH_ID$/;"	g
XMC_DSD_CH_ID_0	xmc_dsd.h	/^  XMC_DSD_CH_ID_0 = 1U,   \/**< Register value for channel 0 *\/$/;"	e	enum:XMC_DSD_CH_ID
XMC_DSD_CH_ID_1	xmc_dsd.h	/^  XMC_DSD_CH_ID_1 = 2U,   \/**< Register value for channel 1 *\/$/;"	e	enum:XMC_DSD_CH_ID
XMC_DSD_CH_ID_2	xmc_dsd.h	/^  XMC_DSD_CH_ID_2 = 4U,   \/**< Register value for channel 2 *\/$/;"	e	enum:XMC_DSD_CH_ID
XMC_DSD_CH_ID_3	xmc_dsd.h	/^  XMC_DSD_CH_ID_3 = 8U    \/**< Register value for channel 3 *\/$/;"	e	enum:XMC_DSD_CH_ID
XMC_DSD_CH_ID_t	xmc_dsd.h	/^} XMC_DSD_CH_ID_t;$/;"	t	typeref:enum:XMC_DSD_CH_ID
XMC_DSD_CH_INTEGRATOR_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CH_INTEGRATOR_CONFIG$/;"	s
XMC_DSD_CH_INTEGRATOR_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_INTEGRATOR_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CH_INTEGRATOR_CONFIG
XMC_DSD_CH_INTEGRATOR_START	xmc_dsd.h	/^typedef enum XMC_DSD_CH_INTEGRATOR_START$/;"	g
XMC_DSD_CH_INTEGRATOR_START_ALLWAYS_ON	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_START_ALLWAYS_ON       \/**< No trigger, integrator active all the time *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_START
XMC_DSD_CH_INTEGRATOR_START_OFF	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_START_OFF,             \/**< No integration trigger *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_START
XMC_DSD_CH_INTEGRATOR_START_TRIGGER_FALL	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_START_TRIGGER_FALL,    \/**< Trigger event upon a falling edge *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_START
XMC_DSD_CH_INTEGRATOR_START_TRIGGER_RISE	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_START_TRIGGER_RISE,    \/**< Trigger event upon a rising edge *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_START
XMC_DSD_CH_INTEGRATOR_START_t	xmc_dsd.h	/^} XMC_DSD_CH_INTEGRATOR_START_t;$/;"	t	typeref:enum:XMC_DSD_CH_INTEGRATOR_START
XMC_DSD_CH_INTEGRATOR_STOP	xmc_dsd.h	/^typedef enum XMC_DSD_CH_INTEGRATOR_STOP$/;"	g
XMC_DSD_CH_INTEGRATOR_STOP_ENDLESS_OR_INVERSE_TRIGGER	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_STOP_ENDLESS_OR_INVERSE_TRIGGER   \/**< Integration enabled upon the defined trigger event. *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_STOP
XMC_DSD_CH_INTEGRATOR_STOP_END_OF_LOOPS	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_STOP_END_OF_LOOPS,                \/**< Integration stopped upon the inverse trigger event *\/$/;"	e	enum:XMC_DSD_CH_INTEGRATOR_STOP
XMC_DSD_CH_INTEGRATOR_STOP_t	xmc_dsd.h	/^} XMC_DSD_CH_INTEGRATOR_STOP_t;$/;"	t	typeref:enum:XMC_DSD_CH_INTEGRATOR_STOP
XMC_DSD_CH_MainFilter_DisableEvent	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_MainFilter_DisableEvent(XMC_DSD_CH_t *const channel)$/;"	f
XMC_DSD_CH_MainFilter_EnableEvent	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_MainFilter_EnableEvent(XMC_DSD_CH_t *const channel)$/;"	f
XMC_DSD_CH_MainFilter_SetOffset	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_CH_MainFilter_SetOffset(XMC_DSD_CH_t *const channel, const int16_t offset)$/;"	f
XMC_DSD_CH_RECTIFY_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CH_RECTIFY_CONFIG$/;"	s
XMC_DSD_CH_RECTIFY_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_RECTIFY_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CH_RECTIFY_CONFIG
XMC_DSD_CH_RESULT_EVENT	xmc_dsd.h	/^typedef enum XMC_DSD_CH_RESULT_EVENT$/;"	g
XMC_DSD_CH_RESULT_EVENT_DISABLE	xmc_dsd.h	/^	XMC_DSD_CH_RESULT_EVENT_DISABLE  = 0U,       \/**< Disable service request *\/$/;"	e	enum:XMC_DSD_CH_RESULT_EVENT
XMC_DSD_CH_RESULT_EVENT_ENABLE	xmc_dsd.h	/^	XMC_DSD_CH_RESULT_EVENT_ENABLE   = 3U        \/**< Enable service request for each new result value *\/$/;"	e	enum:XMC_DSD_CH_RESULT_EVENT
XMC_DSD_CH_RESULT_EVENT_t	xmc_dsd.h	/^} XMC_DSD_CH_RESULT_EVENT_t;$/;"	t	typeref:enum:XMC_DSD_CH_RESULT_EVENT
XMC_DSD_CH_SIGN_SOURCE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_SIGN_SOURCE$/;"	g
XMC_DSD_CH_SIGN_SOURCE_EXTERNAL_A	xmc_dsd.h	/^  XMC_DSD_CH_SIGN_SOURCE_EXTERNAL_A,        \/**< Carrier is generated externally, External sign signal A*\/$/;"	e	enum:XMC_DSD_CH_SIGN_SOURCE
XMC_DSD_CH_SIGN_SOURCE_EXTERNAL_B	xmc_dsd.h	/^  XMC_DSD_CH_SIGN_SOURCE_EXTERNAL_B         \/**< Carrier is generated externally, External sign signal B*\/$/;"	e	enum:XMC_DSD_CH_SIGN_SOURCE
XMC_DSD_CH_SIGN_SOURCE_NEXT_CHANNEL	xmc_dsd.h	/^  XMC_DSD_CH_SIGN_SOURCE_NEXT_CHANNEL,      \/**< Carrier sign signal is generated internally by next channel*\/$/;"	e	enum:XMC_DSD_CH_SIGN_SOURCE
XMC_DSD_CH_SIGN_SOURCE_ON_CHIP_GENERATOR	xmc_dsd.h	/^  XMC_DSD_CH_SIGN_SOURCE_ON_CHIP_GENERATOR, \/**< Carrier is generated internally by DSD *\/$/;"	e	enum:XMC_DSD_CH_SIGN_SOURCE
XMC_DSD_CH_SIGN_SOURCE_t	xmc_dsd.h	/^} XMC_DSD_CH_SIGN_SOURCE_t;$/;"	t	typeref:enum:XMC_DSD_CH_SIGN_SOURCE
XMC_DSD_CH_STROBE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_STROBE$/;"	g
XMC_DSD_CH_STROBE_DIRECT_CLOCK_FALL	xmc_dsd.h	/^  XMC_DSD_CH_STROBE_DIRECT_CLOCK_FALL = 2U,  \/* Direct clock, a sample trigger is generated at each falling clock edge *\/$/;"	e	enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_STROBE_DIRECT_CLOCK_RISE	xmc_dsd.h	/^  XMC_DSD_CH_STROBE_DIRECT_CLOCK_RISE = 1U,  \/* Direct clock, a sample trigger is generated at each rising clock edge *\/$/;"	e	enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_STROBE_DOUBLE_CLOCK_FALL	xmc_dsd.h	/^  XMC_DSD_CH_STROBE_DOUBLE_CLOCK_FALL = 6U   \/* Double clock, a sample trigger is generated at every 2nd falling clock edge *\/$/;"	e	enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_STROBE_DOUBLE_CLOCK_RISE	xmc_dsd.h	/^  XMC_DSD_CH_STROBE_DOUBLE_CLOCK_RISE = 5U,  \/* Double clock, a sample trigger is generated at every 2nd rising clock edge *\/$/;"	e	enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_STROBE_DOUBLE_DATA	xmc_dsd.h	/^  XMC_DSD_CH_STROBE_DOUBLE_DATA       = 3U,  \/* Double data, a sample trigger is generated at each rising and falling clock edge *\/$/;"	e	enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_STROBE_t	xmc_dsd.h	/^} XMC_DSD_CH_STROBE_t;$/;"	t	typeref:enum:XMC_DSD_CH_STROBE
XMC_DSD_CH_TIMESTAMP_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CH_TIMESTAMP_CONFIG$/;"	s
XMC_DSD_CH_TIMESTAMP_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_CH_TIMESTAMP_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_CH_TIMESTAMP_CONFIG
XMC_DSD_CH_TIMESTAMP_TRIGGER	xmc_dsd.h	/^typedef enum XMC_DSD_CH_TIMESTAMP_TRIGGER$/;"	g
XMC_DSD_CH_TIMESTAMP_TRIGGER_BOTH_EDGES	xmc_dsd.h	/^  XMC_DSD_CH_TIMESTAMP_TRIGGER_BOTH_EDGES  \/**< Trigger event upon both the edge*\/$/;"	e	enum:XMC_DSD_CH_TIMESTAMP_TRIGGER
XMC_DSD_CH_TIMESTAMP_TRIGGER_DISABLE	xmc_dsd.h	/^  XMC_DSD_CH_TIMESTAMP_TRIGGER_DISABLE,    \/**< No trigger event*\/$/;"	e	enum:XMC_DSD_CH_TIMESTAMP_TRIGGER
XMC_DSD_CH_TIMESTAMP_TRIGGER_FALL	xmc_dsd.h	/^  XMC_DSD_CH_TIMESTAMP_TRIGGER_FALL,       \/**< Trigger event upon a falling edge*\/$/;"	e	enum:XMC_DSD_CH_TIMESTAMP_TRIGGER
XMC_DSD_CH_TIMESTAMP_TRIGGER_RISE	xmc_dsd.h	/^  XMC_DSD_CH_TIMESTAMP_TRIGGER_RISE,       \/**< Trigger event upon a rising edge*\/$/;"	e	enum:XMC_DSD_CH_TIMESTAMP_TRIGGER
XMC_DSD_CH_TIMESTAMP_TRIGGER_t	xmc_dsd.h	/^} XMC_DSD_CH_TIMESTAMP_TRIGGER_t;$/;"	t	typeref:enum:XMC_DSD_CH_TIMESTAMP_TRIGGER
XMC_DSD_CH_TRIGGER_SOURCE	xmc_dsd.h	/^typedef enum XMC_DSD_CH_TRIGGER_SOURCE$/;"	g
XMC_DSD_CH_TRIGGER_SOURCE_A	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_A = 0U,       \/**< Trigger signal,input A*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_B	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_B = 1U,       \/**< Trigger signal,input B*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_C	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_C = 2U,       \/**< Trigger signal,input C*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_D	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_D = 3U,       \/**< Trigger signal,input D*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_E	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_E = 4U,       \/**< Trigger signal,input E*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_F	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_F = 5U,       \/**< Trigger signal,input F*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_G	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_G = 6U,       \/**< Trigger signal,input G*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_H	xmc_dsd.h	/^  XMC_DSD_CH_TRIGGER_SOURCE_H = 7U        \/**< Trigger signal,input H*\/$/;"	e	enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_TRIGGER_SOURCE_t	xmc_dsd.h	/^} XMC_DSD_CH_TRIGGER_SOURCE_t;$/;"	t	typeref:enum:XMC_DSD_CH_TRIGGER_SOURCE
XMC_DSD_CH_t	xmc_dsd.h	/^typedef DSD_CH_TypeDef XMC_DSD_CH_t;$/;"	t
XMC_DSD_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_CONFIG$/;"	s
XMC_DSD_ClearAlarmEventFlag	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_ClearAlarmEventFlag(XMC_DSD_t *const dsd, const uint32_t channel_id)$/;"	f
XMC_DSD_ClearResultEventFlag	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_ClearResultEventFlag(XMC_DSD_t *const dsd, const uint32_t channel_id)$/;"	f
XMC_DSD_GENERATOR_CLKDIV	xmc_dsd.h	/^typedef enum XMC_DSD_GENERATOR_CLKDIV$/;"	g
XMC_DSD_GENERATOR_CLKDIV_10240	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_10240 = 0x04U,   \/**< fCG = (fCLK\/10)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_12288	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_12288 = 0x05U,   \/**< fCG = (fCLK\/12)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_14336	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_14336 = 0x06U,   \/**< fCG = (fCLK\/14)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_16384	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_16384 = 0x07U,   \/**< fCG = (fCLK\/16)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_18432	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_18432 = 0x08U,   \/**< fCG = (fCLK\/18)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_2048	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_2048  = 0x00U,   \/**< fCG = (fCLK\/2)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_20480	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_20480 = 0x09U,   \/**< fCG = (fCLK\/20)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_22528	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_22528 = 0x0AU,   \/**< fCG = (fCLK\/22)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_24576	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_24576 = 0x0BU,   \/**< fCG = (fCLK\/24)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_26624	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_26624 = 0x0CU,   \/**< fCG = (fCLK\/26)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_28672	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_28672 = 0x0DU,   \/**< fCG = (fCLK\/28)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_30720	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_30720 = 0x0EU,   \/**< fCG = (fCLK\/30)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_32768	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_32768 = 0x0FU    \/**< fCG = (fCLK\/32)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_4096	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_4096  = 0x01U,   \/**< fCG = (fCLK\/4)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_6144	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_6144  = 0x02U,   \/**< fCG = (fCLK\/6)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_8192	xmc_dsd.h	/^  XMC_DSD_GENERATOR_CLKDIV_8192  = 0x03U,   \/**< fCG = (fCLK\/8)\/1024 *\/$/;"	e	enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CLKDIV_t	xmc_dsd.h	/^} XMC_DSD_GENERATOR_CLKDIV_t;$/;"	t	typeref:enum:XMC_DSD_GENERATOR_CLKDIV
XMC_DSD_GENERATOR_CONFIG	xmc_dsd.h	/^typedef struct XMC_DSD_GENERATOR_CONFIG$/;"	s
XMC_DSD_GENERATOR_CONFIG_t	xmc_dsd.h	/^} XMC_DSD_GENERATOR_CONFIG_t;$/;"	t	typeref:struct:XMC_DSD_GENERATOR_CONFIG
XMC_DSD_GENERATOR_MODE	xmc_dsd.h	/^typedef enum XMC_DSD_GENERATOR_MODE$/;"	g
XMC_DSD_GENERATOR_MODE_RECTANGLE	xmc_dsd.h	/^  XMC_DSD_GENERATOR_MODE_RECTANGLE = 0x01U, \/**< Square wave *\/$/;"	e	enum:XMC_DSD_GENERATOR_MODE
XMC_DSD_GENERATOR_MODE_SINE	xmc_dsd.h	/^  XMC_DSD_GENERATOR_MODE_SINE      = 0x03U \/**< Sine wave*\/$/;"	e	enum:XMC_DSD_GENERATOR_MODE
XMC_DSD_GENERATOR_MODE_STOPPED	xmc_dsd.h	/^  XMC_DSD_GENERATOR_MODE_STOPPED   = 0x00U, \/**< Stopped *\/$/;"	e	enum:XMC_DSD_GENERATOR_MODE
XMC_DSD_GENERATOR_MODE_TRIANGLE	xmc_dsd.h	/^  XMC_DSD_GENERATOR_MODE_TRIANGLE  = 0x02U, \/**< Triangle *\/$/;"	e	enum:XMC_DSD_GENERATOR_MODE
XMC_DSD_GENERATOR_MODE_t	xmc_dsd.h	/^} XMC_DSD_GENERATOR_MODE_t;$/;"	t	typeref:enum:XMC_DSD_GENERATOR_MODE
XMC_DSD_Generator_Start	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_Generator_Start(XMC_DSD_t *const dsd, const XMC_DSD_GENERATOR_CONFIG_t *const config)$/;"	f
XMC_DSD_Generator_Stop	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_Generator_Stop(XMC_DSD_t *const dsd)$/;"	f
XMC_DSD_H	xmc_dsd.h	59;"	d
XMC_DSD_IsChannelStarted	xmc_dsd.h	/^__STATIC_INLINE bool XMC_DSD_IsChannelStarted(XMC_DSD_t *const dsd, const XMC_DSD_CH_ID_t channel)$/;"	f
XMC_DSD_STATUS	xmc_dsd.h	/^typedef enum XMC_DSD_STATUS$/;"	g
XMC_DSD_STATUS_ERROR	xmc_dsd.h	/^  XMC_DSD_STATUS_ERROR      \/**< Error detected *\/$/;"	e	enum:XMC_DSD_STATUS
XMC_DSD_STATUS_OK	xmc_dsd.h	/^  XMC_DSD_STATUS_OK,        \/**< API fulfills request *\/$/;"	e	enum:XMC_DSD_STATUS
XMC_DSD_STATUS_t	xmc_dsd.h	/^} XMC_DSD_STATUS_t;$/;"	t	typeref:enum:XMC_DSD_STATUS
XMC_DSD_SetAlarmEventFlag	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_SetAlarmEventFlag(XMC_DSD_t *const dsd, const uint32_t channel_id)$/;"	f
XMC_DSD_SetResultEventFlag	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_SetResultEventFlag(XMC_DSD_t *const dsd, const uint32_t channel_id)$/;"	f
XMC_DSD_Start	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_Start(XMC_DSD_t *const dsd, const uint32_t channel)$/;"	f
XMC_DSD_Stop	xmc_dsd.h	/^__STATIC_INLINE void XMC_DSD_Stop(XMC_DSD_t *const dsd, const uint32_t channel)$/;"	f
XMC_DSD_t	xmc_dsd.h	/^typedef DSD_GLOBAL_TypeDef XMC_DSD_t;$/;"	t
XMC_EBU	xmc_ebu.h	91;"	d
XMC_EBU_ADDRESS_SELECT	xmc_ebu.h	/^typedef enum XMC_EBU_ADDRESS_SELECT$/;"	g
XMC_EBU_ADDRESS_SELECT_ALTERNATE_REGION_ENABLE	xmc_ebu.h	/^  XMC_EBU_ADDRESS_SELECT_ALTERNATE_REGION_ENABLE     = EBU_ADDRSEL0_ALTENAB_Msk, \/**< Alternate Region Enable *\/$/;"	e	enum:XMC_EBU_ADDRESS_SELECT
XMC_EBU_ADDRESS_SELECT_MEMORY_REGION_ENABLE	xmc_ebu.h	/^  XMC_EBU_ADDRESS_SELECT_MEMORY_REGION_ENABLE        = EBU_ADDRSEL0_REGENAB_Msk, \/**< Memory Region Enable *\/$/;"	e	enum:XMC_EBU_ADDRESS_SELECT
XMC_EBU_ADDRESS_SELECT_MEMORY_REGION_WRITE_PROTECT	xmc_ebu.h	/^  XMC_EBU_ADDRESS_SELECT_MEMORY_REGION_WRITE_PROTECT = EBU_ADDRSEL0_WPROT_Msk    \/**< Memory Region Write Protect *\/$/;"	e	enum:XMC_EBU_ADDRESS_SELECT
XMC_EBU_ADDRESS_SELECT_t	xmc_ebu.h	/^} XMC_EBU_ADDRESS_SELECT_t;$/;"	t	typeref:enum:XMC_EBU_ADDRESS_SELECT
XMC_EBU_ALE_MODE	xmc_ebu.h	/^typedef enum  XMC_EBU_ALE_MODE$/;"	g
XMC_EBU_ALE_MODE_t	xmc_ebu.h	/^} XMC_EBU_ALE_MODE_t;$/;"	t	typeref:enum:XMC_EBU_ALE_MODE
XMC_EBU_ALE_OUTPUT_IS_ALE	xmc_ebu.h	/^  XMC_EBU_ALE_OUTPUT_IS_ALE     = 1U  \/**< Output is ALE *\/$/;"	e	enum:XMC_EBU_ALE_MODE
XMC_EBU_ALE_OUTPUT_IS_INV_ADV	xmc_ebu.h	/^  XMC_EBU_ALE_OUTPUT_IS_INV_ADV = 0U, \/**< Output is ADV *\/$/;"	e	enum:XMC_EBU_ALE_MODE
XMC_EBU_ARB_MODE	xmc_ebu.h	/^typedef enum  XMC_EBU_ARB_MODE$/;"	g
XMC_EBU_ARB_MODE_ARBITER_MODE	xmc_ebu.h	/^  XMC_EBU_ARB_MODE_ARBITER_MODE     = 1U, \/**< Arbiter Mode arbitration mode selected *\/$/;"	e	enum:XMC_EBU_ARB_MODE
XMC_EBU_ARB_MODE_NOT_SELECTED	xmc_ebu.h	/^  XMC_EBU_ARB_MODE_NOT_SELECTED     = 0U, \/**< No Bus arbitration mode selected *\/$/;"	e	enum:XMC_EBU_ARB_MODE
XMC_EBU_ARB_MODE_PARTICIPANT_MODE	xmc_ebu.h	/^  XMC_EBU_ARB_MODE_PARTICIPANT_MODE = 2U, \/**< Participant arbitration mode selected *\/$/;"	e	enum:XMC_EBU_ARB_MODE
XMC_EBU_ARB_MODE_SOLE_MASTER_MODE	xmc_ebu.h	/^  XMC_EBU_ARB_MODE_SOLE_MASTER_MODE = 3U  \/**< Sole Master arbitration mode selected *\/$/;"	e	enum:XMC_EBU_ARB_MODE
XMC_EBU_ARB_MODE_t	xmc_ebu.h	/^} XMC_EBU_ARB_MODE_t;$/;"	t	typeref:enum:XMC_EBU_ARB_MODE
XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE	xmc_ebu.h	/^typedef enum XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE$/;"	g
XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_CLOCK_ENABLED_AFTER_ADDRESS_PHASE	xmc_ebu.h	/^  XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_CLOCK_ENABLED_AFTER_ADDRESS_PHASE    = 1U  \/**< Enabled after address phase *\/$/;"	e	enum:XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE
XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_CLOCK_ENABLED_AT_BEGINNING_OF_ACCESS	xmc_ebu.h	/^  XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_CLOCK_ENABLED_AT_BEGINNING_OF_ACCESS = 0U, \/**< Enabled at beginning of access *\/$/;"	e	enum:XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE
XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_t	xmc_ebu.h	/^} XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_t;$/;"	t	typeref:enum:XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE
XMC_EBU_AddressSelectDisable	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_AddressSelectDisable(XMC_EBU_t *const ebu,$/;"	f
XMC_EBU_AddressSelectEnable	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_AddressSelectEnable(XMC_EBU_t *const ebu,$/;"	f
XMC_EBU_BURST_ADDRESS_WRAPPING	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_ADDRESS_WRAPPING$/;"	g
XMC_EBU_BURST_ADDRESS_WRAPPING_DISABLED	xmc_ebu.h	/^  XMC_EBU_BURST_ADDRESS_WRAPPING_DISABLED = 0U, \/**< Automatically re-aligns any non-aligned synchronous burst access *\/$/;"	e	enum:XMC_EBU_BURST_ADDRESS_WRAPPING
XMC_EBU_BURST_ADDRESS_WRAPPING_ENABLED	xmc_ebu.h	/^  XMC_EBU_BURST_ADDRESS_WRAPPING_ENABLED  = 1U  \/**< Starts any burst access at address specified by the AHB request *\/$/;"	e	enum:XMC_EBU_BURST_ADDRESS_WRAPPING
XMC_EBU_BURST_ADDRESS_WRAPPING_t	xmc_ebu.h	/^} XMC_EBU_BURST_ADDRESS_WRAPPING_t;$/;"	t	typeref:enum:XMC_EBU_BURST_ADDRESS_WRAPPING
XMC_EBU_BURST_BUFFER_SYNC_LENGTH_SYNC_ENABLE	xmc_ebu.h	/^  XMC_EBU_BURST_BUFFER_SYNC_LENGTH_SYNC_ENABLE = 0U, \/**< Burst buffer length defined by value in FETBLEN *\/$/;"	e	enum:XMC_EBU_BURST_BUFFER_SYNC_MODE
XMC_EBU_BURST_BUFFER_SYNC_MODE	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_BUFFER_SYNC_MODE$/;"	g
XMC_EBU_BURST_BUFFER_SYNC_MODE_t	xmc_ebu.h	/^} XMC_EBU_BURST_BUFFER_SYNC_MODE_t;$/;"	t	typeref:enum:XMC_EBU_BURST_BUFFER_SYNC_MODE
XMC_EBU_BURST_BUFFER_SYNC_SINGLE_MODE	xmc_ebu.h	/^  XMC_EBU_BURST_BUFFER_SYNC_SINGLE_MODE        = 1U  \/**< All data required for transaction (single burst transfer) *\/$/;"	e	enum:XMC_EBU_BURST_BUFFER_SYNC_MODE
XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK$/;"	g
XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_DISABLE	xmc_ebu.h	/^  XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_DISABLE = 0U, \/**< BFCLK feedback not used *\/$/;"	e	enum:XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK
XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_ENABLE	xmc_ebu.h	/^  XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_ENABLE  = 1U  \/**< BFCLK feedback used *\/$/;"	e	enum:XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK
XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_t	xmc_ebu.h	/^} XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_t;$/;"	t	typeref:enum:XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK
XMC_EBU_BURST_FLASH_CLOCK_MODE	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_FLASH_CLOCK_MODE$/;"	g
XMC_EBU_BURST_FLASH_CLOCK_MODE_DISABLED_BETWEEN_ACCESSES	xmc_ebu.h	/^  XMC_EBU_BURST_FLASH_CLOCK_MODE_DISABLED_BETWEEN_ACCESSES = 1U \/**< Burst flash clock disabled *\/$/;"	e	enum:XMC_EBU_BURST_FLASH_CLOCK_MODE
XMC_EBU_BURST_FLASH_CLOCK_MODE_RUN_CONTINUOSLY	xmc_ebu.h	/^  XMC_EBU_BURST_FLASH_CLOCK_MODE_RUN_CONTINUOSLY = 0U, \/**< Burst flash clock runs continuously *\/$/;"	e	enum:XMC_EBU_BURST_FLASH_CLOCK_MODE
XMC_EBU_BURST_FLASH_CLOCK_MODE_t	xmc_ebu.h	/^} XMC_EBU_BURST_FLASH_CLOCK_MODE_t;$/;"	t	typeref:enum:XMC_EBU_BURST_FLASH_CLOCK_MODE
XMC_EBU_BURST_LENGTH_SYNC	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_LENGTH_SYNC$/;"	g
XMC_EBU_BURST_LENGTH_SYNC_1_DATA_ACCESS	xmc_ebu.h	/^  XMC_EBU_BURST_LENGTH_SYNC_1_DATA_ACCESS   = 0U, \/**< 1 data access (default after reset) *\/$/;"	e	enum:XMC_EBU_BURST_LENGTH_SYNC
XMC_EBU_BURST_LENGTH_SYNC_2_DATA_ACCESSES	xmc_ebu.h	/^  XMC_EBU_BURST_LENGTH_SYNC_2_DATA_ACCESSES = 1U, \/**< 2 data access *\/$/;"	e	enum:XMC_EBU_BURST_LENGTH_SYNC
XMC_EBU_BURST_LENGTH_SYNC_4_DATA_ACCESSES	xmc_ebu.h	/^  XMC_EBU_BURST_LENGTH_SYNC_4_DATA_ACCESSES = 2U, \/**< 3 data access *\/$/;"	e	enum:XMC_EBU_BURST_LENGTH_SYNC
XMC_EBU_BURST_LENGTH_SYNC_8_DATA_ACCESSES	xmc_ebu.h	/^  XMC_EBU_BURST_LENGTH_SYNC_8_DATA_ACCESSES = 3U, \/**< 4 data access *\/$/;"	e	enum:XMC_EBU_BURST_LENGTH_SYNC
XMC_EBU_BURST_LENGTH_SYNC_t	xmc_ebu.h	/^} XMC_EBU_BURST_LENGTH_SYNC_t;$/;"	t	typeref:enum:XMC_EBU_BURST_LENGTH_SYNC
XMC_EBU_BURST_SIGNAL_SYNC_BURST	xmc_ebu.h	/^typedef enum XMC_EBU_BURST_SIGNAL_SYNC_BURST$/;"	g
XMC_EBU_BURST_SIGNAL_SYNC_BURST_ADV_DELAYED	xmc_ebu.h	/^  XMC_EBU_BURST_SIGNAL_SYNC_BURST_ADV_DELAYED     = 0U, \/**< Chip select delayed *\/$/;"	e	enum:XMC_EBU_BURST_SIGNAL_SYNC_BURST
XMC_EBU_BURST_SIGNAL_SYNC_BURST_ADV_NOT_DELAYED	xmc_ebu.h	/^  XMC_EBU_BURST_SIGNAL_SYNC_BURST_ADV_NOT_DELAYED = 1U  \/**< Chip select not delayed *\/$/;"	e	enum:XMC_EBU_BURST_SIGNAL_SYNC_BURST
XMC_EBU_BURST_SIGNAL_SYNC_BURST_t	xmc_ebu.h	/^} XMC_EBU_BURST_SIGNAL_SYNC_BURST_t;$/;"	t	typeref:enum:XMC_EBU_BURST_SIGNAL_SYNC_BURST
XMC_EBU_BUSWCON_SELECT	xmc_ebu.h	/^typedef enum XMC_EBU_BUSWCON_SELECT$/;"	g
XMC_EBU_BUSWCON_SELECT_DEVICE_ADDRESSING_MODE	xmc_ebu.h	/^  XMC_EBU_BUSWCON_SELECT_DEVICE_ADDRESSING_MODE = EBU_BUSWCON0_PORTW_Msk, \/**< Device Addressing Mode *\/$/;"	e	enum:XMC_EBU_BUSWCON_SELECT
XMC_EBU_BUSWCON_SELECT_NAN_WORKAROUND	xmc_ebu.h	/^  XMC_EBU_BUSWCON_SELECT_NAN_WORKAROUND = EBU_BUSWCON0_NAA_Msk, \/**< Enable flash non-array access workaround *\/$/;"	e	enum:XMC_EBU_BUSWCON_SELECT
XMC_EBU_BUSWCON_SELECT_t	xmc_ebu.h	/^} XMC_EBU_BUSWCON_SELECT_t;$/;"	t	typeref:enum:XMC_EBU_BUSWCON_SELECT
XMC_EBU_BUS_READ_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_BUS_READ_CONFIG$/;"	s
XMC_EBU_BUS_READ_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_BUS_READ_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_BUS_READ_CONFIG
XMC_EBU_BUS_WRITE_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_BUS_WRITE_CONFIG$/;"	s
XMC_EBU_BUS_WRITE_CONFIG_t	xmc_ebu.h	/^}XMC_EBU_BUS_WRITE_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_BUS_WRITE_CONFIG
XMC_EBU_BYTE_CONTROL	xmc_ebu.h	/^typedef enum XMC_EBU_BYTE_CONTROL$/;"	g
XMC_EBU_BYTE_CONTROL_FOLLOWS_CHIP_SELECT_TIMMING	xmc_ebu.h	/^  XMC_EBU_BYTE_CONTROL_FOLLOWS_CHIP_SELECT_TIMMING         = 0U, \/**< Control signals follow chip select timing *\/$/;"	e	enum:XMC_EBU_BYTE_CONTROL
XMC_EBU_BYTE_CONTROL_FOLLOWS_CONTROL_SIGNAL_TIMMING	xmc_ebu.h	/^  XMC_EBU_BYTE_CONTROL_FOLLOWS_CONTROL_SIGNAL_TIMMING      = 1U, \/**< Control signals follow control signal timing *\/$/;"	e	enum:XMC_EBU_BYTE_CONTROL
XMC_EBU_BYTE_CONTROL_FOLLOWS_WRITE_ENABLE_SIGNAL_TIMMING	xmc_ebu.h	/^  XMC_EBU_BYTE_CONTROL_FOLLOWS_WRITE_ENABLE_SIGNAL_TIMMING = 2U  \/**< Control signals follow write enable timing *\/$/;"	e	enum:XMC_EBU_BYTE_CONTROL
XMC_EBU_BYTE_CONTROL_t	xmc_ebu.h	/^} XMC_EBU_BYTE_CONTROL_t;$/;"	t	typeref:enum:XMC_EBU_BYTE_CONTROL
XMC_EBU_CHECK_MODULE_PTR	xmc_ebu.h	100;"	d
XMC_EBU_CLKDivideRatio	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_CLKDivideRatio(XMC_EBU_t *ebu, XMC_EBU_CLOCK_DIVIDE_RATIO_t clock_divide_ratio)$/;"	f
XMC_EBU_CLK_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_CLK_CONFIG$/;"	s
XMC_EBU_CLK_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_CLK_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_CLK_CONFIG
XMC_EBU_CLK_MODE	xmc_ebu.h	/^typedef enum  XMC_EBU_CLK_MODE$/;"	g
XMC_EBU_CLK_MODE_ASYNCHRONOUS_TO_AHB	xmc_ebu.h	/^  XMC_EBU_CLK_MODE_ASYNCHRONOUS_TO_AHB = 0U, \/**< EBU is using standard clocking mode *\/$/;"	e	enum:XMC_EBU_CLK_MODE
XMC_EBU_CLK_MODE_SYNCHRONOUS_TO_CPU	xmc_ebu.h	/^  XMC_EBU_CLK_MODE_SYNCHRONOUS_TO_CPU = 1U   \/**< EBU is running at AHB bus clock divided by 2 *\/$/;"	e	enum:XMC_EBU_CLK_MODE
XMC_EBU_CLK_MODE_t	xmc_ebu.h	/^} XMC_EBU_CLK_MODE_t;$/;"	t	typeref:enum:XMC_EBU_CLK_MODE
XMC_EBU_CLK_STATUS	xmc_ebu.h	/^typedef enum XMC_EBU_CLK_STATUS$/;"	g
XMC_EBU_CLK_STATUS_DISABLE_BIT	xmc_ebu.h	/^  XMC_EBU_CLK_STATUS_DISABLE_BIT = EBU_CLC_DISS_Msk,     \/**< EBU Disable Status Bit *\/$/;"	e	enum:XMC_EBU_CLK_STATUS
XMC_EBU_CLK_STATUS_DIV2_MODE	xmc_ebu.h	/^  XMC_EBU_CLK_STATUS_DIV2_MODE   = EBU_CLC_DIV2ACK_Msk,  \/**< DIV2 Clocking Mode Status *\/$/;"	e	enum:XMC_EBU_CLK_STATUS
XMC_EBU_CLK_STATUS_DIV_RATIO	xmc_ebu.h	/^  XMC_EBU_CLK_STATUS_DIV_RATIO   = EBU_CLC_EBUDIVACK_Msk \/**< EBU Clock Divide Ratio Status *\/$/;"	e	enum:XMC_EBU_CLK_STATUS
XMC_EBU_CLK_STATUS_MODE	xmc_ebu.h	/^  XMC_EBU_CLK_STATUS_MODE        = EBU_CLC_SYNCACK_Msk,  \/**< EBU Clocking Mode Status *\/$/;"	e	enum:XMC_EBU_CLK_STATUS
XMC_EBU_CLK_STATUS_t	xmc_ebu.h	/^} XMC_EBU_CLK_STATUS_t;$/;"	t	typeref:enum:XMC_EBU_CLK_STATUS
XMC_EBU_CLOCK_DIVIDED_BY_1	xmc_ebu.h	/^  XMC_EBU_CLOCK_DIVIDED_BY_1 = 0U, \/**< Clock divided by 1 *\/$/;"	e	enum:XMC_EBU_CLOCK_DIVIDE_RATIO
XMC_EBU_CLOCK_DIVIDED_BY_2	xmc_ebu.h	/^  XMC_EBU_CLOCK_DIVIDED_BY_2 = 1U, \/**< Clock divided by 2 *\/$/;"	e	enum:XMC_EBU_CLOCK_DIVIDE_RATIO
XMC_EBU_CLOCK_DIVIDED_BY_3	xmc_ebu.h	/^  XMC_EBU_CLOCK_DIVIDED_BY_3 = 2U, \/**< Clock divided by 3 *\/$/;"	e	enum:XMC_EBU_CLOCK_DIVIDE_RATIO
XMC_EBU_CLOCK_DIVIDED_BY_4	xmc_ebu.h	/^  XMC_EBU_CLOCK_DIVIDED_BY_4 = 3U  \/**< Clock divided by 4 *\/$/;"	e	enum:XMC_EBU_CLOCK_DIVIDE_RATIO
XMC_EBU_CLOCK_DIVIDE_RATIO	xmc_ebu.h	/^typedef enum  XMC_EBU_CLOCK_DIVIDE_RATIO$/;"	g
XMC_EBU_CLOCK_DIVIDE_RATIO_t	xmc_ebu.h	/^} XMC_EBU_CLOCK_DIVIDE_RATIO_t;$/;"	t	typeref:enum:XMC_EBU_CLOCK_DIVIDE_RATIO
XMC_EBU_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_CONFIG$/;"	s
XMC_EBU_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_CONFIG
XMC_EBU_DEVICE_ADDRESSING_MODE	xmc_ebu.h	/^typedef enum XMC_EBU_DEVICE_ADDRESSING_MODE$/;"	g
XMC_EBU_DEVICE_ADDRESSING_MODE_16_BITS	xmc_ebu.h	/^  XMC_EBU_DEVICE_ADDRESSING_MODE_16_BITS                  = 1U, \/**< Address will only be driven onto AD[15:0] *\/$/;"	e	enum:XMC_EBU_DEVICE_ADDRESSING_MODE
XMC_EBU_DEVICE_ADDRESSING_MODE_32_BITS_MULTIPLEXED	xmc_ebu.h	/^  XMC_EBU_DEVICE_ADDRESSING_MODE_32_BITS_MULTIPLEXED      = 3U  \/**< Full address driven onto A[15:0] & AD[15:0] *\/$/;"	e	enum:XMC_EBU_DEVICE_ADDRESSING_MODE
XMC_EBU_DEVICE_ADDRESSING_MODE_TWIN_16_BITS_MULTIPLEXED	xmc_ebu.h	/^  XMC_EBU_DEVICE_ADDRESSING_MODE_TWIN_16_BITS_MULTIPLEXED = 2U, \/**< Lower 16b will be driven onto A[15:0] & AD[15:0] *\/$/;"	e	enum:XMC_EBU_DEVICE_ADDRESSING_MODE
XMC_EBU_DEVICE_ADDRESSING_MODE_t	xmc_ebu.h	/^} XMC_EBU_DEVICE_ADDRESSING_MODE_t;$/;"	t	typeref:enum:XMC_EBU_DEVICE_ADDRESSING_MODE
XMC_EBU_DEVICE_TYPE	xmc_ebu.h	/^typedef enum XMC_EBU_DEVICE_TYPE$/;"	g
XMC_EBU_DEVICE_TYPE_DEMUXED_ASYNCHRONOUS_TYPE	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_DEMUXED_ASYNCHRONOUS_TYPE = 4U, \/**< Device type de-muxed asynchronous *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_DEMUXED_BURST_TYPE	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_DEMUXED_BURST_TYPE        = 5U, \/**< Device type de-muxed burst *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_DEMUXED_CELLULAR_RAM	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_DEMUXED_CELLULAR_RAM      = 7U, \/**< Device type de-muxed cellular RAM  *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_DEMUXED_PAGE_MODE	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_DEMUXED_PAGE_MODE         = 6U, \/**< Device type de-muxed page mode *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_MUXED_ASYNCHRONOUS_TYPE	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_MUXED_ASYNCHRONOUS_TYPE   = 0U, \/**< Device type muxed asynchronous *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_MUXED_BURST_TYPE	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_MUXED_BURST_TYPE          = 1U, \/**< Device type muxed burst *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_MUXED_CELLULAR_RAM	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_MUXED_CELLULAR_RAM        = 3U, \/**< Device type muxed cellular RAM  *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_NAND_FLASH	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_NAND_FLASH                = 2U, \/**< Device type NAND flash *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_SDRAM	xmc_ebu.h	/^  XMC_EBU_DEVICE_TYPE_SDRAM                     = 8U  \/**< Device type SDRAM  *\/$/;"	e	enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DEVICE_TYPE_t	xmc_ebu.h	/^} XMC_EBU_DEVICE_TYPE_t;$/;"	t	typeref:enum:XMC_EBU_DEVICE_TYPE
XMC_EBU_DIV2_CLK_MODE	xmc_ebu.h	/^typedef enum  XMC_EBU_DIV2_CLK_MODE$/;"	g
XMC_EBU_DIV2_CLK_MODE_OFF	xmc_ebu.h	/^  XMC_EBU_DIV2_CLK_MODE_OFF = 0U, \/**< Divider 2 clock mode OFF *\/$/;"	e	enum:XMC_EBU_DIV2_CLK_MODE
XMC_EBU_DIV2_CLK_MODE_ON	xmc_ebu.h	/^  XMC_EBU_DIV2_CLK_MODE_ON = 1U   \/**< Divider 2 clock mode ON *\/$/;"	e	enum:XMC_EBU_DIV2_CLK_MODE
XMC_EBU_DIV2_CLK_MODE_t	xmc_ebu.h	/^} XMC_EBU_DIV2_CLK_MODE_t;$/;"	t	typeref:enum:XMC_EBU_DIV2_CLK_MODE
XMC_EBU_Disable	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_Disable(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_EARLY_CHIP_SELECT_DELAYED	xmc_ebu.h	/^  XMC_EBU_EARLY_CHIP_SELECT_DELAYED     = 0U, \/**< Chip select delayed *\/$/;"	e	enum:XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST
XMC_EBU_EARLY_CHIP_SELECT_NOT_DELAYED	xmc_ebu.h	/^  XMC_EBU_EARLY_CHIP_SELECT_NOT_DELAYED = 1U  \/**< Chip select not delayed *\/$/;"	e	enum:XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST
XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST	xmc_ebu.h	/^typedef enum XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST$/;"	g
XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST_t	xmc_ebu.h	/^} XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST_t;$/;"	t	typeref:enum:XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST
XMC_EBU_EXT_DATA	xmc_ebu.h	/^typedef enum XMC_EBU_EXT_DATA$/;"	g
XMC_EBU_EXT_DATA_OUTPUT_EVERY_1_BFCLK_CYCLES	xmc_ebu.h	/^  XMC_EBU_EXT_DATA_OUTPUT_EVERY_1_BFCLK_CYCLES = 0U, \/**< External memory outputs data every BFCLK cycle *\/$/;"	e	enum:XMC_EBU_EXT_DATA
XMC_EBU_EXT_DATA_OUTPUT_EVERY_2_BFCLK_CYCLES	xmc_ebu.h	/^  XMC_EBU_EXT_DATA_OUTPUT_EVERY_2_BFCLK_CYCLES = 1U, \/**< External memory outputs data every two BFCLK cycles *\/$/;"	e	enum:XMC_EBU_EXT_DATA
XMC_EBU_EXT_DATA_OUTPUT_EVERY_4_BFCLK_CYCLES	xmc_ebu.h	/^  XMC_EBU_EXT_DATA_OUTPUT_EVERY_4_BFCLK_CYCLES = 2U, \/**< External memory outputs data every four BFCLK cycles *\/$/;"	e	enum:XMC_EBU_EXT_DATA
XMC_EBU_EXT_DATA_OUTPUT_EVERY_8_BFCLK_CYCLES	xmc_ebu.h	/^  XMC_EBU_EXT_DATA_OUTPUT_EVERY_8_BFCLK_CYCLES = 3U  \/**< External memory outputs data every eight BFCLK cycles *\/$/;"	e	enum:XMC_EBU_EXT_DATA
XMC_EBU_EXT_DATA_t	xmc_ebu.h	/^} XMC_EBU_EXT_DATA_t;$/;"	t	typeref:enum:XMC_EBU_EXT_DATA
XMC_EBU_Enable	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_Enable(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_FLASH_NON_ARRAY_ACCESS	xmc_ebu.h	/^typedef enum XMC_EBU_FLASH_NON_ARRAY_ACCESS$/;"	g
XMC_EBU_FLASH_NON_ARRAY_ACCESS_DISNABLE	xmc_ebu.h	/^  XMC_EBU_FLASH_NON_ARRAY_ACCESS_DISNABLE = 0U, \/**< Disable non-array access *\/$/;"	e	enum:XMC_EBU_FLASH_NON_ARRAY_ACCESS
XMC_EBU_FLASH_NON_ARRAY_ACCESS_ENABLE	xmc_ebu.h	/^  XMC_EBU_FLASH_NON_ARRAY_ACCESS_ENABLE   = 1U  \/**< Enable non-array access *\/$/;"	e	enum:XMC_EBU_FLASH_NON_ARRAY_ACCESS
XMC_EBU_FLASH_NON_ARRAY_ACCESS_t	xmc_ebu.h	/^} XMC_EBU_FLASH_NON_ARRAY_ACCESS_t;$/;"	t	typeref:enum:XMC_EBU_FLASH_NON_ARRAY_ACCESS
XMC_EBU_FREE_PINS_TO_GPIO	xmc_ebu.h	/^typedef struct XMC_EBU_FREE_PINS_TO_GPIO$/;"	s
XMC_EBU_FREE_PINS_TO_GPIO_t	xmc_ebu.h	/^} XMC_EBU_FREE_PINS_TO_GPIO_t;$/;"	t	typeref:struct:XMC_EBU_FREE_PINS_TO_GPIO
XMC_EBU_FREQUENCY_EXT_CLK_PIN	xmc_ebu.h	/^typedef enum XMC_EBU_FREQUENCY_EXT_CLK_PIN$/;"	g
XMC_EBU_FREQ_EXT_CLK_PIN_EQUAL_TO_INT_CLK	xmc_ebu.h	/^  XMC_EBU_FREQ_EXT_CLK_PIN_EQUAL_TO_INT_CLK   = 0U, \/**< Equal to INT_CLK frequency *\/$/;"	e	enum:XMC_EBU_FREQUENCY_EXT_CLK_PIN
XMC_EBU_FREQ_EXT_CLK_PIN_HALF_OF_INT_CLK	xmc_ebu.h	/^  XMC_EBU_FREQ_EXT_CLK_PIN_HALF_OF_INT_CLK    = 1U, \/**< 1\/2 of INT_CLK frequency *\/$/;"	e	enum:XMC_EBU_FREQUENCY_EXT_CLK_PIN
XMC_EBU_FREQ_EXT_CLK_PIN_QUARTER_OF_INT_CLK	xmc_ebu.h	/^  XMC_EBU_FREQ_EXT_CLK_PIN_QUARTER_OF_INT_CLK = 3U  \/**< 1\/4 of INT_CLK frequency *\/$/;"	e	enum:XMC_EBU_FREQUENCY_EXT_CLK_PIN
XMC_EBU_FREQ_EXT_CLK_PIN_THIRD_OF_INT_CLK	xmc_ebu.h	/^  XMC_EBU_FREQ_EXT_CLK_PIN_THIRD_OF_INT_CLK   = 2U, \/**< 1\/3 of INT_CLK frequency *\/$/;"	e	enum:XMC_EBU_FREQUENCY_EXT_CLK_PIN
XMC_EBU_FREQ_EXT_CLK_PIN_t	xmc_ebu.h	/^} XMC_EBU_FREQ_EXT_CLK_PIN_t;$/;"	t	typeref:enum:XMC_EBU_FREQUENCY_EXT_CLK_PIN
XMC_EBU_GetBusWriteConfStatus	xmc_ebu.h	/^__STATIC_INLINE uint32_t XMC_EBU_GetBusWriteConfStatus(XMC_EBU_t *const ebu,$/;"	f
XMC_EBU_GetCLKStatus	xmc_ebu.h	/^__STATIC_INLINE uint32_t XMC_EBU_GetCLKStatus(XMC_EBU_t *const ebu, const XMC_EBU_CLK_STATUS_t clk_status)$/;"	f
XMC_EBU_H	xmc_ebu.h	54;"	d
XMC_EBU_IsBusAribitrationSelected	xmc_ebu.h	/^__STATIC_INLINE bool XMC_EBU_IsBusAribitrationSelected(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_LOCK_CHIP_SELECT	xmc_ebu.h	/^typedef enum XMC_EBU_LOCK_CHIP_SELECT$/;"	g
XMC_EBU_LOCK_CHIP_SELECT_DISABLED	xmc_ebu.h	/^  XMC_EBU_LOCK_CHIP_SELECT_DISABLED = 0U, \/**< Chip select cannot be locked *\/$/;"	e	enum:XMC_EBU_LOCK_CHIP_SELECT
XMC_EBU_LOCK_CHIP_SELECT_ENABLED	xmc_ebu.h	/^  XMC_EBU_LOCK_CHIP_SELECT_ENABLED  = 1U  \/**< Chip select automatically locked after a write operation *\/$/;"	e	enum:XMC_EBU_LOCK_CHIP_SELECT
XMC_EBU_LOCK_CHIP_SELECT_t	xmc_ebu.h	/^} XMC_EBU_LOCK_CHIP_SELECT_t;$/;"	t	typeref:enum:XMC_EBU_LOCK_CHIP_SELECT
XMC_EBU_MODE_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_MODE_CONFIG$/;"	s
XMC_EBU_MODE_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_MODE_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_MODE_CONFIG
XMC_EBU_READ_STAGES_SYNC	xmc_ebu.h	/^typedef enum XMC_EBU_READ_STAGES_SYNC$/;"	g
XMC_EBU_READ_STAGES_SYNC_ONE	xmc_ebu.h	/^  XMC_EBU_READ_STAGES_SYNC_ONE = 1U  \/**< One stage of synchronization used (minimum latency) *\/$/;"	e	enum:XMC_EBU_READ_STAGES_SYNC
XMC_EBU_READ_STAGES_SYNC_TWO	xmc_ebu.h	/^  XMC_EBU_READ_STAGES_SYNC_TWO = 0U, \/**< Two stages of synchronization used (maximum margin) *\/$/;"	e	enum:XMC_EBU_READ_STAGES_SYNC
XMC_EBU_READ_STAGES_SYNC_t	xmc_ebu.h	/^} XMC_EBU_READ_STAGES_SYNC_t;$/;"	t	typeref:enum:XMC_EBU_READ_STAGES_SYNC
XMC_EBU_REGION	xmc_ebu.h	/^typedef struct XMC_EBU_REGION$/;"	s
XMC_EBU_REGION_READ_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_REGION_READ_CONFIG$/;"	s
XMC_EBU_REGION_READ_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_REGION_READ_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_REGION_READ_CONFIG
XMC_EBU_REGION_WRITE_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_REGION_WRITE_CONFIG$/;"	s
XMC_EBU_REGION_WRITE_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_REGION_WRITE_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_REGION_WRITE_CONFIG
XMC_EBU_REGION_t	xmc_ebu.h	/^} XMC_EBU_REGION_t;$/;"	t	typeref:struct:XMC_EBU_REGION
XMC_EBU_SDRAM_BURST_LENGTH	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_BURST_LENGTH$/;"	g
XMC_EBU_SDRAM_BURST_LENGTH_16_LOCATION	xmc_ebu.h	/^  XMC_EBU_SDRAM_BURST_LENGTH_16_LOCATION = 4U  \/**< Sixteen location accessed with a single command *\/$/;"	e	enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_BURST_LENGTH_1_LOCATION	xmc_ebu.h	/^  XMC_EBU_SDRAM_BURST_LENGTH_1_LOCATION  = 0U, \/**< One location accessed with a single command *\/$/;"	e	enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_BURST_LENGTH_2_LOCATION	xmc_ebu.h	/^  XMC_EBU_SDRAM_BURST_LENGTH_2_LOCATION  = 1U, \/**< Two location accessed with a single command *\/$/;"	e	enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_BURST_LENGTH_4_LOCATION	xmc_ebu.h	/^  XMC_EBU_SDRAM_BURST_LENGTH_4_LOCATION  = 2U, \/**< Four location accessed with a single command *\/$/;"	e	enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_BURST_LENGTH_8_LOCATION	xmc_ebu.h	/^  XMC_EBU_SDRAM_BURST_LENGTH_8_LOCATION  = 3U, \/**< Eight location accessed with a single command *\/$/;"	e	enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_BURST_LENGTH_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_BURST_LENGTH_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_BURST_LENGTH
XMC_EBU_SDRAM_CAS_LATENCY	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_CAS_LATENCY$/;"	g
XMC_EBU_SDRAM_CAS_LATENCY_2_CLKS	xmc_ebu.h	/^  XMC_EBU_SDRAM_CAS_LATENCY_2_CLKS = 2U, \/**< 2 clocks between a READ command and the availability of data *\/$/;"	e	enum:XMC_EBU_SDRAM_CAS_LATENCY
XMC_EBU_SDRAM_CAS_LATENCY_3_CLKS	xmc_ebu.h	/^  XMC_EBU_SDRAM_CAS_LATENCY_3_CLKS = 3U  \/**< 3 clocks between a READ command and the availability of data *\/$/;"	e	enum:XMC_EBU_SDRAM_CAS_LATENCY
XMC_EBU_SDRAM_CAS_LATENCY_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_CAS_LATENCY_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_CAS_LATENCY
XMC_EBU_SDRAM_CLK_MODE	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_CLK_MODE$/;"	g
XMC_EBU_SDRAM_CLK_MODE_CONTINUOUSLY_RUNS	xmc_ebu.h	/^  XMC_EBU_SDRAM_CLK_MODE_CONTINUOUSLY_RUNS         = 0U, \/**< Clock continuously running *\/$/;"	e	enum:XMC_EBU_SDRAM_CLK_MODE
XMC_EBU_SDRAM_CLK_MODE_DISABLED_BETWEEN_ACCESSES	xmc_ebu.h	/^  XMC_EBU_SDRAM_CLK_MODE_DISABLED_BETWEEN_ACCESSES = 1U  \/**< Clock disabled between accesses *\/$/;"	e	enum:XMC_EBU_SDRAM_CLK_MODE
XMC_EBU_SDRAM_CLK_MODE_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_CLK_MODE_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_CLK_MODE
XMC_EBU_SDRAM_CLK_OUTPUT	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_CLK_OUTPUT$/;"	g
XMC_EBU_SDRAM_CLK_OUTPUT_DISABLED	xmc_ebu.h	/^  XMC_EBU_SDRAM_CLK_OUTPUT_DISABLED = 1U  \/**< Clock output disabled *\/$/;"	e	enum:XMC_EBU_SDRAM_CLK_OUTPUT
XMC_EBU_SDRAM_CLK_OUTPUT_ENABLED	xmc_ebu.h	/^  XMC_EBU_SDRAM_CLK_OUTPUT_ENABLED  = 0U, \/**< Clock output enabled *\/$/;"	e	enum:XMC_EBU_SDRAM_CLK_OUTPUT
XMC_EBU_SDRAM_CLK_OUTPUT_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_CLK_OUTPUT_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_CLK_OUTPUT
XMC_EBU_SDRAM_CONFIG	xmc_ebu.h	/^typedef struct XMC_EBU_SDRAM_CONFIG$/;"	s
XMC_EBU_SDRAM_CONFIG_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_CONFIG_t;$/;"	t	typeref:struct:XMC_EBU_SDRAM_CONFIG
XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG$/;"	g
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_21_to_20	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_21_to_20 = 1U, \/**< Mask for bank tag addresses 21 to 20 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_22_to_21	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_22_to_21 = 2U, \/**< Mask for bank tag addresses 22 to 21 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_23_to_22	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_23_to_22 = 3U, \/**< Mask for bank tag addresses 23 to 22 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_24_to_23	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_24_to_23 = 4U, \/**< Mask for bank tag addresses 24 to 23 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_25_to_24	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_25_to_24 = 5U, \/**< Mask for bank tag addresses 25 to 24 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_26	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_26       = 7U  \/**< Mask for bank tag addresses 26 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_26_to_25	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_ADDRESS_26_to_25 = 6U, \/**< Mask for bank tag addresses 26 to 25 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_MASK_FOR_BANK_TAG_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_MASK_FOR_BANKM_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_MASK_FOR_ROW_TAG$/;"	g
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_10	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_10 = 2U, \/**< Mask for row tag addresses 26 to 10 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_11	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_11 = 3U, \/**< Mask for row tag addresses 26 to 11 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_12	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_12 = 4U, \/**< Mask for row tag addresses 26 to 12 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_13	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_13 = 5U  \/**< Mask for row tag addresses 26 to 13 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_9	xmc_ebu.h	/^  XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_ADDRESS_26_to_9  = 1U, \/**< Mask for row tag addresses 26 to 9 *\/$/;"	e	enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_MASK_FOR_ROW_TAG_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_MASK_FOR_ROW_TAG
XMC_EBU_SDRAM_PWR_MODE	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_PWR_MODE$/;"	g
XMC_EBU_SDRAM_PWR_MODE_ACTIVE_PWR_DOWN	xmc_ebu.h	/^  XMC_EBU_SDRAM_PWR_MODE_ACTIVE_PWR_DOWN                = 2U, \/**< Active power down (stop clock without precharge) *\/$/;"	e	enum:XMC_EBU_SDRAM_PWR_MODE
XMC_EBU_SDRAM_PWR_MODE_AUTO_PRECHARGE_BEFORE_CLK_STOP	xmc_ebu.h	/^  XMC_EBU_SDRAM_PWR_MODE_AUTO_PRECHARGE_BEFORE_CLK_STOP = 1U, \/**< Auto-precharge before clock stop *\/$/;"	e	enum:XMC_EBU_SDRAM_PWR_MODE
XMC_EBU_SDRAM_PWR_MODE_CLK_STOP_PWR_DOWN	xmc_ebu.h	/^  XMC_EBU_SDRAM_PWR_MODE_CLK_STOP_PWR_DOWN              = 3U  \/**< Clock stop power down *\/$/;"	e	enum:XMC_EBU_SDRAM_PWR_MODE
XMC_EBU_SDRAM_PWR_MODE_PRECHARGE_BEFORE_CLK_STOP	xmc_ebu.h	/^  XMC_EBU_SDRAM_PWR_MODE_PRECHARGE_BEFORE_CLK_STOP      = 0U, \/**< Precharge before clock stop *\/$/;"	e	enum:XMC_EBU_SDRAM_PWR_MODE
XMC_EBU_SDRAM_PWR_MODE_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_PWR_MODE_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_PWR_MODE
XMC_EBU_SDRAM_RFRSH_STATUS	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_RFRSH_STATUS$/;"	g
XMC_EBU_SDRAM_RFRSH_STATUS_SELF_REFRESH_ENTRY_STATUS	xmc_ebu.h	/^  XMC_EBU_SDRAM_RFRSH_STATUS_SELF_REFRESH_ENTRY_STATUS = EBU_SDRMREF_SELFRENST_Msk, \/**< Self refresh entry command issue successful *\/$/;"	e	enum:XMC_EBU_SDRAM_RFRSH_STATUS
XMC_EBU_SDRAM_RFRSH_STATUS_SELF_REFRESH_EXIT_STATUS	xmc_ebu.h	/^  XMC_EBU_SDRAM_RFRSH_STATUS_SELF_REFRESH_EXIT_STATUS = EBU_SDRMREF_SELFREXST_Msk   \/**< Self refresh exit command issue successful *\/$/;"	e	enum:XMC_EBU_SDRAM_RFRSH_STATUS
XMC_EBU_SDRAM_RFRSH_STATUS_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_RFRSH_STATUS_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_RFRSH_STATUS
XMC_EBU_SDRAM_STATUS	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_STATUS$/;"	g
XMC_EBU_SDRAM_STATUS_BUSY	xmc_ebu.h	/^  XMC_EBU_SDRAM_STATUS_BUSY = EBU_SDRSTAT_SDRMBUSY_Msk, \/**< The status of power-up initialization sequence *\/$/;"	e	enum:XMC_EBU_SDRAM_STATUS
XMC_EBU_SDRAM_STATUS_REFRESH_ERROR	xmc_ebu.h	/^  XMC_EBU_SDRAM_STATUS_REFRESH_ERROR = EBU_SDRSTAT_REFERR_Msk \/**< Failed previous refresh req collides with new req *\/$/;"	e	enum:XMC_EBU_SDRAM_STATUS
XMC_EBU_SDRAM_STATUS_RX_ERROR	xmc_ebu.h	/^  XMC_EBU_SDRAM_STATUS_RX_ERROR = EBU_SDRSTAT_SDERR_Msk, \/**< Detected an error when returning read data *\/$/;"	e	enum:XMC_EBU_SDRAM_STATUS
XMC_EBU_SDRAM_STATUS_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_STATUS_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_STATUS
XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS	xmc_ebu.h	/^typedef enum XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS$/;"	g
XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_10_to_0	xmc_ebu.h	/^  XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_10_to_0 = 3U  \/**< Address [10:0] *\/$/;"	e	enum:XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS
XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_8_to_0	xmc_ebu.h	/^  XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_8_to_0  = 1U, \/**< Address [8:0] *\/$/;"	e	enum:XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS
XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_9_to_0	xmc_ebu.h	/^  XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_9_to_0  = 2U, \/**< Address [9:0] *\/$/;"	e	enum:XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS
XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_t	xmc_ebu.h	/^} XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS_t;$/;"	t	typeref:enum:XMC_EBU_SDRAM_WIDTH_OF_COLUMN_ADDRESS
XMC_EBU_STATUS	xmc_ebu.h	/^typedef enum XMC_EBU_STATUS$/;"	g
XMC_EBU_STATUS_BUSY	xmc_ebu.h	/^  XMC_EBU_STATUS_BUSY  = 1U, \/**< Busy with a previous request *\/$/;"	e	enum:XMC_EBU_STATUS
XMC_EBU_STATUS_ERROR	xmc_ebu.h	/^  XMC_EBU_STATUS_ERROR = 3U  \/**< Operation unsuccessful *\/$/;"	e	enum:XMC_EBU_STATUS
XMC_EBU_STATUS_OK	xmc_ebu.h	/^  XMC_EBU_STATUS_OK    = 0U, \/**< Operation successful *\/$/;"	e	enum:XMC_EBU_STATUS
XMC_EBU_STATUS_t	xmc_ebu.h	/^} XMC_EBU_STATUS_t;$/;"	t	typeref:enum:XMC_EBU_STATUS
XMC_EBU_SdramDisableAutoRefreshSelfRefreshExit	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramDisableAutoRefreshSelfRefreshExit(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramDisableAutomaticSelfRefresh	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramDisableAutomaticSelfRefresh(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramEnableAutoRefreshSelfRefreshExit	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramEnableAutoRefreshSelfRefreshExit(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramEnableAutomaticSelfRefresh	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramEnableAutomaticSelfRefresh(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramGetRefreshStatus	xmc_ebu.h	/^__STATIC_INLINE uint32_t XMC_EBU_SdramGetRefreshStatus(XMC_EBU_t *const ebu,$/;"	f
XMC_EBU_SdramGetStatus	xmc_ebu.h	/^__STATIC_INLINE uint32_t XMC_EBU_SdramGetStatus(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramResetSelfRefreshEntry	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramResetSelfRefreshEntry(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramResetSelfRefreshExit	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramResetSelfRefreshExit(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramSetSelfRefreshEntry	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramSetSelfRefreshEntry(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_SdramSetSelfRefreshExit	xmc_ebu.h	/^__STATIC_INLINE void XMC_EBU_SdramSetSelfRefreshExit(XMC_EBU_t *const ebu)$/;"	f
XMC_EBU_WAIT_CONTROL	xmc_ebu.h	/^typedef enum XMC_EBU_WAIT_CONTROL$/;"	g
XMC_EBU_WAIT_CONTROL_OFF	xmc_ebu.h	/^  XMC_EBU_WAIT_CONTROL_OFF = 0U, \/**< Default after reset; Wait control off *\/  $/;"	e	enum:XMC_EBU_WAIT_CONTROL
XMC_EBU_WAIT_CONTROL_SYNC_ABORT_AND_RETRY_ACCESS	xmc_ebu.h	/^  XMC_EBU_WAIT_CONTROL_SYNC_ABORT_AND_RETRY_ACCESS = 3U                   \/**< SYNC: Abort and retry access; *\/$/;"	e	enum:XMC_EBU_WAIT_CONTROL
XMC_EBU_WAIT_CONTROL_SYNC_EARLY_WAIT_ASYNC_ASYNC_INPUT_AT_WAIT	xmc_ebu.h	/^  XMC_EBU_WAIT_CONTROL_SYNC_EARLY_WAIT_ASYNC_ASYNC_INPUT_AT_WAIT = 1U,    \/**< SYNC: Wait for page load (Early WAIT);$/;"	e	enum:XMC_EBU_WAIT_CONTROL
XMC_EBU_WAIT_CONTROL_SYNC_WAIT_WITH_DATA_ASYNC_SYNC_INPUT_AT_WAIT	xmc_ebu.h	/^  XMC_EBU_WAIT_CONTROL_SYNC_WAIT_WITH_DATA_ASYNC_SYNC_INPUT_AT_WAIT = 2U, \/**< SYNC: Wait for page load (WAIT with data);$/;"	e	enum:XMC_EBU_WAIT_CONTROL
XMC_EBU_WAIT_CONTROL_t	xmc_ebu.h	/^} XMC_EBU_WAIT_CONTROL_t;$/;"	t	typeref:enum:XMC_EBU_WAIT_CONTROL
XMC_EBU_WAIT_SIGNAL_POLARITY	xmc_ebu.h	/^typedef enum XMC_EBU_WAIT_SIGNAL_POLARITY$/;"	g
XMC_EBU_WAIT_SIGNAL_POLARITY_PIN_ACTIVE_HIGH	xmc_ebu.h	/^  XMC_EBU_WAIT_SIGNAL_POLARITY_PIN_ACTIVE_HIGH = 1U  \/**< Polarity reversed, input at WAIT pin is active high *\/$/;"	e	enum:XMC_EBU_WAIT_SIGNAL_POLARITY
XMC_EBU_WAIT_SIGNAL_POLARITY_PIN_ACTIVE_LOW	xmc_ebu.h	/^  XMC_EBU_WAIT_SIGNAL_POLARITY_PIN_ACTIVE_LOW  = 0U, \/**< OFF, input at WAIT pin is active low *\/$/;"	e	enum:XMC_EBU_WAIT_SIGNAL_POLARITY
XMC_EBU_WAIT_SIGNAL_POLARITY_t	xmc_ebu.h	/^} XMC_EBU_WAIT_SIGNAL_POLARITY_t;$/;"	t	typeref:enum:XMC_EBU_WAIT_SIGNAL_POLARITY
XMC_EBU_t	xmc_ebu.h	/^} XMC_EBU_t;$/;"	t	typeref:struct:__anon221
XMC_ECAT_CONFIG	xmc_ecat.h	/^typedef union XMC_ECAT_CONFIG$/;"	u
XMC_ECAT_CONFIG_t	xmc_ecat.h	/^} XMC_ECAT_CONFIG_t;$/;"	t	typeref:union:XMC_ECAT_CONFIG
XMC_ECAT_EVENT	xmc_ecat.h	/^typedef enum XMC_ECAT_EVENT$/;"	g
XMC_ECAT_EVENT_AL_CONTROL	xmc_ecat.h	/^  XMC_ECAT_EVENT_AL_CONTROL = ECAT_AL_EVENT_MASK_AL_CE_MASK_Msk, \/**< Application control event mask *\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_DC_LATCH	xmc_ecat.h	/^  XMC_ECAT_EVENT_DC_LATCH = ECAT_AL_EVENT_MASK_DC_LE_MASK_Msk,  \/**< Distributed Clock latch event mask *\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_DC_SYNC0	xmc_ecat.h	/^  XMC_ECAT_EVENT_DC_SYNC0 = ECAT_AL_EVENT_MASK_ST_S0_MASK_Msk, \/**< State of distributed clock sync-0 event mask *\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_DC_SYNC1	xmc_ecat.h	/^  XMC_ECAT_EVENT_DC_SYNC1 = ECAT_AL_EVENT_MASK_ST_S1_MASK_Msk, \/**< State of distributed clock sync-1 event mask *\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_EEPROM	xmc_ecat.h	/^  XMC_ECAT_EVENT_EEPROM = ECAT_AL_EVENT_MASK_EEP_E_MASK_Msk, \/**< EEPROM Emulation event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM0	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM0 = ECAT_AL_EVENT_MASK_SMI_0_MASK_Msk, \/**< Sync Manager 0 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM1	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM1 = ECAT_AL_EVENT_MASK_SMI_1_MASK_Msk, \/**< Sync Manager 1 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM2	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM2 = ECAT_AL_EVENT_MASK_SMI_2_MASK_Msk, \/**< Sync Manager 2 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM3	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM3 = ECAT_AL_EVENT_MASK_SMI_3_MASK_Msk, \/**< Sync Manager 3 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM4	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM4 = ECAT_AL_EVENT_MASK_SMI_4_MASK_Msk, \/**< Sync Manager 4 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM5	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM5 = ECAT_AL_EVENT_MASK_SMI_5_MASK_Msk, \/**< Sync Manager 5 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM6	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM6 = ECAT_AL_EVENT_MASK_SMI_6_MASK_Msk, \/**< Sync Manager 6 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM7	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM7 = ECAT_AL_EVENT_MASK_SMI_7_MASK_Msk  \/**< Sync Manager 7 event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_SM_ACTIVATION_REGISTER	xmc_ecat.h	/^  XMC_ECAT_EVENT_SM_ACTIVATION_REGISTER = ECAT_AL_EVENT_MASK_SM_A_MASK_Msk, \/**< SyncManager activation register mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_WATCHDOG	xmc_ecat.h	/^  XMC_ECAT_EVENT_WATCHDOG = ECAT_AL_EVENT_MASK_WP_D_MASK_Msk, \/**< WATCHDOG process data event mask*\/$/;"	e	enum:XMC_ECAT_EVENT
XMC_ECAT_EVENT_t	xmc_ecat.h	/^} XMC_ECAT_EVENT_t;$/;"	t	typeref:enum:XMC_ECAT_EVENT
XMC_ECAT_GetALEventMask	xmc_ecat.h	/^__STATIC_INLINE uint16_t XMC_ECAT_GetALEventMask(void)$/;"	f
XMC_ECAT_GetALEventRegister	xmc_ecat.h	/^__STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)$/;"	f
XMC_ECAT_H	xmc_ecat.h	73;"	d
XMC_ECAT_MAP_H	xmc_ecat_map.h	49;"	d
XMC_ECAT_PORT0_CTRL_LINK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_LINK$/;"	g
XMC_ECAT_PORT0_CTRL_LINK_P1_15	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_LINK_P1_15 = 1U, \/**< LINKB Link status *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_LINK
XMC_ECAT_PORT0_CTRL_LINK_P4_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_LINK_P4_1  = 0U, \/**< LINKA Link status *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_LINK
XMC_ECAT_PORT0_CTRL_LINK_P9_10	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_LINK_P9_10 = 2U, \/**< LINKC Link status *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_LINK
XMC_ECAT_PORT0_CTRL_LINK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_LINK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_LINK
XMC_ECAT_PORT0_CTRL_RXD0	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RXD0$/;"	g
XMC_ECAT_PORT0_CTRL_RXD0_P1_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD0_P1_4  = 0U, \/**< RXD0A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD0
XMC_ECAT_PORT0_CTRL_RXD0_P5_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD0_P5_0  = 1U, \/**< RXD0B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD0
XMC_ECAT_PORT0_CTRL_RXD0_P7_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD0_P7_4  = 2U, \/**< RXD0C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD0
XMC_ECAT_PORT0_CTRL_RXD0_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RXD0_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RXD0
XMC_ECAT_PORT0_CTRL_RXD1	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RXD1$/;"	g
XMC_ECAT_PORT0_CTRL_RXD1_P1_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD1_P1_5  = 0U, \/**< RXD1A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD1
XMC_ECAT_PORT0_CTRL_RXD1_P5_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD1_P5_1  = 1U, \/**< RXD1B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD1
XMC_ECAT_PORT0_CTRL_RXD1_P7_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD1_P7_5  = 2U, \/**< RXD1C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD1
XMC_ECAT_PORT0_CTRL_RXD1_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RXD1_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RXD1
XMC_ECAT_PORT0_CTRL_RXD2	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RXD2$/;"	g
XMC_ECAT_PORT0_CTRL_RXD2_P1_10	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD2_P1_10 = 0U, \/**< RXD2A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD2
XMC_ECAT_PORT0_CTRL_RXD2_P5_2	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD2_P5_2  = 1U, \/**< RXD2B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD2
XMC_ECAT_PORT0_CTRL_RXD2_P7_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD2_P7_6  = 2U  \/**< RXD2C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD2
XMC_ECAT_PORT0_CTRL_RXD2_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RXD2_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RXD2
XMC_ECAT_PORT0_CTRL_RXD3	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RXD3$/;"	g
XMC_ECAT_PORT0_CTRL_RXD3_P1_11	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD3_P1_11 = 0U, \/**< RXD3A Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD3
XMC_ECAT_PORT0_CTRL_RXD3_P5_7	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD3_P5_7  = 1U, \/**< RXD3B Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD3
XMC_ECAT_PORT0_CTRL_RXD3_P7_7	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RXD3_P7_7  = 2U  \/**< RXD3C Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RXD3
XMC_ECAT_PORT0_CTRL_RXD3_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RXD3_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RXD3
XMC_ECAT_PORT0_CTRL_RX_CLK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RX_CLK$/;"	g
XMC_ECAT_PORT0_CTRL_RX_CLK_P1_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_CLK_P1_1  = 0U, \/**< RX_CLKA Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_CLK
XMC_ECAT_PORT0_CTRL_RX_CLK_P5_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_CLK_P5_4  = 1U, \/**< RX_CLKB Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_CLK
XMC_ECAT_PORT0_CTRL_RX_CLK_P7_10	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_CLK_P7_10 = 2U, \/**< RX_CLKC Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_CLK
XMC_ECAT_PORT0_CTRL_RX_CLK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RX_CLK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RX_CLK
XMC_ECAT_PORT0_CTRL_RX_DV	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RX_DV$/;"	g
XMC_ECAT_PORT0_CTRL_RX_DV_P1_9	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_DV_P1_9  = 0U, \/**< RX_DVA Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_DV
XMC_ECAT_PORT0_CTRL_RX_DV_P5_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_DV_P5_6  = 1U, \/**< RX_DVB Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_DV
XMC_ECAT_PORT0_CTRL_RX_DV_P7_11	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_DV_P7_11 = 2U, \/**< RX_DVC Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_DV
XMC_ECAT_PORT0_CTRL_RX_DV_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RX_DV_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RX_DV
XMC_ECAT_PORT0_CTRL_RX_ERR	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_RX_ERR$/;"	g
XMC_ECAT_PORT0_CTRL_RX_ERR_P2_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_ERR_P2_6  = 1U, \/**< RX_ERRB Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_ERR
XMC_ECAT_PORT0_CTRL_RX_ERR_P4_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_ERR_P4_0  = 0U, \/**< RX_ERRA Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_ERR
XMC_ECAT_PORT0_CTRL_RX_ERR_P7_9	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_RX_ERR_P7_9  = 2U  \/**< RX_ERRC Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_RX_ERR
XMC_ECAT_PORT0_CTRL_RX_ERR_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_RX_ERR_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_RX_ERR
XMC_ECAT_PORT0_CTRL_TX_CLK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_TX_CLK$/;"	g
XMC_ECAT_PORT0_CTRL_TX_CLK_P1_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_CLK_P1_0  = 0U,  \/**< TX_CLKA transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_CLK
XMC_ECAT_PORT0_CTRL_TX_CLK_P5_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_CLK_P5_5  = 1U,  \/**< TX_CLKB transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_CLK
XMC_ECAT_PORT0_CTRL_TX_CLK_P9_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_CLK_P9_1  = 2U,  \/**< TX_CLKC transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_CLK
XMC_ECAT_PORT0_CTRL_TX_CLK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_TX_CLK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_TX_CLK
XMC_ECAT_PORT0_CTRL_TX_SHIFT	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT0_CTRL_TX_SHIFT$/;"	g
XMC_ECAT_PORT0_CTRL_TX_SHIFT_0NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_SHIFT_0NS  = 0U, \/**< ECAT Port 0 Manual TX Shift compensation 0 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_SHIFT
XMC_ECAT_PORT0_CTRL_TX_SHIFT_10NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_SHIFT_10NS = 1U, \/**< ECAT Port 0 Manual TX Shift compensation 10 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_SHIFT
XMC_ECAT_PORT0_CTRL_TX_SHIFT_20NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_SHIFT_20NS = 2U, \/**< ECAT Port 0 Manual TX Shift compensation 20 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_SHIFT
XMC_ECAT_PORT0_CTRL_TX_SHIFT_30NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT0_CTRL_TX_SHIFT_30NS = 3U  \/**< ECAT Port 0 Manual TX Shift compensation 30 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT0_CTRL_TX_SHIFT
XMC_ECAT_PORT0_CTRL_TX_SHIFT_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT0_CTRL_TX_SHIFT_t;$/;"	t	typeref:enum:XMC_ECAT_PORT0_CTRL_TX_SHIFT
XMC_ECAT_PORT1_CTRL_LINK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_LINK$/;"	g
XMC_ECAT_PORT1_CTRL_LINK_P15_3	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_LINK_P15_3 = 1U, \/**< LINKB Link status *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_LINK
XMC_ECAT_PORT1_CTRL_LINK_P3_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_LINK_P3_4  = 0U, \/**< LINKA Link status *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_LINK
XMC_ECAT_PORT1_CTRL_LINK_P9_11	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_LINK_P9_11 = 2U, \/**< LINKC Link status *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_LINK
XMC_ECAT_PORT1_CTRL_LINK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_LINK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_LINK
XMC_ECAT_PORT1_CTRL_RXD0	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RXD0$/;"	g
XMC_ECAT_PORT1_CTRL_RXD0_P0_11	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD0_P0_11  = 0U, \/**< RXD0A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD0
XMC_ECAT_PORT1_CTRL_RXD0_P14_7	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD0_P14_7  = 1U, \/**< RXD0B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD0
XMC_ECAT_PORT1_CTRL_RXD0_P8_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD0_P8_4   = 2U, \/**< RXD0C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD0
XMC_ECAT_PORT1_CTRL_RXD0_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RXD0_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RXD0
XMC_ECAT_PORT1_CTRL_RXD1	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RXD1$/;"	g
XMC_ECAT_PORT1_CTRL_RXD1_P0_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD1_P0_6   = 0U, \/**< RXD1A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD1
XMC_ECAT_PORT1_CTRL_RXD1_P14_12	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD1_P14_12 = 1U, \/**< RXD1B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD1
XMC_ECAT_PORT1_CTRL_RXD1_P8_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD1_P8_5   = 2U, \/**< RXD1C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD1
XMC_ECAT_PORT1_CTRL_RXD1_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RXD1_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RXD1
XMC_ECAT_PORT1_CTRL_RXD2	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RXD2$/;"	g
XMC_ECAT_PORT1_CTRL_RXD2_P0_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD2_P0_5   = 0U, \/**< RXD2A receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD2
XMC_ECAT_PORT1_CTRL_RXD2_P14_13	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD2_P14_13 = 1U, \/**< RXD2B receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD2
XMC_ECAT_PORT1_CTRL_RXD2_P8_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD2_P8_6   = 2U  \/**< RXD2C receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD2
XMC_ECAT_PORT1_CTRL_RXD2_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RXD2_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RXD2
XMC_ECAT_PORT1_CTRL_RXD3	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RXD3$/;"	g
XMC_ECAT_PORT1_CTRL_RXD3_P0_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD3_P0_4   = 0U, \/**< RXD3A Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD3
XMC_ECAT_PORT1_CTRL_RXD3_P14_14	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD3_P14_14 = 1U, \/**< RXD3B Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD3
XMC_ECAT_PORT1_CTRL_RXD3_P8_7	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RXD3_P8_7   = 2U  \/**< RXD3C Receive data line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RXD3
XMC_ECAT_PORT1_CTRL_RXD3_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RXD3_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RXD3
XMC_ECAT_PORT1_CTRL_RX_CLK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RX_CLK$/;"	g
XMC_ECAT_PORT1_CTRL_RX_CLK_P0_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_CLK_P0_1  = 0U, \/**< RX_CLKA Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_CLK
XMC_ECAT_PORT1_CTRL_RX_CLK_P14_6	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_CLK_P14_6 = 1U, \/**< RX_CLKB Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_CLK
XMC_ECAT_PORT1_CTRL_RX_CLK_P8_10	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_CLK_P8_10 = 2U, \/**< RX_CLKC Recevive clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_CLK
XMC_ECAT_PORT1_CTRL_RX_CLK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RX_CLK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RX_CLK
XMC_ECAT_PORT1_CTRL_RX_DV	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RX_DV$/;"	g
XMC_ECAT_PORT1_CTRL_RX_DV_P0_9	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_DV_P0_9   = 0U, \/**< RX_DVA Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_DV
XMC_ECAT_PORT1_CTRL_RX_DV_P14_15	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_DV_P14_15 = 1U, \/**< RX_DVB Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_DV
XMC_ECAT_PORT1_CTRL_RX_DV_P8_11	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_DV_P8_11  = 2U, \/**< RX_DVC Receive data valid *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_DV
XMC_ECAT_PORT1_CTRL_RX_DV_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RX_DV_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RX_DV
XMC_ECAT_PORT1_CTRL_RX_ERR	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_RX_ERR$/;"	g
XMC_ECAT_PORT1_CTRL_RX_ERR_P15_2	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_ERR_P15_2 = 1U, \/**< RX_ERRB Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_ERR
XMC_ECAT_PORT1_CTRL_RX_ERR_P3_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_ERR_P3_5  = 0U, \/**< RX_ERRA Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_ERR
XMC_ECAT_PORT1_CTRL_RX_ERR_P8_9	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_RX_ERR_P8_9  = 2U  \/**< RX_ERRC Receive error line *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_RX_ERR
XMC_ECAT_PORT1_CTRL_RX_ERR_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_RX_ERR_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_RX_ERR
XMC_ECAT_PORT1_CTRL_TX_CLK	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_TX_CLK$/;"	g
XMC_ECAT_PORT1_CTRL_TX_CLK_P0_10	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_CLK_P0_10 = 0U,  \/**< TX_CLKA transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_CLK
XMC_ECAT_PORT1_CTRL_TX_CLK_P5_9	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_CLK_P5_9  = 1U,  \/**< TX_CLKB transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_CLK
XMC_ECAT_PORT1_CTRL_TX_CLK_P9_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_CLK_P9_0  = 2U,  \/**< TX_CLKC transmit clock *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_CLK
XMC_ECAT_PORT1_CTRL_TX_CLK_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_TX_CLK_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_TX_CLK
XMC_ECAT_PORT1_CTRL_TX_SHIFT	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT1_CTRL_TX_SHIFT$/;"	g
XMC_ECAT_PORT1_CTRL_TX_SHIFT_0NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_SHIFT_0NS  = 0U, \/**< ECAT Port 0 Manual TX Shift compensation 0 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_SHIFT
XMC_ECAT_PORT1_CTRL_TX_SHIFT_10NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_SHIFT_10NS = 1U, \/**< ECAT Port 0 Manual TX Shift compensation 10 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_SHIFT
XMC_ECAT_PORT1_CTRL_TX_SHIFT_20NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_SHIFT_20NS = 2U, \/**< ECAT Port 0 Manual TX Shift compensation 20 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_SHIFT
XMC_ECAT_PORT1_CTRL_TX_SHIFT_30NS	xmc_ecat_map.h	/^  XMC_ECAT_PORT1_CTRL_TX_SHIFT_30NS = 3U  \/**< ECAT Port 0 Manual TX Shift compensation 30 nanoseconds *\/$/;"	e	enum:XMC_ECAT_PORT1_CTRL_TX_SHIFT
XMC_ECAT_PORT1_CTRL_TX_SHIFT_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT1_CTRL_TX_SHIFT_t;$/;"	t	typeref:enum:XMC_ECAT_PORT1_CTRL_TX_SHIFT
XMC_ECAT_PORT_CTRL	xmc_ecat.h	/^typedef struct XMC_ECAT_PORT_CTRL$/;"	s
XMC_ECAT_PORT_CTRL_LATCHIN0	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT_CTRL_LATCHIN0$/;"	g
XMC_ECAT_PORT_CTRL_LATCHIN0_9_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN0_9_0   = 1U, \/**< LATCH0B line @deprecated Please use instead XMC_ECAT_PORT_CTRL_LATCHIN0_P9_0 *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN0_ERU0_PDOUT0	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN0_ERU0_PDOUT0   = 2U, \/**< LATCH0C line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN0_ERU1_PDOUT0	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN0_ERU1_PDOUT0   = 3U, \/**< LATCH0D line *\/  $/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN0_P14_5	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN0_P14_5 = 0U, \/**< LATCH0A line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN0_P9_0	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN0_P9_0   = 1U, \/**< LATCH0B line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN0_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT_CTRL_LATCHIN0_t;$/;"	t	typeref:enum:XMC_ECAT_PORT_CTRL_LATCHIN0
XMC_ECAT_PORT_CTRL_LATCHIN1	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT_CTRL_LATCHIN1$/;"	g
XMC_ECAT_PORT_CTRL_LATCHIN1_9_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN1_9_1   = 1U, \/**< LATCH1 B line @deprecated Please use instead XMC_ECAT_PORT_CTRL_LATCHIN1_P9_1 *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_LATCHIN1_ERU0_PDOUT1	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN1_ERU0_PDOUT1   = 2U, \/**< LATCH1C line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_LATCHIN1_ERU1_PDOUT1	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN1_ERU1_PDOUT1   = 3U, \/**< LATCH1D line *\/  $/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_LATCHIN1_P14_4	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN1_P14_4 = 0U, \/**< LATCH1 A line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_LATCHIN1_P9_1	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_LATCHIN1_P9_1   = 1U, \/**< LATCH1 B line *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_LATCHIN1_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT_CTRL_LATCHIN1_t;$/;"	t	typeref:enum:XMC_ECAT_PORT_CTRL_LATCHIN1
XMC_ECAT_PORT_CTRL_MDIO	xmc_ecat_map.h	/^typedef enum XMC_ECAT_PORT_CTRL_MDIO$/;"	g
XMC_ECAT_PORT_CTRL_MDIO_P0_12	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_MDIO_P0_12 = 0U, \/**< MDIOA management data I\/O *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_MDIO
XMC_ECAT_PORT_CTRL_MDIO_P4_2	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_MDIO_P4_2  = 1U, \/**< MDIOB management data I\/O *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_MDIO
XMC_ECAT_PORT_CTRL_MDIO_P9_7	xmc_ecat_map.h	/^  XMC_ECAT_PORT_CTRL_MDIO_P9_7  = 2U  \/**< MDIOC management data I\/O *\/$/;"	e	enum:XMC_ECAT_PORT_CTRL_MDIO
XMC_ECAT_PORT_CTRL_MDIO_t	xmc_ecat_map.h	/^} XMC_ECAT_PORT_CTRL_MDIO_t;$/;"	t	typeref:enum:XMC_ECAT_PORT_CTRL_MDIO
XMC_ECAT_PORT_CTRL_t	xmc_ecat.h	/^} XMC_ECAT_PORT_CTRL_t;$/;"	t	typeref:struct:XMC_ECAT_PORT_CTRL
XMC_ECAT_STATUS	xmc_ecat.h	/^typedef enum XMC_ECAT_STATUS$/;"	g
XMC_ECAT_STATUS_BUSY	xmc_ecat.h	/^  XMC_ECAT_STATUS_BUSY  = 1U, \/**< Driver is busy and cannot handle request *\/$/;"	e	enum:XMC_ECAT_STATUS
XMC_ECAT_STATUS_ERROR	xmc_ecat.h	/^  XMC_ECAT_STATUS_ERROR = 2U  \/**< Driver could not fulfil application request *\/$/;"	e	enum:XMC_ECAT_STATUS
XMC_ECAT_STATUS_OK	xmc_ecat.h	/^  XMC_ECAT_STATUS_OK    = 0U, \/**< Driver accepted application request *\/$/;"	e	enum:XMC_ECAT_STATUS
XMC_ECAT_STATUS_t	xmc_ecat.h	/^} XMC_ECAT_STATUS_t;$/;"	t	typeref:enum:XMC_ECAT_STATUS
XMC_ECAT_SetALEventMask	xmc_ecat.h	/^__STATIC_INLINE void XMC_ECAT_SetALEventMask(uint16_t intMask)$/;"	f
XMC_ECAT_SetPortControl	xmc_ecat.h	/^__STATIC_INLINE void XMC_ECAT_SetPortControl(const XMC_ECAT_PORT_CTRL_t port_ctrl)$/;"	f
XMC_ERU0	xmc_eru.h	106;"	d
XMC_ERU1	xmc_eru.h	110;"	d
XMC_ERU_0_IOUT0	xmc_vadc_map.h	107;"	d
XMC_ERU_0_IOUT1	xmc_vadc_map.h	108;"	d
XMC_ERU_0_IOUT2	xmc_vadc_map.h	101;"	d
XMC_ERU_0_IOUT3	xmc_vadc_map.h	102;"	d
XMC_ERU_0_PDOUT0	xmc_vadc_map.h	92;"	d
XMC_ERU_0_PDOUT1	xmc_vadc_map.h	93;"	d
XMC_ERU_0_PDOUT2	xmc_vadc_map.h	86;"	d
XMC_ERU_0_PDOUT3	xmc_vadc_map.h	87;"	d
XMC_ERU_1_IOUT0	xmc_vadc_map.h	207;"	d
XMC_ERU_1_IOUT1	xmc_vadc_map.h	208;"	d
XMC_ERU_1_IOUT2	xmc_vadc_map.h	209;"	d
XMC_ERU_1_PDOUT0	xmc_vadc_map.h	191;"	d
XMC_ERU_1_PDOUT1	xmc_vadc_map.h	192;"	d
XMC_ERU_CHECK_MODULE_PTR	xmc_eru.h	122;"	d
XMC_ERU_CHECK_MODULE_PTR	xmc_eru.h	124;"	d
XMC_ERU_CHECK_MODULE_PTR	xmc_eru.h	126;"	d
XMC_ERU_ETL_CONFIG	xmc_eru.h	/^typedef struct XMC_ERU_ETL_CONFIG$/;"	s
XMC_ERU_ETL_CONFIG_t	xmc_eru.h	/^} XMC_ERU_ETL_CONFIG_t;$/;"	t	typeref:struct:XMC_ERU_ETL_CONFIG
XMC_ERU_ETL_ClearStatusFlag	xmc_eru.h	/^__STATIC_INLINE void XMC_ERU_ETL_ClearStatusFlag(XMC_ERU_t *const eru, const uint8_t channel)$/;"	f
XMC_ERU_ETL_EDGE_DETECTION	xmc_eru.h	/^typedef enum XMC_ERU_ETL_EDGE_DETECTION$/;"	g
XMC_ERU_ETL_EDGE_DETECTION_BOTH	xmc_eru.h	/^  XMC_ERU_ETL_EDGE_DETECTION_BOTH = 3U      \/**< detection of either edges generates the event *\/$/;"	e	enum:XMC_ERU_ETL_EDGE_DETECTION
XMC_ERU_ETL_EDGE_DETECTION_DISABLED	xmc_eru.h	/^  XMC_ERU_ETL_EDGE_DETECTION_DISABLED = 0U, \/**< no event enabled *\/$/;"	e	enum:XMC_ERU_ETL_EDGE_DETECTION
XMC_ERU_ETL_EDGE_DETECTION_FALLING	xmc_eru.h	/^  XMC_ERU_ETL_EDGE_DETECTION_FALLING = 2U,  \/**< detection of falling edge generates the event *\/$/;"	e	enum:XMC_ERU_ETL_EDGE_DETECTION
XMC_ERU_ETL_EDGE_DETECTION_RISING	xmc_eru.h	/^  XMC_ERU_ETL_EDGE_DETECTION_RISING = 1U,   \/**< detection of rising edge generates the event *\/$/;"	e	enum:XMC_ERU_ETL_EDGE_DETECTION
XMC_ERU_ETL_EDGE_DETECTION_t	xmc_eru.h	/^} XMC_ERU_ETL_EDGE_DETECTION_t;$/;"	t	typeref:enum:XMC_ERU_ETL_EDGE_DETECTION
XMC_ERU_ETL_GetStatusFlag	xmc_eru.h	/^__STATIC_INLINE uint32_t XMC_ERU_ETL_GetStatusFlag(XMC_ERU_t *const eru, const uint8_t channel)$/;"	f
XMC_ERU_ETL_INPUT_A	xmc_eru.h	/^typedef enum XMC_ERU_ETL_INPUT_A$/;"	g
XMC_ERU_ETL_INPUT_A0	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_A0 = 0x0U, \/**< input A0 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_A
XMC_ERU_ETL_INPUT_A1	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_A1 = 0x1U, \/**< input A1 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_A
XMC_ERU_ETL_INPUT_A2	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_A2 = 0x2U, \/**< input A2 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_A
XMC_ERU_ETL_INPUT_A3	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_A3 = 0x3U  \/**< input A3 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_A
XMC_ERU_ETL_INPUT_A_t	xmc_eru.h	/^} XMC_ERU_ETL_INPUT_A_t;$/;"	t	typeref:enum:XMC_ERU_ETL_INPUT_A
XMC_ERU_ETL_INPUT_B	xmc_eru.h	/^typedef enum XMC_ERU_ETL_INPUT_B$/;"	g
XMC_ERU_ETL_INPUT_B0	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_B0 = 0x0U, \/**< input B0 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_B
XMC_ERU_ETL_INPUT_B1	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_B1 = 0x1U, \/**< input B1 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_B
XMC_ERU_ETL_INPUT_B2	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_B2 = 0x2U, \/**< input B2 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_B
XMC_ERU_ETL_INPUT_B3	xmc_eru.h	/^  XMC_ERU_ETL_INPUT_B3 = 0x3U  \/**< input B3 is selected *\/$/;"	e	enum:XMC_ERU_ETL_INPUT_B
XMC_ERU_ETL_INPUT_B_t	xmc_eru.h	/^} XMC_ERU_ETL_INPUT_B_t;$/;"	t	typeref:enum:XMC_ERU_ETL_INPUT_B
XMC_ERU_ETL_OUTPUT_TRIGGER	xmc_eru.h	/^typedef enum XMC_ERU_ETL_OUTPUT_TRIGGER$/;"	g
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL	xmc_eru.h	/^typedef enum XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL$/;"	g
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL0	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL0 = 0U, \/**< Event from input ETLx triggers output OGU0 *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL1	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL1 = 1U, \/**< Event from input ETLx triggers output OGU1 *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL2	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL2 = 2U, \/**< Event from input ETLx triggers output OGU2 *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL3	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL3 = 3U, \/**< Event from input ETLx triggers output OGU3 *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL
XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL_t	xmc_eru.h	/^} XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL_t;$/;"	t	typeref:enum:XMC_ERU_ETL_OUTPUT_TRIGGER_CHANNEL
XMC_ERU_ETL_OUTPUT_TRIGGER_DISABLED	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_DISABLED = 0U, \/**< trigger pulse generation disabled *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER
XMC_ERU_ETL_OUTPUT_TRIGGER_ENABLED	xmc_eru.h	/^  XMC_ERU_ETL_OUTPUT_TRIGGER_ENABLED = 1U   \/**< trigger pulse generation enabled *\/$/;"	e	enum:XMC_ERU_ETL_OUTPUT_TRIGGER
XMC_ERU_ETL_OUTPUT_TRIGGER_t	xmc_eru.h	/^} XMC_ERU_ETL_OUTPUT_TRIGGER_t;$/;"	t	typeref:enum:XMC_ERU_ETL_OUTPUT_TRIGGER
XMC_ERU_ETL_SOURCE	xmc_eru.h	/^typedef enum XMC_ERU_ETL_SOURCE$/;"	g
XMC_ERU_ETL_SOURCE_A	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_A = 0x0U,              \/**< select (A) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_A_AND_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_A_AND_B = 0x3U,        \/**< select (A <b>AND<\/b> B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_A_AND_NOT_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_A_AND_NOT_B = 0xbU,    \/**< select (A <b>AND<\/b> inverted B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_A_OR_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_A_OR_B = 0x2U,         \/**< select (A <b>OR<\/b> B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_A_OR_NOT_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_A_OR_NOT_B = 0xaU,     \/**< select (A <b>OR<\/b> inverted B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_B = 0x1U,              \/**< select (B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_A	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_A = 0x4U,          \/**< select (inverted A) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_A_AND_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_A_AND_B = 0x7U,    \/**< select (inverted A <b>AND<\/b> B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_A_AND_NOT_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_A_AND_NOT_B = 0xfU \/**< select (inverted A <b>AND<\/b> inverted B) path as a event$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_A_OR_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_A_OR_B = 0x6U,     \/**< select (inverted A <b>OR<\/b> B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_A_OR_NOT_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_A_OR_NOT_B = 0xeU, \/**< select (inverted A <b>OR<\/b> inverted B) path as a event$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_NOT_B	xmc_eru.h	/^  XMC_ERU_ETL_SOURCE_NOT_B = 0x9U,          \/**< select (inverted B) path as a event source *\/$/;"	e	enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_SOURCE_t	xmc_eru.h	/^} XMC_ERU_ETL_SOURCE_t;$/;"	t	typeref:enum:XMC_ERU_ETL_SOURCE
XMC_ERU_ETL_STATUS_FLAG_MODE	xmc_eru.h	/^typedef enum XMC_ERU_ETL_STATUS_FLAG_MODE$/;"	g
XMC_ERU_ETL_STATUS_FLAG_MODE_HWCTRL	xmc_eru.h	/^  XMC_ERU_ETL_STATUS_FLAG_MODE_HWCTRL = 1U  \/**< Status flag is in non-sticky mode. Automatically cleared by$/;"	e	enum:XMC_ERU_ETL_STATUS_FLAG_MODE
XMC_ERU_ETL_STATUS_FLAG_MODE_SWCTRL	xmc_eru.h	/^  XMC_ERU_ETL_STATUS_FLAG_MODE_SWCTRL = 0U, \/**< Status flag is in sticky mode. Retain the same state until$/;"	e	enum:XMC_ERU_ETL_STATUS_FLAG_MODE
XMC_ERU_ETL_STATUS_FLAG_MODE_t	xmc_eru.h	/^} XMC_ERU_ETL_STATUS_FLAG_MODE_t;$/;"	t	typeref:enum:XMC_ERU_ETL_STATUS_FLAG_MODE
XMC_ERU_ETL_SetStatusFlag	xmc_eru.h	/^__STATIC_INLINE void XMC_ERU_ETL_SetStatusFlag(XMC_ERU_t *const eru, const uint8_t channel)$/;"	f
XMC_ERU_H	xmc_eru.h	56;"	d
XMC_ERU_OGU_CONFIG	xmc_eru.h	/^typedef union XMC_ERU_OGU_CONFIG$/;"	u
XMC_ERU_OGU_CONFIG_t	xmc_eru.h	/^} XMC_ERU_OGU_CONFIG_t;$/;"	t	typeref:union:XMC_ERU_OGU_CONFIG
XMC_ERU_OGU_GetPatternDetectionStatus	xmc_eru.h	/^__STATIC_INLINE uint32_t XMC_ERU_OGU_GetPatternDetectionStatus(XMC_ERU_t *const eru,$/;"	f
XMC_ERU_OGU_PATTERN_DETECTION	xmc_eru.h	/^typedef enum XMC_ERU_OGU_PATTERN_DETECTION$/;"	g
XMC_ERU_OGU_PATTERN_DETECTION_DISABLED	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_DISABLED = 0U, \/**< Pattern match is disabled *\/$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION
XMC_ERU_OGU_PATTERN_DETECTION_ENABLED	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_ENABLED = 1U   \/**< Pattern match is enabled, the selected status flags of$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION
XMC_ERU_OGU_PATTERN_DETECTION_INPUT	xmc_eru.h	/^typedef enum XMC_ERU_OGU_PATTERN_DETECTION_INPUT$/;"	g
XMC_ERU_OGU_PATTERN_DETECTION_INPUT0	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_INPUT0 = 1U, \/**< Status flag ETL0, participating in pattern match *\/$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION_INPUT
XMC_ERU_OGU_PATTERN_DETECTION_INPUT1	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_INPUT1 = 2U, \/**< Status flag ETL1, participating in pattern match *\/$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION_INPUT
XMC_ERU_OGU_PATTERN_DETECTION_INPUT2	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_INPUT2 = 4U, \/**< Status flag ETL0, participating in pattern match *\/$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION_INPUT
XMC_ERU_OGU_PATTERN_DETECTION_INPUT3	xmc_eru.h	/^  XMC_ERU_OGU_PATTERN_DETECTION_INPUT3 = 8U  \/**< Status flag ETL0, participating in pattern match *\/$/;"	e	enum:XMC_ERU_OGU_PATTERN_DETECTION_INPUT
XMC_ERU_OGU_PATTERN_DETECTION_INPUT_t	xmc_eru.h	/^} XMC_ERU_OGU_PATTERN_DETECTION_INPUT_t;$/;"	t	typeref:enum:XMC_ERU_OGU_PATTERN_DETECTION_INPUT
XMC_ERU_OGU_PATTERN_DETECTION_t	xmc_eru.h	/^} XMC_ERU_OGU_PATTERN_DETECTION_t;$/;"	t	typeref:enum:XMC_ERU_OGU_PATTERN_DETECTION
XMC_ERU_OGU_PERIPHERAL_TRIGGER	xmc_eru.h	/^typedef enum XMC_ERU_OGU_PERIPHERAL_TRIGGER$/;"	g
XMC_ERU_OGU_PERIPHERAL_TRIGGER1	xmc_eru.h	/^  XMC_ERU_OGU_PERIPHERAL_TRIGGER1 = 1U, \/**< OGUy1 signal is mapped for event generation *\/$/;"	e	enum:XMC_ERU_OGU_PERIPHERAL_TRIGGER
XMC_ERU_OGU_PERIPHERAL_TRIGGER2	xmc_eru.h	/^  XMC_ERU_OGU_PERIPHERAL_TRIGGER2 = 2U, \/**< OGUy2 signal is mapped for event generation *\/$/;"	e	enum:XMC_ERU_OGU_PERIPHERAL_TRIGGER
XMC_ERU_OGU_PERIPHERAL_TRIGGER3	xmc_eru.h	/^  XMC_ERU_OGU_PERIPHERAL_TRIGGER3 = 3U  \/**< OGUy3 signal is mapped for event generation *\/$/;"	e	enum:XMC_ERU_OGU_PERIPHERAL_TRIGGER
XMC_ERU_OGU_PERIPHERAL_TRIGGER_t	xmc_eru.h	/^} XMC_ERU_OGU_PERIPHERAL_TRIGGER_t;$/;"	t	typeref:enum:XMC_ERU_OGU_PERIPHERAL_TRIGGER
XMC_ERU_OGU_SERVICE_REQUEST	xmc_eru.h	/^typedef enum XMC_ERU_OGU_SERVICE_REQUEST$/;"	g
XMC_ERU_OGU_SERVICE_REQUEST_DISABLED	xmc_eru.h	/^  XMC_ERU_OGU_SERVICE_REQUEST_DISABLED = 0U,                      \/**< Service request blocked, ERUx_GOUTy = 0 *\/$/;"	e	enum:XMC_ERU_OGU_SERVICE_REQUEST
XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER	xmc_eru.h	/^  XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER = 1U,                    \/**< Service request generated enabled, ERUx_GOUTy = 1 *\/$/;"	e	enum:XMC_ERU_OGU_SERVICE_REQUEST
XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER_AND_PATTERN_MATCH	xmc_eru.h	/^  XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER_AND_PATTERN_MATCH = 2U,  \/**< Service request generated on trigger$/;"	e	enum:XMC_ERU_OGU_SERVICE_REQUEST
XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER_AND_PATTERN_MISMATCH	xmc_eru.h	/^  XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER_AND_PATTERN_MISMATCH = 3U\/**< Service request generated on trigger$/;"	e	enum:XMC_ERU_OGU_SERVICE_REQUEST
XMC_ERU_OGU_SERVICE_REQUEST_t	xmc_eru.h	/^} XMC_ERU_OGU_SERVICE_REQUEST_t;$/;"	t	typeref:enum:XMC_ERU_OGU_SERVICE_REQUEST
XMC_ERU_t	xmc_eru.h	/^} XMC_ERU_t;$/;"	t	typeref:struct:__anon130
XMC_ETH_LINK_DUPLEX	xmc_eth_mac.h	/^typedef enum XMC_ETH_LINK_DUPLEX$/;"	g
XMC_ETH_LINK_DUPLEX_FULL	xmc_eth_mac.h	/^  XMC_ETH_LINK_DUPLEX_FULL = 1UL << ETH_MAC_CONFIGURATION_DM_Pos  \/**< Full duplex *\/$/;"	e	enum:XMC_ETH_LINK_DUPLEX
XMC_ETH_LINK_DUPLEX_HALF	xmc_eth_mac.h	/^  XMC_ETH_LINK_DUPLEX_HALF = 0UL << ETH_MAC_CONFIGURATION_DM_Pos, \/**< Half duplex *\/$/;"	e	enum:XMC_ETH_LINK_DUPLEX
XMC_ETH_LINK_DUPLEX_t	xmc_eth_mac.h	/^} XMC_ETH_LINK_DUPLEX_t;$/;"	t	typeref:enum:XMC_ETH_LINK_DUPLEX
XMC_ETH_LINK_INTERFACE	xmc_eth_mac.h	/^typedef enum XMC_ETH_LINK_INTERFACE$/;"	g
XMC_ETH_LINK_INTERFACE_MII	xmc_eth_mac.h	/^  XMC_ETH_LINK_INTERFACE_MII, \/**< Link interface: Media independent interface *\/$/;"	e	enum:XMC_ETH_LINK_INTERFACE
XMC_ETH_LINK_INTERFACE_RMII	xmc_eth_mac.h	/^  XMC_ETH_LINK_INTERFACE_RMII \/**< Link interface: Reduced media independent interface *\/$/;"	e	enum:XMC_ETH_LINK_INTERFACE
XMC_ETH_LINK_INTERFACE_t	xmc_eth_mac.h	/^} XMC_ETH_LINK_INTERFACE_t;$/;"	t	typeref:enum:XMC_ETH_LINK_INTERFACE
XMC_ETH_LINK_SPEED	xmc_eth_mac.h	/^typedef enum XMC_ETH_LINK_SPEED$/;"	g
XMC_ETH_LINK_SPEED_100M	xmc_eth_mac.h	/^  XMC_ETH_LINK_SPEED_100M = 1UL << ETH_MAC_CONFIGURATION_FES_Pos  \/**< Link speed: 100M *\/$/;"	e	enum:XMC_ETH_LINK_SPEED
XMC_ETH_LINK_SPEED_10M	xmc_eth_mac.h	/^  XMC_ETH_LINK_SPEED_10M  = 0UL << ETH_MAC_CONFIGURATION_FES_Pos, \/**< Link speed: 10M *\/$/;"	e	enum:XMC_ETH_LINK_SPEED
XMC_ETH_LINK_SPEED_t	xmc_eth_mac.h	/^} XMC_ETH_LINK_SPEED_t;$/;"	t	typeref:enum:XMC_ETH_LINK_SPEED
XMC_ETH_LINK_STATUS	xmc_eth_mac.h	/^typedef enum XMC_ETH_LINK_STATUS$/;"	g
XMC_ETH_LINK_STATUS_DOWN	xmc_eth_mac.h	/^  XMC_ETH_LINK_STATUS_DOWN, \/**< Link status down *\/$/;"	e	enum:XMC_ETH_LINK_STATUS
XMC_ETH_LINK_STATUS_UP	xmc_eth_mac.h	/^  XMC_ETH_LINK_STATUS_UP    \/**< Link status up *\/$/;"	e	enum:XMC_ETH_LINK_STATUS
XMC_ETH_LINK_STATUS_t	xmc_eth_mac.h	/^} XMC_ETH_LINK_STATUS_t;$/;"	t	typeref:enum:XMC_ETH_LINK_STATUS
XMC_ETH_MAC	xmc_eth_mac.h	/^typedef struct XMC_ETH_MAC$/;"	s
XMC_ETH_MAC_ADDR_FILTER	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_ADDR_FILTER$/;"	g
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE0	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE0 = 0x01000000UL, \/**< Address filter mask: byte 0 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE1	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE1 = 0x02000000UL, \/**< Address filter mask: byte 1 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE2	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE2 = 0x04000000UL, \/**< Address filter mask: byte 2 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE3	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE3 = 0x08000000UL, \/**< Address filter mask: byte 3 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE4	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE4 = 0x10000000UL, \/**< Address filter mask: byte 4 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE5	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE5 = 0x20000000UL, \/**< Address filter mask: byte 5 *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_SA	xmc_eth_mac.h	/^  XMC_ETH_MAC_ADDR_FILTER_SA         = 0x40000000UL  \/**< Address filter SA *\/$/;"	e	enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_ADDR_FILTER_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_ADDR_FILTER_t;$/;"	t	typeref:enum:XMC_ETH_MAC_ADDR_FILTER
XMC_ETH_MAC_BUF_SIZE	xmc_eth_mac.h	114;"	d
XMC_ETH_MAC_DMA_DESC	xmc_eth_mac.h	/^typedef struct XMC_ETH_MAC_DMA_DESC$/;"	s
XMC_ETH_MAC_DMA_DESC_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_DMA_DESC_t;$/;"	t	typeref:struct:XMC_ETH_MAC_DMA_DESC
XMC_ETH_MAC_DisableDestinationAddressInverseFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableDestinationAddressInverseFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableFrameBurst	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableFrameBurst(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableFrameFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableFrameFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableJumboFrame	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableJumboFrame(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableLoopback	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableLoopback(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableMulticastHashFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableMulticastHashFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisablePTPAlarm	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisablePTPAlarm(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisablePowerDownMode	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisablePowerDownMode(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisablePowerManagmentEvent	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisablePowerManagmentEvent(XMC_ETH_MAC_t *const eth_mac, uint32_t event)$/;"	f
XMC_ETH_MAC_DisablePromiscuousMode	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisablePromiscuousMode(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableReceptionBroadcastFrames	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableReceptionBroadcastFrames(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableReceptionMulticastFrames	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableReceptionMulticastFrames(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableRx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableRx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableRxOwn	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableRxOwn(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableRxWatchdog	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableRxWatchdog(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableSourceAddressFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableSourceAddressFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableSourceAddressInverseFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableSourceAddressInverseFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableTx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableTx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableTxJabber	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableTxJabber(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_DisableUnicastHashFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_DisableUnicastHashFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EVENT	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_EVENT$/;"	g
XMC_ETH_MAC_EVENT_BUS_ERROR	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_BUS_ERROR = ETH_STATUS_FBI_Msk,                  \/**< Bus error *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_EARLY_RECEIVE	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_EARLY_RECEIVE = ETH_STATUS_ERI_Msk,              \/**< Early receive *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_EARLY_TRANSMIT	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_EARLY_TRANSMIT = ETH_STATUS_ETI_Msk,             \/**< Early transmit *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_PMT	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_PMT = ETH_INTERRUPT_MASK_PMTIM_Msk << 16,        \/**< Power management event *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_RECEIVE	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_RECEIVE = ETH_STATUS_RI_Msk,                     \/**< Receive event *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_RECEIVE_BUFFER_UNAVAILABLE	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_RECEIVE_BUFFER_UNAVAILABLE = ETH_STATUS_RU_Msk,  \/**< Receive buffer unavailable *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_RECEIVE_OVERFLOW	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_RECEIVE_OVERFLOW = ETH_STATUS_OVF_Msk,           \/**< Receive overflow *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_RECEIVE_PROCESS_STOPPED	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_RECEIVE_PROCESS_STOPPED = ETH_STATUS_RPS_Msk,    \/**< Receive process stopped *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_RECEIVE_WATCHDOG_TIMEOUT	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_RECEIVE_WATCHDOG_TIMEOUT = ETH_STATUS_RWT_Msk,   \/**< Receive watchdog time-out *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TIMESTAMP	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TIMESTAMP = ETH_INTERRUPT_MASK_TSIM_Msk << 16,   \/**< Time stamp event *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TRANSMIT	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TRANSMIT = ETH_STATUS_TI_Msk                     \/**< Transmit event *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TRANSMIT_BUFFER_UNAVAILABLE	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TRANSMIT_BUFFER_UNAVAILABLE = ETH_STATUS_TU_Msk, \/**< Transmit buffer unavailable *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TRANSMIT_JABBER_TIMEOUT	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TRANSMIT_JABBER_TIMEOUT = ETH_STATUS_TJT_Msk,    \/**< Transmit jabber time-out *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TRANSMIT_PROCESS_STOPPED	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TRANSMIT_PROCESS_STOPPED = ETH_STATUS_TPS_Msk,   \/**< Transmit process stopped *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_TRANSMIT_UNDERFLOW	xmc_eth_mac.h	/^  XMC_ETH_MAC_EVENT_TRANSMIT_UNDERFLOW = ETH_STATUS_UNF_Msk,         \/**< Transmit underflow *\/$/;"	e	enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EVENT_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_EVENT_t;$/;"	t	typeref:enum:XMC_ETH_MAC_EVENT
XMC_ETH_MAC_EnableDestinationAddressInverseFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableDestinationAddressInverseFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableFrameBurst	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableFrameBurst(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableFrameFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableFrameFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableHashPerfectFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableHashPerfectFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableJumboFrame	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableJumboFrame(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableLoopback	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableLoopback(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableMulticastHashFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableMulticastHashFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnablePTPAlarm	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnablePTPAlarm(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnablePerfectFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnablePerfectFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnablePowerDownMode	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnablePowerDownMode(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnablePowerManagmentEvent	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnablePowerManagmentEvent(XMC_ETH_MAC_t *const eth_mac, uint32_t event)$/;"	f
XMC_ETH_MAC_EnablePromiscuousMode	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnablePromiscuousMode(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableReceptionBroadcastFrames	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableReceptionBroadcastFrames(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableReceptionMulticastFrames	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableReceptionMulticastFrames(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableRx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableRx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableRxOwn	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableRxOwn(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableRxWatchdog	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableRxWatchdog(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableSourceAddressFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableSourceAddressFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableSourceAddressInverseFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableSourceAddressInverseFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableTx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableTx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableTxJabber	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableTxJabber(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_EnableUnicastHashFilter	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_EnableUnicastHashFilter(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_GetAddress	xmc_eth_mac.h	/^__STATIC_INLINE uint64_t XMC_ETH_MAC_GetAddress(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_GetRxBuffer	xmc_eth_mac.h	/^__STATIC_INLINE uint8_t *XMC_ETH_MAC_GetRxBuffer(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_GetTxBuffer	xmc_eth_mac.h	/^__STATIC_INLINE uint8_t *XMC_ETH_MAC_GetTxBuffer(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_H	xmc_eth_mac.h	98;"	d
XMC_ETH_MAC_IsMagicPacketReceived	xmc_eth_mac.h	/^__STATIC_INLINE bool XMC_ETH_MAC_IsMagicPacketReceived(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_IsRxDescriptorOwnedByDma	xmc_eth_mac.h	/^__STATIC_INLINE bool XMC_ETH_MAC_IsRxDescriptorOwnedByDma(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_IsTxDescriptorOwnedByDma	xmc_eth_mac.h	/^__STATIC_INLINE bool XMC_ETH_MAC_IsTxDescriptorOwnedByDma(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_IsWakeupFrameReceived	xmc_eth_mac.h	/^__STATIC_INLINE bool XMC_ETH_MAC_IsWakeupFrameReceived(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_MAP_H	xmc_eth_mac_map.h	46;"	d
XMC_ETH_MAC_PHY_MAX_RETRIES	xmc_eth_mac.h	115;"	d
XMC_ETH_MAC_PMT_EVENT	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_PMT_EVENT$/;"	g
XMC_ETH_MAC_PMT_EVENT_ON_MAGIC_PACKET	xmc_eth_mac.h	/^  XMC_ETH_MAC_PMT_EVENT_ON_MAGIC_PACKET         = ETH_PMT_CONTROL_STATUS_MGKPKTEN_Msk,  \/**< Magic packet *\/$/;"	e	enum:XMC_ETH_MAC_PMT_EVENT
XMC_ETH_MAC_PMT_EVENT_ON_UNICAST_FRAME_FILTER	xmc_eth_mac.h	/^  XMC_ETH_MAC_PMT_EVENT_ON_UNICAST_FRAME_FILTER = ETH_PMT_CONTROL_STATUS_GLBLUCAST_Msk  \/**< Unicast frame filter *\/$/;"	e	enum:XMC_ETH_MAC_PMT_EVENT
XMC_ETH_MAC_PMT_EVENT_ON_WAKEUP_FRAME	xmc_eth_mac.h	/^  XMC_ETH_MAC_PMT_EVENT_ON_WAKEUP_FRAME         = ETH_PMT_CONTROL_STATUS_RWKPKTEN_Msk,  \/**< Wakeup frame *\/$/;"	e	enum:XMC_ETH_MAC_PMT_EVENT
XMC_ETH_MAC_PMT_EVENT_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_PMT_EVENT_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PMT_EVENT
XMC_ETH_MAC_PORT_CTRL	xmc_eth_mac.h	/^typedef union XMC_ETH_MAC_PORT_CTRL$/;"	u
XMC_ETH_MAC_PORT_CTRL_CLK_RMII	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_CLK_RMII$/;"	g
XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P0_0	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P0_0  = 1U, \/**< XMC_ETH_RMIIB PHY clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_RMII
XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P15_8	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P15_8 = 2U, \/**< XMC_ETH_RMIIC PHY clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_RMII
XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P2_1	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P2_1  = 0U, \/**< XMC_ETH_RMIIA PHY clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_RMII
XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P6_5	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_RMII_P6_5  = 3U  \/**< XMC_ETH_RMIID PHY clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_RMII
XMC_ETH_MAC_PORT_CTRL_CLK_RMII_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_CLK_RMII_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_CLK_RMII
XMC_ETH_MAC_PORT_CTRL_CLK_TX	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_CLK_TX$/;"	g
XMC_ETH_MAC_PORT_CTRL_CLK_TX_P5_10	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_TX_P5_10 = 0U, \/**< XMC_ETH_CLK_TXA PHY transmit clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_TX
XMC_ETH_MAC_PORT_CTRL_CLK_TX_P6_6	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CLK_TX_P6_6  = 1U  \/**< XMC_ETH_CLK_TXB PHY transmit clock *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CLK_TX
XMC_ETH_MAC_PORT_CTRL_CLK_TX_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_CLK_TX_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_CLK_TX
XMC_ETH_MAC_PORT_CTRL_COL	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_COL$/;"	g
XMC_ETH_MAC_PORT_CTRL_COL_P2_15	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_COL_P2_15 = 0U, \/**< XMC_ETH_COLA collision detection *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_COL
XMC_ETH_MAC_PORT_CTRL_COL_P5_5	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_COL_P5_5  = 3U  \/**< XMC_ETH_COLD collision detection *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_COL
XMC_ETH_MAC_PORT_CTRL_COL_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_COL_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_COL
XMC_ETH_MAC_PORT_CTRL_CRS	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_CRS$/;"	g
XMC_ETH_MAC_PORT_CTRL_CRS_DV	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_CRS_DV$/;"	g
XMC_ETH_MAC_PORT_CTRL_CRS_DV_P0_1	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_DV_P0_1  = 1U, \/**< XMC_ETH_CRS_DVB carrier sense data valid *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS_DV
XMC_ETH_MAC_PORT_CTRL_CRS_DV_P15_9	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_DV_P15_9 = 2U, \/**< XMC_ETH_CRS_DVC carrier sense data valid *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS_DV
XMC_ETH_MAC_PORT_CTRL_CRS_DV_P2_5	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_DV_P2_5  = 0U, \/**< XMC_ETH_CRS_DVA carrier sense data valid *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS_DV
XMC_ETH_MAC_PORT_CTRL_CRS_DV_P5_2	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_DV_P5_2  = 3U  \/**< XMC_ETH_CRS_DVD carrier sense data valid *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS_DV
XMC_ETH_MAC_PORT_CTRL_CRS_DV_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_CRS_DV_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_CRS_DV
XMC_ETH_MAC_PORT_CTRL_CRS_P5_11	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_P5_11 = 0U, \/**< XMC_ETH_CRSA carrier sense *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS
XMC_ETH_MAC_PORT_CTRL_CRS_P5_4	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_CRS_P5_4  = 3U  \/**< XMC_ETH_CRSD carrier sense *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_CRS
XMC_ETH_MAC_PORT_CTRL_CRS_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_CRS_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_CRS
XMC_ETH_MAC_PORT_CTRL_MDIO	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_MDIO$/;"	g
XMC_ETH_MAC_PORT_CTRL_MDIO_P0_9	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_MDIO_P0_9  = 0U, \/**< XMC_ETH_MDIOA management data I\/O *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_MDIO
XMC_ETH_MAC_PORT_CTRL_MDIO_P1_11	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_MDIO_P1_11 = 2U  \/**< XMC_ETH_MDIOC management data I\/O *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_MDIO
XMC_ETH_MAC_PORT_CTRL_MDIO_P2_0	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_MDIO_P2_0  = 1U, \/**< XMC_ETH_MDIOB management data I\/O *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_MDIO
XMC_ETH_MAC_PORT_CTRL_MDIO_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_MDIO_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_MDIO
XMC_ETH_MAC_PORT_CTRL_MODE	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_MODE$/;"	g
XMC_ETH_MAC_PORT_CTRL_MODE_MII	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_MODE_MII  = 0x0U, \/**< MII mode *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_MODE
XMC_ETH_MAC_PORT_CTRL_MODE_RMII	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_MODE_RMII = 0x1U  \/**< RMII mode *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_MODE
XMC_ETH_MAC_PORT_CTRL_MODE_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_MODE_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_MODE
XMC_ETH_MAC_PORT_CTRL_RXD0	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_RXD0$/;"	g
XMC_ETH_MAC_PORT_CTRL_RXD0_P0_2	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD0_P0_2  = 1U, \/**< RXD0B receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD0
XMC_ETH_MAC_PORT_CTRL_RXD0_P14_8	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD0_P14_8 = 2U, \/**< RXD0C receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD0
XMC_ETH_MAC_PORT_CTRL_RXD0_P2_2	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD0_P2_2  = 0U, \/**< RXD0A receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD0
XMC_ETH_MAC_PORT_CTRL_RXD0_P5_0	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD0_P5_0  = 3U  \/**< RXD0D receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD0
XMC_ETH_MAC_PORT_CTRL_RXD0_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_RXD0_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_RXD0
XMC_ETH_MAC_PORT_CTRL_RXD1	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_RXD1$/;"	g
XMC_ETH_MAC_PORT_CTRL_RXD1_P0_3	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD1_P0_3  = 1U, \/**< RXD1B receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD1
XMC_ETH_MAC_PORT_CTRL_RXD1_P14_9	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD1_P14_9 = 2U, \/**< RXD1C receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD1
XMC_ETH_MAC_PORT_CTRL_RXD1_P2_3	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD1_P2_3  = 0U, \/**< RXD1A receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD1
XMC_ETH_MAC_PORT_CTRL_RXD1_P5_1	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD1_P5_1  = 3U  \/**< RXD1D receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD1
XMC_ETH_MAC_PORT_CTRL_RXD1_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_RXD1_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_RXD1
XMC_ETH_MAC_PORT_CTRL_RXD2	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_RXD2$/;"	g
XMC_ETH_MAC_PORT_CTRL_RXD2_P5_8	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD2_P5_8 = 0U, \/**< RXD2A receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD2
XMC_ETH_MAC_PORT_CTRL_RXD2_P6_4	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD2_P6_4 = 1U  \/**< RXD2B receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD2
XMC_ETH_MAC_PORT_CTRL_RXD2_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_RXD2_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_RXD2
XMC_ETH_MAC_PORT_CTRL_RXD3	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_RXD3$/;"	g
XMC_ETH_MAC_PORT_CTRL_RXD3_P5_9	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD3_P5_9 = 0U, \/**< RXD3A Receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD3
XMC_ETH_MAC_PORT_CTRL_RXD3_P6_3	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXD3_P6_3 = 1U  \/**< RXD3B Receive data line *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXD3
XMC_ETH_MAC_PORT_CTRL_RXD3_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_RXD3_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_RXD3
XMC_ETH_MAC_PORT_CTRL_RXER	xmc_eth_mac_map.h	/^typedef enum XMC_ETH_MAC_PORT_CTRL_RXER$/;"	g
XMC_ETH_MAC_PORT_CTRL_RXER_P0_11	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXER_P0_11 = 1U, \/**< XMC_ETH_RXERB carrier sense *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXER
XMC_ETH_MAC_PORT_CTRL_RXER_P2_4	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXER_P2_4  = 0U, \/**< XMC_ETH_RXERA carrier sense *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXER
XMC_ETH_MAC_PORT_CTRL_RXER_P5_3	xmc_eth_mac_map.h	/^  XMC_ETH_MAC_PORT_CTRL_RXER_P5_3  = 3U  \/**< XMC_ETH_RXERD carrier sense *\/$/;"	e	enum:XMC_ETH_MAC_PORT_CTRL_RXER
XMC_ETH_MAC_PORT_CTRL_RXER_t	xmc_eth_mac_map.h	/^} XMC_ETH_MAC_PORT_CTRL_RXER_t;$/;"	t	typeref:enum:XMC_ETH_MAC_PORT_CTRL_RXER
XMC_ETH_MAC_PORT_CTRL_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_PORT_CTRL_t;$/;"	t	typeref:union:XMC_ETH_MAC_PORT_CTRL
XMC_ETH_MAC_Reset	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_Reset(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_ResumeRx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_ResumeRx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_ResumeTx	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_ResumeTx(XMC_ETH_MAC_t *const eth_mac)$/;"	f
XMC_ETH_MAC_STATUS	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_STATUS$/;"	g
XMC_ETH_MAC_STATUS_BUSY	xmc_eth_mac.h	/^  XMC_ETH_MAC_STATUS_BUSY  = 1U, \/**< Driver is busy and cannot handle request *\/$/;"	e	enum:XMC_ETH_MAC_STATUS
XMC_ETH_MAC_STATUS_ERROR	xmc_eth_mac.h	/^  XMC_ETH_MAC_STATUS_ERROR = 2U  \/**< Driver could not fulfil application request *\/$/;"	e	enum:XMC_ETH_MAC_STATUS
XMC_ETH_MAC_STATUS_OK	xmc_eth_mac.h	/^  XMC_ETH_MAC_STATUS_OK    = 0U, \/**< Driver accepted application request *\/$/;"	e	enum:XMC_ETH_MAC_STATUS
XMC_ETH_MAC_STATUS_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_STATUS_t;$/;"	t	typeref:enum:XMC_ETH_MAC_STATUS
XMC_ETH_MAC_SetAddress	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_SetAddress(XMC_ETH_MAC_t *const eth_mac, uint64_t addr)$/;"	f
XMC_ETH_MAC_SetLink	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_SetLink(XMC_ETH_MAC_t *const eth_mac,$/;"	f
XMC_ETH_MAC_SetPortControl	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_SetPortControl(XMC_ETH_MAC_t *const eth_mac, const XMC_ETH_MAC_PORT_CTRL_t port_ctrl)$/;"	f
XMC_ETH_MAC_SetTxBufferSize	xmc_eth_mac.h	/^__STATIC_INLINE void XMC_ETH_MAC_SetTxBufferSize(XMC_ETH_MAC_t *const eth_mac, uint32_t size)$/;"	f
XMC_ETH_MAC_TIME	xmc_eth_mac.h	/^typedef struct XMC_ETH_MAC_TIME$/;"	s
XMC_ETH_MAC_TIMESTAMP_CONFIG	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_TIMESTAMP_CONFIG$/;"	g
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_ALL_FRAMES	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_ALL_FRAMES = ETH_TIMESTAMP_CONTROL_TSENALL_Msk,        \/**< Enable all frames *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_MAC_ADDRESS_FILTER	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_MAC_ADDRESS_FILTER = ETH_TIMESTAMP_CONTROL_TSENMACADDR_Msk \/**< MAC address filter *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTPV2	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTPV2 = ETH_TIMESTAMP_CONTROL_TSVER2ENA_Msk,           \/**< PTPV2 *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_ETHERNET	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_ETHERNET = ETH_TIMESTAMP_CONTROL_TSIPENA_Msk, \/**< PTP over ETH *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV4	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV4 = ETH_TIMESTAMP_CONTROL_TSIPV4ENA_Msk,   \/**< PTP over IPV4 *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV6	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV6 = ETH_TIMESTAMP_CONTROL_TSIPV6ENA_Msk,   \/**< PTP over IPV6 *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_TS_INTERRUPT	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_TS_INTERRUPT = ETH_TIMESTAMP_CONTROL_TSTRIG_Msk,       \/**< Timestamp Interrupt Trigger Enable *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_FINE_UPDATE	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_CONFIG_FINE_UPDATE = ETH_TIMESTAMP_CONTROL_TSCFUPDT_Msk,             \/**< Fine update *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_CONFIG_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_TIMESTAMP_CONFIG_t;$/;"	t	typeref:enum:XMC_ETH_MAC_TIMESTAMP_CONFIG
XMC_ETH_MAC_TIMESTAMP_STATUS	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_TIMESTAMP_STATUS$/;"	g
XMC_ETH_MAC_TIMESTAMP_STATUS_SECONDS_OVERFLOW	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_STATUS_SECONDS_OVERFLOW = ETH_TIMESTAMP_STATUS_TSSOVF_Msk,           \/**< Indicates that the seconds value of the timestamp has overflowed beyond 0xFFFFFFFF *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_STATUS
XMC_ETH_MAC_TIMESTAMP_STATUS_TARGET_TIMER_ERROR	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_STATUS_TARGET_TIMER_ERROR = ETH_TIMESTAMP_STATUS_TSTRGTERR_Msk,      \/**< Set when the target time, being programmed in Target Time Registers, is already elapsed *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_STATUS
XMC_ETH_MAC_TIMESTAMP_STATUS_TARGET_TIME_REACHED	xmc_eth_mac.h	/^  XMC_ETH_MAC_TIMESTAMP_STATUS_TARGET_TIME_REACHED = ETH_TIMESTAMP_STATUS_TSTARGT_Msk,       \/**< Indicates that the value of system time is greater or equal to the value specified in the Target_Time_ Seconds Register and Target Time Nanoseconds Register *\/$/;"	e	enum:XMC_ETH_MAC_TIMESTAMP_STATUS
XMC_ETH_MAC_TIMESTAMP_STATUS_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_TIMESTAMP_STATUS_t;$/;"	t	typeref:enum:XMC_ETH_MAC_TIMESTAMP_STATUS
XMC_ETH_MAC_TIME_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_TIME_t;$/;"	t	typeref:struct:XMC_ETH_MAC_TIME
XMC_ETH_MAC_TX_FRAME	xmc_eth_mac.h	/^typedef enum XMC_ETH_MAC_TX_FRAME$/;"	g
XMC_ETH_MAC_TX_FRAME_EVENT	xmc_eth_mac.h	/^  XMC_ETH_MAC_TX_FRAME_EVENT     = 0x2U, \/**< Generate event when frame is transmitted *\/$/;"	e	enum:XMC_ETH_MAC_TX_FRAME
XMC_ETH_MAC_TX_FRAME_FRAGMENT	xmc_eth_mac.h	/^  XMC_ETH_MAC_TX_FRAME_FRAGMENT  = 0x1U, \/**< Indicate frame fragment *\/$/;"	e	enum:XMC_ETH_MAC_TX_FRAME
XMC_ETH_MAC_TX_FRAME_TIMESTAMP	xmc_eth_mac.h	/^  XMC_ETH_MAC_TX_FRAME_TIMESTAMP = 0x4U  \/**< Capture frame time stamp *\/$/;"	e	enum:XMC_ETH_MAC_TX_FRAME
XMC_ETH_MAC_TX_FRAME_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_TX_FRAME_t;$/;"	t	typeref:enum:XMC_ETH_MAC_TX_FRAME
XMC_ETH_MAC_t	xmc_eth_mac.h	/^} XMC_ETH_MAC_t;$/;"	t	typeref:struct:XMC_ETH_MAC
XMC_ETH_PHY_CONFIG	xmc_eth_phy.h	/^typedef struct XMC_ETH_PHY_CONFIG$/;"	s
XMC_ETH_PHY_CONFIG_t	xmc_eth_phy.h	/^} XMC_ETH_PHY_CONFIG_t;$/;"	t	typeref:struct:XMC_ETH_PHY_CONFIG
XMC_ETH_PHY_H	xmc_eth_phy.h	62;"	d
XMC_ETH_PHY_STATUS	xmc_eth_phy.h	/^typedef enum XMC_ETH_PHY_STATUS$/;"	g
XMC_ETH_PHY_STATUS_BUSY	xmc_eth_phy.h	/^  XMC_ETH_PHY_STATUS_BUSY            = 1U, \/**< Busy *\/$/;"	e	enum:XMC_ETH_PHY_STATUS
XMC_ETH_PHY_STATUS_ERROR	xmc_eth_phy.h	/^  XMC_ETH_PHY_STATUS_ERROR           = 2U, \/**< Error *\/$/;"	e	enum:XMC_ETH_PHY_STATUS
XMC_ETH_PHY_STATUS_ERROR_DEVICE_ID	xmc_eth_phy.h	/^  XMC_ETH_PHY_STATUS_ERROR_DEVICE_ID = 3U, \/**< Error in device identifier *\/$/;"	e	enum:XMC_ETH_PHY_STATUS
XMC_ETH_PHY_STATUS_ERROR_TIMEOUT	xmc_eth_phy.h	/^  XMC_ETH_PHY_STATUS_ERROR_TIMEOUT   = 4U  \/**< Time-out error *\/$/;"	e	enum:XMC_ETH_PHY_STATUS
XMC_ETH_PHY_STATUS_OK	xmc_eth_phy.h	/^  XMC_ETH_PHY_STATUS_OK              = 0U, \/**< OK. All is well! *\/$/;"	e	enum:XMC_ETH_PHY_STATUS
XMC_ETH_PHY_STATUS_t	xmc_eth_phy.h	/^} XMC_ETH_PHY_STATUS_t;$/;"	t	typeref:enum:XMC_ETH_PHY_STATUS
XMC_ETH_WAKEUP_REGISTER_LENGTH	xmc_eth_mac.h	116;"	d
XMC_FCE	xmc_fce.h	/^typedef struct XMC_FCE$/;"	s
XMC_FCE_CFG_CONFIG_ALR	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_ALR = FCE_KE_CFG_ALR_Msk  \/**< Enables Automatic length reload *\/$/;"	e	enum:XMC_FCE_CONFIG_OPERATION
XMC_FCE_CFG_CONFIG_BEI	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_BEI = FCE_KE_CFG_BEI_Msk  \/**< Enables Bus error interrupt \\n*\/$/;"	e	enum:XMC_FCE_CONFIG_INTERRUPT
XMC_FCE_CFG_CONFIG_CCE	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_CCE = FCE_KE_CFG_CCE_Msk, \/**< Enables CRC check *\/$/;"	e	enum:XMC_FCE_CONFIG_OPERATION
XMC_FCE_CFG_CONFIG_CEI	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_CEI = FCE_KE_CFG_CEI_Msk, \/**< Enables Configuration error interrupt \\n*\/$/;"	e	enum:XMC_FCE_CONFIG_INTERRUPT
XMC_FCE_CFG_CONFIG_CMI	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_CMI = FCE_KE_CFG_CMI_Msk, \/**< Enables CRC Mismatch interrupt \\n*\/$/;"	e	enum:XMC_FCE_CONFIG_INTERRUPT
XMC_FCE_CFG_CONFIG_LEI	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_LEI = FCE_KE_CFG_LEI_Msk, \/**< Enables Length error interrupt \\n*\/$/;"	e	enum:XMC_FCE_CONFIG_INTERRUPT
XMC_FCE_CFG_CONFIG_REFIN	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_REFIN  = FCE_KE_CFG_REFIN_Msk,  \/**< Enables input byte reflection *\/$/;"	e	enum:XMC_FCE_CONFIG_ALGO
XMC_FCE_CFG_CONFIG_REFOUT	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_REFOUT = FCE_KE_CFG_REFOUT_Msk, \/**< Enables Final CRC reflection *\/$/;"	e	enum:XMC_FCE_CONFIG_ALGO
XMC_FCE_CFG_CONFIG_XSEL	xmc_fce.h	/^  XMC_FCE_CFG_CONFIG_XSEL   = FCE_KE_CFG_XSEL_Msk    \/**< Enables output inversion *\/$/;"	e	enum:XMC_FCE_CONFIG_ALGO
XMC_FCE_CONFIG	xmc_fce.h	/^typedef struct XMC_FCE_CONFIG$/;"	s
XMC_FCE_CONFIG_ALGO	xmc_fce.h	/^typedef enum XMC_FCE_CONFIG_ALGO$/;"	g
XMC_FCE_CONFIG_ALGO_t	xmc_fce.h	/^} XMC_FCE_CONFIG_ALGO_t;$/;"	t	typeref:enum:XMC_FCE_CONFIG_ALGO
XMC_FCE_CONFIG_INTERRUPT	xmc_fce.h	/^typedef enum XMC_FCE_CONFIG_INTERRUPT$/;"	g
XMC_FCE_CONFIG_INTERRUPT_t	xmc_fce.h	/^} XMC_FCE_CONFIG_INTERRUPT_t;$/;"	t	typeref:enum:XMC_FCE_CONFIG_INTERRUPT
XMC_FCE_CONFIG_OPERATION	xmc_fce.h	/^typedef enum XMC_FCE_CONFIG_OPERATION$/;"	g
XMC_FCE_CONFIG_OPERATION_t	xmc_fce.h	/^} XMC_FCE_CONFIG_OPERATION_t;$/;"	t	typeref:enum:XMC_FCE_CONFIG_OPERATION
XMC_FCE_CONFIG_t	xmc_fce.h	/^} XMC_FCE_CONFIG_t;$/;"	t	typeref:struct:XMC_FCE_CONFIG
XMC_FCE_CRC16	xmc_fce.h	104;"	d
XMC_FCE_CRC32_0	xmc_fce.h	102;"	d
XMC_FCE_CRC32_1	xmc_fce.h	103;"	d
XMC_FCE_CRC8	xmc_fce.h	105;"	d
XMC_FCE_CTR_MISMATCH_CFG	xmc_fce.h	/^  XMC_FCE_CTR_MISMATCH_CFG   = FCE_KE_CTR_FRM_CFG_Msk,	\/**< Forces CFG Register mismatch *\/$/;"	e	enum:XMC_FCE_CTR_TEST
XMC_FCE_CTR_MISMATCH_CHECK	xmc_fce.h	/^  XMC_FCE_CTR_MISMATCH_CHECK = FCE_KE_CTR_FRM_CHECK_Msk \/**< Forces CRC Check Register mismatch *\/$/;"	e	enum:XMC_FCE_CTR_TEST
XMC_FCE_CTR_MISMATCH_CRC	xmc_fce.h	/^  XMC_FCE_CTR_MISMATCH_CRC   = FCE_KE_CTR_FCM_Msk,      \/**< Forces CRC mismatch *\/$/;"	e	enum:XMC_FCE_CTR_TEST
XMC_FCE_CTR_TEST	xmc_fce.h	/^typedef enum XMC_FCE_CTR_TEST$/;"	g
XMC_FCE_CTR_TEST_t	xmc_fce.h	/^} XMC_FCE_CTR_TEST_t;$/;"	t	typeref:enum:XMC_FCE_CTR_TEST
XMC_FCE_ClearEvent	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_ClearEvent(const XMC_FCE_t *const engine, XMC_FCE_STS_FLAG_t event)$/;"	f
XMC_FCE_DisableCRCAlgorithm	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_DisableCRCAlgorithm(const XMC_FCE_t *const engine, uint32_t algo)$/;"	f
XMC_FCE_DisableEvent	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_DisableEvent(const XMC_FCE_t *const engine, uint32_t event)$/;"	f
XMC_FCE_DisableOperation	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_DisableOperation(const XMC_FCE_t *const engine, uint32_t operation)$/;"	f
XMC_FCE_EnableCRCAlgorithm	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_EnableCRCAlgorithm(const XMC_FCE_t *const engine, uint32_t algo)$/;"	f
XMC_FCE_EnableEvent	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_EnableEvent(const XMC_FCE_t *const engine, uint32_t event)$/;"	f
XMC_FCE_EnableOperation	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_EnableOperation(const XMC_FCE_t *const engine, uint32_t operation)$/;"	f
XMC_FCE_GetCRCResult	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_GetCRCResult(const XMC_FCE_t *const engine, uint32_t *result)$/;"	f
XMC_FCE_GetEventStatus	xmc_fce.h	/^__STATIC_INLINE bool XMC_FCE_GetEventStatus(const XMC_FCE_t *const engine, XMC_FCE_STS_FLAG_t event)$/;"	f
XMC_FCE_Get_DisableStatus	xmc_fce.h	/^__STATIC_INLINE bool XMC_FCE_Get_DisableStatus(void)$/;"	f
XMC_FCE_H	xmc_fce.h	52;"	d
XMC_FCE_INVSEL_RESET	xmc_fce.h	112;"	d
XMC_FCE_INVSEL_SET	xmc_fce.h	111;"	d
XMC_FCE_InitializeSeedValue	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_InitializeSeedValue(const XMC_FCE_t *const engine, uint32_t seedvalue)$/;"	f
XMC_FCE_Kernel_t	xmc_fce.h	/^typedef FCE_KE_TypeDef XMC_FCE_Kernel_t;$/;"	t
XMC_FCE_REFIN_RESET	xmc_fce.h	108;"	d
XMC_FCE_REFIN_SET	xmc_fce.h	107;"	d
XMC_FCE_REFOUT_RESET	xmc_fce.h	110;"	d
XMC_FCE_REFOUT_SET	xmc_fce.h	109;"	d
XMC_FCE_ReadModuleNumber	xmc_fce.h	/^__STATIC_INLINE uint32_t XMC_FCE_ReadModuleNumber(void)$/;"	f
XMC_FCE_ReadModuleRev	xmc_fce.h	/^__STATIC_INLINE uint32_t XMC_FCE_ReadModuleRev(void)$/;"	f
XMC_FCE_ReadModuleType	xmc_fce.h	/^__STATIC_INLINE uint32_t XMC_FCE_ReadModuleType(void)$/;"	f
XMC_FCE_STATUS	xmc_fce.h	/^typedef enum XMC_FCE_STATUS$/;"	g
XMC_FCE_STATUS_BUSY	xmc_fce.h	/^  XMC_FCE_STATUS_BUSY,   \/**< Returns BUSY when API is busy with a previous request *\/$/;"	e	enum:XMC_FCE_STATUS
XMC_FCE_STATUS_ERROR	xmc_fce.h	/^  XMC_FCE_STATUS_ERROR   \/**< Returns ERROR when API cannot fulfil request *\/$/;"	e	enum:XMC_FCE_STATUS
XMC_FCE_STATUS_OK	xmc_fce.h	/^  XMC_FCE_STATUS_OK = 0, \/**< Returns OK on success *\/$/;"	e	enum:XMC_FCE_STATUS
XMC_FCE_STATUS_t	xmc_fce.h	/^} XMC_FCE_STATUS_t;$/;"	t	typeref:enum:XMC_FCE_STATUS
XMC_FCE_STS_BUS_ERROR	xmc_fce.h	/^  XMC_FCE_STS_BUS_ERROR    = FCE_KE_STS_BEF_Msk	 \/**< Bus Error flag *\/$/;"	e	enum:XMC_FCE_STS_FLAG
XMC_FCE_STS_CONFIG_ERROR	xmc_fce.h	/^  XMC_FCE_STS_CONFIG_ERROR = FCE_KE_STS_CEF_Msk, \/**< Configuration Error flag *\/$/;"	e	enum:XMC_FCE_STS_FLAG
XMC_FCE_STS_FLAG	xmc_fce.h	/^typedef enum XMC_FCE_STS_FLAG$/;"	g
XMC_FCE_STS_FLAG_t	xmc_fce.h	/^} XMC_FCE_STS_FLAG_t;$/;"	t	typeref:enum:XMC_FCE_STS_FLAG
XMC_FCE_STS_LENGTH_ERROR	xmc_fce.h	/^  XMC_FCE_STS_LENGTH_ERROR = FCE_KE_STS_LEF_Msk, \/**< Length Error flag *\/$/;"	e	enum:XMC_FCE_STS_FLAG
XMC_FCE_STS_MISMATCH_CRC	xmc_fce.h	/^  XMC_FCE_STS_MISMATCH_CRC = FCE_KE_STS_CMF_Msk, \/**< CRC Mismatch flag *\/$/;"	e	enum:XMC_FCE_STS_FLAG
XMC_FCE_UpdateCRCCheck	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_UpdateCRCCheck(const XMC_FCE_t *const engine, const uint32_t checkvalue)$/;"	f
XMC_FCE_UpdateLength	xmc_fce.h	/^__STATIC_INLINE void XMC_FCE_UpdateLength(const XMC_FCE_t *const engine, const uint32_t checklength)$/;"	f
XMC_FCE_t	xmc_fce.h	/^} XMC_FCE_t;$/;"	t	typeref:struct:XMC_FCE
XMC_FLASH_BMI	xmc4_flash.h	/^typedef enum XMC_FLASH_BMI$/;"	g
XMC_FLASH_BMI_BOOT_MODE_ABM0	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_ABM0 = 0x5UL, \/**< ABM0 boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_ABM1	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_ABM1 = 0x6UL, \/**< ABM1 boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_ASC_BSL	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_ASC_BSL = 0x1UL, \/**< ASC BSL boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_CAN_BSL	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_CAN_BSL = 0x3UL, \/**< CAN BSL boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_FALLBACK_ABM	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_FALLBACK_ABM = 0x7UL, \/**< Fallback ABM boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_NORMAL	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_NORMAL = 0x0UL, \/**< Normal boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_BOOT_MODE_PSRAM	xmc4_flash.h	/^  XMC_FLASH_BMI_BOOT_MODE_PSRAM = 0x4UL, \/**< PSRAM boot mode *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_IPV4_BIT_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_IPV4_BIT_MSK = 0x1UL << 7, \/**< Ethernet IP extension contains a IPv4 address *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_IPV6_BIT_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_IPV6_BIT_MSK = 0x1UL << 8, \/**< Ethernet IP extension contains a IPv6 address *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_MAC_BIT_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_MAC_BIT_MSK = 0x1UL << 5, \/**< Valid MAC address part of BMI string *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_PAI_CMSRAM_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_PAI_CMSRAM_MSK = 0x1UL << 14, \/**< Parity of DSRAM-Comm to be initialized by SSW *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_PAI_DSRAM_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_PAI_DSRAM_MSK = 0x1UL << 13, \/**< Parity of DSRAM1 to be initialized by SSW *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_PAI_PSRAM_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_PAI_PSRAM_MSK = 0x1UL << 12, \/**< Parity of PSRAM to be initialized by SSW *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_SPEEDUP_BIT_MSK	xmc4_flash.h	/^  XMC_FLASH_BMI_SPEEDUP_BIT_MSK = 0x1UL << 15, \/**< Clock Tree of the device to be setup to maximum frequency *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_STRING	xmc4_flash.h	/^typedef struct XMC_FLASH_BMI_STRING$/;"	s
XMC_FLASH_BMI_STRING_t	xmc4_flash.h	/^} XMC_FLASH_BMI_STRING_t;$/;"	t	typeref:struct:XMC_FLASH_BMI_STRING
XMC_FLASH_BMI_USB_BIT_MAK	xmc4_flash.h	/^  XMC_FLASH_BMI_USB_BIT_MAK = 0x1UL << 10, \/**< Valid USB Serial Number part of BMI string *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_VALID	xmc4_flash.h	/^  XMC_FLASH_BMI_VALID = 0x1UL << 31, \/**< This is always 0 in UCB. The copy of this BMI word in DSRAM1 has this BMI Valid bit set to 1 after SSW has validated the XOR checksum *\/$/;"	e	enum:XMC_FLASH_BMI
XMC_FLASH_BMI_t	xmc4_flash.h	/^} XMC_FLASH_BMI_t;$/;"	t	typeref:enum:XMC_FLASH_BMI
XMC_FLASH_BYTES_PER_PAGE	xmc4_flash.h	94;"	d
XMC_FLASH_BYTES_PER_UCB	xmc4_flash.h	102;"	d
XMC_FLASH_DisableDoubleBitErrorTrap	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_DisableDoubleBitErrorTrap(void)$/;"	f
XMC_FLASH_DisableDynamicIdle	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_DisableDynamicIdle(void)$/;"	f
XMC_FLASH_DisableSleepRequest	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_DisableSleepRequest(void)$/;"	f
XMC_FLASH_DisableWaitStateForECC	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_DisableWaitStateForECC(void)$/;"	f
XMC_FLASH_EVENT	xmc4_flash.h	/^typedef enum XMC_FLASH_EVENT$/;"	g
XMC_FLASH_EVENT_COMMAND_SEQUENCE_ERROR	xmc4_flash.h	/^  XMC_FLASH_EVENT_COMMAND_SEQUENCE_ERROR     = 0x02U << FLASH_FCON_VOPERM_Pos, \/**< Flash command sequence error event*\/$/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_DOUBLE_BIT_ERROR	xmc4_flash.h	/^  XMC_FLASH_EVENT_DOUBLE_BIT_ERROR           = 0x20U << FLASH_FCON_VOPERM_Pos, \/**< Flash double bit error event*\/$/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_END_OF_BUSY	xmc4_flash.h	/^  XMC_FLASH_EVENT_END_OF_BUSY                = (int32_t)(0x80U << FLASH_FCON_VOPERM_Pos) \/**< Flash end of busy event*\/$/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_PROTECTION_ERROR	xmc4_flash.h	/^  XMC_FLASH_EVENT_PROTECTION_ERROR           = 0x04U << FLASH_FCON_VOPERM_Pos, \/**< Flash protection error event *\/$/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_SINGLE_BIT_ERROR	xmc4_flash.h	/^  XMC_FLASH_EVENT_SINGLE_BIT_ERROR           = 0x08U << FLASH_FCON_VOPERM_Pos, \/**< Flash single bit error event *\/ $/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_VERIFY_AND_OPERATION_ERROR	xmc4_flash.h	/^  XMC_FLASH_EVENT_VERIFY_AND_OPERATION_ERROR = 0x01U << FLASH_FCON_VOPERM_Pos, \/**< Flash verify and operation error $/;"	e	enum:XMC_FLASH_EVENT
XMC_FLASH_EVENT_t	xmc4_flash.h	/^} XMC_FLASH_EVENT_t;$/;"	t	typeref:enum:XMC_FLASH_EVENT
XMC_FLASH_EnableDoubleBitErrorTrap	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_EnableDoubleBitErrorTrap(void)$/;"	f
XMC_FLASH_EnableDynamicIdle	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_EnableDynamicIdle(void)$/;"	f
XMC_FLASH_EnableSleepRequest	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_EnableSleepRequest(void)$/;"	f
XMC_FLASH_EnableWaitStateForECC	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_EnableWaitStateForECC(void)$/;"	f
XMC_FLASH_H	xmc_flash.h	51;"	d
XMC_FLASH_IsBusy	xmc_flash.h	/^__STATIC_INLINE bool XMC_FLASH_IsBusy(void)$/;"	f
XMC_FLASH_MARGIN	xmc4_flash.h	/^typedef enum XMC_FLASH_MARGIN$/;"	g
XMC_FLASH_MARGIN_DEFAULT	xmc4_flash.h	/^  XMC_FLASH_MARGIN_DEFAULT = 0x0U << FLASH_MARP_MARGIN_Pos, \/**< Default margin *\/ $/;"	e	enum:XMC_FLASH_MARGIN
XMC_FLASH_MARGIN_TIGHT0	xmc4_flash.h	/^  XMC_FLASH_MARGIN_TIGHT0  = 0x1U << FLASH_MARP_MARGIN_Pos, \/**< Sub-optimal 0-bits are read as 1s *\/$/;"	e	enum:XMC_FLASH_MARGIN
XMC_FLASH_MARGIN_TIGHT1	xmc4_flash.h	/^  XMC_FLASH_MARGIN_TIGHT1  = 0x4U << FLASH_MARP_MARGIN_Pos  \/**< Sub-optimal 1-bits are read as 0s *\/$/;"	e	enum:XMC_FLASH_MARGIN
XMC_FLASH_MARGIN_t	xmc4_flash.h	/^} XMC_FLASH_MARGIN_t;$/;"	t	typeref:enum:XMC_FLASH_MARGIN
XMC_FLASH_PHY_SECTOR_0	xmc4_flash.h	125;"	d
XMC_FLASH_PHY_SECTOR_10	xmc4_flash.h	133;"	d
XMC_FLASH_PHY_SECTOR_11	xmc4_flash.h	135;"	d
XMC_FLASH_PHY_SECTOR_12	xmc4_flash.h	137;"	d
XMC_FLASH_PHY_SECTOR_13	xmc4_flash.h	139;"	d
XMC_FLASH_PHY_SECTOR_14	xmc4_flash.h	141;"	d
XMC_FLASH_PHY_SECTOR_15	xmc4_flash.h	143;"	d
XMC_FLASH_PHY_SECTOR_4	xmc4_flash.h	127;"	d
XMC_FLASH_PHY_SECTOR_8	xmc4_flash.h	129;"	d
XMC_FLASH_PHY_SECTOR_9	xmc4_flash.h	131;"	d
XMC_FLASH_PROTECTION	xmc4_flash.h	/^typedef enum XMC_FLASH_PROTECTION$/;"	g
XMC_FLASH_PROTECTION_READ_GLOBAL	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_READ_GLOBAL         = 0x8000UL   \/**< Global read protection (Applicable for UserLevel0 alone)*\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTORS_10_11	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTORS_10_11 = 0x0400UL,  \/**< Sector 10 and 11 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTORS_12_13	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTORS_12_13 = 0x0800UL,  \/**< Sector 12 and 13 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTORS_14_15	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTORS_14_15 = 0x1000UL,  \/**< Sector 14 and 15 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_0	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_0      = 0x0001UL,  \/**< Sector 0 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_1	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_1      = 0x0002UL,  \/**< Sector 1 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_2	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_2      = 0x0004UL,  \/**< Sector 3 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_3	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_3      = 0x0008UL,  \/**< Sector 3 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_4	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_4      = 0x0010UL,  \/**< Sector 4 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_5	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_5      = 0x0020UL,  \/**< Sector 5 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_6	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_6      = 0x0040UL,  \/**< Sector 6 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_7	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_7      = 0x0080UL,  \/**< Sector 7 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_8	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_8      = 0x0100UL,  \/**< Sector 8 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_WRITE_SECTOR_9	xmc4_flash.h	/^  XMC_FLASH_PROTECTION_WRITE_SECTOR_9      = 0x0200UL,  \/**< Sector 9 write protection *\/$/;"	e	enum:XMC_FLASH_PROTECTION
XMC_FLASH_PROTECTION_t	xmc4_flash.h	/^} XMC_FLASH_PROTECTION_t;$/;"	t	typeref:enum:XMC_FLASH_PROTECTION
XMC_FLASH_READ_ACCESS_TIME	xmc4_flash.h	147;"	d
XMC_FLASH_READ_ACCESS_TIME	xmc4_flash.h	149;"	d
XMC_FLASH_SECTOR_0	xmc4_flash.h	107;"	d
XMC_FLASH_SECTOR_1	xmc4_flash.h	108;"	d
XMC_FLASH_SECTOR_10	xmc4_flash.h	117;"	d
XMC_FLASH_SECTOR_11	xmc4_flash.h	118;"	d
XMC_FLASH_SECTOR_12	xmc4_flash.h	120;"	d
XMC_FLASH_SECTOR_13	xmc4_flash.h	121;"	d
XMC_FLASH_SECTOR_14	xmc4_flash.h	122;"	d
XMC_FLASH_SECTOR_15	xmc4_flash.h	123;"	d
XMC_FLASH_SECTOR_2	xmc4_flash.h	109;"	d
XMC_FLASH_SECTOR_3	xmc4_flash.h	110;"	d
XMC_FLASH_SECTOR_4	xmc4_flash.h	111;"	d
XMC_FLASH_SECTOR_5	xmc4_flash.h	112;"	d
XMC_FLASH_SECTOR_6	xmc4_flash.h	113;"	d
XMC_FLASH_SECTOR_7	xmc4_flash.h	114;"	d
XMC_FLASH_SECTOR_8	xmc4_flash.h	115;"	d
XMC_FLASH_SECTOR_9	xmc4_flash.h	116;"	d
XMC_FLASH_STATUS	xmc4_flash.h	/^typedef enum XMC_FLASH_STATUS$/;"	g
XMC_FLASH_STATUS_BUSY	xmc4_flash.h	/^  XMC_FLASH_STATUS_BUSY                             = FLASH_FSR_PBUSY_Msk, \/**< API cannot proceed since FLASH is busy*\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_COMMAND_SEQUENCE_ERROR	xmc4_flash.h	/^  XMC_FLASH_STATUS_COMMAND_SEQUENCE_ERROR           = FLASH_FSR_SQER_Msk, \/**< Improper address or Invalid state machine $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_DOUBLE_BIT_ERROR	xmc4_flash.h	/^  XMC_FLASH_STATUS_DOUBLE_BIT_ERROR                 = FLASH_FSR_PFDBER_Msk, \/**< Multiple bit error occurred *\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_ERASE_STATE	xmc4_flash.h	/^  XMC_FLASH_STATUS_ERASE_STATE                      = FLASH_FSR_ERASE_Msk, \/**< Erase page is in progress or finished *\/ $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_OK	xmc4_flash.h	/^  XMC_FLASH_STATUS_OK                               = 0U,                 \/**< Operation completed successfully*\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_OPERATION_ERROR	xmc4_flash.h	/^  XMC_FLASH_STATUS_OPERATION_ERROR                  = FLASH_FSR_PFOPER_Msk, \/**< Flash Operation aborted *\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_PAGE_MODE	xmc4_flash.h	/^  XMC_FLASH_STATUS_PAGE_MODE                        = FLASH_FSR_PFPAGE_Msk, \/**< Flash is in page mode. Assembly buffer $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_PROGRAMMING_STATE	xmc4_flash.h	/^  XMC_FLASH_STATUS_PROGRAMMING_STATE                = FLASH_FSR_PROG_Msk, \/**< Write page is in progress or finished *\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_PROTECTION_ERROR	xmc4_flash.h	/^  XMC_FLASH_STATUS_PROTECTION_ERROR                 = FLASH_FSR_PROER_Msk, \/**< Flash operation addressing the locked $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_PROTECTION_INSTALLED	xmc4_flash.h	/^  XMC_FLASH_STATUS_PROTECTION_INSTALLED             = FLASH_FSR_PROIN_Msk, \/**< Confirmation of the read or\/and write $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_READ_PROTECTION_DISABLED_STATE	xmc4_flash.h	/^  XMC_FLASH_STATUS_READ_PROTECTION_DISABLED_STATE   = FLASH_FSR_RPRODIS_Msk, \/**< Read or\/and write protection is  $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_READ_PROTECTION_INSTALLED	xmc4_flash.h	/^  XMC_FLASH_STATUS_READ_PROTECTION_INSTALLED        = FLASH_FSR_RPROIN_Msk, \/**< Confirmation of read and global write $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_SINGLE_BIT_ERROR_AND_CORRECTION	xmc4_flash.h	/^  XMC_FLASH_STATUS_SINGLE_BIT_ERROR_AND_CORRECTION  = FLASH_FSR_PFSBER_Msk, \/**< Single bit error detected and $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_SLEEP_MODE	xmc4_flash.h	/^  XMC_FLASH_STATUS_SLEEP_MODE                       = FLASH_FSR_SLM_Msk, \/**< Indicates flash in sleep mode or not  *\/$/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_VERIFY_ERROR	xmc4_flash.h	/^  XMC_FLASH_STATUS_VERIFY_ERROR                     = (int32_t)FLASH_FSR_VER_Msk, \/**< Write verification and Erase $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_WRITE_PROTECTION_DISABLED_UCB0	xmc4_flash.h	/^  XMC_FLASH_STATUS_WRITE_PROTECTION_DISABLED_UCB0   = FLASH_FSR_WPRODIS0_Msk, \/**< Sector write protection is disabled $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_WRITE_PROTECTION_DISABLED_UCB1	xmc4_flash.h	/^  XMC_FLASH_STATUS_WRITE_PROTECTION_DISABLED_UCB1   = FLASH_FSR_WPRODIS1_Msk, \/**< Sector write protection is disabled $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB0	xmc4_flash.h	/^  XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB0  = FLASH_FSR_WPROIN0_Msk, \/**< Sector write protection is installed $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB1	xmc4_flash.h	/^  XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB1  = FLASH_FSR_WPROIN1_Msk, \/**< Sector write protection is installed $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB2	xmc4_flash.h	/^  XMC_FLASH_STATUS_WRITE_PROTECTION_INSTALLED_UCB2  = FLASH_FSR_WPROIN2_Msk, \/**< Sector OTP protection is installed $/;"	e	enum:XMC_FLASH_STATUS
XMC_FLASH_STATUS_t	xmc4_flash.h	/^} XMC_FLASH_STATUS_t;$/;"	t	typeref:enum:XMC_FLASH_STATUS
XMC_FLASH_SetMargin	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_SetMargin(const XMC_FLASH_MARGIN_t margin)$/;"	f
XMC_FLASH_SetWaitStates	xmc4_flash.h	/^__STATIC_INLINE void XMC_FLASH_SetWaitStates(uint32_t num_wait_states)$/;"	f
XMC_FLASH_UCB0	xmc4_flash.h	96;"	d
XMC_FLASH_UCB1	xmc4_flash.h	98;"	d
XMC_FLASH_UCB2	xmc4_flash.h	100;"	d
XMC_FLASH_UNCACHED_BASE	xmc4_flash.h	91;"	d
XMC_FLASH_WORDS_PER_PAGE	xmc4_flash.h	93;"	d
XMC_GPIO_CHECK_ANALOG_PORT	xmc4_gpio.h	186;"	d
XMC_GPIO_CHECK_HWCTRL	xmc_gpio.h	106;"	d
XMC_GPIO_CHECK_OUTPUT_LEVEL	xmc_gpio.h	103;"	d
XMC_GPIO_CHECK_OUTPUT_PORT	xmc4_gpio.h	175;"	d
XMC_GPIO_CHECK_OUTPUT_STRENGTH	xmc4_gpio.h	189;"	d
XMC_GPIO_CHECK_PORT	xmc4_gpio.h	162;"	d
XMC_GPIO_CHECK_PORT0	xmc4_gpio.h	80;"	d
XMC_GPIO_CHECK_PORT0	xmc4_gpio.h	82;"	d
XMC_GPIO_CHECK_PORT1	xmc4_gpio.h	87;"	d
XMC_GPIO_CHECK_PORT1	xmc4_gpio.h	89;"	d
XMC_GPIO_CHECK_PORT14	xmc4_gpio.h	150;"	d
XMC_GPIO_CHECK_PORT14	xmc4_gpio.h	152;"	d
XMC_GPIO_CHECK_PORT15	xmc4_gpio.h	157;"	d
XMC_GPIO_CHECK_PORT15	xmc4_gpio.h	159;"	d
XMC_GPIO_CHECK_PORT2	xmc4_gpio.h	94;"	d
XMC_GPIO_CHECK_PORT2	xmc4_gpio.h	96;"	d
XMC_GPIO_CHECK_PORT3	xmc4_gpio.h	101;"	d
XMC_GPIO_CHECK_PORT3	xmc4_gpio.h	103;"	d
XMC_GPIO_CHECK_PORT4	xmc4_gpio.h	108;"	d
XMC_GPIO_CHECK_PORT4	xmc4_gpio.h	110;"	d
XMC_GPIO_CHECK_PORT5	xmc4_gpio.h	115;"	d
XMC_GPIO_CHECK_PORT5	xmc4_gpio.h	117;"	d
XMC_GPIO_CHECK_PORT6	xmc4_gpio.h	122;"	d
XMC_GPIO_CHECK_PORT6	xmc4_gpio.h	124;"	d
XMC_GPIO_CHECK_PORT7	xmc4_gpio.h	129;"	d
XMC_GPIO_CHECK_PORT7	xmc4_gpio.h	131;"	d
XMC_GPIO_CHECK_PORT8	xmc4_gpio.h	136;"	d
XMC_GPIO_CHECK_PORT8	xmc4_gpio.h	138;"	d
XMC_GPIO_CHECK_PORT9	xmc4_gpio.h	143;"	d
XMC_GPIO_CHECK_PORT9	xmc4_gpio.h	145;"	d
XMC_GPIO_CONFIG	xmc4_gpio.h	/^typedef struct XMC_GPIO_CONFIG$/;"	s
XMC_GPIO_CONFIG_t	xmc4_gpio.h	/^} XMC_GPIO_CONFIG_t;$/;"	t	typeref:struct:XMC_GPIO_CONFIG
XMC_GPIO_DisableDigitalInput	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_DisableDigitalInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_DisablePowerSaveMode	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_DisablePowerSaveMode(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_EnableDigitalInput	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_EnableDigitalInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_EnablePowerSaveMode	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_EnablePowerSaveMode(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_GetInput	xmc_gpio.h	/^__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_H	xmc_gpio.h	51;"	d
XMC_GPIO_HWCTRL	xmc_gpio.h	/^typedef enum XMC_GPIO_HWCTRL$/;"	g
XMC_GPIO_HWCTRL_DISABLED	xmc_gpio.h	/^  XMC_GPIO_HWCTRL_DISABLED     = 0x0U, \/**<  Software control only *\/$/;"	e	enum:XMC_GPIO_HWCTRL
XMC_GPIO_HWCTRL_PERIPHERAL1	xmc_gpio.h	/^  XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, \/**<  HWI0\/HWO0 control path can override the software configuration *\/$/;"	e	enum:XMC_GPIO_HWCTRL
XMC_GPIO_HWCTRL_PERIPHERAL2	xmc_gpio.h	/^  XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  \/**<  HWI1\/HWO1 control path can override the software configuration *\/$/;"	e	enum:XMC_GPIO_HWCTRL
XMC_GPIO_HWCTRL_t	xmc_gpio.h	/^} XMC_GPIO_HWCTRL_t;$/;"	t	typeref:enum:XMC_GPIO_HWCTRL
XMC_GPIO_IsModeValid	xmc4_gpio.h	/^__STATIC_INLINE bool XMC_GPIO_IsModeValid(XMC_GPIO_MODE_t mode)$/;"	f
XMC_GPIO_MODE	xmc4_gpio.h	/^typedef enum XMC_GPIO_MODE$/;"	g
XMC_GPIO_MODE_INPUT_INVERTED_PULL_DOWN	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_INVERTED_PULL_DOWN = 0x5UL << PORT0_IOCR0_PC0_Pos, \/**< Inverted internal pull-down device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_INVERTED_PULL_UP	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_INVERTED_PULL_UP = 0x6UL << PORT0_IOCR0_PC0_Pos,   \/**< Inverted internal pull-up device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_INVERTED_SAMPLING	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_INVERTED_SAMPLING = 0x7UL << PORT0_IOCR0_PC0_Pos,  \/**< Inverted no internal pull device active; Pn_OUTx continuously samples the input value *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_INVERTED_TRISTATE	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_INVERTED_TRISTATE = 0x4UL << PORT0_IOCR0_PC0_Pos,  \/**< Inverted no internal pull device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_PULL_DOWN	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_PULL_DOWN = 0x1UL << PORT0_IOCR0_PC0_Pos, 	     \/**< Internal pull-down device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_PULL_UP	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_PULL_UP = 0x2UL << PORT0_IOCR0_PC0_Pos, 	         \/**< Internal pull-up device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_SAMPLING	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_SAMPLING = 0x3UL << PORT0_IOCR0_PC0_Pos, 	         \/**< No internal pull device active;Pn_OUTx continuously samples the input value *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_INPUT_TRISTATE	xmc4_gpio.h	/^  XMC_GPIO_MODE_INPUT_TRISTATE = 0x0UL << PORT0_IOCR0_PC0_Pos, 	         \/**< No internal pull device active *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_ALT1	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_ALT1 = 0x1UL << PORT0_IOCR0_PC0_Pos,$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_ALT2	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_ALT2 = 0x2UL << PORT0_IOCR0_PC0_Pos,$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_ALT3	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_ALT3 = 0x3UL << PORT0_IOCR0_PC0_Pos,$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_ALT4	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_ALT4 = 0x4UL << PORT0_IOCR0_PC0_Pos,$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN = 0xc0UL, 		                     \/**< Open-drain general-purpose output *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT1	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT1 = XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN | XMC_GPIO_MODE_OUTPUT_ALT1, 	\/**<  Open drain alternate output function 1 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT2	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT2 = XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN | XMC_GPIO_MODE_OUTPUT_ALT2, 	\/**<  Open drain alternate output function 2 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT3	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT3 = XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN | XMC_GPIO_MODE_OUTPUT_ALT3, 	\/**<  Open drain alternate output function 3 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT4	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN_ALT4 = XMC_GPIO_MODE_OUTPUT_OPEN_DRAIN | XMC_GPIO_MODE_OUTPUT_ALT4, 	\/**<  Open drain alternate output function 4 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_PUSH_PULL	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_PUSH_PULL = 0x80UL, 			                     \/**< Push-pull general-purpose output *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1 = XMC_GPIO_MODE_OUTPUT_PUSH_PULL | XMC_GPIO_MODE_OUTPUT_ALT1, 	\/**<  Push-pull alternate output function 1 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2 = XMC_GPIO_MODE_OUTPUT_PUSH_PULL | XMC_GPIO_MODE_OUTPUT_ALT2, 	\/**<  Push-pull alternate output function 2 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3 = XMC_GPIO_MODE_OUTPUT_PUSH_PULL | XMC_GPIO_MODE_OUTPUT_ALT3, 	\/**<  Push-pull alternate output function 3 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4	xmc4_gpio.h	/^  XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4 = XMC_GPIO_MODE_OUTPUT_PUSH_PULL | XMC_GPIO_MODE_OUTPUT_ALT4, 	\/**<  Push-pull alternate output function 4 *\/$/;"	e	enum:XMC_GPIO_MODE
XMC_GPIO_MODE_t	xmc4_gpio.h	/^} XMC_GPIO_MODE_t;$/;"	t	typeref:enum:XMC_GPIO_MODE
XMC_GPIO_OUTPUT_LEVEL	xmc_gpio.h	/^typedef enum XMC_GPIO_OUTPUT_LEVEL$/;"	g
XMC_GPIO_OUTPUT_LEVEL_HIGH	xmc_gpio.h	/^  XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	\/**< Set bit  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_LEVEL
XMC_GPIO_OUTPUT_LEVEL_LOW	xmc_gpio.h	/^  XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, \/**<  Reset bit *\/$/;"	e	enum:XMC_GPIO_OUTPUT_LEVEL
XMC_GPIO_OUTPUT_LEVEL_t	xmc_gpio.h	/^} XMC_GPIO_OUTPUT_LEVEL_t;$/;"	t	typeref:enum:XMC_GPIO_OUTPUT_LEVEL
XMC_GPIO_OUTPUT_STRENGTH	xmc4_gpio.h	/^typedef enum XMC_GPIO_OUTPUT_STRENGTH$/;"	g
XMC_GPIO_OUTPUT_STRENGTH_MEDIUM	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_MEDIUM             = 0x4U,  \/**<  Defines pad driver mode, for low speed 3.3V LVTTL outputs  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE = 0x1U,  \/**<  Defines pad driver mode, for high speed 3.3V LVTTL outputs  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE  = 0x0U,  \/**<  Defines pad driver mode, for high speed 3.3V LVTTL outputs *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_STRONG_SLOW_EDGE	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_STRONG_SLOW_EDGE   = 0x3U,  \/**<  Defines pad driver mode, medium speed 3.3V LVTTL outputs  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE   = 0x2U,  \/**<  Defines pad driver mode, medium speed 3.3V LVTTL outputs  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_WEAK	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_WEAK               = 0x7U   \/**<  Defines pad driver mode, low speed 3.3V LVTTL outputs  *\/$/;"	e	enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_OUTPUT_STRENGTH_t	xmc4_gpio.h	/^} XMC_GPIO_OUTPUT_STRENGTH_t;$/;"	t	typeref:enum:XMC_GPIO_OUTPUT_STRENGTH
XMC_GPIO_PORT	xmc4_gpio.h	/^typedef struct XMC_GPIO_PORT {$/;"	s
XMC_GPIO_PORT0	xmc4_gpio.h	79;"	d
XMC_GPIO_PORT1	xmc4_gpio.h	86;"	d
XMC_GPIO_PORT14	xmc4_gpio.h	149;"	d
XMC_GPIO_PORT15	xmc4_gpio.h	156;"	d
XMC_GPIO_PORT2	xmc4_gpio.h	93;"	d
XMC_GPIO_PORT3	xmc4_gpio.h	100;"	d
XMC_GPIO_PORT4	xmc4_gpio.h	107;"	d
XMC_GPIO_PORT5	xmc4_gpio.h	114;"	d
XMC_GPIO_PORT6	xmc4_gpio.h	121;"	d
XMC_GPIO_PORT7	xmc4_gpio.h	128;"	d
XMC_GPIO_PORT8	xmc4_gpio.h	135;"	d
XMC_GPIO_PORT9	xmc4_gpio.h	142;"	d
XMC_GPIO_PORT_t	xmc4_gpio.h	/^} XMC_GPIO_PORT_t;$/;"	t	typeref:struct:XMC_GPIO_PORT
XMC_GPIO_SetOutputHigh	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_SetOutputLevel	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_OUTPUT_LEVEL_t level)$/;"	f
XMC_GPIO_SetOutputLow	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_GPIO_ToggleOutput	xmc_gpio.h	/^__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)$/;"	f
XMC_HRPWM_CHECK_CSG_PTR	xmc_hrpwm.h	147;"	d
XMC_HRPWM_CHECK_HRC_PTR	xmc_hrpwm.h	146;"	d
XMC_HRPWM_CHECK_MODULE_PTR	xmc_hrpwm.h	145;"	d
XMC_HRPWM_CLK_FREQ	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CLK_FREQ$/;"	g
XMC_HRPWM_CLK_FREQ_120MHZ	xmc_hrpwm.h	/^  XMC_HRPWM_CLK_FREQ_120MHZ,              \/**< Module clock frequency is 120MHz *\/$/;"	e	enum:XMC_HRPWM_CLK_FREQ
XMC_HRPWM_CLK_FREQ_180MHZ	xmc_hrpwm.h	/^  XMC_HRPWM_CLK_FREQ_180MHZ,              \/**< Module clock frequency is 180MHz *\/$/;"	e	enum:XMC_HRPWM_CLK_FREQ
XMC_HRPWM_CLK_FREQ_80MHZ	xmc_hrpwm.h	/^  XMC_HRPWM_CLK_FREQ_80MHZ                \/**< Module clock frequency is 80MHz *\/$/;"	e	enum:XMC_HRPWM_CLK_FREQ
XMC_HRPWM_CLK_FREQ_NONE	xmc_hrpwm.h	/^  XMC_HRPWM_CLK_FREQ_NONE   = 0U,         \/**< No clock frequency is selected *\/$/;"	e	enum:XMC_HRPWM_CLK_FREQ
XMC_HRPWM_CLK_FREQ_t	xmc_hrpwm.h	/^} XMC_HRPWM_CLK_FREQ_t;$/;"	t	typeref:enum:XMC_HRPWM_CLK_FREQ
XMC_HRPWM_COMPARATOR_STATUS	xmc_hrpwm.h	143;"	d
XMC_HRPWM_CSG0_BL_CCU40_SR0	xmc_hrpwm_map.h	80;"	d
XMC_HRPWM_CSG0_BL_CCU40_ST0	xmc_hrpwm_map.h	76;"	d
XMC_HRPWM_CSG0_BL_CCU41_SR0	xmc_hrpwm_map.h	81;"	d
XMC_HRPWM_CSG0_BL_CCU41_ST0	xmc_hrpwm_map.h	77;"	d
XMC_HRPWM_CSG0_BL_CCU80_ST0	xmc_hrpwm_map.h	72;"	d
XMC_HRPWM_CSG0_BL_CCU80_ST1	xmc_hrpwm_map.h	73;"	d
XMC_HRPWM_CSG0_BL_CCU80_ST2	xmc_hrpwm_map.h	74;"	d
XMC_HRPWM_CSG0_BL_CCU80_ST3	xmc_hrpwm_map.h	75;"	d
XMC_HRPWM_CSG0_BL_ERU1_IOUT0	xmc_hrpwm_map.h	84;"	d
XMC_HRPWM_CSG0_BL_ERU1_IOUT1	xmc_hrpwm_map.h	85;"	d
XMC_HRPWM_CSG0_BL_HRPWM_QOUT0	xmc_hrpwm_map.h	78;"	d
XMC_HRPWM_CSG0_BL_HRPWM_QOUT1	xmc_hrpwm_map.h	79;"	d
XMC_HRPWM_CSG0_BL_HRPWM_SR2	xmc_hrpwm_map.h	82;"	d
XMC_HRPWM_CSG0_BL_HRPWM_SR3	xmc_hrpwm_map.h	83;"	d
XMC_HRPWM_CSG0_BL_P1_4	xmc_hrpwm_map.h	70;"	d
XMC_HRPWM_CSG0_BL_SCU_GSHR0	xmc_hrpwm_map.h	71;"	d
XMC_HRPWM_CSG0_MEMORY_ADDRESS	xmc_hrpwm.h	139;"	d
XMC_HRPWM_CSG0_SC_CCU40_SR0	xmc_hrpwm_map.h	97;"	d
XMC_HRPWM_CSG0_SC_CCU40_ST0	xmc_hrpwm_map.h	93;"	d
XMC_HRPWM_CSG0_SC_CCU41_SR0	xmc_hrpwm_map.h	98;"	d
XMC_HRPWM_CSG0_SC_CCU41_ST0	xmc_hrpwm_map.h	94;"	d
XMC_HRPWM_CSG0_SC_CCU80_ST0	xmc_hrpwm_map.h	89;"	d
XMC_HRPWM_CSG0_SC_CCU80_ST1	xmc_hrpwm_map.h	90;"	d
XMC_HRPWM_CSG0_SC_CCU80_ST2	xmc_hrpwm_map.h	91;"	d
XMC_HRPWM_CSG0_SC_CCU80_ST3	xmc_hrpwm_map.h	92;"	d
XMC_HRPWM_CSG0_SC_ERU1_IOUT0	xmc_hrpwm_map.h	101;"	d
XMC_HRPWM_CSG0_SC_ERU1_IOUT1	xmc_hrpwm_map.h	102;"	d
XMC_HRPWM_CSG0_SC_HRPWM_C0O	xmc_hrpwm_map.h	99;"	d
XMC_HRPWM_CSG0_SC_HRPWM_QOUT0	xmc_hrpwm_map.h	95;"	d
XMC_HRPWM_CSG0_SC_HRPWM_QOUT1	xmc_hrpwm_map.h	96;"	d
XMC_HRPWM_CSG0_SC_HRPWM_SR3	xmc_hrpwm_map.h	100;"	d
XMC_HRPWM_CSG0_SC_SCU_GSHR0	xmc_hrpwm_map.h	88;"	d
XMC_HRPWM_CSG1_BL_CCU40_SR1	xmc_hrpwm_map.h	115;"	d
XMC_HRPWM_CSG1_BL_CCU40_ST1	xmc_hrpwm_map.h	111;"	d
XMC_HRPWM_CSG1_BL_CCU41_SR1	xmc_hrpwm_map.h	116;"	d
XMC_HRPWM_CSG1_BL_CCU41_ST1	xmc_hrpwm_map.h	112;"	d
XMC_HRPWM_CSG1_BL_CCU80_ST0	xmc_hrpwm_map.h	107;"	d
XMC_HRPWM_CSG1_BL_CCU80_ST1	xmc_hrpwm_map.h	108;"	d
XMC_HRPWM_CSG1_BL_CCU80_ST2	xmc_hrpwm_map.h	109;"	d
XMC_HRPWM_CSG1_BL_CCU80_ST3	xmc_hrpwm_map.h	110;"	d
XMC_HRPWM_CSG1_BL_ERU1_IOUT0	xmc_hrpwm_map.h	119;"	d
XMC_HRPWM_CSG1_BL_ERU1_IOUT1	xmc_hrpwm_map.h	120;"	d
XMC_HRPWM_CSG1_BL_HRPWM_QOUT1	xmc_hrpwm_map.h	113;"	d
XMC_HRPWM_CSG1_BL_HRPWM_QOUT2	xmc_hrpwm_map.h	114;"	d
XMC_HRPWM_CSG1_BL_HRPWM_SR2	xmc_hrpwm_map.h	117;"	d
XMC_HRPWM_CSG1_BL_HRPWM_SR3	xmc_hrpwm_map.h	118;"	d
XMC_HRPWM_CSG1_BL_P2_4	xmc_hrpwm_map.h	105;"	d
XMC_HRPWM_CSG1_BL_SCU_GSHR0	xmc_hrpwm_map.h	106;"	d
XMC_HRPWM_CSG1_MEMORY_ADDRESS	xmc_hrpwm.h	140;"	d
XMC_HRPWM_CSG1_SC_CCU40_SR1	xmc_hrpwm_map.h	132;"	d
XMC_HRPWM_CSG1_SC_CCU40_ST1	xmc_hrpwm_map.h	128;"	d
XMC_HRPWM_CSG1_SC_CCU41_SR1	xmc_hrpwm_map.h	133;"	d
XMC_HRPWM_CSG1_SC_CCU41_ST1	xmc_hrpwm_map.h	129;"	d
XMC_HRPWM_CSG1_SC_CCU80_ST0	xmc_hrpwm_map.h	124;"	d
XMC_HRPWM_CSG1_SC_CCU80_ST1	xmc_hrpwm_map.h	125;"	d
XMC_HRPWM_CSG1_SC_CCU80_ST2	xmc_hrpwm_map.h	126;"	d
XMC_HRPWM_CSG1_SC_CCU80_ST3	xmc_hrpwm_map.h	127;"	d
XMC_HRPWM_CSG1_SC_ERU1_IOUT0	xmc_hrpwm_map.h	136;"	d
XMC_HRPWM_CSG1_SC_ERU1_IOUT1	xmc_hrpwm_map.h	137;"	d
XMC_HRPWM_CSG1_SC_HRPWM_C1O	xmc_hrpwm_map.h	134;"	d
XMC_HRPWM_CSG1_SC_HRPWM_QOUT1	xmc_hrpwm_map.h	130;"	d
XMC_HRPWM_CSG1_SC_HRPWM_QOUT2	xmc_hrpwm_map.h	131;"	d
XMC_HRPWM_CSG1_SC_HRPWM_SR3	xmc_hrpwm_map.h	135;"	d
XMC_HRPWM_CSG1_SC_SCU_GSHR0	xmc_hrpwm_map.h	123;"	d
XMC_HRPWM_CSG2_BL_CCU40_SR2	xmc_hrpwm_map.h	150;"	d
XMC_HRPWM_CSG2_BL_CCU40_ST2	xmc_hrpwm_map.h	146;"	d
XMC_HRPWM_CSG2_BL_CCU41_SR2	xmc_hrpwm_map.h	151;"	d
XMC_HRPWM_CSG2_BL_CCU41_ST2	xmc_hrpwm_map.h	147;"	d
XMC_HRPWM_CSG2_BL_CCU80_ST0	xmc_hrpwm_map.h	142;"	d
XMC_HRPWM_CSG2_BL_CCU80_ST1	xmc_hrpwm_map.h	143;"	d
XMC_HRPWM_CSG2_BL_CCU80_ST2	xmc_hrpwm_map.h	144;"	d
XMC_HRPWM_CSG2_BL_CCU80_ST3	xmc_hrpwm_map.h	145;"	d
XMC_HRPWM_CSG2_BL_ERU1_IOUT0	xmc_hrpwm_map.h	154;"	d
XMC_HRPWM_CSG2_BL_ERU1_IOUT1	xmc_hrpwm_map.h	155;"	d
XMC_HRPWM_CSG2_BL_HRPWM_QOUT2	xmc_hrpwm_map.h	148;"	d
XMC_HRPWM_CSG2_BL_HRPWM_QOUT3	xmc_hrpwm_map.h	149;"	d
XMC_HRPWM_CSG2_BL_HRPWM_SR2	xmc_hrpwm_map.h	152;"	d
XMC_HRPWM_CSG2_BL_HRPWM_SR3	xmc_hrpwm_map.h	153;"	d
XMC_HRPWM_CSG2_BL_P2_5	xmc_hrpwm_map.h	140;"	d
XMC_HRPWM_CSG2_BL_SCU_GSHR0	xmc_hrpwm_map.h	141;"	d
XMC_HRPWM_CSG2_MEMORY_ADDRESS	xmc_hrpwm.h	141;"	d
XMC_HRPWM_CSG2_SC_CCU40_SR2	xmc_hrpwm_map.h	167;"	d
XMC_HRPWM_CSG2_SC_CCU40_ST2	xmc_hrpwm_map.h	163;"	d
XMC_HRPWM_CSG2_SC_CCU41_SR2	xmc_hrpwm_map.h	168;"	d
XMC_HRPWM_CSG2_SC_CCU41_ST2	xmc_hrpwm_map.h	164;"	d
XMC_HRPWM_CSG2_SC_CCU80_ST0	xmc_hrpwm_map.h	159;"	d
XMC_HRPWM_CSG2_SC_CCU80_ST1	xmc_hrpwm_map.h	160;"	d
XMC_HRPWM_CSG2_SC_CCU80_ST2	xmc_hrpwm_map.h	161;"	d
XMC_HRPWM_CSG2_SC_CCU80_ST3	xmc_hrpwm_map.h	162;"	d
XMC_HRPWM_CSG2_SC_ERU1_IOUT0	xmc_hrpwm_map.h	171;"	d
XMC_HRPWM_CSG2_SC_ERU1_IOUT1	xmc_hrpwm_map.h	172;"	d
XMC_HRPWM_CSG2_SC_HRPWM_C2O	xmc_hrpwm_map.h	169;"	d
XMC_HRPWM_CSG2_SC_HRPWM_QOUT2	xmc_hrpwm_map.h	165;"	d
XMC_HRPWM_CSG2_SC_HRPWM_QOUT3	xmc_hrpwm_map.h	166;"	d
XMC_HRPWM_CSG2_SC_HRPWM_SR3	xmc_hrpwm_map.h	170;"	d
XMC_HRPWM_CSG2_SC_SCU_GSHR0	xmc_hrpwm_map.h	158;"	d
XMC_HRPWM_CSG_CLK	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_CLK$/;"	g
XMC_HRPWM_CSG_CLK_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_CSG0 = HRPWM0_CSGCFG_C0CD_Msk,  \/**< CSG0 clock mask *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK
XMC_HRPWM_CSG_CLK_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_CSG1 = HRPWM0_CSGCFG_C1CD_Msk,  \/**< CSG1 clock mask *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK
XMC_HRPWM_CSG_CLK_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_CSG2 = HRPWM0_CSGCFG_C2CD_Msk   \/**< CSG2 clock mask *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK
XMC_HRPWM_CSG_CLK_INPUT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_CLK_INPUT$/;"	g
XMC_HRPWM_CSG_CLK_INPUT_ECLKA	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_INPUT_ECLKA,      \/**< Clock for CSG is external clock A *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK_INPUT
XMC_HRPWM_CSG_CLK_INPUT_ECLKB	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_INPUT_ECLKB,      \/**< Clock for CSG is external clock B *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK_INPUT
XMC_HRPWM_CSG_CLK_INPUT_ECLKC	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_INPUT_ECLKC       \/**< Clock for CSG is external clock C *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK_INPUT
XMC_HRPWM_CSG_CLK_INPUT_MCLK	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CLK_INPUT_MCLK = 0U,  \/**< Clock for CSG is module clock *\/$/;"	e	enum:XMC_HRPWM_CSG_CLK_INPUT
XMC_HRPWM_CSG_CLK_INPUT_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CLK_INPUT_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_CLK_INPUT
XMC_HRPWM_CSG_CLK_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CLK_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_CLK
XMC_HRPWM_CSG_CMP	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_CSG_CMP$/;"	s
XMC_HRPWM_CSG_CMP_FILTER_WINDOW	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_CMP_FILTER_WINDOW$/;"	g
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_10_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_10_CLK_CYCLES,      \/**< Needs to be stable for 10 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_11_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_11_CLK_CYCLES,      \/**< Needs to be stable for 11 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_12_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_12_CLK_CYCLES,      \/**< Needs to be stable for 12 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_13_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_13_CLK_CYCLES,      \/**< Needs to be stable for 13 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_14_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_14_CLK_CYCLES,      \/**< Needs to be stable for 14 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_15_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_15_CLK_CYCLES,      \/**< Needs to be stable for 15 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_16_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_16_CLK_CYCLES,      \/**< Needs to be stable for 16 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_2_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_2_CLK_CYCLES = 0U , \/**< Needs to be stable for 2 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_32_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_32_CLK_CYCLES       \/**< Needs to be stable for 32 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_3_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_3_CLK_CYCLES,       \/**< Needs to be stable for 3 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_4_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_4_CLK_CYCLES,       \/**< Needs to be stable for 4 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_5_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_5_CLK_CYCLES,       \/**< Needs to be stable for 5 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_6_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_6_CLK_CYCLES,       \/**< Needs to be stable for 6 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_7_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_7_CLK_CYCLES,       \/**< Needs to be stable for 7 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_8_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_8_CLK_CYCLES,       \/**< Needs to be stable for 8 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_9_CLK_CYCLES	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_FILTER_WINDOW_9_CLK_CYCLES,       \/**< Needs to be stable for 9 clk cycles *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_FILTER_WINDOW_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CMP_FILTER_WINDOW_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_CMP_FILTER_WINDOW
XMC_HRPWM_CSG_CMP_INPUT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_CMP_INPUT$/;"	g
XMC_HRPWM_CSG_CMP_INPUT_CINA	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_INPUT_CINA = 0U,  \/**< Input for comparator is CINA *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_INPUT
XMC_HRPWM_CSG_CMP_INPUT_CINB	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_INPUT_CINB        \/**< Input for comparator is CINB *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_INPUT
XMC_HRPWM_CSG_CMP_INPUT_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CMP_INPUT_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_CMP_INPUT
XMC_HRPWM_CSG_CMP_INVERTING_INPUT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_CMP_INVERTING_INPUT$/;"	g
XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP0 = HRPWM0_CSGTRSG_D0STE_Msk,  \/**< Comparator 0 inverting input connection *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_INVERTING_INPUT
XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP1 = HRPWM0_CSGTRSG_D1STE_Msk,  \/**< Comparator 1 inverting input connection *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_INVERTING_INPUT
XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_INVERTING_INPUT_CMP2 = HRPWM0_CSGTRSG_D2STE_Msk   \/**< Comparator 2 inverting input connection *\/$/;"	e	enum:XMC_HRPWM_CSG_CMP_INVERTING_INPUT
XMC_HRPWM_CSG_CMP_INVERTING_INPUT_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CMP_INVERTING_INPUT_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_CMP_INVERTING_INPUT
XMC_HRPWM_CSG_CMP_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CMP_t;$/;"	t	typeref:struct:XMC_HRPWM_CSG_CMP
XMC_HRPWM_CSG_CONFIG	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_CSG_CONFIG$/;"	s
XMC_HRPWM_CSG_CONFIG_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_CONFIG_t;$/;"	t	typeref:struct:XMC_HRPWM_CSG_CONFIG
XMC_HRPWM_CSG_ClrEventSW	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_ClrEventSW(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_IRQ_ID_t event)$/;"	f
XMC_HRPWM_CSG_DAC	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_CSG_DAC$/;"	s
XMC_HRPWM_CSG_DAC_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_DAC_t;$/;"	t	typeref:struct:XMC_HRPWM_CSG_DAC
XMC_HRPWM_CSG_DisableEvent	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_DisableEvent(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_IRQ_ID_t event)$/;"	f
XMC_HRPWM_CSG_EDGE_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_EDGE_SEL$/;"	g
XMC_HRPWM_CSG_EDGE_SEL_BOTH_EDGE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_EDGE_SEL_BOTH_EDGE       \/**< Trigger event not generated in both edges *\/$/;"	e	enum:XMC_HRPWM_CSG_EDGE_SEL
XMC_HRPWM_CSG_EDGE_SEL_DISABLED	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_EDGE_SEL_DISABLED = 0U,  \/**< Trigger event not generated *\/$/;"	e	enum:XMC_HRPWM_CSG_EDGE_SEL
XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE,   \/**< Trigger event not generated in falling edge *\/$/;"	e	enum:XMC_HRPWM_CSG_EDGE_SEL
XMC_HRPWM_CSG_EDGE_SEL_RISING_EDGE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_EDGE_SEL_RISING_EDGE,    \/**< Trigger event not generated in rising edge *\/$/;"	e	enum:XMC_HRPWM_CSG_EDGE_SEL
XMC_HRPWM_CSG_EDGE_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_EDGE_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_EDGE_SEL
XMC_HRPWM_CSG_EnableEvent	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_EnableEvent(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_IRQ_ID_t event)$/;"	f
XMC_HRPWM_CSG_GetEventStatus	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_CSG_GetEventStatus(XMC_HRPWM_CSG_t *const csg, const uint32_t mask)$/;"	f
XMC_HRPWM_CSG_INPUT_CONFIG	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_CSG_INPUT_CONFIG$/;"	s
XMC_HRPWM_CSG_INPUT_CONFIG_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_INPUT_CONFIG_t;$/;"	t	typeref:struct:XMC_HRPWM_CSG_INPUT_CONFIG
XMC_HRPWM_CSG_INPUT_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_INPUT_SEL$/;"	g
XMC_HRPWM_CSG_INPUT_SEL_IA	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IA = 0U,  \/**< Input selected for blanking or comparator switch: Input-A *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IB	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IB,       \/**< Input selected for blanking or comparator switch: Input-B *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IC	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IC,       \/**< Input selected for blanking or comparator switch: Input-C *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_ID	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_ID,       \/**< Input selected for blanking or comparator switch: Input-D *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IE,       \/**< Input selected for blanking or comparator switch: Input-E *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IF	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IF,       \/**< Input selected for blanking or comparator switch: Input-F *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IG	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IG,       \/**< Input selected for blanking or comparator switch: Input-G *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IH	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IH,       \/**< Input selected for blanking or comparator switch: Input-H *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_II	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_II,       \/**< Input selected for blanking or comparator switch: Input-I *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IJ	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IJ,       \/**< Input selected for blanking or comparator switch: Input-J *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IK	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IK,       \/**< Input selected for blanking or comparator switch: Input-K *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IL	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IL,       \/**< Input selected for blanking or comparator switch: Input-L *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IM	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IM,       \/**< Input selected for blanking or comparator switch: Input-M *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IN	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IN,       \/**< Input selected for blanking or comparator switch: Input-N *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IO	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IO,       \/**< Input selected for blanking or comparator switch: Input-O *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_IP	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_IP        \/**< Input selected for blanking or comparator switch: Input-P *\/$/;"	e	enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_INPUT_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_INPUT_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_INPUT_SEL
XMC_HRPWM_CSG_IRQ_ID	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_IRQ_ID$/;"	g
XMC_HRPWM_CSG_IRQ_ID_CFSE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_CFSE = 0x80U,  \/**< Interrupt on comparator output fall edge *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_CRSE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_CRSE = 0x40U,  \/**< Interrupt on comparator output rise edge *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_CSEE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_CSEE = 0x100U  \/**< Interrupt on comparator output clamped state *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_STD	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_STD  = 0x20U,  \/**< Interrupt on DAC shadow transfer *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_STPS	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_STPS = 0x10U,  \/**< Interrupt on DAC stop trigger *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_STRS	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_STRS = 0x8U,   \/**< Interrupt on DAC start trigger *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_TRGS	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_TRGS = 0x4U,   \/**< Interrupt on DAC conversion trigger *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_VLS1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_VLS1 = 0x1U,   \/**< Interrupt on DAC value switch from CSGyDSV1 to CSGyDSV2 interrupt *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_VLS2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_ID_VLS2 = 0x2U,   \/**< Interrupt on DAC value switch from CSGyDSV2 to CSGyDSV1 interrupt *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_ID_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_IRQ_ID_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_IRQ_ID
XMC_HRPWM_CSG_IRQ_SR_LINE	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_IRQ_SR_LINE$/;"	g
XMC_HRPWM_CSG_IRQ_SR_LINE_0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_SR_LINE_0 = 0U, \/**< CSG - Service request SR-0 *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_SR_LINE
XMC_HRPWM_CSG_IRQ_SR_LINE_1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_SR_LINE_1 = 1U, \/**< CSG - Service request SR-1 *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_SR_LINE
XMC_HRPWM_CSG_IRQ_SR_LINE_2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_SR_LINE_2 = 2U, \/**< CSG - Service request SR-2 *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_SR_LINE
XMC_HRPWM_CSG_IRQ_SR_LINE_3	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_IRQ_SR_LINE_3 = 3U  \/**< CSG - Service request SR-3 *\/$/;"	e	enum:XMC_HRPWM_CSG_IRQ_SR_LINE
XMC_HRPWM_CSG_IRQ_SR_LINE_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_IRQ_SR_LINE_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_IRQ_SR_LINE
XMC_HRPWM_CSG_LVL_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_LVL_SEL$/;"	g
XMC_HRPWM_CSG_LVL_SEL_DISABLED	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_LVL_SEL_DISABLED = 0U,  \/**< Level sensitivity is disabled *\/$/;"	e	enum:XMC_HRPWM_CSG_LVL_SEL
XMC_HRPWM_CSG_LVL_SEL_HIGH	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_LVL_SEL_HIGH,           \/**< Level sensitivity is High *\/$/;"	e	enum:XMC_HRPWM_CSG_LVL_SEL
XMC_HRPWM_CSG_LVL_SEL_LOW	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_LVL_SEL_LOW             \/**< Level sensitivity is Low *\/$/;"	e	enum:XMC_HRPWM_CSG_LVL_SEL
XMC_HRPWM_CSG_LVL_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_LVL_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_LVL_SEL
XMC_HRPWM_CSG_POWER_MODE	xmc_hrpwm.h	/^ typedef enum XMC_HRPWM_CSG_POWER_MODE$/;"	g
XMC_HRPWM_CSG_POWER_MODE_HI_SPEED	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_POWER_MODE_HI_SPEED  = 3U << HRPWM0_CSGCFG_C0PM_Pos    \/**< Comparator slope generator in high speed mode *\/$/;"	e	enum:XMC_HRPWM_CSG_POWER_MODE
XMC_HRPWM_CSG_POWER_MODE_LOW_SPEED	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_POWER_MODE_LOW_SPEED = 1U << HRPWM0_CSGCFG_C0PM_Pos,   \/**< Comparator slope generator in low speed mode *\/$/;"	e	enum:XMC_HRPWM_CSG_POWER_MODE
XMC_HRPWM_CSG_POWER_MODE_OFF	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_POWER_MODE_OFF       = 0U << HRPWM0_CSGCFG_C0PM_Pos,   \/**< Comparator slope generator turned off *\/$/;"	e	enum:XMC_HRPWM_CSG_POWER_MODE
XMC_HRPWM_CSG_POWER_MODE_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_POWER_MODE_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_POWER_MODE
XMC_HRPWM_CSG_PRESCALER_CLR	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_CLR$/;"	g
XMC_HRPWM_CSG_PRESCALER_CLR_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_CLR_CSG0  = HRPWM0_CSGFCG_PS0CLR_Msk,    \/**< Clear prescaler of CSG0 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_CLR
XMC_HRPWM_CSG_PRESCALER_CLR_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_CLR_CSG1  = HRPWM0_CSGFCG_PS1CLR_Msk,    \/**< Clear prescaler of CSG1 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_CLR
XMC_HRPWM_CSG_PRESCALER_CLR_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_CLR_CSG2  = HRPWM0_CSGFCG_PS2CLR_Msk     \/**< Clear prescaler of CSG2 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_CLR
XMC_HRPWM_CSG_PRESCALER_CLR_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_CLR_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_CLR
XMC_HRPWM_CSG_PRESCALER_DIVISION	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_DIVISION$/;"	g
XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_1 = 0U,         \/**< Division by 1 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_DIVISION
XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_2,              \/**< Division by 2 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_DIVISION
XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_4	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_4,              \/**< Division by 4 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_DIVISION
XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_8	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_DIVISION_BY_8               \/**< Division by 8 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_DIVISION
XMC_HRPWM_CSG_PRESCALER_DIVISION_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_DIVISION_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_DIVISION
XMC_HRPWM_CSG_PRESCALER_EXT_START	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_EXT_START$/;"	g
XMC_HRPWM_CSG_PRESCALER_EXT_START_CLR	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_START_CLR,          \/**< Prescaler operation on external start trigger is: Clear prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_START
XMC_HRPWM_CSG_PRESCALER_EXT_START_CLR_N_STRT	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_START_CLR_N_STRT    \/**< Prescaler operation on external start trigger is: Clear & Start prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_START
XMC_HRPWM_CSG_PRESCALER_EXT_START_IGNORE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_START_IGNORE = 0U,  \/**< Prescaler operation on external start trigger is: Ignore *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_START
XMC_HRPWM_CSG_PRESCALER_EXT_START_STRT	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_START_STRT,         \/**< Prescaler operation on external start trigger is: Start prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_START
XMC_HRPWM_CSG_PRESCALER_EXT_START_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_EXT_START_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_EXT_START
XMC_HRPWM_CSG_PRESCALER_EXT_STOP	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_EXT_STOP$/;"	g
XMC_HRPWM_CSG_PRESCALER_EXT_STOP_CLR	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_STOP_CLR,          \/**< Prescaler operation on external stop trigger is: Clear prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_STOP
XMC_HRPWM_CSG_PRESCALER_EXT_STOP_CLR_N_STOP	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_STOP_CLR_N_STOP    \/**< Prescaler operation on external stop trigger is: Clear & Stop prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_STOP
XMC_HRPWM_CSG_PRESCALER_EXT_STOP_IGNORE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_STOP_IGNORE = 0U,  \/**< Prescaler operation on external stop trigger is: Ignore *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_STOP
XMC_HRPWM_CSG_PRESCALER_EXT_STOP_STP	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_EXT_STOP_STP,          \/**< Prescaler operation on external stop trigger is: Stop prescaler *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_EXT_STOP
XMC_HRPWM_CSG_PRESCALER_EXT_STOP_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_EXT_STOP_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_EXT_STOP
XMC_HRPWM_CSG_PRESCALER_START	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_START$/;"	g
XMC_HRPWM_CSG_PRESCALER_START_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_START_CSG0  = HRPWM0_CSGFCG_PS0STR_Msk,  \/**< Start prescaler of CSG0 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_START
XMC_HRPWM_CSG_PRESCALER_START_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_START_CSG1  = HRPWM0_CSGFCG_PS1STR_Msk,  \/**< Start prescaler of CSG1 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_START
XMC_HRPWM_CSG_PRESCALER_START_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_START_CSG2  = HRPWM0_CSGFCG_PS2STR_Msk   \/**< Start prescaler of CSG2 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_START
XMC_HRPWM_CSG_PRESCALER_START_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_START_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_START
XMC_HRPWM_CSG_PRESCALER_STATUS	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_STATUS$/;"	g
XMC_HRPWM_CSG_PRESCALER_STATUS_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STATUS_CSG0  = HRPWM0_CSGFSG_P0RB_Msk,   \/**< Prescaler status in CSG0 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STATUS
XMC_HRPWM_CSG_PRESCALER_STATUS_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STATUS_CSG1  = HRPWM0_CSGFSG_P1RB_Msk,   \/**< Prescaler status in CSG1 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STATUS
XMC_HRPWM_CSG_PRESCALER_STATUS_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STATUS_CSG2  = HRPWM0_CSGFSG_P2RB_Msk    \/**< Prescaler status in CSG2 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STATUS
XMC_HRPWM_CSG_PRESCALER_STATUS_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_STATUS_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_STATUS
XMC_HRPWM_CSG_PRESCALER_STOP	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_PRESCALER_STOP$/;"	g
XMC_HRPWM_CSG_PRESCALER_STOP_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STOP_CSG0  = HRPWM0_CSGFCG_PS0STP_Msk,   \/**< Stop prescaler of CSG0 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STOP
XMC_HRPWM_CSG_PRESCALER_STOP_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STOP_CSG1  = HRPWM0_CSGFCG_PS1STP_Msk,   \/**< Stop prescaler of CSG1 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STOP
XMC_HRPWM_CSG_PRESCALER_STOP_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_PRESCALER_STOP_CSG2  = HRPWM0_CSGFCG_PS2STP_Msk    \/**< Stop prescaler of CSG2 *\/$/;"	e	enum:XMC_HRPWM_CSG_PRESCALER_STOP
XMC_HRPWM_CSG_PRESCALER_STOP_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_PRESCALER_STOP_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_PRESCALER_STOP
XMC_HRPWM_CSG_RUN_BIT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_RUN_BIT$/;"	g
XMC_HRPWM_CSG_RUN_BIT_CMP0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP0       = 0x2U,    \/**< Start comparator 0 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_CMP0_PSL	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP0_PSL   = 0x4U,    \/**< Set comparator 0 output to clamped state *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_CMP1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP1       = 0x20U,   \/**< Start comparator 1 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_CMP1_PSL	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP1_PSL   = 0x40U,   \/**< Set comparator 1 output to clamped state *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_CMP2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP2       = 0x200U,  \/**< Start comparator2 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_CMP2_PSL	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_CMP2_PSL   = 0x400U   \/**< Set comparator 2 output to clamped state *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_DAC0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_DAC0       = 0x1U,    \/**< Start DAC0 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_DAC1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_DAC1       = 0x10U,   \/**< Start DAC1 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_DAC2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_RUN_BIT_DAC2       = 0x100U,  \/**< Start DAC2 *\/$/;"	e	enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_RUN_BIT_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_RUN_BIT_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_RUN_BIT
XMC_HRPWM_CSG_SGEN	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_CSG_SGEN$/;"	s
XMC_HRPWM_CSG_SGEN_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SGEN_t;$/;"	t	typeref:struct:XMC_HRPWM_CSG_SGEN
XMC_HRPWM_CSG_SLICE	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLICE$/;"	g
XMC_HRPWM_CSG_SLICE_0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLICE_0 = 0U, \/**< CSG slice number is 0 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLICE
XMC_HRPWM_CSG_SLICE_1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLICE_1,      \/**< CSG slice number is 1 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLICE
XMC_HRPWM_CSG_SLICE_2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLICE_2       \/**< CSG slice number is 2 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLICE
XMC_HRPWM_CSG_SLICE_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLICE_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLICE
XMC_HRPWM_CSG_SLOPE_CTRL_MODE	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_CTRL_MODE$/;"	g
XMC_HRPWM_CSG_SLOPE_CTRL_MODE_DEC_GEN	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_CTRL_MODE_DEC_GEN,      \/**< Slope generation mode - Decrementing slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_CTRL_MODE
XMC_HRPWM_CSG_SLOPE_CTRL_MODE_INC_GEN	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_CTRL_MODE_INC_GEN,      \/**< Slope generation mode - Incrementing slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_CTRL_MODE
XMC_HRPWM_CSG_SLOPE_CTRL_MODE_STATIC	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_CTRL_MODE_STATIC = 0U,  \/**< Slope generation mode - Static mode *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_CTRL_MODE
XMC_HRPWM_CSG_SLOPE_CTRL_MODE_TRIANGULAR	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_CTRL_MODE_TRIANGULAR    \/**< Slope generation mode - Triangular slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_CTRL_MODE
XMC_HRPWM_CSG_SLOPE_CTRL_MODE_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_CTRL_MODE_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_CTRL_MODE
XMC_HRPWM_CSG_SLOPE_EXT_START	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_EXT_START$/;"	g
XMC_HRPWM_CSG_SLOPE_EXT_START_IGNORE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_START_IGNORE = 0U,  \/**< Slope generation on external start trigger is: Ignore *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_START
XMC_HRPWM_CSG_SLOPE_EXT_START_RESUME	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_START_RESUME,       \/**< Slope generation on external start trigger is: Resumes slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_START
XMC_HRPWM_CSG_SLOPE_EXT_START_STRT	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_START_STRT,         \/**< Slope generation on external start trigger is: Start\/restart slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_START
XMC_HRPWM_CSG_SLOPE_EXT_START_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_EXT_START_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_EXT_START
XMC_HRPWM_CSG_SLOPE_EXT_STOP	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_EXT_STOP$/;"	g
XMC_HRPWM_CSG_SLOPE_EXT_STOP_FREEZE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_STOP_FREEZE,       \/**< Slope generation on external stop trigger is: Freezes slope generation & feeds constantly$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_STOP
XMC_HRPWM_CSG_SLOPE_EXT_STOP_IGNORE	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_STOP_IGNORE = 0U,  \/**< Slope generation on external stop trigger is: Ignore *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_STOP
XMC_HRPWM_CSG_SLOPE_EXT_STOP_STP	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_EXT_STOP_STP,          \/**< Slope generation on external stop trigger is: Stops\/Halts the slope generation *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_EXT_STOP
XMC_HRPWM_CSG_SLOPE_EXT_STOP_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_EXT_STOP_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_EXT_STOP
XMC_HRPWM_CSG_SLOPE_START	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_START$/;"	g
XMC_HRPWM_CSG_SLOPE_START_DAC0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_START_DAC0  = HRPWM0_CSGFCG_S0STR_Msk,       \/**< Start slope generation for DAC0 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_START
XMC_HRPWM_CSG_SLOPE_START_DAC1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_START_DAC1  = HRPWM0_CSGFCG_S1STR_Msk,       \/**< Start slope generation for DAC1 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_START
XMC_HRPWM_CSG_SLOPE_START_DAC2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_START_DAC2  = HRPWM0_CSGFCG_S2STR_Msk        \/**< Start slope generation for DAC2 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_START
XMC_HRPWM_CSG_SLOPE_START_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_START_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_START
XMC_HRPWM_CSG_SLOPE_STEP_GAIN	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_STEP_GAIN$/;"	g
XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_1 = 0U,    \/**< slope step has an increment\/decrement of 1 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STEP_GAIN
XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_2,         \/**< slope step has an increment\/decrement of 2 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STEP_GAIN
XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_4	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_4,         \/**< slope step has an increment\/decrement of 4 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STEP_GAIN
XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_8	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STEP_GAIN_INC_DEC_BY_8          \/**< slope step has an increment\/decrement of 8 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STEP_GAIN
XMC_HRPWM_CSG_SLOPE_STEP_GAIN_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_STEP_GAIN_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_STEP_GAIN
XMC_HRPWM_CSG_SLOPE_STOP	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SLOPE_STOP$/;"	g
XMC_HRPWM_CSG_SLOPE_STOP_DAC0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STOP_DAC0  = HRPWM0_CSGFCG_S0STP_Msk,        \/**< Stop slope generation for DAC0 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STOP
XMC_HRPWM_CSG_SLOPE_STOP_DAC1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STOP_DAC1  = HRPWM0_CSGFCG_S1STP_Msk,        \/**< Stop slope generation for DAC1 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STOP
XMC_HRPWM_CSG_SLOPE_STOP_DAC2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SLOPE_STOP_DAC2  = HRPWM0_CSGFCG_S2STP_Msk         \/**< Stop slope generation for DAC2 *\/$/;"	e	enum:XMC_HRPWM_CSG_SLOPE_STOP
XMC_HRPWM_CSG_SLOPE_STOP_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SLOPE_STOP_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SLOPE_STOP
XMC_HRPWM_CSG_SWITCH_CMP_INPUT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SWITCH_CMP_INPUT$/;"	g
XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP0	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP0 = HRPWM0_CSGTRSG_SW0ST_Msk,  \/**< Request to switch the analog input connected to the comparator 0 between CINA and CINB *\/$/;"	e	enum:XMC_HRPWM_CSG_SWITCH_CMP_INPUT
XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP1	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP1 = HRPWM0_CSGTRSG_SW1ST_Msk,  \/**< Request to switch the analog input connected to the comparator 1 between CINA and CINB *\/$/;"	e	enum:XMC_HRPWM_CSG_SWITCH_CMP_INPUT
XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP2	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWITCH_CMP_INPUT_CMP2 = HRPWM0_CSGTRSG_SW2ST_Msk   \/**< Request to switch the analog input connected to the comparator 2 between CINA and CINB *\/$/;"	e	enum:XMC_HRPWM_CSG_SWITCH_CMP_INPUT
XMC_HRPWM_CSG_SWITCH_CMP_INPUT_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SWITCH_CMP_INPUT_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SWITCH_CMP_INPUT
XMC_HRPWM_CSG_SWSM	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_CSG_SWSM$/;"	g
XMC_HRPWM_CSG_SWSM_DSV1_NO_TRIGGER	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWSM_DSV1_NO_TRIGGER       \/**< DSV1 is used as initial DAC value & no conversion trigger generated *\/$/;"	e	enum:XMC_HRPWM_CSG_SWSM
XMC_HRPWM_CSG_SWSM_DSV1_W_TRIGGER	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWSM_DSV1_W_TRIGGER,       \/**< DSV1 is used as initial DAC value & conversion trigger is generated *\/$/;"	e	enum:XMC_HRPWM_CSG_SWSM
XMC_HRPWM_CSG_SWSM_DSV2_NO_TRIGGER	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWSM_DSV2_NO_TRIGGER,      \/**< DSV2 is used as initial DAC value & no conversion trigger generated *\/$/;"	e	enum:XMC_HRPWM_CSG_SWSM
XMC_HRPWM_CSG_SWSM_DSV2_W_TRIGGER	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWSM_DSV2_W_TRIGGER = 0U,  \/**< DSV2 is used as initial DAC value & conversion trigger is generated *\/$/;"	e	enum:XMC_HRPWM_CSG_SWSM
XMC_HRPWM_CSG_SWSM_t	xmc_hrpwm.h	/^} XMC_HRPWM_CSG_SWSM_t;$/;"	t	typeref:enum:XMC_HRPWM_CSG_SWSM
XMC_HRPWM_CSG_SetEventSW	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_SetEventSW(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_IRQ_ID_t event)$/;"	f
XMC_HRPWM_CSG_UpdateBlankingValue	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateBlankingValue(XMC_HRPWM_CSG_t *const csg, uint8_t value)$/;"	f
XMC_HRPWM_CSG_UpdateDACPrescaler	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateDACPrescaler(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_PRESCALER_DIVISION_t div_value)$/;"	f
XMC_HRPWM_CSG_UpdateDACRefDSV1	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateDACRefDSV1(XMC_HRPWM_CSG_t *const csg, uint32_t value)$/;"	f
XMC_HRPWM_CSG_UpdateDACRefDSV2	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateDACRefDSV2(XMC_HRPWM_CSG_t *const csg, uint32_t value)$/;"	f
XMC_HRPWM_CSG_UpdateDACStepGain	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateDACStepGain(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_SLOPE_STEP_GAIN_t gain)$/;"	f
XMC_HRPWM_CSG_UpdateFilterWindow	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdateFilterWindow(XMC_HRPWM_CSG_t *const csg, XMC_HRPWM_CSG_CMP_FILTER_WINDOW_t window)$/;"	f
XMC_HRPWM_CSG_UpdatePulseClk	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_CSG_UpdatePulseClk(XMC_HRPWM_CSG_t *const csg, uint32_t value) $/;"	f
XMC_HRPWM_CSG_t	xmc_hrpwm.h	/^typedef HRPWM0_CSG_Type XMC_HRPWM_CSG_t;$/;"	t
XMC_HRPWM_ClampComparatorOutput	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_ClampComparatorOutput(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_ClearPreScaler	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_ClearPreScaler(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_DAC_SLOPE_GEN_STATUS	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_DAC_SLOPE_GEN_STATUS$/;"	g
XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC0	xmc_hrpwm.h	/^  XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC0  = HRPWM0_CSGFSG_S0RB_Msk,   \/**< Slope generation status mask for DAC0 *\/$/;"	e	enum:XMC_HRPWM_DAC_SLOPE_GEN_STATUS
XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC1	xmc_hrpwm.h	/^  XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC1  = HRPWM0_CSGFSG_S1RB_Msk,   \/**< Slope generation status mask for DAC1 *\/$/;"	e	enum:XMC_HRPWM_DAC_SLOPE_GEN_STATUS
XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC2	xmc_hrpwm.h	/^  XMC_HRPWM_DAC_SLOPE_GEN_STATUS_DAC2  = HRPWM0_CSGFSG_S2RB_Msk    \/**< Slope generation status mask for DAC2 *\/$/;"	e	enum:XMC_HRPWM_DAC_SLOPE_GEN_STATUS
XMC_HRPWM_DAC_SLOPE_GEN_STATUS_t	xmc_hrpwm.h	/^} XMC_HRPWM_DAC_SLOPE_GEN_STATUS_t;$/;"	t	typeref:enum:XMC_HRPWM_DAC_SLOPE_GEN_STATUS
XMC_HRPWM_DisableBias	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableBias(XMC_HRPWM_t *const hrpwm)$/;"	f
XMC_HRPWM_DisableComparatorShadowTransfer	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableComparatorShadowTransfer(XMC_HRPWM_t *const hrpwm, uint32_t mask)$/;"	f
XMC_HRPWM_DisableCsgClock	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableCsgClock(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_DisableHRPowerMode	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableHRPowerMode(XMC_HRPWM_t *const hrpwm)$/;"	f
XMC_HRPWM_DisableHighResolutionPath	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableHighResolutionPath(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_DisableHighResolutionShadowTransfer	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_DisableHighResolutionShadowTransfer(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_DisableLowResolutionPath	xmc_hrpwm.h	/^ __STATIC_INLINE void XMC_HRPWM_DisableLowResolutionPath(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_EnableBias	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableBias(XMC_HRPWM_t *const hrpwm)$/;"	f
XMC_HRPWM_EnableComparatorShadowTransfer	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableComparatorShadowTransfer(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_EnableHRPowerMode	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableHRPowerMode(XMC_HRPWM_t *const hrpwm)$/;"	f
XMC_HRPWM_EnableHighResolutionPath	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableHighResolutionPath(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_EnableHighResolutionShadowTransfer	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableHighResolutionShadowTransfer(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_EnableLowResolutionPath	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_EnableLowResolutionPath(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_FUNC_STATUS	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_FUNC_STATUS$/;"	g
XMC_HRPWM_FUNC_STATUS_DISABLE	xmc_hrpwm.h	/^  XMC_HRPWM_FUNC_STATUS_DISABLE = 0U,       \/**< Function is disabled  *\/$/;"	e	enum:XMC_HRPWM_FUNC_STATUS
XMC_HRPWM_FUNC_STATUS_ENABLE	xmc_hrpwm.h	/^  XMC_HRPWM_FUNC_STATUS_ENABLE = 1U         \/**< Function is enabled  *\/$/;"	e	enum:XMC_HRPWM_FUNC_STATUS
XMC_HRPWM_FUNC_STATUS_t	xmc_hrpwm.h	/^} XMC_HRPWM_FUNC_STATUS_t;$/;"	t	typeref:enum:XMC_HRPWM_FUNC_STATUS
XMC_HRPWM_GetCMPInput	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_GetCMPInput(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_GetComparatorShadowTransferStatus	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_GetComparatorShadowTransferStatus(XMC_HRPWM_t *const hrpwm)$/;"	f
XMC_HRPWM_GetHighResolutionShadowTransferStatus	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_GetHighResolutionShadowTransferStatus(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_GetRunBitStatus	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_GetRunBitStatus(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_HRC_CMP_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_CMP_SEL$/;"	g
XMC_HRPWM_HRC_CMP_SEL_CSG0	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_CMP_SEL_CSG0 = 0U,       \/**< Comparator output of CSG0 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_CMP_SEL
XMC_HRPWM_HRC_CMP_SEL_CSG1	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_CMP_SEL_CSG1,            \/**< Comparator output of CSG1 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_CMP_SEL
XMC_HRPWM_HRC_CMP_SEL_CSG2	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_CMP_SEL_CSG2             \/**< Comparator output of CSG2 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_CMP_SEL
XMC_HRPWM_HRC_CMP_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_CMP_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_CMP_SEL
XMC_HRPWM_HRC_CONFIG	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_HRC_CONFIG$/;"	s
XMC_HRPWM_HRC_CONFIG_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_CONFIG_t;$/;"	t	typeref:struct:XMC_HRPWM_HRC_CONFIG
XMC_HRPWM_HRC_DT_TR_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_DT_TR_SEL$/;"	g
XMC_HRPWM_HRC_DT_TR_SEL_OVERFLOW	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_DT_TR_SEL_OVERFLOW     \/**< Source for shadow transfer trigger is dead time timer overflow. *\/$/;"	e	enum:XMC_HRPWM_HRC_DT_TR_SEL
XMC_HRPWM_HRC_DT_TR_SEL_TIMER	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_DT_TR_SEL_TIMER = 0U,  \/**< Source for shadow transfer trigger is CCU8 timer. *\/$/;"	e	enum:XMC_HRPWM_HRC_DT_TR_SEL
XMC_HRPWM_HRC_DT_TR_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_DT_TR_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_DT_TR_SEL
XMC_HRPWM_HRC_HR_EDGE	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_HR_EDGE$/;"	g
XMC_HRPWM_HRC_HR_EDGE_SEL_BOTH	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_HR_EDGE_SEL_BOTH,         \/**< Both edges high resolution signal positioning enabled *\/$/;"	e	enum:XMC_HRPWM_HRC_HR_EDGE
XMC_HRPWM_HRC_HR_EDGE_SEL_FALLING	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_HR_EDGE_SEL_FALLING,      \/**< Falling edge high resolution signal positioning enabled *\/$/;"	e	enum:XMC_HRPWM_HRC_HR_EDGE
XMC_HRPWM_HRC_HR_EDGE_SEL_NONE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_HR_EDGE_SEL_NONE          \/**< No high resolution signal positioning *\/$/;"	e	enum:XMC_HRPWM_HRC_HR_EDGE
XMC_HRPWM_HRC_HR_EDGE_SEL_RISING	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_HR_EDGE_SEL_RISING = 0U,  \/**< Rising edge high resolution signal positioning enabled *\/$/;"	e	enum:XMC_HRPWM_HRC_HR_EDGE
XMC_HRPWM_HRC_HR_EDGE_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_HR_EDGE_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_HR_EDGE
XMC_HRPWM_HRC_OUT_PASSIVE_LVL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_OUT_PASSIVE_LVL$/;"	g
XMC_HRPWM_HRC_OUT_PASSIVE_LVL_HIGH	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_OUT_PASSIVE_LVL_HIGH       \/**< Passive high output *\/$/;"	e	enum:XMC_HRPWM_HRC_OUT_PASSIVE_LVL
XMC_HRPWM_HRC_OUT_PASSIVE_LVL_LOW	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_OUT_PASSIVE_LVL_LOW = 0U,  \/**< Passive low output *\/$/;"	e	enum:XMC_HRPWM_HRC_OUT_PASSIVE_LVL
XMC_HRPWM_HRC_OUT_PASSIVE_LVL_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_OUT_PASSIVE_LVL_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_OUT_PASSIVE_LVL
XMC_HRPWM_HRC_SHADOW_TX	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_SHADOW_TX$/;"	g
XMC_HRPWM_HRC_SHADOW_TX_HRC0_DT_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC0_DT_VALUE   = 0x2U,     \/**< HRC0 shadow transfer mask for DCR & DCRF *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC0_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC0_VALUE      = 0x1U,     \/**< HRC0 shadow transfer mask for CR1 & CR2 *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC1_DT_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC1_DT_VALUE   = 0x20U,    \/**< HRC1 shadow transfer mask for DCR & DCRF *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC1_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC1_VALUE      = 0x10U,    \/**< HRC1 shadow transfer mask for CR1 & CR2 *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC2_DT_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC2_DT_VALUE   = 0x200U,   \/**< HRC2 shadow transfer mask for DCR & DCRF *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC2_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC2_VALUE      = 0x100U,   \/**< HRC2 shadow transfer mask for CR1 & CR2 *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC3_DT_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC3_DT_VALUE   = 0x2000U   \/**< HRC3 shadow transfer mask for DCR & DCRF *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_HRC3_VALUE	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SHADOW_TX_HRC3_VALUE      = 0x1000U,  \/**< HRC3 shadow transfer mask for CR1 & CR2 *\/$/;"	e	enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SHADOW_TX_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_SHADOW_TX_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_SHADOW_TX
XMC_HRPWM_HRC_SOURCE	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_SOURCE$/;"	g
XMC_HRPWM_HRC_SOURCE_0	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SOURCE_0 = 0U,  \/**< High resolution source 0 *\/$/;"	e	enum:XMC_HRPWM_HRC_SOURCE
XMC_HRPWM_HRC_SOURCE_1	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SOURCE_1        \/**< High resolution source 1 *\/$/;"	e	enum:XMC_HRPWM_HRC_SOURCE
XMC_HRPWM_HRC_SOURCE_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_SOURCE_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_SOURCE
XMC_HRPWM_HRC_SRC_CONFIG	xmc_hrpwm.h	/^typedef struct XMC_HRPWM_HRC_SRC_CONFIG$/;"	s
XMC_HRPWM_HRC_SRC_CONFIG_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_SRC_CONFIG_t;$/;"	t	typeref:struct:XMC_HRPWM_HRC_SRC_CONFIG
XMC_HRPWM_HRC_SRC_EDGE_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_SRC_EDGE_SEL$/;"	g
XMC_HRPWM_HRC_SRC_EDGE_SEL_BOTH	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_BOTH            \/**< source signal generation on both edges *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_EDGE_SEL
XMC_HRPWM_HRC_SRC_EDGE_SEL_DISABLED	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_DISABLED = 0U,  \/**< source signal generation disabled *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_EDGE_SEL
XMC_HRPWM_HRC_SRC_EDGE_SEL_FALLING	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_FALLING,        \/**< source signal generation on falling edge *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_EDGE_SEL
XMC_HRPWM_HRC_SRC_EDGE_SEL_RISING	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_RISING,         \/**< source signal generation on rising edge *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_EDGE_SEL
XMC_HRPWM_HRC_SRC_EDGE_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_SRC_EDGE_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_SRC_EDGE_SEL
XMC_HRPWM_HRC_SRC_INPUT	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_SRC_INPUT$/;"	g
XMC_HRPWM_HRC_SRC_INPUT_CCU	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_INPUT_CCU = 0U,       \/**< Source selector is controlled via CCU timer signal *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_INPUT
XMC_HRPWM_HRC_SRC_INPUT_CSG	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_INPUT_CSG             \/**< Source selector is controlled via CSG output signal *\/$/;"	e	enum:XMC_HRPWM_HRC_SRC_INPUT
XMC_HRPWM_HRC_SRC_INPUT_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_SRC_INPUT_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_SRC_INPUT
XMC_HRPWM_HRC_SetCompare1	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_HRC_SetCompare1(XMC_HRPWM_HRC_t *const hrc, const uint8_t cr1_value)$/;"	f
XMC_HRPWM_HRC_SetCompare2	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_HRC_SetCompare2(XMC_HRPWM_HRC_t *const hrc, const uint8_t cr2_value)$/;"	f
XMC_HRPWM_HRC_SetDeadTimeFalling	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_HRC_SetDeadTimeFalling(XMC_HRPWM_HRC_t *const hrc, uint16_t dcf_value)$/;"	f
XMC_HRPWM_HRC_SetDeadTimeRising	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_HRC_SetDeadTimeRising(XMC_HRPWM_HRC_t *const hrc, uint16_t dcr_value)$/;"	f
XMC_HRPWM_HRC_Set_HR_Source	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_HRC_Set_HR_Source(XMC_HRPWM_HRC_t *const hrc, XMC_HRPWM_HRC_SOURCE_t source)$/;"	f
XMC_HRPWM_HRC_TIMER_SEL	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HRC_TIMER_SEL$/;"	g
XMC_HRPWM_HRC_TIMER_SEL_CCU_CC0	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_TIMER_SEL_CCU_CC0 = 0U,  \/**< CCU timer 0 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_TIMER_SEL
XMC_HRPWM_HRC_TIMER_SEL_CCU_CC1	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_TIMER_SEL_CCU_CC1,       \/**< CCU timer 1 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_TIMER_SEL
XMC_HRPWM_HRC_TIMER_SEL_CCU_CC2	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_TIMER_SEL_CCU_CC2,       \/**< CCU timer 2 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_TIMER_SEL
XMC_HRPWM_HRC_TIMER_SEL_CCU_CC3	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_TIMER_SEL_CCU_CC3        \/**< CCU timer 3 selected *\/$/;"	e	enum:XMC_HRPWM_HRC_TIMER_SEL
XMC_HRPWM_HRC_TIMER_SEL_t	xmc_hrpwm.h	/^} XMC_HRPWM_HRC_TIMER_SEL_t;$/;"	t	typeref:enum:XMC_HRPWM_HRC_TIMER_SEL
XMC_HRPWM_HRC_t	xmc_hrpwm.h	/^typedef HRPWM0_HRC_Type XMC_HRPWM_HRC_t;$/;"	t
XMC_HRPWM_HR_LOGIC	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HR_LOGIC$/;"	g
XMC_HRPWM_HR_LOGIC_NOT_WORKING	xmc_hrpwm.h	/^  XMC_HRPWM_HR_LOGIC_NOT_WORKING = 0U,     \/**< High resolution signal path is switched off for all HRC channels *\/$/;"	e	enum:XMC_HRPWM_HR_LOGIC
XMC_HRPWM_HR_LOGIC_WORKING	xmc_hrpwm.h	/^  XMC_HRPWM_HR_LOGIC_WORKING               \/**< High resolution signal path is switched on for all HRC channels *\/$/;"	e	enum:XMC_HRPWM_HR_LOGIC
XMC_HRPWM_HR_LOGIC_t	xmc_hrpwm.h	/^} XMC_HRPWM_HR_LOGIC_t;$/;"	t	typeref:enum:XMC_HRPWM_HR_LOGIC
XMC_HRPWM_HR_PATH	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_HR_PATH$/;"	g
XMC_HRPWM_HR_PATH_HRC0	xmc_hrpwm.h	/^  XMC_HRPWM_HR_PATH_HRC0 = HRPWM0_HRCCFG_HRC0E_Msk,  \/**< HRC0 path selected for High resolution *\/$/;"	e	enum:XMC_HRPWM_HR_PATH
XMC_HRPWM_HR_PATH_HRC1	xmc_hrpwm.h	/^  XMC_HRPWM_HR_PATH_HRC1 = HRPWM0_HRCCFG_HRC1E_Msk,  \/**< HRC1 path selected for High resolution *\/$/;"	e	enum:XMC_HRPWM_HR_PATH
XMC_HRPWM_HR_PATH_HRC2	xmc_hrpwm.h	/^  XMC_HRPWM_HR_PATH_HRC2 = HRPWM0_HRCCFG_HRC2E_Msk,  \/**< HRC2 path selected for High resolution *\/$/;"	e	enum:XMC_HRPWM_HR_PATH
XMC_HRPWM_HR_PATH_HRC3	xmc_hrpwm.h	/^  XMC_HRPWM_HR_PATH_HRC3 = HRPWM0_HRCCFG_HRC3E_Msk,  \/**< HRC3 path selected for High resolution *\/$/;"	e	enum:XMC_HRPWM_HR_PATH
XMC_HRPWM_HR_PATH_t	xmc_hrpwm.h	/^} XMC_HRPWM_HR_PATH_t;$/;"	t	typeref:enum:XMC_HRPWM_HR_PATH
XMC_HRPWM_IsComparatorClamped	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_IsComparatorClamped(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_IsComparatorRunning	xmc_hrpwm.h	/^__STATIC_INLINE bool XMC_HRPWM_IsComparatorRunning(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_IsDacRunning	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_IsDacRunning(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_IsPrescalerRunning	xmc_hrpwm.h	/^__STATIC_INLINE uint32_t XMC_HRPWM_IsPrescalerRunning(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_IsSlopeGenerationRunning	xmc_hrpwm.h	/^__STATIC_INLINE bool XMC_HRPWM_IsSlopeGenerationRunning(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_LR_PATH	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_LR_PATH$/;"	g
XMC_HRPWM_LR_PATH_HRC0	xmc_hrpwm.h	/^  XMC_HRPWM_LR_PATH_HRC0 = HRPWM0_HRCCFG_LRC0E_Msk,  \/**< LRC0 path selected for Low resolution *\/$/;"	e	enum:XMC_HRPWM_LR_PATH
XMC_HRPWM_LR_PATH_HRC1	xmc_hrpwm.h	/^  XMC_HRPWM_LR_PATH_HRC1 = HRPWM0_HRCCFG_LRC1E_Msk,  \/**< LRC0 path selected for Low resolution *\/$/;"	e	enum:XMC_HRPWM_LR_PATH
XMC_HRPWM_LR_PATH_HRC2	xmc_hrpwm.h	/^  XMC_HRPWM_LR_PATH_HRC2 = HRPWM0_HRCCFG_LRC2E_Msk,  \/**< LRC0 path selected for Low resolution *\/$/;"	e	enum:XMC_HRPWM_LR_PATH
XMC_HRPWM_LR_PATH_HRC3	xmc_hrpwm.h	/^  XMC_HRPWM_LR_PATH_HRC3 = HRPWM0_HRCCFG_LRC3E_Msk   \/**< LRC0 path selected for Low resolution *\/$/;"	e	enum:XMC_HRPWM_LR_PATH
XMC_HRPWM_LR_PATH_t	xmc_hrpwm.h	/^} XMC_HRPWM_LR_PATH_t;$/;"	t	typeref:enum:XMC_HRPWM_LR_PATH
XMC_HRPWM_MAP_H	xmc_hrpwm_map.h	66;"	d
XMC_HRPWM_ModuleClkFreq	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_ModuleClkFreq(XMC_HRPWM_t *const hrpwm, const XMC_HRPWM_CLK_FREQ_t clk_freq)$/;"	f
XMC_HRPWM_SHADOW_TX	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_SHADOW_TX$/;"	g
XMC_HRPWM_SHADOW_TX_DAC0	xmc_hrpwm.h	/^  XMC_HRPWM_SHADOW_TX_DAC0 = HRPWM0_CSGTRC_D0SEC_Msk,  \/**< Shadow transfer mask for DAC0 - reference value 1 & Pulse swallow value *\/$/;"	e	enum:XMC_HRPWM_SHADOW_TX
XMC_HRPWM_SHADOW_TX_DAC1	xmc_hrpwm.h	/^  XMC_HRPWM_SHADOW_TX_DAC1 = HRPWM0_CSGTRC_D1SEC_Msk,  \/**< Shadow transfer mask for DAC1 - reference value 1 & Pulse swallow value *\/$/;"	e	enum:XMC_HRPWM_SHADOW_TX
XMC_HRPWM_SHADOW_TX_DAC2	xmc_hrpwm.h	/^  XMC_HRPWM_SHADOW_TX_DAC2 = HRPWM0_CSGTRC_D2SEC_Msk   \/**< Shadow transfer mask for DAC2 - reference value 1 & Pulse swallow value *\/$/;"	e	enum:XMC_HRPWM_SHADOW_TX
XMC_HRPWM_SHADOW_TX_DAC_t	xmc_hrpwm.h	/^} XMC_HRPWM_SHADOW_TX_DAC_t;$/;"	t	typeref:enum:XMC_HRPWM_SHADOW_TX
XMC_HRPWM_STATUS	xmc_hrpwm.h	/^typedef enum XMC_HRPWM_STATUS$/;"	g
XMC_HRPWM_STATUS_BUSY	xmc_hrpwm.h	/^  XMC_HRPWM_STATUS_BUSY,                 \/**< Driver busy, cannot handle request *\/$/;"	e	enum:XMC_HRPWM_STATUS
XMC_HRPWM_STATUS_ERROR	xmc_hrpwm.h	/^  XMC_HRPWM_STATUS_ERROR                 \/**< Driver cannot fulfill request, error occurred *\/$/;"	e	enum:XMC_HRPWM_STATUS
XMC_HRPWM_STATUS_OK	xmc_hrpwm.h	/^  XMC_HRPWM_STATUS_OK = 0U,              \/**< Driver successfully completed the request *\/$/;"	e	enum:XMC_HRPWM_STATUS
XMC_HRPWM_STATUS_t	xmc_hrpwm.h	/^} XMC_HRPWM_STATUS_t;$/;"	t	typeref:enum:XMC_HRPWM_STATUS
XMC_HRPWM_SetCsgPowerMode	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_SetCsgPowerMode(XMC_HRPWM_t *const hrpwm, $/;"	f
XMC_HRPWM_StartComparator	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StartComparator(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_StartDac	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StartDac(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_StartSlopeGeneration	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StartSlopeGeneration(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_StopComparator	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StopComparator(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_StopDac	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StopDac(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_StopSlopeGeneration	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_StopSlopeGeneration(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_UnClampComparatorOutput	xmc_hrpwm.h	/^__STATIC_INLINE void XMC_HRPWM_UnClampComparatorOutput(XMC_HRPWM_t *const hrpwm, const uint32_t mask)$/;"	f
XMC_HRPWM_t	xmc_hrpwm.h	/^typedef HRPWM0_Type XMC_HRPWM_t;$/;"	t
XMC_I2C0_CH0	xmc_i2c.h	117;"	d
XMC_I2C0_CH1	xmc_i2c.h	118;"	d
XMC_I2C1_CH0	xmc_i2c.h	122;"	d
XMC_I2C1_CH1	xmc_i2c.h	123;"	d
XMC_I2C2_CH0	xmc_i2c.h	127;"	d
XMC_I2C2_CH1	xmc_i2c.h	128;"	d
XMC_I2C_10BIT_ADDR_GROUP	xmc_i2c.h	131;"	d
XMC_I2C_CH_CMD	xmc_i2c.h	/^typedef enum XMC_I2C_CH_CMD$/;"	g
XMC_I2C_CH_CMD_READ	xmc_i2c.h	/^  XMC_I2C_CH_CMD_READ                              \/**< I2C Command Read *\/$/;"	e	enum:XMC_I2C_CH_CMD
XMC_I2C_CH_CMD_WRITE	xmc_i2c.h	/^  XMC_I2C_CH_CMD_WRITE,                            \/**< I2C Command Write *\/$/;"	e	enum:XMC_I2C_CH_CMD
XMC_I2C_CH_CMD_t	xmc_i2c.h	/^} XMC_I2C_CH_CMD_t;$/;"	t	typeref:enum:XMC_I2C_CH_CMD
XMC_I2C_CH_CONFIG	xmc_i2c.h	/^typedef struct XMC_I2C_CH_CONFIG$/;"	s
XMC_I2C_CH_CONFIG_t	xmc_i2c.h	/^} XMC_I2C_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_I2C_CH_CONFIG
XMC_I2C_CH_ClearStatusFlag	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)$/;"	f
XMC_I2C_CH_ConfigExternalInputSignalToBRG	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2C_CH_DisableAcknowledgeAddress0	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_DisableAcknowledgeAddress0(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_DisableDataTransmission	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_DisableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_DisableMasterClock	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_EVENT	xmc_i2c.h	/^typedef enum XMC_I2C_CH_EVENT$/;"	g
XMC_I2C_CH_EVENT_ACK	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_ACK = USIC_CH_PCR_IICMode_ACKIEN_Msk                                   \/**< ACK received event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_ALTERNATIVE_RECEIVE	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   \/**< Alternate receive event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_ARBITRATION_LOST	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_ARBITRATION_LOST = USIC_CH_PCR_IICMode_ARLIEN_Msk,                     \/**< Arbitration lost event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_BAUD_RATE_GENERATOR	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, \/**< Baudrate generator event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_DATA_LOST	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  \/**< Data lost event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_ERROR	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_ERROR = USIC_CH_PCR_IICMode_ERRIEN_Msk,	                              \/**< Error condition event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_NACK	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_NACK = USIC_CH_PCR_IICMode_NACKIEN_Msk,                                \/**< NACK received event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_RECEIVE_START	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  \/**< Receive start event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_REPEATED_START_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_REPEATED_START_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_RSCRIEN_Msk,   \/**< Repeated start condition received event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_SLAVE_READ_REQUEST	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_SLAVE_READ_REQUEST = USIC_CH_PCR_IICMode_SRRIEN_Msk,                   \/**< Slave read request event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_STANDARD_RECEIVE	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   \/**< Receive event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_START_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_START_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_SCRIEN_Msk,             \/**< Start condition received event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_STOP_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_STOP_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_PCRIEN_Msk,              \/**< Stop condition received event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_TRANSMIT_BUFFER	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  \/**< Transmit buffer event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_TRANSMIT_SHIFT	xmc_i2c.h	/^  XMC_I2C_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  \/**< Transmit shift event *\/$/;"	e	enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EVENT_t	xmc_i2c.h	/^} XMC_I2C_CH_EVENT_t;$/;"	t	typeref:enum:XMC_I2C_CH_EVENT
XMC_I2C_CH_EnableAcknowledgeAddress0	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_EnableAcknowledgeAddress0(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_EnableDataTransmission	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_EnableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_EnableMasterClock	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_GetReceiverStatusFlag	xmc_i2c.h	/^__STATIC_INLINE uint8_t XMC_I2C_CH_GetReceiverStatusFlag(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_GetStatusFlag	xmc_i2c.h	/^__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_INPUT	xmc_i2c.h	/^typedef enum XMC_I2C_CH_INPUT$/;"	g
XMC_I2C_CH_INPUT_SCL	xmc_i2c.h	/^  XMC_I2C_CH_INPUT_SCL = 1U,  \/**< selection of scl input stage *\/$/;"	e	enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INPUT_SCL1	xmc_i2c.h	/^  XMC_I2C_CH_INPUT_SCL1 = 4U$/;"	e	enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INPUT_SDA	xmc_i2c.h	/^  XMC_I2C_CH_INPUT_SDA = 0U,   \/**< selection of sda input stage *\/$/;"	e	enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INPUT_SDA1	xmc_i2c.h	/^  XMC_I2C_CH_INPUT_SDA1 = 3U,$/;"	e	enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INPUT_SDA2	xmc_i2c.h	/^  XMC_I2C_CH_INPUT_SDA2 = 5U,$/;"	e	enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INPUT_t	xmc_i2c.h	/^} XMC_I2C_CH_INPUT_t;$/;"	t	typeref:enum:XMC_I2C_CH_INPUT
XMC_I2C_CH_INTERRUPT_NODE_POINTER	xmc_i2c.h	/^typedef enum XMC_I2C_CH_INTERRUPT_NODE_POINTER$/;"	g
XMC_I2C_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE	xmc_i2c.h	/^  XMC_I2C_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,  \/**< Node pointer for alternate receive interrupt *\/$/;"	e	enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_INTERRUPT_NODE_POINTER_PROTOCOL	xmc_i2c.h	/^  XMC_I2C_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL   \/**< Node pointer for protocol related interrupts *\/$/;"	e	enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_INTERRUPT_NODE_POINTER_RECEIVE	xmc_i2c.h	/^  XMC_I2C_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,  \/**< Node pointer for receive interrupt *\/$/;"	e	enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER	xmc_i2c.h	/^  XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER, \/**< Node pointer for transmit buffer interrupt *\/$/;"	e	enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT	xmc_i2c.h	/^  XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT, \/**< Node pointer for transmit shift interrupt *\/$/;"	e	enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_INTERRUPT_NODE_POINTER_t	xmc_i2c.h	/^} XMC_I2C_CH_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_I2C_CH_INTERRUPT_NODE_POINTER
XMC_I2C_CH_RECEIVER_STATUS_FLAG	xmc_i2c.h	/^typedef enum XMC_I2C_CH_RECEIVER_STATUS_FLAG$/;"	g
XMC_I2C_CH_RECEIVER_STATUS_FLAG_ACK	xmc_i2c.h	/^  XMC_I2C_CH_RECEIVER_STATUS_FLAG_ACK = 0x1U,      \/**< Bit 8:  Value of Received Acknowledgement bit *\/$/;"	e	enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_RECEIVER_STATUS_FLAG_ADR	xmc_i2c.h	/^  XMC_I2C_CH_RECEIVER_STATUS_FLAG_ADR = 0x10       \/**< Bit 12: A 0 at this bit position indicates that the programmed address $/;"	e	enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_RECEIVER_STATUS_FLAG_ERR	xmc_i2c.h	/^  XMC_I2C_CH_RECEIVER_STATUS_FLAG_ERR = 0x8U,      \/**< Bit 11: A 1 at this bit position indicates an incomplete\/erroneous $/;"	e	enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_RECEIVER_STATUS_FLAG_FIN	xmc_i2c.h	/^  XMC_I2C_CH_RECEIVER_STATUS_FLAG_FIN = 0x2U,      \/**< Bit 9:  A 1 at this bit position indicates that after a (repeated) start condition $/;"	e	enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_RECEIVER_STATUS_FLAG_MODE	xmc_i2c.h	/^  XMC_I2C_CH_RECEIVER_STATUS_FLAG_MODE = 0x4U,     \/**< Bit 10: A 0 at this bit position indicates that the data byte has been received $/;"	e	enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_RECEIVER_STATUS_FLAG_t	xmc_i2c.h	/^} XMC_I2C_CH_RECEIVER_STATUS_FLAG_t;$/;"	t	typeref:enum:XMC_I2C_CH_RECEIVER_STATUS_FLAG
XMC_I2C_CH_STATUS	xmc_i2c.h	/^typedef enum XMC_I2C_CH_STATUS$/;"	g
XMC_I2C_CH_STATUS_BUSY	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_BUSY     \/**< Status BUSY *\/$/;"	e	enum:XMC_I2C_CH_STATUS
XMC_I2C_CH_STATUS_ERROR	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_ERROR,   \/**< Status ERROR *\/$/;"	e	enum:XMC_I2C_CH_STATUS
XMC_I2C_CH_STATUS_FLAG	xmc_i2c.h	/^typedef enum XMC_I2C_CH_STATUS_FLAG$/;"	g
XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED = USIC_CH_PSR_IICMode_ACK_Msk,                       \/**< ACK received status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_IICMode_AIF_Msk,     \/**< Alternate receive indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST = USIC_CH_PSR_IICMode_ARL_Msk,                   \/**< Arbitration lost status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_IICMode_BRGIF_Msk    \/**< Baud rate generator indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_DATA_LOST_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_IICMode_DLIF_Msk,              \/**< Data lost indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_ERROR	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_ERROR = USIC_CH_PSR_IICMode_ERR_Msk,                              \/**< Error status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED = USIC_CH_PSR_IICMode_NACK_Msk,                     \/**< NACK received status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_RECEIVER_START_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_IICMode_RSIF_Msk,         \/**< Receive start indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_IICMode_RIF_Msk,                 \/**< Receive indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_RSCR_Msk, \/**< Repeated start condition received status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_SLAVE_READ_REQUESTED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_SLAVE_READ_REQUESTED = USIC_CH_PSR_IICMode_SRR_Msk,               \/**< Slave read requested status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_SLAVE_SELECT	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_SLAVE_SELECT = USIC_CH_PSR_IICMode_SLSEL_Msk,                     \/**< Slave select status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_SCR_Msk,           \/**< Start condition received status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_PCR_Msk,            \/**< Stop condition received status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_IICMode_TBIF_Msk,        \/**< Transmit buffer indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_IICMode_TSIF_Msk,         \/**< Transmit shift indication status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND = USIC_CH_PSR_IICMode_WTDF_Msk,              \/**< Wrong TDF status *\/$/;"	e	enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_FLAG_t	xmc_i2c.h	/^} XMC_I2C_CH_STATUS_FLAG_t;$/;"	t	typeref:enum:XMC_I2C_CH_STATUS_FLAG
XMC_I2C_CH_STATUS_OK	xmc_i2c.h	/^  XMC_I2C_CH_STATUS_OK,      \/**< Status OK *\/$/;"	e	enum:XMC_I2C_CH_STATUS
XMC_I2C_CH_STATUS_t	xmc_i2c.h	/^} XMC_I2C_CH_STATUS_t;$/;"	t	typeref:enum:XMC_I2C_CH_STATUS
XMC_I2C_CH_SelectInterruptNodePointer	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2C_CH_SetInputSource	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_INPUT_t input, const uint8_t source)$/;"	f
XMC_I2C_CH_SetInterruptNodePointer	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2C_CH_Start	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2C_CH_TriggerServiceRequest	xmc_i2c.h	/^__STATIC_INLINE void XMC_I2C_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)$/;"	f
XMC_I2C_H	xmc_i2c.h	82;"	d
XMC_I2S0_CH0	xmc_i2s.h	90;"	d
XMC_I2S0_CH1	xmc_i2s.h	91;"	d
XMC_I2S1_CH0	xmc_i2s.h	95;"	d
XMC_I2S1_CH1	xmc_i2s.h	96;"	d
XMC_I2S2_CH0	xmc_i2s.h	100;"	d
XMC_I2S2_CH1	xmc_i2s.h	101;"	d
XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT	xmc_i2s.h	/^typedef enum XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT$/;"	g
XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1	xmc_i2s.h	/^  XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   \/**< Clock obtained as input from master: DX1*\/$/;"	e	enum:XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK	xmc_i2s.h	/^  XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK, \/**< Baudrate Generator shift clock output: SCLK*\/$/;"	e	enum:XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_t	xmc_i2s.h	/^} XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_t;$/;"	t	typeref:enum:XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_I2S_CH_BUS_MODE	xmc_i2s.h	/^typedef enum XMC_I2S_CH_BUS_MODE$/;"	g
XMC_I2S_CH_BUS_MODE_MASTER	xmc_i2s.h	/^  XMC_I2S_CH_BUS_MODE_MASTER, \/**< I2S Master *\/$/;"	e	enum:XMC_I2S_CH_BUS_MODE
XMC_I2S_CH_BUS_MODE_SLAVE	xmc_i2s.h	/^  XMC_I2S_CH_BUS_MODE_SLAVE   \/**< I2S Slave *\/$/;"	e	enum:XMC_I2S_CH_BUS_MODE
XMC_I2S_CH_BUS_MODE_t	xmc_i2s.h	/^} XMC_I2S_CH_BUS_MODE_t;$/;"	t	typeref:enum:XMC_I2S_CH_BUS_MODE
XMC_I2S_CH_CHANNEL	xmc_i2s.h	/^typedef enum XMC_I2S_CH_CHANNEL$/;"	g
XMC_I2S_CH_CHANNEL_1_LEFT	xmc_i2s.h	/^  XMC_I2S_CH_CHANNEL_1_LEFT = 0U,  \/**< Channel 1 (left) *\/$/;"	e	enum:XMC_I2S_CH_CHANNEL
XMC_I2S_CH_CHANNEL_2_RIGHT	xmc_i2s.h	/^  XMC_I2S_CH_CHANNEL_2_RIGHT = 1U  \/**< Channel 2 (right) *\/$/;"	e	enum:XMC_I2S_CH_CHANNEL
XMC_I2S_CH_CHANNEL_t	xmc_i2s.h	/^} XMC_I2S_CH_CHANNEL_t;$/;"	t	typeref:enum:XMC_I2S_CH_CHANNEL
XMC_I2S_CH_CONFIG	xmc_i2s.h	/^typedef struct XMC_I2S_CH_CONFIG$/;"	s
XMC_I2S_CH_CONFIG_t	xmc_i2s.h	/^} XMC_I2S_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_I2S_CH_CONFIG
XMC_I2S_CH_ClearStatusFlag	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)$/;"	f
XMC_I2S_CH_ConfigureShiftClockOutput	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_DisableDataTransmission	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_DisableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_DisableDelayCompensation	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_DisableInputInversion	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_DisableInputInversion(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_DisableMasterClock	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_EVENT	xmc_i2s.h	/^typedef enum XMC_I2S_CH_EVENT$/;"	g
XMC_I2S_CH_EVENT_ALTERNATIVE_RECEIVE	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   \/**< Alternate receive event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_BAUD_RATE_GENERATOR	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, \/**< Baudrate generator event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_DATA_LOST	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  \/**< Data lost event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_DX2TIEN_ACTIVATED	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_DX2TIEN_ACTIVATED   = USIC_CH_PCR_IISMode_DX2TIEN_Msk << 2U   \/**< WA input signal transition event*\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_RECEIVE_START	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  \/**< Receive start event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_STANDARD_RECEIVE	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   \/**< Receive event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_TRANSMIT_BUFFER	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  \/**< Transmit buffer event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_TRANSMIT_SHIFT	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  \/**< Transmit shift event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_WA_FALLING_EDGE	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_WA_FALLING_EDGE     = USIC_CH_PCR_IISMode_WAFEIEN_Msk << 2U,  \/**< WA falling edge event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_WA_GENERATION_END	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_WA_GENERATION_END   = USIC_CH_PCR_IISMode_ENDIEN_Msk << 2U,   \/**< END event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_WA_RISING_EDGE	xmc_i2s.h	/^  XMC_I2S_CH_EVENT_WA_RISING_EDGE      = USIC_CH_PCR_IISMode_WAREIEN_Msk << 2U,  \/**< WA rising edge event *\/$/;"	e	enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EVENT_t	xmc_i2s.h	/^} XMC_I2S_CH_EVENT_t;$/;"	t	typeref:enum:XMC_I2S_CH_EVENT
XMC_I2S_CH_EnableDataTransmission	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_EnableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_EnableDelayCompensation	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_EnableInputInversion	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_EnableInputInversion(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_EnableMasterClock	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_GetStatusFlag	xmc_i2s.h	/^__STATIC_INLINE uint32_t XMC_I2S_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_INPUT	xmc_i2s.h	/^typedef enum XMC_I2S_CH_INPUT$/;"	g
XMC_I2S_CH_INPUT_DIN0	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_DIN0 = 0UL,         \/**< Data input stage 0 *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_DIN1	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_DIN1 = 3UL,         \/**< Data input stage 1 *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_DIN2	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_DIN2 = 4UL,         \/**< Data input stage 2 *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_DIN3	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_DIN3 = 5UL          \/**< Data input stage 3 *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_SLAVE_SCLKIN	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_SLAVE_SCLKIN = 1UL, \/**< Clock input stage *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_SLAVE_WA	xmc_i2s.h	/^  XMC_I2S_CH_INPUT_SLAVE_WA = 2UL,     \/**< WA input stage *\/$/;"	e	enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INPUT_t	xmc_i2s.h	/^} XMC_I2S_CH_INPUT_t;$/;"	t	typeref:enum:XMC_I2S_CH_INPUT
XMC_I2S_CH_INTERRUPT_NODE_POINTER	xmc_i2s.h	/^typedef enum XMC_I2S_CH_INTERRUPT_NODE_POINTER$/;"	g
XMC_I2S_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE	xmc_i2s.h	/^  XMC_I2S_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,  \/**< Node pointer for alternate receive interrupt *\/$/;"	e	enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_INTERRUPT_NODE_POINTER_PROTOCOL	xmc_i2s.h	/^  XMC_I2S_CH_INTERRUPT_NODE_POINTER_PROTOCOL          = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            \/**< Node pointer for protocol related interrupts *\/$/;"	e	enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_INTERRUPT_NODE_POINTER_RECEIVE	xmc_i2s.h	/^  XMC_I2S_CH_INTERRUPT_NODE_POINTER_RECEIVE           = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,            \/**< Node pointer for receive interrupt *\/$/;"	e	enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER	xmc_i2s.h	/^  XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER,    \/**< Node pointer for transmit buffer interrupt *\/$/;"	e	enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT	xmc_i2s.h	/^  XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT    = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,     \/**< Node pointer for transmit shift interrupt *\/$/;"	e	enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_INTERRUPT_NODE_POINTER_t	xmc_i2s.h	/^} XMC_I2S_CH_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_I2S_CH_INTERRUPT_NODE_POINTER
XMC_I2S_CH_Receive	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CHANNEL_t channel_number)$/;"	f
XMC_I2S_CH_STATUS	xmc_i2s.h	/^typedef enum XMC_I2S_CH_STATUS$/;"	g
XMC_I2S_CH_STATUS_BUSY	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_BUSY     \/**< Status BUSY *\/$/;"	e	enum:XMC_I2S_CH_STATUS
XMC_I2S_CH_STATUS_ERROR	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_ERROR,   \/**< Status ERROR *\/$/;"	e	enum:XMC_I2S_CH_STATUS
XMC_I2S_CH_STATUS_FLAG	xmc_i2s.h	/^typedef enum XMC_I2S_CH_STATUS_FLAG$/;"	g
XMC_I2S_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_AIF_Msk,  \/**< Alternate receive indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_IISMode_BRGIF_Msk \/**< Baud rate generator indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_DATA_LOST_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_IISMode_DLIF_Msk,           \/**< Data lost indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_DX2S	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_IISMode_DX2S_Msk,                           \/**< Status of WA input(DX2) signal*\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_DX2T_EVENT_DETECTED	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_IISMode_DX2TEV_Msk,          \/**< Status for WA input signal transition *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_RECEIVER_START_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_IISMode_RSIF_Msk,      \/**< Receive start indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_RECEIVE_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_RIF_Msk,              \/**< Receive indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_IISMode_TBIF_Msk,     \/**< Transmit buffer indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_IISMode_TSIF_Msk,      \/**< Transmit shift indication status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_WA_FALLING_EDGE_EVENT	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_WA_FALLING_EDGE_EVENT = USIC_CH_PSR_IISMode_WAFE_Msk,          \/**< Falling edge of the WA output$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_WA_GENERATION_END	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_WA_GENERATION_END = USIC_CH_PSR_IISMode_END_Msk,               \/**< The WA generation has ended *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_WA_RISING_EDGE_EVENT	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_WA_RISING_EDGE_EVENT = USIC_CH_PSR_IISMode_WARE_Msk,           \/**< Rising edge of the WA output$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_WORD_ADDRESS	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_FLAG_WORD_ADDRESS = USIC_CH_PSR_IISMode_WA_Msk,                     \/**< Word Address status *\/$/;"	e	enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_FLAG_t	xmc_i2s.h	/^} XMC_I2S_CH_STATUS_FLAG_t;$/;"	t	typeref:enum:XMC_I2S_CH_STATUS_FLAG
XMC_I2S_CH_STATUS_OK	xmc_i2s.h	/^  XMC_I2S_CH_STATUS_OK,      \/**< Status OK *\/$/;"	e	enum:XMC_I2S_CH_STATUS
XMC_I2S_CH_STATUS_t	xmc_i2s.h	/^} XMC_I2S_CH_STATUS_t;$/;"	t	typeref:enum:XMC_I2S_CH_STATUS
XMC_I2S_CH_SelectInterruptNodePointer	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_SetBitOrderLsbFirst	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_SetBitOrderMsbFirst	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_SetFrameLength	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)$/;"	f
XMC_I2S_CH_SetInputSource	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetInputSource(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_SetInterruptNodePointer	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_CH_SetWordLength	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)$/;"	f
XMC_I2S_CH_Start	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_Start(XMC_USIC_CH_t *const channel)$/;"	f
XMC_I2S_CH_TriggerServiceRequest	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)$/;"	f
XMC_I2S_CH_WA_POLARITY	xmc_i2s.h	/^typedef enum XMC_I2S_CH_WA_POLARITY$/;"	g
XMC_I2S_CH_WA_POLARITY_DIRECT	xmc_i2s.h	/^  XMC_I2S_CH_WA_POLARITY_DIRECT = 0x0UL,                                    \/**< The SELO outputs have the same polarity$/;"	e	enum:XMC_I2S_CH_WA_POLARITY
XMC_I2S_CH_WA_POLARITY_INVERTED	xmc_i2s.h	/^  XMC_I2S_CH_WA_POLARITY_INVERTED = 0x1UL << USIC_CH_PCR_IISMode_SELINV_Pos \/**< The SELO outputs have the inverted$/;"	e	enum:XMC_I2S_CH_WA_POLARITY
XMC_I2S_CH_WA_POLARITY_t	xmc_i2s.h	/^} XMC_I2S_CH_WA_POLARITY_t;$/;"	t	typeref:enum:XMC_I2S_CH_WA_POLARITY
XMC_I2S_CH_WordAddressSignalPolarity	xmc_i2s.h	/^__STATIC_INLINE void XMC_I2S_CH_WordAddressSignalPolarity(XMC_USIC_CH_t *const channel,$/;"	f
XMC_I2S_H_	xmc_i2s.h	65;"	d
XMC_LEDTS0	xmc_ledts.h	121;"	d
XMC_LEDTS0	xmc_ledts.h	169;"	d
XMC_LEDTS0_FN	xmc_vadc_map.h	83;"	d
XMC_LEDTS1	xmc_ledts.h	128;"	d
XMC_LEDTS1	xmc_ledts.h	173;"	d
XMC_LEDTS1_FN	xmc_vadc_map.h	84;"	d
XMC_LEDTS2	xmc_ledts.h	135;"	d
XMC_LEDTS_ACCUMULATION_COUNT	xmc_ledts.h	/^typedef enum XMC_LEDTS_ACCUMULATION_COUNT$/;"	g
XMC_LEDTS_ACCUMULATION_COUNT_10_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_10_TIMES = 9,         \/**< Accumulate 10 times *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_11_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_11_TIMES = 10,        \/**< Accumulate 11 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_12_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_12_TIMES = 11,        \/**< Accumulate 12 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_13_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_13_TIMES = 12,        \/**< Accumulate 13 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_14_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_14_TIMES = 13,        \/**< Accumulate 14 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_15_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_15_TIMES = 14,        \/**< Accumulate 15 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_16_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_16_TIMES = 15         \/**< Accumulate 16 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_1_TIME	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_1_TIME   = 0,         \/**< Accumulate once *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_2_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_2_TIMES  = 1,         \/**< Accumulate twice *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_3_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_3_TIMES  = 2,         \/**< Accumulate thrice *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_4_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_4_TIMES  = 3,         \/**< Accumulate 4 times *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_5_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_5_TIMES  = 4,         \/**< Accumulate 5 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_6_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_6_TIMES  = 5,         \/**< Accumulate 6 times *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_7_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_7_TIMES  = 6,         \/**< Accumulate 7 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_8_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_8_TIMES  = 7,         \/**< Accumulate 8 times *\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_9_TIMES	xmc_ledts.h	/^  XMC_LEDTS_ACCUMULATION_COUNT_9_TIMES  = 8,         \/**< Accumulate 9 times*\/$/;"	e	enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACCUMULATION_COUNT_t	xmc_ledts.h	/^} XMC_LEDTS_ACCUMULATION_COUNT_t;$/;"	t	typeref:enum:XMC_LEDTS_ACCUMULATION_COUNT
XMC_LEDTS_ACTIVE_LEVEL_LED_COL	xmc_ledts.h	/^typedef enum XMC_LEDTS_ACTIVE_LEVEL_LED_COL$/;"	g
XMC_LEDTS_ACTIVE_LEVEL_LED_COL_HIGH	xmc_ledts.h	/^  XMC_LEDTS_ACTIVE_LEVEL_LED_COL_HIGH = 1  \/**< LED column pins output high when active *\/$/;"	e	enum:XMC_LEDTS_ACTIVE_LEVEL_LED_COL
XMC_LEDTS_ACTIVE_LEVEL_LED_COL_LOW	xmc_ledts.h	/^  XMC_LEDTS_ACTIVE_LEVEL_LED_COL_LOW  = 0, \/**< LED column pins output low when active *\/$/;"	e	enum:XMC_LEDTS_ACTIVE_LEVEL_LED_COL
XMC_LEDTS_ACTIVE_LEVEL_LED_COL_t	xmc_ledts.h	/^} XMC_LEDTS_ACTIVE_LEVEL_LED_COL_t;$/;"	t	typeref:enum:XMC_LEDTS_ACTIVE_LEVEL_LED_COL
XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG	xmc_ledts.h	/^typedef enum XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG$/;"	g
XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_ACTIVE	xmc_ledts.h	/^  XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_ACTIVE   = 1     \/**< Autoscan time period interrupt active *\/$/;"	e	enum:XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG
XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_INACTIVE	xmc_ledts.h	/^  XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_INACTIVE = 0,    \/**< Autoscan time period interrupt not active *\/$/;"	e	enum:XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG
XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_t	xmc_ledts.h	/^} XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG_t;$/;"	t	typeref:enum:XMC_LEDTS_AUTOSCAN_INTERRUPT_FLAG
XMC_LEDTS_CHECK_KERNEL_PTR	xmc_ledts.h	141;"	d
XMC_LEDTS_CHECK_LEDTS0	xmc_ledts.h	122;"	d
XMC_LEDTS_CHECK_LEDTS0	xmc_ledts.h	124;"	d
XMC_LEDTS_CHECK_LEDTS1	xmc_ledts.h	129;"	d
XMC_LEDTS_CHECK_LEDTS1	xmc_ledts.h	131;"	d
XMC_LEDTS_CHECK_LEDTS2	xmc_ledts.h	136;"	d
XMC_LEDTS_CHECK_LEDTS2	xmc_ledts.h	138;"	d
XMC_LEDTS_CLOCK_TYPE	xmc_ledts.h	/^typedef enum XMC_LEDTS_CLOCK_TYPE$/;"	g
XMC_LEDTS_CLOCK_TYPE_MASTER	xmc_ledts.h	/^  XMC_LEDTS_CLOCK_TYPE_MASTER = 0,           \/**< Kernel generates its own clock *\/$/;"	e	enum:XMC_LEDTS_CLOCK_TYPE
XMC_LEDTS_CLOCK_TYPE_SLAVE	xmc_ledts.h	/^  XMC_LEDTS_CLOCK_TYPE_SLAVE  = 1            \/**< Clock is taken from another master kernel *\/$/;"	e	enum:XMC_LEDTS_CLOCK_TYPE
XMC_LEDTS_CLOCK_TYPE_t	xmc_ledts.h	/^} XMC_LEDTS_CLOCK_TYPE_t;$/;"	t	typeref:enum:XMC_LEDTS_CLOCK_TYPE
XMC_LEDTS_COMMON_COMPARE	xmc_ledts.h	/^typedef enum XMC_LEDTS_COMMON_COMPARE$/;"	g
XMC_LEDTS_COMMON_COMPARE_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_COMMON_COMPARE_DISABLE = 0,         \/**< Disable common compare for touch-sense *\/$/;"	e	enum:XMC_LEDTS_COMMON_COMPARE
XMC_LEDTS_COMMON_COMPARE_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_COMMON_COMPARE_ENABLE  = 1          \/**< Enable common compare for touch-sense *\/$/;"	e	enum:XMC_LEDTS_COMMON_COMPARE
XMC_LEDTS_COMMON_COMPARE_t	xmc_ledts.h	/^} XMC_LEDTS_COMMON_COMPARE_t;$/;"	t	typeref:enum:XMC_LEDTS_COMMON_COMPARE
XMC_LEDTS_DisableInterrupt	xmc_ledts.h	/^__STATIC_INLINE void XMC_LEDTS_DisableInterrupt(XMC_LEDTS_t *const ledts, uint32_t interrupt_mask)$/;"	f
XMC_LEDTS_EXTEND_TS_OUTPUT	xmc_ledts.h	/^typedef enum XMC_LEDTS_EXTEND_TS_OUTPUT$/;"	g
XMC_LEDTS_EXTEND_TS_OUTPUT_BY_16_CLK	xmc_ledts.h	/^  XMC_LEDTS_EXTEND_TS_OUTPUT_BY_16_CLK = 3      \/**< Extend Touch-Sense output for pin-low-level by 16 ledts_clk *\/$/;"	e	enum:XMC_LEDTS_EXTEND_TS_OUTPUT
XMC_LEDTS_EXTEND_TS_OUTPUT_BY_1_CLK	xmc_ledts.h	/^  XMC_LEDTS_EXTEND_TS_OUTPUT_BY_1_CLK  = 0,     \/**< Extend Touch-Sense output for pin-low-level by 1 ledts_clk *\/$/;"	e	enum:XMC_LEDTS_EXTEND_TS_OUTPUT
XMC_LEDTS_EXTEND_TS_OUTPUT_BY_4_CLK	xmc_ledts.h	/^  XMC_LEDTS_EXTEND_TS_OUTPUT_BY_4_CLK  = 1,     \/**< Extend Touch-Sense output for pin-low-level by 4 ledts_clk *\/$/;"	e	enum:XMC_LEDTS_EXTEND_TS_OUTPUT
XMC_LEDTS_EXTEND_TS_OUTPUT_BY_8_CLK	xmc_ledts.h	/^  XMC_LEDTS_EXTEND_TS_OUTPUT_BY_8_CLK  = 2,     \/**< Extend Touch-Sense output for pin-low-level by 8 ledts_clk *\/$/;"	e	enum:XMC_LEDTS_EXTEND_TS_OUTPUT
XMC_LEDTS_EXTEND_TS_OUTPUT_t	xmc_ledts.h	/^} XMC_LEDTS_EXTEND_TS_OUTPUT_t;$/;"	t	typeref:enum:XMC_LEDTS_EXTEND_TS_OUTPUT
XMC_LEDTS_EXT_PULLUP_COLA	xmc_ledts.h	/^typedef enum XMC_LEDTS_EXT_PULLUP_COLA$/;"	g
XMC_LEDTS_EXT_PULLUP_COLA_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_EXT_PULLUP_COLA_DISABLE = 0,         \/**< Disable external pull-up. Internal pull-up is active *\/$/;"	e	enum:XMC_LEDTS_EXT_PULLUP_COLA
XMC_LEDTS_EXT_PULLUP_COLA_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_EXT_PULLUP_COLA_ENABLE  = 1          \/**< Enable external pull-up *\/$/;"	e	enum:XMC_LEDTS_EXT_PULLUP_COLA
XMC_LEDTS_EXT_PULLUP_COLA_t	xmc_ledts.h	/^} XMC_LEDTS_EXT_PULLUP_COLA_t;$/;"	t	typeref:enum:XMC_LEDTS_EXT_PULLUP_COLA
XMC_LEDTS_EnableInterrupt	xmc_ledts.h	/^__STATIC_INLINE void XMC_LEDTS_EnableInterrupt(XMC_LEDTS_t *const ledts, uint32_t interrupt_mask)$/;"	f
XMC_LEDTS_FLAG_STATUS	xmc_ledts.h	/^typedef enum XMC_LEDTS_FLAG_STATUS$/;"	g
XMC_LEDTS_FLAG_STATUS_NO	xmc_ledts.h	/^  XMC_LEDTS_FLAG_STATUS_NO   = 0,            \/**< Flag not raised *\/$/;"	e	enum:XMC_LEDTS_FLAG_STATUS
XMC_LEDTS_FLAG_STATUS_YES	xmc_ledts.h	/^  XMC_LEDTS_FLAG_STATUS_YES  = 1             \/**< Flag is raised *\/$/;"	e	enum:XMC_LEDTS_FLAG_STATUS
XMC_LEDTS_FLAG_STATUS_t	xmc_ledts.h	/^} XMC_LEDTS_FLAG_STATUS_t;$/;"	t	typeref:enum:XMC_LEDTS_FLAG_STATUS
XMC_LEDTS_FN	xmc_vadc_map.h	176;"	d
XMC_LEDTS_GLOBAL	xmc_ledts.h	/^typedef struct XMC_LEDTS_GLOBAL{                    \/*!< (@ 0x50020000) LEDTS Structure                   *\/$/;"	s
XMC_LEDTS_GLOBAL_CONFIG	xmc_ledts.h	/^typedef struct XMC_LEDTS_GLOBAL_CONFIG$/;"	s
XMC_LEDTS_GLOBAL_CONFIG_t	xmc_ledts.h	/^}XMC_LEDTS_GLOBAL_CONFIG_t;$/;"	t	typeref:struct:XMC_LEDTS_GLOBAL_CONFIG
XMC_LEDTS_GLOBAL_t	xmc_ledts.h	/^ } XMC_LEDTS_GLOBAL_t;$/;"	t	typeref:struct:XMC_LEDTS_GLOBAL
XMC_LEDTS_H	xmc_ledts.h	52;"	d
XMC_LEDTS_INTERRUPT	xmc_ledts.h	/^typedef enum XMC_LEDTS_INTERRUPT$/;"	g
XMC_LEDTS_INTERRUPT_FLAG	xmc_ledts.h	/^typedef enum XMC_LEDTS_INTERRUPT_FLAG$/;"	g
XMC_LEDTS_INTERRUPT_FLAG_TIMEFRAME	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_FLAG_TIMEFRAME = LEDTS_EVFR_TFF_Msk,                 \/**< Time frame interrupt flag status *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT_FLAG
XMC_LEDTS_INTERRUPT_FLAG_TIMEPERIOD	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_FLAG_TIMEPERIOD = LEDTS_EVFR_TPF_Msk,                \/**< Time period interrupt flag status *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT_FLAG
XMC_LEDTS_INTERRUPT_FLAG_TIMESLICE	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_FLAG_TIMESLICE = LEDTS_EVFR_TSF_Msk,                 \/**< Time slice interrupt flag status *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT_FLAG
XMC_LEDTS_INTERRUPT_FLAG_TSCOUNTER_OVERFLOW	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_FLAG_TSCOUNTER_OVERFLOW = LEDTS_EVFR_TSCTROVF_Msk,   \/**< TS counter overflow flag status *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT_FLAG
XMC_LEDTS_INTERRUPT_TIMEFRAME	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_TIMEFRAME  = LEDTS_GLOBCTL_ITF_EN_Msk,  \/**< Enable or Disable time frame interrupt *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT
XMC_LEDTS_INTERRUPT_TIMEPERIOD	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_TIMEPERIOD = LEDTS_GLOBCTL_ITP_EN_Msk   \/**< Enable or Disable autoscan time period interrupt *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT
XMC_LEDTS_INTERRUPT_TIMESLICE	xmc_ledts.h	/^  XMC_LEDTS_INTERRUPT_TIMESLICE  = LEDTS_GLOBCTL_ITS_EN_Msk,  \/**< Enable or Disable time slice interrupt *\/$/;"	e	enum:XMC_LEDTS_INTERRUPT
XMC_LEDTS_INTERRUPT_t	xmc_ledts.h	/^} XMC_LEDTS_INTERRUPT_t;$/;"	t	typeref:enum:XMC_LEDTS_INTERRUPT
XMC_LEDTS_LED_COLUMN	xmc_ledts.h	/^typedef enum XMC_LEDTS_LED_COLUMN$/;"	g
XMC_LEDTS_LED_COLUMN_0	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_0 = 0,       \/**< Denotes LED Column 0 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_1	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_1 = 1,       \/**< Denotes LED Column 1 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_2	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_2 = 2,       \/**< Denotes LED Column 2 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_3	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_3 = 3,       \/**< Denotes LED Column 3 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_4	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_4 = 4,       \/**< Denotes LED Column 4 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_5	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_5 = 5,       \/**< Denotes LED Column 5 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_6	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_6 = 6,       \/**< Denotes LED Column 6 *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_A	xmc_ledts.h	/^  XMC_LEDTS_LED_COLUMN_A = 7        \/**< Denotes LED Column A *\/$/;"	e	enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_COLUMN_t	xmc_ledts.h	/^} XMC_LEDTS_LED_COLUMN_t;$/;"	t	typeref:enum:XMC_LEDTS_LED_COLUMN
XMC_LEDTS_LED_CONFIG	xmc_ledts.h	/^typedef struct XMC_LEDTS_LED_CONFIG$/;"	s
XMC_LEDTS_LED_CONFIG_t	xmc_ledts.h	/^}XMC_LEDTS_LED_CONFIG_t;$/;"	t	typeref:struct:XMC_LEDTS_LED_CONFIG
XMC_LEDTS_LED_FUNC	xmc_ledts.h	/^typedef enum XMC_LEDTS_LED_FUNC$/;"	g
XMC_LEDTS_LED_FUNC_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_LED_FUNC_DISABLE = 0,            \/**< Disable LED function *\/$/;"	e	enum:XMC_LEDTS_LED_FUNC
XMC_LEDTS_LED_FUNC_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_LED_FUNC_ENABLE  = 1             \/**< Enable LED function *\/$/;"	e	enum:XMC_LEDTS_LED_FUNC
XMC_LEDTS_LED_FUNC_t	xmc_ledts.h	/^} XMC_LEDTS_LED_FUNC_t;$/;"	t	typeref:enum:XMC_LEDTS_LED_FUNC
XMC_LEDTS_NUMBER_LED_COLUMNS	xmc_ledts.h	/^typedef enum XMC_LEDTS_NUMBER_LED_COLUMNS$/;"	g
XMC_LEDTS_NUMBER_LED_COLUMNS_1	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_1 = 0,     \/**< COLA only if TS is enabled, else COL0 only *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_2	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_2 = 1,     \/**< COLA,COL0 if TS is enabled, else COL0-1 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_3	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_3 = 2,     \/**< COLA,COL0-1 if TS is enabled, else COL0-2 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_4	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_4 = 3,     \/**< COLA,COL0-2 if TS is enabled, else COL0-3 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_5	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_5 = 4,     \/**< COLA,COL0-3 if TS is enabled, else COL0-4 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_6	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_6 = 5,     \/**< COLA,COL0-4 if TS is enabled, else COL0-5 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_7	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_7 = 6,     \/**< COLA,COL0-5 if TS is enabled, else COL0-6 *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_8	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_LED_COLUMNS_8 = 7      \/**< Only possible if TS is disabled; COLA,COL0-6 used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_LED_COLUMNS_t	xmc_ledts.h	/^} XMC_LEDTS_NUMBER_LED_COLUMNS_t;$/;"	t	typeref:enum:XMC_LEDTS_NUMBER_LED_COLUMNS
XMC_LEDTS_NUMBER_TS_INPUT	xmc_ledts.h	/^typedef enum XMC_LEDTS_NUMBER_TS_INPUT$/;"	g
XMC_LEDTS_NUMBER_TS_INPUT_1	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_1  = 0,      \/**< Only TSIN0 is used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_2	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_2 = 1,       \/**< TSIN0 & TSIN1 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_3	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_3 = 2,       \/**< TSIN0-TSIN2 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_4	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_4 = 3,       \/**< TSIN0-TSIN3 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_5	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_5 = 4,       \/**< TSIN0-TSIN4 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_6	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_6 = 5,       \/**< TSIN0-TSIN5 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_7	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_7 = 6,       \/**< TSIN0-TSIN6 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_8	xmc_ledts.h	/^  XMC_LEDTS_NUMBER_TS_INPUT_8 = 7        \/**< TSIN0-TSIN7 are used *\/$/;"	e	enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_NUMBER_TS_INPUT_t	xmc_ledts.h	/^} XMC_LEDTS_NUMBER_TS_INPUT_t;$/;"	t	typeref:enum:XMC_LEDTS_NUMBER_TS_INPUT
XMC_LEDTS_PAD_TURN	xmc_ledts.h	/^typedef enum XMC_LEDTS_PAD_TURN$/;"	g
XMC_LEDTS_PAD_TURN_0	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_0 = 0,       \/**< TSIN0 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_1	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_1 = 1,       \/**< TSIN1 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_2	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_2 = 2,       \/**< TSIN2 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_3	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_3 = 3,       \/**< TSIN3 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_4	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_4 = 4,       \/**< TSIN4 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_5	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_5 = 5,       \/**< TSIN5 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_6	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_6 = 6,       \/**< TSIN6 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_7	xmc_ledts.h	/^  XMC_LEDTS_PAD_TURN_7 = 7        \/**< TSIN7 is next or currently active *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_PAD_TURN_SW_CONTROL	xmc_ledts.h	/^typedef enum XMC_LEDTS_PAD_TURN_SW_CONTROL$/;"	g
XMC_LEDTS_PAD_TURN_SW_CONTROL_t	xmc_ledts.h	/^} XMC_LEDTS_PAD_TURN_SW_CONTROL_t;$/;"	t	typeref:enum:XMC_LEDTS_PAD_TURN_SW_CONTROL
XMC_LEDTS_PAD_TURN_t	xmc_ledts.h	/^} XMC_LEDTS_PAD_TURN_t;$/;"	t	typeref:enum:XMC_LEDTS_PAD_TURN
XMC_LEDTS_STATUS	xmc_ledts.h	/^typedef enum XMC_LEDTS_STATUS$/;"	g
XMC_LEDTS_STATUS_ERROR	xmc_ledts.h	/^  XMC_LEDTS_STATUS_ERROR    =  2,           \/**< API cannot fulfill request *\/$/;"	e	enum:XMC_LEDTS_STATUS
XMC_LEDTS_STATUS_IDLE	xmc_ledts.h	/^  XMC_LEDTS_STATUS_IDLE     =  3            \/**< The kernel-counter is currently idle *\/$/;"	e	enum:XMC_LEDTS_STATUS
XMC_LEDTS_STATUS_RUNNING	xmc_ledts.h	/^  XMC_LEDTS_STATUS_RUNNING  =  1,           \/**< The kernel-counter is currently running *\/$/;"	e	enum:XMC_LEDTS_STATUS
XMC_LEDTS_STATUS_SUCCESS	xmc_ledts.h	/^  XMC_LEDTS_STATUS_SUCCESS  =  0,           \/**< API fulfills request *\/$/;"	e	enum:XMC_LEDTS_STATUS
XMC_LEDTS_STATUS_t	xmc_ledts.h	/^} XMC_LEDTS_STATUS_t;$/;"	t	typeref:enum:XMC_LEDTS_STATUS
XMC_LEDTS_SUSPEND	xmc_ledts.h	/^typedef enum XMC_LEDTS_SUSPEND$/;"	g
XMC_LEDTS_SUSPEND_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_SUSPEND_DISABLE = 0,             \/**< Ignore suspend request *\/$/;"	e	enum:XMC_LEDTS_SUSPEND
XMC_LEDTS_SUSPEND_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_SUSPEND_ENABLE  = 1              \/**< Enable suspend according to request *\/$/;"	e	enum:XMC_LEDTS_SUSPEND
XMC_LEDTS_SUSPEND_t	xmc_ledts.h	/^} XMC_LEDTS_SUSPEND_t;$/;"	t	typeref:enum:XMC_LEDTS_SUSPEND
XMC_LEDTS_SW_CONTROL_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_SW_CONTROL_DISABLE = 0,             \/**< Disable software control. Auto hardware control *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN_SW_CONTROL
XMC_LEDTS_SW_CONTROL_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_SW_CONTROL_ENABLE  = 1              \/**< Enable software control for pad turn *\/$/;"	e	enum:XMC_LEDTS_PAD_TURN_SW_CONTROL
XMC_LEDTS_TF_INTERRUPT_FLAG	xmc_ledts.h	/^typedef enum XMC_LEDTS_TF_INTERRUPT_FLAG$/;"	g
XMC_LEDTS_TF_INTERRUPT_FLAG_ACTIVE	xmc_ledts.h	/^  XMC_LEDTS_TF_INTERRUPT_FLAG_ACTIVE   = 1           \/**< (Extended) Time frame interrupt active *\/$/;"	e	enum:XMC_LEDTS_TF_INTERRUPT_FLAG
XMC_LEDTS_TF_INTERRUPT_FLAG_INACTIVE	xmc_ledts.h	/^  XMC_LEDTS_TF_INTERRUPT_FLAG_INACTIVE = 0,          \/**< (Extended) Time frame interrupt not active *\/$/;"	e	enum:XMC_LEDTS_TF_INTERRUPT_FLAG
XMC_LEDTS_TF_INTERRUPT_FLAG_t	xmc_ledts.h	/^} XMC_LEDTS_TF_INTERRUPT_FLAG_t;$/;"	t	typeref:enum:XMC_LEDTS_TF_INTERRUPT_FLAG
XMC_LEDTS_TF_VALIDATION	xmc_ledts.h	/^typedef enum XMC_LEDTS_TF_VALIDATION$/;"	g
XMC_LEDTS_TF_VALIDATION_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_TF_VALIDATION_DISABLE = 0,       \/**< Disable time frame validation *\/$/;"	e	enum:XMC_LEDTS_TF_VALIDATION
XMC_LEDTS_TF_VALIDATION_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_TF_VALIDATION_ENABLE  = 1        \/**< Enable time frame validation *\/$/;"	e	enum:XMC_LEDTS_TF_VALIDATION
XMC_LEDTS_TF_VALIDATION_t	xmc_ledts.h	/^} XMC_LEDTS_TF_VALIDATION_t;$/;"	t	typeref:enum:XMC_LEDTS_TF_VALIDATION
XMC_LEDTS_TP_SYNC	xmc_ledts.h	/^typedef enum XMC_LEDTS_TP_SYNC$/;"	g
XMC_LEDTS_TP_SYNC_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_TP_SYNC_DISABLE = 0,             \/**< Synchronization is disabled *\/$/;"	e	enum:XMC_LEDTS_TP_SYNC
XMC_LEDTS_TP_SYNC_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_TP_SYNC_ENABLE  = 1              \/**< Synchronization enabled on Kernel0 autoscan time period *\/$/;"	e	enum:XMC_LEDTS_TP_SYNC
XMC_LEDTS_TP_SYNC_t	xmc_ledts.h	/^} XMC_LEDTS_TP_SYNC_t;$/;"	t	typeref:enum:XMC_LEDTS_TP_SYNC
XMC_LEDTS_TS_CONFIG_ADVANCED	xmc_ledts.h	/^typedef struct XMC_LEDTS_TS_CONFIG_ADVANCED$/;"	s
XMC_LEDTS_TS_CONFIG_ADVANCED_t	xmc_ledts.h	/^}XMC_LEDTS_TS_CONFIG_ADVANCED_t;$/;"	t	typeref:struct:XMC_LEDTS_TS_CONFIG_ADVANCED
XMC_LEDTS_TS_CONFIG_BASIC	xmc_ledts.h	/^typedef struct XMC_LEDTS_TS_CONFIG_BASIC$/;"	s
XMC_LEDTS_TS_CONFIG_BASIC_t	xmc_ledts.h	/^}XMC_LEDTS_TS_CONFIG_BASIC_t;$/;"	t	typeref:struct:XMC_LEDTS_TS_CONFIG_BASIC
XMC_LEDTS_TS_COUNTER_AUTO_RESET	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_COUNTER_AUTO_RESET$/;"	g
XMC_LEDTS_TS_COUNTER_AUTO_RESET_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_AUTO_RESET_DISABLE = 0,     \/**< Disable Touch-Sense counter automatic reset *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_AUTO_RESET
XMC_LEDTS_TS_COUNTER_AUTO_RESET_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_AUTO_RESET_ENABLE  = 1      \/**< Enable Touch-Sense counter automatic reset to 0x00 *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_AUTO_RESET
XMC_LEDTS_TS_COUNTER_AUTO_RESET_t	xmc_ledts.h	/^} XMC_LEDTS_TS_COUNTER_AUTO_RESET_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_COUNTER_AUTO_RESET
XMC_LEDTS_TS_COUNTER_MASK	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_COUNTER_MASK$/;"	g
XMC_LEDTS_TS_COUNTER_MASK_1_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_1_LSB = 0,       \/**< Mask LSB bit only *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_2_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_2_LSB = 1,       \/**< Mask 2 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_3_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_3_LSB = 2,       \/**< Mask 3 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_4_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_4_LSB = 3,       \/**< Mask 4 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_5_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_5_LSB = 4,       \/**< Mask 5 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_6_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_6_LSB = 5,       \/**< Mask 6 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_7_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_7_LSB = 6,       \/**< Mask 7 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_8_LSB	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_MASK_8_LSB = 7        \/**< Mask 8 LSB bits *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_MASK_t	xmc_ledts.h	/^} XMC_LEDTS_TS_COUNTER_MASK_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_COUNTER_MASK
XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG$/;"	g
XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_NO	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_NO  = 0,         \/**< Touch-sense counter has not overflowed *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG
XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_YES	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_YES = 1          \/**< Touch-sense counter has overflowed at least once *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG
XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_t	xmc_ledts.h	/^} XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_COUNTER_OVERLOW_FLAG
XMC_LEDTS_TS_COUNTER_SATURATION	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_COUNTER_SATURATION$/;"	g
XMC_LEDTS_TS_COUNTER_SATURATION_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_SATURATION_DISABLE = 0, \/**< Disabled. Touch-Sense counter overflows when it reaches 0xFF *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_SATURATION
XMC_LEDTS_TS_COUNTER_SATURATION_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_COUNTER_SATURATION_ENABLE  = 1  \/**< Enabled. Touch-Sense counter stops counting when it reaches 0xFF *\/$/;"	e	enum:XMC_LEDTS_TS_COUNTER_SATURATION
XMC_LEDTS_TS_COUNTER_SATURATION_t	xmc_ledts.h	/^} XMC_LEDTS_TS_COUNTER_SATURATION_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_COUNTER_SATURATION
XMC_LEDTS_TS_FUNC	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_FUNC$/;"	g
XMC_LEDTS_TS_FUNC_DISABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_FUNC_DISABLE = 0,             \/**< Disable touch-sense function *\/$/;"	e	enum:XMC_LEDTS_TS_FUNC
XMC_LEDTS_TS_FUNC_ENABLE	xmc_ledts.h	/^  XMC_LEDTS_TS_FUNC_ENABLE  = 1              \/**< Enable touch-sense function *\/$/;"	e	enum:XMC_LEDTS_TS_FUNC
XMC_LEDTS_TS_FUNC_t	xmc_ledts.h	/^} XMC_LEDTS_TS_FUNC_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_FUNC
XMC_LEDTS_TS_INPUT	xmc_ledts.h	/^typedef enum XMC_LEDTS_TS_INPUT$/;"	g
XMC_LEDTS_TS_INPUT_0	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_0 = 0,         \/**< TSIN0 - Denotes touch-sense line 1 *\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_1	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_1 = 1,         \/**< TSIN1 - Denotes touch-sense line 2 *\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_2	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_2 = 2,         \/**< TSIN2 - Denotes touch-sense line 3*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_3	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_3 = 3,         \/**< TSIN3 - Denotes touch-sense line 4*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_4	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_4 = 4,         \/**< TSIN4 - Denotes touch-sense line 5*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_5	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_5 = 5,         \/**< TSIN5 - Denotes touch-sense line 6*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_6	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_6 = 6,         \/**< TSIN6 - Denotes touch-sense line 7*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_7	xmc_ledts.h	/^  XMC_LEDTS_TS_INPUT_7 = 7          \/**< TSIN7 - Denotes touch-sense line 8*\/$/;"	e	enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INPUT_t	xmc_ledts.h	/^} XMC_LEDTS_TS_INPUT_t;$/;"	t	typeref:enum:XMC_LEDTS_TS_INPUT
XMC_LEDTS_TS_INTERRUPT_FLAG_t	xmc_ledts.h	/^} XMC_LEDTS_TS_INTERRUPT_FLAG_t;$/;"	t	typeref:enum:XMC_LEDTS_INTERRUPT_FLAG
XMC_LEDTS_t	xmc_ledts.h	/^typedef XMC_LEDTS_GLOBAL_t XMC_LEDTS_t;$/;"	t
XMC_LIB_MAJOR_VERSION	xmc_common.h	92;"	d
XMC_LIB_MINOR_VERSION	xmc_common.h	93;"	d
XMC_LIB_PATCH_VERSION	xmc_common.h	94;"	d
XMC_LIB_VERSION	xmc_common.h	96;"	d
XMC_LIST_t	xmc_common.h	/^typedef void *XMC_LIST_t;$/;"	t
XMC_POSIF_0_SR1	xmc_vadc_map.h	110;"	d
XMC_POSIF_0_SR1	xmc_vadc_map.h	211;"	d
XMC_POSIF_1_SR1	xmc_vadc_map.h	214;"	d
XMC_POSIF_CHECK_MODULE_PTR	xmc_posif.h	119;"	d
XMC_POSIF_CHECK_MODULE_PTR	xmc_posif.h	121;"	d
XMC_POSIF_CONFIG	xmc_posif.h	/^typedef struct XMC_POSIF_CONFIG$/;"	s
XMC_POSIF_CONFIG_t	xmc_posif.h	/^} XMC_POSIF_CONFIG_t;$/;"	t	typeref:struct:XMC_POSIF_CONFIG
XMC_POSIF_ClearEvent	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_ClearEvent(XMC_POSIF_t *const peripheral, const XMC_POSIF_IRQ_EVENT_t event)$/;"	f
XMC_POSIF_DisableEvent	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_DisableEvent(XMC_POSIF_t *const peripheral, const XMC_POSIF_IRQ_EVENT_t event)$/;"	f
XMC_POSIF_EnableEvent	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_EnableEvent(XMC_POSIF_t *const peripheral, const XMC_POSIF_IRQ_EVENT_t event)$/;"	f
XMC_POSIF_FILTER	xmc_posif.h	/^typedef enum XMC_POSIF_FILTER$/;"	g
XMC_POSIF_FILTER_16_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_16_CLOCK_CYCLE   , \/**< Filter of 16 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_1_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_1_CLOCK_CYCLE    , \/**< Filter of 1 Clock Cycle *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_2_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_2_CLOCK_CYCLE    , \/**< Filter of 2 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_32_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_32_CLOCK_CYCLE   , \/**< Filter of 32 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_4_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_4_CLOCK_CYCLE    , \/**< Filter of 4 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_64_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_64_CLOCK_CYCLE     \/**< Filter of 64 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_8_CLOCK_CYCLE	xmc_posif.h	/^  XMC_POSIF_FILTER_8_CLOCK_CYCLE    , \/**< Filter of 8 Clock Cycles *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_DISABLED	xmc_posif.h	/^  XMC_POSIF_FILTER_DISABLED     = 0U, \/**< No filtering *\/$/;"	e	enum:XMC_POSIF_FILTER
XMC_POSIF_FILTER_t	xmc_posif.h	/^} XMC_POSIF_FILTER_t;$/;"	t	typeref:enum:XMC_POSIF_FILTER
XMC_POSIF_GetEventStatus	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_GetEventStatus(XMC_POSIF_t *const peripheral, const XMC_POSIF_IRQ_EVENT_t event)$/;"	f
XMC_POSIF_H	xmc_posif.h	63;"	d
XMC_POSIF_HSC_CONFIG	xmc_posif.h	/^typedef struct XMC_POSIF_HSC_CONFIG$/;"	s
XMC_POSIF_HSC_CONFIG_t	xmc_posif.h	/^} XMC_POSIF_HSC_CONFIG_t;$/;"	t	typeref:struct:XMC_POSIF_HSC_CONFIG
XMC_POSIF_HSC_GetCurrentPattern	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_HSC_GetCurrentPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_HSC_GetExpectedPattern	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_HSC_GetExpectedPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_HSC_GetLastSampledPattern	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_HSC_GetLastSampledPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_HSC_SetCurrentPattern	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_HSC_SetCurrentPattern(XMC_POSIF_t *const peripheral, const uint8_t pattern)$/;"	f
XMC_POSIF_HSC_SetExpectedPattern	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_HSC_SetExpectedPattern(XMC_POSIF_t *const peripheral, const uint8_t pattern)$/;"	f
XMC_POSIF_HSC_SetHallPatterns	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_HSC_SetHallPatterns(XMC_POSIF_t *const peripheral, const uint8_t pattern_mask)$/;"	f
XMC_POSIF_HSC_TRIGGER_EDGE	xmc_posif.h	/^typedef enum XMC_POSIF_HSC_TRIGGER_EDGE$/;"	g
XMC_POSIF_HSC_TRIGGER_EDGE_FALLING	xmc_posif.h	/^  XMC_POSIF_HSC_TRIGGER_EDGE_FALLING      \/**< Falling edge *\/$/;"	e	enum:XMC_POSIF_HSC_TRIGGER_EDGE
XMC_POSIF_HSC_TRIGGER_EDGE_RISING	xmc_posif.h	/^  XMC_POSIF_HSC_TRIGGER_EDGE_RISING  = 0U, \/**< Rising edge *\/$/;"	e	enum:XMC_POSIF_HSC_TRIGGER_EDGE
XMC_POSIF_HSC_TRIGGER_EDGE_t	xmc_posif.h	/^} XMC_POSIF_HSC_TRIGGER_EDGE_t;$/;"	t	typeref:enum:XMC_POSIF_HSC_TRIGGER_EDGE
XMC_POSIF_HSC_UpdateHallPattern	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_HSC_UpdateHallPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_INPUT_ACTIVE_LEVEL	xmc_posif.h	/^typedef enum XMC_POSIF_INPUT_ACTIVE_LEVEL$/;"	g
XMC_POSIF_INPUT_ACTIVE_LEVEL_HIGH	xmc_posif.h	/^  XMC_POSIF_INPUT_ACTIVE_LEVEL_HIGH  = 0U, \/**< Input - Active High *\/$/;"	e	enum:XMC_POSIF_INPUT_ACTIVE_LEVEL
XMC_POSIF_INPUT_ACTIVE_LEVEL_LOW	xmc_posif.h	/^  XMC_POSIF_INPUT_ACTIVE_LEVEL_LOW         \/**< Input - Active Low *\/$/;"	e	enum:XMC_POSIF_INPUT_ACTIVE_LEVEL
XMC_POSIF_INPUT_ACTIVE_LEVEL_t	xmc_posif.h	/^} XMC_POSIF_INPUT_ACTIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_POSIF_INPUT_ACTIVE_LEVEL
XMC_POSIF_INPUT_PORT	xmc_posif.h	/^typedef enum XMC_POSIF_INPUT_PORT$/;"	g
XMC_POSIF_INPUT_PORT_A	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_A = 0U, \/**< INPUT-A *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_B	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_B     , \/**< INPUT-B *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_C	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_C     , \/**< INPUT-C *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_D	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_D     , \/**< INPUT-D *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_E	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_E     , \/**< INPUT-E *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_F	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_F     , \/**< INPUT-F *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_G	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_G     , \/**< INPUT-G *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_H	xmc_posif.h	/^  XMC_POSIF_INPUT_PORT_H       \/**< INPUT-H *\/$/;"	e	enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_INPUT_PORT_t	xmc_posif.h	/^} XMC_POSIF_INPUT_PORT_t;$/;"	t	typeref:enum:XMC_POSIF_INPUT_PORT
XMC_POSIF_IRQ_EVENT	xmc_posif.h	/^typedef enum XMC_POSIF_IRQ_EVENT$/;"	g
XMC_POSIF_IRQ_EVENT_CHE	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_CHE                  = 0U, \/**< Hall Mode : Correct Hall Event *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_CNT	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_CNT                  = 10U, \/**< Quadrature Mode : Quadrature Clock event *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_DIR	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_DIR                  = 11U, \/**< Quadrature Mode : Quadrature Direction change event *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_ERR	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_ERR                  = 9U, \/**< Quadrature Mode : Quadrature Phase Error *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_HALL_INPUT	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_HALL_INPUT           = 2U, \/**< Hall Mode : Hall Input update *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_INDX	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_INDX                 = 8U, \/**< Quadrature Mode : Index event detection *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_MCP_SHADOW_TRANSFER	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_MCP_SHADOW_TRANSFER  = 4U, \/**< Hall Mode + MCM Mode : MC Pattern shadow transfer *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_PCLK	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_PCLK                 = 12U  \/**< Quadrature Mode : Quadrature period clock generation event *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_WHE	xmc_posif.h	/^  XMC_POSIF_IRQ_EVENT_WHE                  = 1U, \/**< Hall Mode : Wrong Hall Event *\/$/;"	e	enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IRQ_EVENT_t	xmc_posif.h	/^} XMC_POSIF_IRQ_EVENT_t;$/;"	t	typeref:enum:XMC_POSIF_IRQ_EVENT
XMC_POSIF_IsRunning	xmc_posif.h	/^__STATIC_INLINE bool XMC_POSIF_IsRunning(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_MAP_H	xmc_posif_map.h	46;"	d
XMC_POSIF_MCM_CONFIG	xmc_posif.h	/^typedef struct XMC_POSIF_MCM_CONFIG$/;"	s
XMC_POSIF_MCM_CONFIG_t	xmc_posif.h	/^}XMC_POSIF_MCM_CONFIG_t;$/;"	t	typeref:struct:XMC_POSIF_MCM_CONFIG
XMC_POSIF_MCM_EnableMultiChannelPatternUpdate	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_MCM_EnableMultiChannelPatternUpdate(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_MCM_GetMultiChannelPattern	xmc_posif.h	/^__STATIC_INLINE uint16_t XMC_POSIF_MCM_GetMultiChannelPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_MCM_GetShadowMultiChannelPattern	xmc_posif.h	/^__STATIC_INLINE uint16_t XMC_POSIF_MCM_GetShadowMultiChannelPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_MCM_SetMultiChannelPattern	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_MCM_SetMultiChannelPattern(XMC_POSIF_t *const peripheral, const uint16_t pattern)$/;"	f
XMC_POSIF_MCM_UpdateMultiChannelPattern	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_MCM_UpdateMultiChannelPattern(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_MODE	xmc_posif.h	/^typedef enum XMC_POSIF_MODE$/;"	g
XMC_POSIF_MODE_HALL_SENSOR	xmc_posif.h	/^  XMC_POSIF_MODE_HALL_SENSOR = 0U, \/**< Hall sensor mode *\/$/;"	e	enum:XMC_POSIF_MODE
XMC_POSIF_MODE_MCM	xmc_posif.h	/^  XMC_POSIF_MODE_MCM             , \/**< Standalone Multichannel mode *\/$/;"	e	enum:XMC_POSIF_MODE
XMC_POSIF_MODE_MCM_QD	xmc_posif.h	/^  XMC_POSIF_MODE_MCM_QD           \/**< Quadrature Decoder + Standalone Multichannel mode *\/$/;"	e	enum:XMC_POSIF_MODE
XMC_POSIF_MODE_QD	xmc_posif.h	/^  XMC_POSIF_MODE_QD              , \/**< Quadrature Decoder mode *\/$/;"	e	enum:XMC_POSIF_MODE
XMC_POSIF_MODE_t	xmc_posif.h	/^} XMC_POSIF_MODE_t;$/;"	t	typeref:enum:XMC_POSIF_MODE
XMC_POSIF_QD_CONFIG	xmc_posif.h	/^typedef struct XMC_POSIF_QD_CONFIG$/;"	s
XMC_POSIF_QD_CONFIG_t	xmc_posif.h	/^} XMC_POSIF_QD_CONFIG_t;$/;"	t	typeref:struct:XMC_POSIF_QD_CONFIG
XMC_POSIF_QD_DIR	xmc_posif.h	/^typedef enum XMC_POSIF_QD_DIR$/;"	g
XMC_POSIF_QD_DIR_CLOCKWISE	xmc_posif.h	/^  XMC_POSIF_QD_DIR_CLOCKWISE              \/**< Clockwise *\/$/;"	e	enum:XMC_POSIF_QD_DIR
XMC_POSIF_QD_DIR_COUNTERCLOCKWISE	xmc_posif.h	/^  XMC_POSIF_QD_DIR_COUNTERCLOCKWISE  = 0U, \/**< Counter Clockwise *\/$/;"	e	enum:XMC_POSIF_QD_DIR
XMC_POSIF_QD_DIR_t	xmc_posif.h	/^} XMC_POSIF_QD_DIR_t;$/;"	t	typeref:enum:XMC_POSIF_QD_DIR
XMC_POSIF_QD_GetCurrentIndexValue	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_QD_GetCurrentIndexValue(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_QD_GetCurrentState	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_QD_GetCurrentState(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_QD_GetDirection	xmc_posif.h	/^__STATIC_INLINE XMC_POSIF_QD_DIR_t XMC_POSIF_QD_GetDirection(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_QD_GetPreviousState	xmc_posif.h	/^__STATIC_INLINE uint8_t XMC_POSIF_QD_GetPreviousState(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_QD_INDEX_GENERATION	xmc_posif.h	/^typedef enum XMC_POSIF_QD_INDEX_GENERATION$/;"	g
XMC_POSIF_QD_INDEX_GENERATION_ALWAYS	xmc_posif.h	/^  XMC_POSIF_QD_INDEX_GENERATION_ALWAYS      \/**< Index marker generated upon every revolution *\/$/;"	e	enum:XMC_POSIF_QD_INDEX_GENERATION
XMC_POSIF_QD_INDEX_GENERATION_NEVER	xmc_posif.h	/^  XMC_POSIF_QD_INDEX_GENERATION_NEVER  = 0U, \/**< Never generate the index marker signal *\/$/;"	e	enum:XMC_POSIF_QD_INDEX_GENERATION
XMC_POSIF_QD_INDEX_GENERATION_ONCE	xmc_posif.h	/^  XMC_POSIF_QD_INDEX_GENERATION_ONCE      , \/**< Generate only once after the first revolution *\/$/;"	e	enum:XMC_POSIF_QD_INDEX_GENERATION
XMC_POSIF_QD_INDEX_GENERATION_t	xmc_posif.h	/^} XMC_POSIF_QD_INDEX_GENERATION_t;$/;"	t	typeref:enum:XMC_POSIF_QD_INDEX_GENERATION
XMC_POSIF_QD_MODE	xmc_posif.h	/^typedef enum XMC_POSIF_QD_MODE$/;"	g
XMC_POSIF_QD_MODE_DIRECTION_COUNT	xmc_posif.h	/^  XMC_POSIF_QD_MODE_DIRECTION_COUNT       \/**< Direction Count Mode *\/$/;"	e	enum:XMC_POSIF_QD_MODE
XMC_POSIF_QD_MODE_QUADRATURE	xmc_posif.h	/^  XMC_POSIF_QD_MODE_QUADRATURE       = 0U, \/**< Standard Quadrature Mode *\/$/;"	e	enum:XMC_POSIF_QD_MODE
XMC_POSIF_QD_MODE_t	xmc_posif.h	/^} XMC_POSIF_QD_MODE_t;$/;"	t	typeref:enum:XMC_POSIF_QD_MODE
XMC_POSIF_SR_ID	xmc_posif.h	/^typedef enum XMC_POSIF_SR_ID$/;"	g
XMC_POSIF_SR_ID_0	xmc_posif.h	/^  XMC_POSIF_SR_ID_0 = 0U, \/**< SR-0 *\/$/;"	e	enum:XMC_POSIF_SR_ID
XMC_POSIF_SR_ID_1	xmc_posif.h	/^  XMC_POSIF_SR_ID_1      \/**< SR-1 *\/$/;"	e	enum:XMC_POSIF_SR_ID
XMC_POSIF_SR_ID_t	xmc_posif.h	/^} XMC_POSIF_SR_ID_t;$/;"	t	typeref:enum:XMC_POSIF_SR_ID
XMC_POSIF_STATUS	xmc_posif.h	/^typedef enum XMC_POSIF_STATUS$/;"	g
XMC_POSIF_STATUS_ERROR	xmc_posif.h	/^  XMC_POSIF_STATUS_ERROR        \/**< API cannot fulfill request *\/$/;"	e	enum:XMC_POSIF_STATUS
XMC_POSIF_STATUS_OK	xmc_posif.h	/^  XMC_POSIF_STATUS_OK = 0U,     \/**< API fulfills request *\/$/;"	e	enum:XMC_POSIF_STATUS
XMC_POSIF_STATUS_t	xmc_posif.h	/^} XMC_POSIF_STATUS_t;$/;"	t	typeref:enum:XMC_POSIF_STATUS
XMC_POSIF_SetEvent	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_SetEvent(XMC_POSIF_t *const peripheral, const XMC_POSIF_IRQ_EVENT_t event)$/;"	f
XMC_POSIF_SetMode	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_SetMode(XMC_POSIF_t *const peripheral, const XMC_POSIF_MODE_t mode)$/;"	f
XMC_POSIF_Start	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_Start(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_Stop	xmc_posif.h	/^__STATIC_INLINE void XMC_POSIF_Stop(XMC_POSIF_t *const peripheral)$/;"	f
XMC_POSIF_t	xmc_posif.h	/^typedef POSIF_GLOBAL_TypeDef XMC_POSIF_t;$/;"	t
XMC_PREFETCH_DisableInstructionBuffer	xmc4_flash.h	/^__STATIC_INLINE void XMC_PREFETCH_DisableInstructionBuffer(void)$/;"	f
XMC_PREFETCH_EnableInstructionBuffer	xmc4_flash.h	/^__STATIC_INLINE void XMC_PREFETCH_EnableInstructionBuffer(void)$/;"	f
XMC_PREFETCH_InvalidateInstructionBuffer	xmc4_flash.h	/^__STATIC_INLINE void XMC_PREFETCH_InvalidateInstructionBuffer(void)$/;"	f
XMC_PRIOARRAY	xmc_common.h	/^typedef struct XMC_PRIOARRAY$/;"	s
XMC_PRIOARRAY	xmc_common.h	150;"	d
XMC_PRIOARRAY_DEF	xmc_common.h	146;"	d
XMC_PRIOARRAY_GetHead	xmc_common.h	/^__STATIC_INLINE int32_t XMC_PRIOARRAY_GetHead(XMC_PRIOARRAY_t *prioarray)$/;"	f
XMC_PRIOARRAY_GetItemNext	xmc_common.h	/^__STATIC_INLINE int32_t XMC_PRIOARRAY_GetItemNext(XMC_PRIOARRAY_t *prioarray, int32_t item)$/;"	f
XMC_PRIOARRAY_GetItemPrevious	xmc_common.h	/^__STATIC_INLINE int32_t XMC_PRIOARRAY_GetItemPrevious(XMC_PRIOARRAY_t *prioarray, int32_t item)$/;"	f
XMC_PRIOARRAY_GetItemPriority	xmc_common.h	/^__STATIC_INLINE int32_t XMC_PRIOARRAY_GetItemPriority(XMC_PRIOARRAY_t *prioarray, int32_t item)$/;"	f
XMC_PRIOARRAY_GetTail	xmc_common.h	/^__STATIC_INLINE int32_t XMC_PRIOARRAY_GetTail(XMC_PRIOARRAY_t *prioarray)$/;"	f
XMC_PRIOARRAY_ITEM	xmc_common.h	/^typedef struct XMC_PRIOARRAY_ITEM$/;"	s
XMC_PRIOARRAY_ITEM_t	xmc_common.h	/^} XMC_PRIOARRAY_ITEM_t;$/;"	t	typeref:struct:XMC_PRIOARRAY_ITEM
XMC_PRIOARRAY_t	xmc_common.h	/^} XMC_PRIOARRAY_t;$/;"	t	typeref:struct:XMC_PRIOARRAY
XMC_REQ_GT_SEL	xmc_vadc_map.h	112;"	d
XMC_REQ_GT_SEL	xmc_vadc_map.h	216;"	d
XMC_RTC_ALARM	xmc_rtc.h	/^typedef struct XMC_RTC_ALARM$/;"	s
XMC_RTC_ALARM_t	xmc_rtc.h	/^} XMC_RTC_ALARM_t;$/;"	t	typeref:struct:XMC_RTC_ALARM
XMC_RTC_CONFIG	xmc_rtc.h	/^typedef struct XMC_RTC_CONFIG$/;"	s
XMC_RTC_CONFIG_t	xmc_rtc.h	/^} XMC_RTC_CONFIG_t;$/;"	t	typeref:struct:XMC_RTC_CONFIG
XMC_RTC_EVENT	xmc_rtc.h	/^typedef enum XMC_RTC_EVENT$/;"	g
XMC_RTC_EVENT_ALARM	xmc_rtc.h	/^  XMC_RTC_EVENT_ALARM            = RTC_MSKSR_MAI_Msk   \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_DAYS	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_DAYS    = RTC_MSKSR_MPDA_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_HOURS	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_HOURS   = RTC_MSKSR_MPHO_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_MINUTES	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_MINUTES = RTC_MSKSR_MPMI_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_MONTHS	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_MONTHS  = RTC_MSKSR_MPMO_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_SECONDS	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_SECONDS = RTC_MSKSR_MPSE_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_PERIODIC_YEARS	xmc_rtc.h	/^  XMC_RTC_EVENT_PERIODIC_YEARS   = RTC_MSKSR_MPYE_Msk, \/**< Mask value to enable an event on periodic seconds *\/$/;"	e	enum:XMC_RTC_EVENT
XMC_RTC_EVENT_t	xmc_rtc.h	/^} XMC_RTC_EVENT_t;$/;"	t	typeref:enum:XMC_RTC_EVENT
XMC_RTC_GetPrescaler	xmc_rtc.h	/^__STATIC_INLINE uint32_t XMC_RTC_GetPrescaler(void)$/;"	f
XMC_RTC_H	xmc_rtc.h	58;"	d
XMC_RTC_IsRunning	xmc_rtc.h	/^__STATIC_INLINE bool XMC_RTC_IsRunning(void)$/;"	f
XMC_RTC_MONTH	xmc_rtc.h	/^typedef enum XMC_RTC_MONTH$/;"	g
XMC_RTC_MONTH_APRIL	xmc_rtc.h	/^  XMC_RTC_MONTH_APRIL     = 3U,       $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_AUGUST	xmc_rtc.h	/^  XMC_RTC_MONTH_AUGUST    = 7U,         $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_DECEMBER	xmc_rtc.h	/^  XMC_RTC_MONTH_DECEMBER  = 11U     $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_FEBRUARY	xmc_rtc.h	/^  XMC_RTC_MONTH_FEBRUARY  = 1U,     $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_JANUARY	xmc_rtc.h	/^  XMC_RTC_MONTH_JANUARY   = 0U, $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_JULY	xmc_rtc.h	/^  XMC_RTC_MONTH_JULY      = 6U,           $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_JUNE	xmc_rtc.h	/^  XMC_RTC_MONTH_JUNE      = 5U,         $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_MARCH	xmc_rtc.h	/^  XMC_RTC_MONTH_MARCH     = 2U,         $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_MAY	xmc_rtc.h	/^  XMC_RTC_MONTH_MAY       = 4U,         $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_NOVEMBER	xmc_rtc.h	/^  XMC_RTC_MONTH_NOVEMBER  = 10U,     $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_OCTOBER	xmc_rtc.h	/^  XMC_RTC_MONTH_OCTOBER   = 9U,      $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_SEPTEMBER	xmc_rtc.h	/^  XMC_RTC_MONTH_SEPTEMBER = 8U,    $/;"	e	enum:XMC_RTC_MONTH
XMC_RTC_MONTH_t	xmc_rtc.h	/^} XMC_RTC_MONTH_t;$/;"	t	typeref:enum:XMC_RTC_MONTH
XMC_RTC_STATUS	xmc_rtc.h	/^typedef enum XMC_RTC_STATUS$/;"	g
XMC_RTC_STATUS_BUSY	xmc_rtc.h	/^  XMC_RTC_STATUS_BUSY  = 2U  \/**< Busy with a previous request *\/$/;"	e	enum:XMC_RTC_STATUS
XMC_RTC_STATUS_ERROR	xmc_rtc.h	/^  XMC_RTC_STATUS_ERROR = 1U, \/**< Operation unsuccessful *\/$/;"	e	enum:XMC_RTC_STATUS
XMC_RTC_STATUS_OK	xmc_rtc.h	/^  XMC_RTC_STATUS_OK    = 0U, \/**< Operation successful *\/$/;"	e	enum:XMC_RTC_STATUS
XMC_RTC_STATUS_t	xmc_rtc.h	/^} XMC_RTC_STATUS_t;$/;"	t	typeref:enum:XMC_RTC_STATUS
XMC_RTC_TIME	xmc_rtc.h	/^typedef struct XMC_RTC_TIME$/;"	s
XMC_RTC_TIME_t	xmc_rtc.h	/^} XMC_RTC_TIME_t;$/;"	t	typeref:struct:XMC_RTC_TIME
XMC_RTC_WAKEUP_EVENT	xmc4_rtc.h	/^typedef enum XMC_RTC_WAKEUP_EVENT$/;"	g
XMC_RTC_WAKEUP_EVENT_ON_ALARM	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_ALARM   = RTC_CTR_TAE_Msk,  \/**< Wakeup from alarm event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_DAYS	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_DAYS    = RTC_CTR_EDAC_Msk, \/**< Wakeup from days event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_HOURS	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_HOURS   = RTC_CTR_EHOC_Msk, \/**< Wakeup from hours event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_MINUTES	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_MINUTES = RTC_CTR_EMIC_Msk, \/**< Wakeup from minutes event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_MONTHS	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_MONTHS  = RTC_CTR_EMOC_Msk, \/**< Wakeup from months event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_SECONDS	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_SECONDS = RTC_CTR_ESEC_Msk, \/**< Wakeup from seconds event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_ON_YEARS	xmc4_rtc.h	/^  XMC_RTC_WAKEUP_EVENT_ON_YEARS   = RTC_CTR_EYEC_Msk  \/**< Wakeup from years event *\/$/;"	e	enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WAKEUP_EVENT_t	xmc4_rtc.h	/^} XMC_RTC_WAKEUP_EVENT_t;$/;"	t	typeref:enum:XMC_RTC_WAKEUP_EVENT
XMC_RTC_WEEKDAY	xmc_rtc.h	/^typedef enum XMC_RTC_WEEKDAY$/;"	g
XMC_RTC_WEEKDAY_FRIDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_FRIDAY    = 5U,       $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_MONDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_MONDAY    = 1U,      $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_SATURDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_SATURDAY  = 6U      $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_SUNDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_SUNDAY    = 0U, $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_THURSDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_THURSDAY  = 4U,     $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_TUESDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_TUESDAY   = 2U,      $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_WEDNESDAY	xmc_rtc.h	/^  XMC_RTC_WEEKDAY_WEDNESDAY = 3U,    $/;"	e	enum:XMC_RTC_WEEKDAY
XMC_RTC_WEEKDAY_t	xmc_rtc.h	/^} XMC_RTC_WEEKDAY_t;$/;"	t	typeref:enum:XMC_RTC_WEEKDAY
XMC_SCU_BOOTMODE	xmc4_scu.h	/^typedef enum XMC_SCU_BOOTMODE $/;"	g
XMC_SCU_BOOTMODE_ABM0	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< Boot from flash - fixed alternative$/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_ABM1	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< Boot from flash - fixed alternative $/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_ASC_BSL	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< UART bootstrap. *\/$/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_BMI	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< Boot Mode Index - Customized boot $/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_CAN_BSL	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< CAN bootstrap. *\/$/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_FABM	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< fallback Alternate Boot Mode (ABM) - $/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_NORMAL	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< Boot from start of flash. *\/$/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_PSRAM_BOOT	xmc4_scu.h	/^  XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), \/**< Boot from PSRAM. *\/$/;"	e	enum:XMC_SCU_BOOTMODE
XMC_SCU_BOOTMODE_t	xmc4_scu.h	/^} XMC_SCU_BOOTMODE_t;$/;"	t	typeref:enum:XMC_SCU_BOOTMODE
XMC_SCU_CCU_TRIGGER	xmc4_scu.h	/^typedef enum XMC_SCU_CCU_TRIGGER$/;"	g
XMC_SCU_CCU_TRIGGER_CCU40	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_CCU41	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_CCU42	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_CCU43	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_CCU80	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_CCU81	xmc4_scu.h	/^  XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk \/**< Trigger mask used for Global Start Control of$/;"	e	enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CCU_TRIGGER_t	xmc4_scu.h	/^} XMC_SCU_CCU_TRIGGER_t;$/;"	t	typeref:enum:XMC_SCU_CCU_TRIGGER
XMC_SCU_CLOCK	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK$/;"	g
XMC_SCU_CLOCK_CCU	xmc4_scu.h	/^  XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, \/**< CCU module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_CONFIG	xmc4_scu.h	/^typedef struct XMC_SCU_CLOCK_CONFIG$/;"	s
XMC_SCU_CLOCK_CONFIG_t	xmc4_scu.h	/^} const XMC_SCU_CLOCK_CONFIG_t;$/;"	t
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG$/;"	g
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  \/**< CCU clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  \/**< EBU clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  \/**< ETH clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,\/**< SDMMC clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  \/**< USB clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  \/**< WDT clock disabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  \/**< CCU clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  \/**< EBU clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  \/**< ETH clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,\/**< SDMMC clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  \/**< USB clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  \/**< WDT clock enabled in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,\/**< Flash power down in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  \/**<  Switch off main PLL in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  \/**< fOFI used as system clock source in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  \/**< fPLL used as system clock source in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN	xmc4_scu.h	/^  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  \/**<  Switch off VCO of main PLL in DEEPSLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
XMC_SCU_CLOCK_EBU	xmc4_scu.h	/^  XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, \/**< EBU module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_ECATCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_ECATCLKSRC$/;"	g
XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  \/**< Main PLL output (fPLL) as a source for ECAT clock. *\/$/;"	e	enum:XMC_SCU_CLOCK_ECATCLKSRC
XMC_SCU_CLOCK_ECATCLKSRC_USBPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), \/**< USB PLL (fUSBPLL) as a source for ECAT clock. *\/$/;"	e	enum:XMC_SCU_CLOCK_ECATCLKSRC
XMC_SCU_CLOCK_ECATCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_ECATCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_ECATCLKSRC
XMC_SCU_CLOCK_ETH	xmc4_scu.h	/^  XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, \/**< Ethernet module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_EXTOUTCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC$/;"	g
XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), \/**< Main PLL output(fPLL) as the$/;"	e	enum:XMC_SCU_CLOCK_EXTOUTCLKSRC
XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY	xmc4_scu.h	/^  XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), \/**< Standby clock(fSTDBY) as the$/;"	e	enum:XMC_SCU_CLOCK_EXTOUTCLKSRC
XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS	xmc4_scu.h	/^  XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  \/**< System clock (fSYS) as$/;"	e	enum:XMC_SCU_CLOCK_EXTOUTCLKSRC
XMC_SCU_CLOCK_EXTOUTCLKSRC_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), \/**< USB PLL output(fUSB PLL) as the$/;"	e	enum:XMC_SCU_CLOCK_EXTOUTCLKSRC
XMC_SCU_CLOCK_EXTOUTCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_EXTOUTCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_EXTOUTCLKSRC
XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE$/;"	g
XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC	xmc4_scu.h	/^  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   \/**<  Automatic Oscillator Calibration adjustment of the fOFI clock with fSTDBY clock.  *\/$/;"	e	enum:XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY	xmc4_scu.h	/^  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  \/**< Factory Oscillator Calibration: $/;"	e	enum:XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
XMC_SCU_CLOCK_GetCcuClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetCpuClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetCpuClockFrequency	xmc_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)$/;"	f
XMC_SCU_CLOCK_GetECATClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetECATClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)$/;"	f
XMC_SCU_CLOCK_GetEbuClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetEthernetClockFrequency	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEthernetClockFrequency(void)$/;"	f
XMC_SCU_CLOCK_GetExternalOutputClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetExternalOutputClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)$/;"	f
XMC_SCU_CLOCK_GetPeripheralClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetSystemClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetSystemClockFrequency	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)$/;"	f
XMC_SCU_CLOCK_GetSystemClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)$/;"	f
XMC_SCU_CLOCK_GetSystemPllClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)$/;"	f
XMC_SCU_CLOCK_GetUsbClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetUsbClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)$/;"	f
XMC_SCU_CLOCK_GetWdtClockDivider	xmc4_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)$/;"	f
XMC_SCU_CLOCK_GetWdtClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)$/;"	f
XMC_SCU_CLOCK_MMC	xmc4_scu.h	/^  XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, \/**< MMC module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG$/;"	g
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  \/**< CCU clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  \/**< WDT clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  \/**< EBU clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  \/**< ETH clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,\/**< SDMMC clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  \/**< USB clock disabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  \/**< CCU clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  \/**< EBU clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  \/**< ETH clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,\/**< SDMMC clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  \/**< USB clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  \/**< WDT clock enabled in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  \/**< fOFI used as system clock source in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  \/**< fPLL used as system clock source in SLEEP state *\/$/;"	e	enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
XMC_SCU_CLOCK_SYSCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_SYSCLKSRC$/;"	g
XMC_SCU_CLOCK_SYSCLKSRC_OFI	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), \/**< Internal Fast Clock (fOFI) as a $/;"	e	enum:XMC_SCU_CLOCK_SYSCLKSRC
XMC_SCU_CLOCK_SYSCLKSRC_PLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  \/**< PLL output (fPLL) as a$/;"	e	enum:XMC_SCU_CLOCK_SYSCLKSRC
XMC_SCU_CLOCK_SYSCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_SYSCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_SYSCLKSRC
XMC_SCU_CLOCK_SYSPLLCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC$/;"	g
XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk \/**< Backup clock(fOFI)$/;"	e	enum:XMC_SCU_CLOCK_SYSPLLCLKSRC
XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  \/**< External crystal oscillator$/;"	e	enum:XMC_SCU_CLOCK_SYSPLLCLKSRC
XMC_SCU_CLOCK_SYSPLLCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_SYSPLLCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_SYSPLLCLKSRC
XMC_SCU_CLOCK_SYSPLL_CONFIG	xmc4_scu.h	/^typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG$/;"	s
XMC_SCU_CLOCK_SYSPLL_CONFIG_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_SYSPLL_CONFIG_t;$/;"	t	typeref:struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
XMC_SCU_CLOCK_SYSPLL_MODE	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_SYSPLL_MODE$/;"	g
XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, \/**< fPLL derived from fOSC and PLL operating in prescalar mode(i.e.VCO bypassed). *\/$/;"	e	enum:XMC_SCU_CLOCK_SYSPLL_MODE
XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  \/**< fPLL derived from fVCO and PLL operating in normal mode. *\/$/;"	e	enum:XMC_SCU_CLOCK_SYSPLL_MODE
XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR \/**< fPLL derived from fOSC and PLL operating in prescalar mode(i.e.VCO bypassed). *\/$/;"	e	enum:XMC_SCU_CLOCK_SYSPLL_MODE
XMC_SCU_CLOCK_SYSPLL_MODE_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_SYSPLL_MODE_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_SYSPLL_MODE
XMC_SCU_CLOCK_SetDeepSleepConfig	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_CLOCK_SetDeepSleepConfig(int32_t config)$/;"	f
XMC_SCU_CLOCK_SetECATClockSource	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)$/;"	f
XMC_SCU_CLOCK_SetSleepConfig	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_CLOCK_SetSleepConfig(int32_t config)$/;"	f
XMC_SCU_CLOCK_USB	xmc4_scu.h	/^  XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, \/**< USB module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_USBCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_USBCLKSRC$/;"	g
XMC_SCU_CLOCK_USBCLKSRC_SYSPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  \/**< Main PLL output (fPLL) as a$/;"	e	enum:XMC_SCU_CLOCK_USBCLKSRC
XMC_SCU_CLOCK_USBCLKSRC_USBPLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), \/**< USB PLL(fUSB PLL) as a $/;"	e	enum:XMC_SCU_CLOCK_USBCLKSRC
XMC_SCU_CLOCK_USBCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_USBCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_USBCLKSRC
XMC_SCU_CLOCK_WDT	xmc4_scu.h	/^  XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  \/**< WDT module clock. *\/$/;"	e	enum:XMC_SCU_CLOCK
XMC_SCU_CLOCK_WDTCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_CLOCK_WDTCLKSRC$/;"	g
XMC_SCU_CLOCK_WDTCLKSRC_OFI	xmc4_scu.h	/^  XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  \/**< Internal Fast Clock $/;"	e	enum:XMC_SCU_CLOCK_WDTCLKSRC
XMC_SCU_CLOCK_WDTCLKSRC_PLL	xmc4_scu.h	/^  XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   \/**< PLL output (fPLL) as the$/;"	e	enum:XMC_SCU_CLOCK_WDTCLKSRC
XMC_SCU_CLOCK_WDTCLKSRC_STDBY	xmc4_scu.h	/^  XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), \/**< Standby clock $/;"	e	enum:XMC_SCU_CLOCK_WDTCLKSRC
XMC_SCU_CLOCK_WDTCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_WDTCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK_WDTCLKSRC
XMC_SCU_CLOCK_t	xmc4_scu.h	/^} XMC_SCU_CLOCK_t;$/;"	t	typeref:enum:XMC_SCU_CLOCK
XMC_SCU_GetMirrorStatus	xmc_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)$/;"	f
XMC_SCU_H	xmc_scu.h	63;"	d
XMC_SCU_HIB_CTRL_STATUS	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_CTRL_STATUS$/;"	g
XMC_SCU_HIB_CTRL_STATUS_ACTIVE	xmc4_scu.h	/^  XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, \/**< Hibernate driven active to pads *\/$/;"	e	enum:XMC_SCU_HIB_CTRL_STATUS
XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE	xmc4_scu.h	/^  XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, \/**< Hibernate not driven active to pads *\/$/;"	e	enum:XMC_SCU_HIB_CTRL_STATUS
XMC_SCU_HIB_CTRL_STATUS_t	xmc4_scu.h	/^} XMC_SCU_HIB_CTRL_STATUS_t;$/;"	t	typeref:enum:XMC_SCU_HIB_CTRL_STATUS
XMC_SCU_HIB_ClearWakeupEventDetectionStatus	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_HIB_ClearWakeupEventDetectionStatus(void)$/;"	f
XMC_SCU_HIB_EVENT	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_EVENT$/;"	g
XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, \/**< Wake-up on LPAC negative edge of HIB_IO_0 threshold crossing. @note Only available in XMC44, XMC42 and XMC41 series *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, \/**< Wake-up on LPAC positive edge of HIB_IO_0 threshold crossing. @note Only available in XMC44, XMC42 and XMC41 series *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, \/**< Wake-up on LPAC negative edge of HIB_IO_1 threshold crossing. @note Only available in XMC44 series and LQFP100. *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, \/**< Wake-up on LPAC positive edge of HIB_IO_1 threshold crossing. @note Only available in XMC44 series and LQFP100. *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, \/**< Wake-up on LPAC negative edge of VBAT threshold crossing. @note Only available in XMC44, XMC42 and XMC41 series *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, \/**< Wake-up on LPAC positive edge of VBAT threshold crossing. @note Only available in XMC44, XMC42 and XMC41 series *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_ULPWDG	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, \/**< ULP watchdog alarm status *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, \/**< Wake-up on negative edge pin event *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, \/**< Wake-up on positive edge pin event *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC	xmc4_scu.h	/^  XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, \/**< Wake-up on RTC event *\/$/;"	e	enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_EVENT_t	xmc4_scu.h	/^} XMC_SCU_HIB_EVENT_t;$/;"	t	typeref:enum:XMC_SCU_HIB_EVENT
XMC_SCU_HIB_GetEventStatus	xmc4_scu.h	/^__STATIC_INLINE int32_t XMC_SCU_HIB_GetEventStatus(void)$/;"	f
XMC_SCU_HIB_GetHibernateControlStatus	xmc4_scu.h	/^__STATIC_INLINE int32_t XMC_SCU_HIB_GetHibernateControlStatus(void) $/;"	f
XMC_SCU_HIB_GetRtcClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)$/;"	f
XMC_SCU_HIB_GetStdbyClockSource	xmc4_scu.h	/^__STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)$/;"	f
XMC_SCU_HIB_HIBERNATE_MODE	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_HIBERNATE_MODE$/;"	g
XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL	xmc4_scu.h	/^  XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, \/**< Request external hibernate mode *\/$/;"	e	enum:XMC_SCU_HIB_HIBERNATE_MODE
XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL	xmc4_scu.h	/^  XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, \/**< Request internal hibernate mode. @note Only available in XMC44, XMC42 and XMC41 series *\/$/;"	e	enum:XMC_SCU_HIB_HIBERNATE_MODE
XMC_SCU_HIB_HIBERNATE_MODE_t	xmc4_scu.h	/^} XMC_SCU_HIB_HIBERNATE_MODE_t;$/;"	t	typeref:enum:XMC_SCU_HIB_HIBERNATE_MODE
XMC_SCU_HIB_IO	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_IO$/;"	g
XMC_SCU_HIB_IO_0	xmc4_scu.h	/^  XMC_SCU_HIB_IO_0 = 0, \/**< HIB_IO_0 pin. $/;"	e	enum:XMC_SCU_HIB_IO
XMC_SCU_HIB_IO_1	xmc4_scu.h	/^  XMC_SCU_HIB_IO_1 = 1 \/**< HIB_IO_1 pin. $/;"	e	enum:XMC_SCU_HIB_IO
XMC_SCU_HIB_IO_OUTPUT_LEVEL	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL$/;"	g
XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH	xmc4_scu.h	/^  XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos \/**< Inverted value *\/$/;"	e	enum:XMC_SCU_HIB_IO_OUTPUT_LEVEL
XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW	xmc4_scu.h	/^  XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, \/**< Direct value *\/$/;"	e	enum:XMC_SCU_HIB_IO_OUTPUT_LEVEL
XMC_SCU_HIB_IO_OUTPUT_LEVEL_t	xmc4_scu.h	/^} XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;$/;"	t	typeref:enum:XMC_SCU_HIB_IO_OUTPUT_LEVEL
XMC_SCU_HIB_IO_t	xmc4_scu.h	/^} XMC_SCU_HIB_IO_t;$/;"	t	typeref:enum:XMC_SCU_HIB_IO
XMC_SCU_HIB_IsWakeupEventDetected	xmc4_scu.h	/^__STATIC_INLINE bool XMC_SCU_HIB_IsWakeupEventDetected(void)$/;"	f
XMC_SCU_HIB_LPAC_INPUT	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_LPAC_INPUT$/;"	g
XMC_SCU_HIB_LPAC_INPUT_DISABLED	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, \/**< Comparator permanently in power down *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_INPUT
XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, \/**< Comparator activated for HIB_IO_0 input *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_INPUT
XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, \/**< Comparator activated for HIB_IO_1 input. @note Only available in XMC44 series and LQFP100 package. *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_INPUT
XMC_SCU_HIB_LPAC_INPUT_VBAT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, \/**< Comparator activated for VBAT input *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_INPUT
XMC_SCU_HIB_LPAC_INPUT_t	xmc4_scu.h	/^} XMC_SCU_HIB_LPAC_INPUT_t;$/;"	t	typeref:enum:XMC_SCU_HIB_LPAC_INPUT
XMC_SCU_HIB_LPAC_STATUS	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_LPAC_STATUS$/;"	g
XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, \/**< HBI_IO_0 comparison result above programmed threshold *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, \/**< HBI_IO_0 compare operation completed *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, \/**< HBI_IO_1 comparison result above programmed threshold. @note Only available in XMC44 series and LQFP100 package. *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, \/**< HBI_IO_1 compare operation completed. @note Only available in XMC44 series and LQFP100 package. *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, \/**< VBAT comparison result above programmed threshold *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, \/**< VBAT compare operation completed *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_STATUS_t	xmc4_scu.h	/^} XMC_SCU_HIB_LPAC_STATUS_t;$/;"	t	typeref:enum:XMC_SCU_HIB_LPAC_STATUS
XMC_SCU_HIB_LPAC_TRIGGER	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_LPAC_TRIGGER$/;"	g
XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< Continuous measurement *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< On digital wakeup input negative edge event *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< On digital wakeup input positive edge event *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< RTC alarm event *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< RTC periodic event *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< Single shot on software request *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER	xmc4_scu.h	/^  XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, \/**< Sub-second interval counter *\/$/;"	e	enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_LPAC_TRIGGER_t	xmc4_scu.h	/^} XMC_SCU_HIB_LPAC_TRIGGER_t;$/;"	t	typeref:enum:XMC_SCU_HIB_LPAC_TRIGGER
XMC_SCU_HIB_PIN_MODE	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_PIN_MODE$/;"	g
XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Direct input, input pull down device connected *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Direct input, no input pull device connected *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Direct input, input pull up device connected *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Open drain GPIO output *\/  $/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Open drain HIB control output *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Open drain WDT service output *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Push-pull GPIO output *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Push-pull HIB control output *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV	xmc4_scu.h	/^  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, \/**< Push-pull WDT service output *\/$/;"	e	enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_PIN_MODE_t	xmc4_scu.h	/^} XMC_SCU_HIB_PIN_MODE_t;$/;"	t	typeref:enum:XMC_SCU_HIB_PIN_MODE
XMC_SCU_HIB_RTCCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_RTCCLKSRC$/;"	g
XMC_SCU_HIB_RTCCLKSRC_OSI	xmc4_scu.h	/^  XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), \/**< Internal Slow Clock$/;"	e	enum:XMC_SCU_HIB_RTCCLKSRC
XMC_SCU_HIB_RTCCLKSRC_ULP	xmc4_scu.h	/^  XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) \/**< Ultra Low Power Clock (fULP)$/;"	e	enum:XMC_SCU_HIB_RTCCLKSRC
XMC_SCU_HIB_RTCCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_HIB_RTCCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_HIB_RTCCLKSRC
XMC_SCU_HIB_SR0_INPUT	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_SR0_INPUT$/;"	g
XMC_SCU_HIB_SR0_INPUT_ACMP0	xmc4_scu.h	/^  XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  \/**< Set HIB_SR0 to LPAC CMP0. @note Only available in XMC44, XMC42 and XMC41 series. *\/$/;"	e	enum:XMC_SCU_HIB_SR0_INPUT
XMC_SCU_HIB_SR0_INPUT_HIB_IO_0	xmc4_scu.h	/^  XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, \/**< Set HIB_SR0 to HIB_IO_0 digital input *\/$/;"	e	enum:XMC_SCU_HIB_SR0_INPUT
XMC_SCU_HIB_SR0_INPUT_HIB_IO_1	xmc4_scu.h	/^  XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, \/**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only available in certain packages. *\/$/;"	e	enum:XMC_SCU_HIB_SR0_INPUT
XMC_SCU_HIB_SR0_INPUT_t	xmc4_scu.h	/^} XMC_SCU_HIB_SR0_INPUT_t;$/;"	t	typeref:enum:XMC_SCU_HIB_SR0_INPUT
XMC_SCU_HIB_SR1_INPUT	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_SR1_INPUT$/;"	g
XMC_SCU_HIB_SR1_INPUT_ACMP1	xmc4_scu.h	/^  XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  \/**< Set HIB_SR0 to LPAC CMP1. *\/$/;"	e	enum:XMC_SCU_HIB_SR1_INPUT
XMC_SCU_HIB_SR1_INPUT_HIB_IO_0	xmc4_scu.h	/^  XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, \/**< Set HIB_SR1 to HIB_IO_0 digital input *\/$/;"	e	enum:XMC_SCU_HIB_SR1_INPUT
XMC_SCU_HIB_SR1_INPUT_HIB_IO_1	xmc4_scu.h	/^  XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, \/**< Set HIB_SR1 to HIB_IO_1 digital input.  *\/$/;"	e	enum:XMC_SCU_HIB_SR1_INPUT
XMC_SCU_HIB_SR1_INPUT_XTAL_GPI	xmc4_scu.h	/^  XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  \/**< Set HIB_SR0 to RTC_XTAL_1 digital input *\/$/;"	e	enum:XMC_SCU_HIB_SR1_INPUT
XMC_SCU_HIB_SR1_INPUT_t	xmc4_scu.h	/^} XMC_SCU_HIB_SR1_INPUT_t;$/;"	t	typeref:enum:XMC_SCU_HIB_SR1_INPUT
XMC_SCU_HIB_STDBYCLKSRC	xmc4_scu.h	/^typedef enum XMC_SCU_HIB_STDBYCLKSRC$/;"	g
XMC_SCU_HIB_STDBYCLKSRC_OSCULP	xmc4_scu.h	/^  XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) \/**< Ultra Low Power Clock$/;"	e	enum:XMC_SCU_HIB_STDBYCLKSRC
XMC_SCU_HIB_STDBYCLKSRC_OSI	xmc4_scu.h	/^  XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), \/**< Internal Slow Clock $/;"	e	enum:XMC_SCU_HIB_STDBYCLKSRC
XMC_SCU_HIB_STDBYCLKSRC_t	xmc4_scu.h	/^} XMC_SCU_HIB_STDBYCLKSRC_t;$/;"	t	typeref:enum:XMC_SCU_HIB_STDBYCLKSRC
XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN	xmc4_scu.h	121;"	d
XMC_SCU_INTERRUPT_EVENT_HANDLER_t	xmc_scu.h	/^typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);$/;"	t
XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED	xmc4_scu.h	149;"	d
XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED	xmc4_scu.h	151;"	d
XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED	xmc4_scu.h	150;"	d
XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED	xmc4_scu.h	144;"	d
XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED	xmc4_scu.h	147;"	d
XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED	xmc4_scu.h	141;"	d
XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED	xmc4_scu.h	135;"	d
XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED	xmc4_scu.h	123;"	d
XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED	xmc4_scu.h	138;"	d
XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED	xmc4_scu.h	132;"	d
XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED	xmc4_scu.h	126;"	d
XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED	xmc4_scu.h	129;"	d
XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED	xmc4_scu.h	152;"	d
XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED	xmc4_scu.h	153;"	d
XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED	xmc4_scu.h	159;"	d
XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED	xmc4_scu.h	155;"	d
XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED	xmc4_scu.h	156;"	d
XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED	xmc4_scu.h	154;"	d
XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED	xmc4_scu.h	157;"	d
XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED	xmc4_scu.h	158;"	d
XMC_SCU_INTERRUPT_EVENT_RTC_ALARM	xmc4_scu.h	120;"	d
XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC	xmc4_scu.h	119;"	d
XMC_SCU_INTERRUPT_EVENT_WDT_WARN	xmc4_scu.h	118;"	d
XMC_SCU_INTERRUPT_EVENT_t	xmc4_scu.h	/^typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;$/;"	t
XMC_SCU_NMIREQ	xmc4_scu.h	/^typedef enum XMC_SCU_NMIREQ$/;"	g
XMC_SCU_NMIREQ_ERU0_0	xmc4_scu.h	/^  XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  \/**< Channel 0 event of ERU0 *\/  $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_ERU0_1	xmc4_scu.h	/^  XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  \/**< Channel 1 event of ERU0 *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_ERU0_2	xmc4_scu.h	/^  XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  \/**< Channel 2 event of ERU0 *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_ERU0_3	xmc4_scu.h	/^  XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   \/**< Channel 3 event of ERU0 *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_RTC_AI	xmc4_scu.h	/^  XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     \/**< RTC Alarm event *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_RTC_PI	xmc4_scu.h	/^  XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     \/**< RTC Periodic event *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_WDT_WARN	xmc4_scu.h	/^  XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, \/**< Watchdog timer Pre-Warning event *\/ $/;"	e	enum:XMC_SCU_NMIREQ
XMC_SCU_NMIREQ_t	xmc4_scu.h	/^} XMC_SCU_NMIREQ_t;$/;"	t	typeref:enum:XMC_SCU_NMIREQ
XMC_SCU_PARITY	xmc4_scu.h	/^typedef enum XMC_SCU_PARITY$/;"	g
XMC_SCU_PARITY_DSRAM1_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  \/**< Data SRAM-1 parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_DSRAM2_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  \/**< Data SRAM-2 parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_ETH_RXMEM	xmc4_scu.h	/^  XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, \/**< Ethernet receive memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_ETH_TXMEM	xmc4_scu.h	/^  XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, \/**< Ethernet transmit memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_MCAN_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   \/**< CAN memory parity error trap. *\/$/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_PMU_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, \/**< PMU Prefetch memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_PSRAM_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   \/**< Program SRAM parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_SDMMC_MEM0	xmc4_scu.h	/^  XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, \/**< SDMMC Memory-0 parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_SDMMC_MEM1	xmc4_scu.h	/^  XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, \/**< SDMMC Memory-1 parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_USB_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  \/**< USB memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_USIC0_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   \/**< USIC0 memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_USIC1_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   \/**< USIC1 memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_USIC2_MEM	xmc4_scu.h	/^  XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   \/**< USIC2 memory parity error trap. *\/ $/;"	e	enum:XMC_SCU_PARITY
XMC_SCU_PARITY_t	xmc4_scu.h	/^} XMC_SCU_PARITY_t;$/;"	t	typeref:enum:XMC_SCU_PARITY
XMC_SCU_PERIPHERAL_CLOCK	xmc4_scu.h	/^typedef enum XMC_SCU_PERIPHERAL_CLOCK$/;"	g
XMC_SCU_PERIPHERAL_CLOCK_CCU40	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  \/**< CCU40 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_CCU41	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  \/**< CCU41 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_CCU42	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  \/**< CCU42 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_CCU43	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   \/**< CCU43 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_CCU80	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  \/**< CCU80 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_CCU81	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  \/**< CCU81 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_DAC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     \/**< DAC peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_DSD	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   \/**< DSD peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_EBU	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       \/**< EBU peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_ECAT0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      \/**< ECAT0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_ERU1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    \/**< ERU1 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_ETH0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     \/**< ETH0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_FCE	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      \/**< FCE peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_GPDMA0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     \/**< DMA0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_GPDMA1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     \/**< DMA1 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_HRPWM0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  \/**< HRPWM0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_LEDTS0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), \/**< LEDTS0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_MCAN	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   \/**< MCAN peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_PORTS	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   \/**< PORTS peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_POSIF0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  \/**< POSIF0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_POSIF1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   \/**< POSIF1 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_SDMMC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    \/**< SDMMC peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_USB0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      \/**< USB0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_USIC0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   \/**< USIC0 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_USIC1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   \/**< USIC1 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_USIC2	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    \/**< USIC2 peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_VADC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  \/**< VADC peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_WDT	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      \/**< WDT peripheral gating. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_CLOCK_t	xmc4_scu.h	/^} XMC_SCU_PERIPHERAL_CLOCK_t;$/;"	t	typeref:enum:XMC_SCU_PERIPHERAL_CLOCK
XMC_SCU_PERIPHERAL_RESET	xmc4_scu.h	/^typedef enum XMC_SCU_PERIPHERAL_RESET$/;"	g
XMC_SCU_PERIPHERAL_RESET_CCU40	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  \/**< CCU40 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_CCU41	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  \/**< CCU41 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_CCU42	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  \/**< CCU42 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_CCU43	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   \/**< CCU43 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_CCU80	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  \/**< CCU80 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_CCU81	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  \/**< CCU81 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_DAC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    \/**< DAC reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_DSD	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    \/**< DSD reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_EBU	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       \/**< EBU reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_ECAT0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      \/**< ECAT0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_ERU1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   \/**< ERU1 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_ETH0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     \/**< ETH0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_FCE	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      \/**< FCE reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_GPDMA0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     \/**< DMA0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_GPDMA1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     \/**< DMA1 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_HRPWM0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  \/**< HRPWM0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_LEDTS0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), \/**< LEDTS0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_MCAN	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), \/**< MCAN reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_PORTS	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   \/**< PORTS reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_POSIF0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, \/**< POSIF0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_POSIF1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, \/**< POSIF1 reset.*\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_SDMMC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     \/**< SDMMC reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_USB0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      \/**< USB0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_USIC0	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  \/**< USIC0 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_USIC1	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    \/**< USIC1 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_USIC2	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    \/**< USIC2 reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_VADC	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   \/**< VADC reset. *\/ $/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_WDT	xmc4_scu.h	/^  XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      \/**< WDT reset. *\/$/;"	e	enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_PERIPHERAL_RESET_t	xmc4_scu.h	/^} XMC_SCU_PERIPHERAL_RESET_t;$/;"	t	typeref:enum:XMC_SCU_PERIPHERAL_RESET
XMC_SCU_POWER_DisableMonitor	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_POWER_DisableMonitor(void)$/;"	f
XMC_SCU_POWER_EVR_STATUS	xmc4_scu.h	/^typedef enum XMC_SCU_POWER_EVR_STATUS$/;"	g
XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE	xmc4_scu.h	/^  XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk \/**< EVR13 regulator is in overvoltage *\/$/;"	e	enum:XMC_SCU_POWER_EVR_STATUS
XMC_SCU_POWER_EVR_STATUS_OK	xmc4_scu.h	/^  XMC_SCU_POWER_EVR_STATUS_OK = 0, \/**< EVR13 regulator No overvoltage condition *\/$/;"	e	enum:XMC_SCU_POWER_EVR_STATUS
XMC_SCU_POWER_EVR_STATUS_t	xmc4_scu.h	/^} XMC_SCU_POWER_EVR_STATUS_t;$/;"	t	typeref:enum:XMC_SCU_POWER_EVR_STATUS
XMC_SCU_POWER_EnableMonitor	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_POWER_EnableMonitor(uint8_t threshold, uint8_t interval)$/;"	f
XMC_SCU_POWER_GetEVRStatus	xmc4_scu.h	/^__STATIC_INLINE int32_t XMC_SCU_POWER_GetEVRStatus(void)$/;"	f
XMC_SCU_POWER_MODE_DEEPSLEEP	xmc4_scu.h	/^  XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk \/**< deep sleep mode stops the system clock and switches off the PLL and flash memory. *\/$/;"	e	enum:XMC_SCU_POWER_MODE_t
XMC_SCU_POWER_MODE_SLEEP	xmc4_scu.h	/^  XMC_SCU_POWER_MODE_SLEEP = 0, \/**< sleep mode stops the processor clock *\/$/;"	e	enum:XMC_SCU_POWER_MODE_t
XMC_SCU_POWER_MODE_t	xmc4_scu.h	/^typedef enum XMC_SCU_POWER_MODE_t$/;"	g
XMC_SCU_POWER_MODE_t	xmc4_scu.h	/^} XMC_SCU_POWER_MODE_t;$/;"	t	typeref:enum:XMC_SCU_POWER_MODE_t
XMC_SCU_POWER_WaitForEvent	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_POWER_WaitForEvent(XMC_SCU_POWER_MODE_t mode)$/;"	f
XMC_SCU_POWER_WaitForInterrupt	xmc4_scu.h	/^__STATIC_INLINE void XMC_SCU_POWER_WaitForInterrupt(XMC_SCU_POWER_MODE_t mode, bool sleep_on_exit)$/;"	f
XMC_SCU_RESET_ClearDeviceResetReason	xmc_scu.h	/^__STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)$/;"	f
XMC_SCU_RESET_GetDeviceResetReason	xmc_scu.h	/^__STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)$/;"	f
XMC_SCU_RESET_REASON	xmc4_scu.h	/^typedef enum XMC_SCU_RESET_REASON$/;"	g
XMC_SCU_RESET_REASON_LOCKUP	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to reset due to CPU lockup. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_PARITY_ERROR	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to reset due to  memory parity  error. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_PORST	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to Power on reset. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_PV	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to Power Validation reset. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_SW	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to Software reset. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_SWD	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to Supply Watchdog reset. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_WATCHDOG	xmc4_scu.h	/^  XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), \/**< Reset due to Watchdog timer initiated  reset. *\/$/;"	e	enum:XMC_SCU_RESET_REASON
XMC_SCU_RESET_REASON_t	xmc4_scu.h	/^} XMC_SCU_RESET_REASON_t;$/;"	t	typeref:enum:XMC_SCU_RESET_REASON
XMC_SCU_STATUS	xmc_scu.h	/^typedef enum XMC_SCU_STATUS $/;"	g
XMC_SCU_STATUS_BUSY	xmc_scu.h	/^  XMC_SCU_STATUS_BUSY,       \/**< Cannot execute the SCU related operation request because$/;"	e	enum:XMC_SCU_STATUS
XMC_SCU_STATUS_ERROR	xmc_scu.h	/^  XMC_SCU_STATUS_ERROR,      \/**< SCU related operation failed. When API cannot fulfill request, this value is returned. *\/$/;"	e	enum:XMC_SCU_STATUS
XMC_SCU_STATUS_OK	xmc_scu.h	/^  XMC_SCU_STATUS_OK   = 0UL, \/**< SCU related operation successfully completed.*\/$/;"	e	enum:XMC_SCU_STATUS
XMC_SCU_STATUS_t	xmc_scu.h	/^} XMC_SCU_STATUS_t;$/;"	t	typeref:enum:XMC_SCU_STATUS
XMC_SCU_SetCcuTriggerHigh	xmc_scu.h	/^__STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)$/;"	f
XMC_SCU_SetCcuTriggerLow	xmc_scu.h	/^__STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)$/;"	f
XMC_SCU_TRAP	xmc4_scu.h	/^typedef enum XMC_SCU_TRAP $/;"	g
XMC_SCU_TRAP_BROWNOUT	xmc4_scu.h	/^  XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    \/**< Brownout trap. *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_DIETEMP_HIGH	xmc4_scu.h	/^  XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  \/**< Die temperature higher than expected. *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_DIETEMP_LOW	xmc4_scu.h	/^  XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  \/**< Die temperature lower than expected. *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_ECAT_RESET	xmc4_scu.h	/^  XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, \/**< EtherCat Reset *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_OSC_WDG	xmc4_scu.h	/^  XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, \/**< OSC_HP Oscillator Watchdog trap. *\/$/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_PARITY_ERROR	xmc4_scu.h	/^  XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      \/**< Memory Parity error trap. *\/  $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_PER_BRIDGE0	xmc4_scu.h	/^  XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  \/**< Bad memory access of peripherals on Bridge-0. *\/  $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_PER_BRIDGE1	xmc4_scu.h	/^  XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  \/**< Bad memory access of peripherals on Bridge-1. *\/  $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_ULP_WDG	xmc4_scu.h	/^  XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  \/**< Unstable 32KHz clock trap. *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_USB_VCO_LOCK	xmc4_scu.h	/^  XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, \/**< USB PLL loss of lock trap. *\/ $/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_VCO_LOCK	xmc4_scu.h	/^  XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, \/**< PLL loss of lock trap. *\/$/;"	e	enum:XMC_SCU_TRAP
XMC_SCU_TRAP_t	xmc4_scu.h	/^} XMC_SCU_TRAP_t;$/;"	t	typeref:enum:XMC_SCU_TRAP
XMC_SDMMC	xmc_sdmmc.h	113;"	d
XMC_SDMMC_ACMD12_NOT_EXEC_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD12_NOT_EXEC_ERR = SDMMC_ACMD_ERR_STATUS_ACMD12_NOT_EXEC_ERR_Msk, \/**< ACMD12 not executed error *\/$/;"	e	enum:__anon255
XMC_SDMMC_ACMD_CRC_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD_CRC_ERR        = SDMMC_ACMD_ERR_STATUS_ACMD_CRC_ERR_Msk,        \/**< ACMD CRC error *\/$/;"	e	enum:__anon255
XMC_SDMMC_ACMD_END_BIT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD_END_BIT_ERR    = SDMMC_ACMD_ERR_STATUS_ACMD_END_BIT_ERR_Msk,    \/**< ACMD end bit error *\/$/;"	e	enum:__anon255
XMC_SDMMC_ACMD_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD_ERR           = ((uint32_t)0x100U << 16U), \/**< ACMD error *\/$/;"	e	enum:__anon252
XMC_SDMMC_ACMD_ERR_t	xmc_sdmmc.h	/^} XMC_SDMMC_ACMD_ERR_t;$/;"	t	typeref:enum:__anon255
XMC_SDMMC_ACMD_IND_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD_IND_ERR        = SDMMC_ACMD_ERR_STATUS_ACMD_IND_ERR_Msk,        \/**< ACMD IND error *\/$/;"	e	enum:__anon255
XMC_SDMMC_ACMD_TIMEOUT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_ACMD_TIMEOUT_ERR    = SDMMC_ACMD_ERR_STATUS_ACMD_TIMEOUT_ERR_Msk,    \/**< ACMD timeout error *\/$/;"	e	enum:__anon255
XMC_SDMMC_BLOCK_GAP_EVENT	xmc_sdmmc.h	/^  XMC_SDMMC_BLOCK_GAP_EVENT    = 0x04U, \/**< Block gap event *\/$/;"	e	enum:__anon252
XMC_SDMMC_BUFFER_READ_READY	xmc_sdmmc.h	/^  XMC_SDMMC_BUFFER_READ_READY  = 0x20U, \/**< Buffer read ready event *\/$/;"	e	enum:__anon252
XMC_SDMMC_BUFFER_WRITE_READY	xmc_sdmmc.h	/^  XMC_SDMMC_BUFFER_WRITE_READY = 0x10U, \/**< Buffer write ready event *\/$/;"	e	enum:__anon252
XMC_SDMMC_BUS_VOLTAGE_3_3_VOLTS	xmc_sdmmc.h	/^  XMC_SDMMC_BUS_VOLTAGE_3_3_VOLTS = 0x07U$/;"	e	enum:__anon260
XMC_SDMMC_BUS_VOLTAGE_t	xmc_sdmmc.h	/^} XMC_SDMMC_BUS_VOLTAGE_t;$/;"	t	typeref:enum:__anon260
XMC_SDMMC_BusPowerOff	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_BusPowerOff(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_BusPowerOn	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_BusPowerOn(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_CARD_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CARD_ERR           = 0x8000U, \/**< Card error interrupt *\/$/;"	e	enum:__anon252
XMC_SDMMC_CARD_INS	xmc_sdmmc.h	/^  XMC_SDMMC_CARD_INS           = 0x40U, \/**< Card insert event *\/$/;"	e	enum:__anon252
XMC_SDMMC_CARD_INT	xmc_sdmmc.h	/^  XMC_SDMMC_CARD_INT           = 0x100U, \/**< Card INT event *\/$/;"	e	enum:__anon252
XMC_SDMMC_CARD_REMOVAL	xmc_sdmmc.h	/^  XMC_SDMMC_CARD_REMOVAL       = 0x80U, \/**< Card removal event *\/$/;"	e	enum:__anon252
XMC_SDMMC_CD_SOURCE	xmc_sdmmc.h	/^typedef enum XMC_SDMMC_CD_SOURCE$/;"	g
XMC_SDMMC_CD_SOURCE_PIN	xmc_sdmmc.h	/^  XMC_SDMMC_CD_SOURCE_PIN = 0,$/;"	e	enum:XMC_SDMMC_CD_SOURCE
XMC_SDMMC_CD_SOURCE_SW	xmc_sdmmc.h	/^  XMC_SDMMC_CD_SOURCE_SW = 1 << SDMMC_HOST_CTRL_CARD_DET_SIGNAL_DETECT_Pos$/;"	e	enum:XMC_SDMMC_CD_SOURCE
XMC_SDMMC_CD_SOURCE_t	xmc_sdmmc.h	/^} XMC_SDMMC_CD_SOURCE_t;$/;"	t	typeref:enum:XMC_SDMMC_CD_SOURCE
XMC_SDMMC_CD_STATUS	xmc_sdmmc.h	/^typedef enum XMC_SDMMC_CD_STATUS$/;"	g
XMC_SDMMC_CD_STATUS_INSERTED	xmc_sdmmc.h	/^  XMC_SDMMC_CD_STATUS_INSERTED = 1 << SDMMC_HOST_CTRL_CARD_DETECT_TEST_LEVEL_Pos$/;"	e	enum:XMC_SDMMC_CD_STATUS
XMC_SDMMC_CD_STATUS_NO_CARD	xmc_sdmmc.h	/^  XMC_SDMMC_CD_STATUS_NO_CARD = 0,$/;"	e	enum:XMC_SDMMC_CD_STATUS
XMC_SDMMC_CD_STATUS_t	xmc_sdmmc.h	/^} XMC_SDMMC_CD_STATUS_t;$/;"	t	typeref:enum:XMC_SDMMC_CD_STATUS
XMC_SDMMC_CHECK_ACMD_ERR	xmc_sdmmc.h	130;"	d
XMC_SDMMC_CHECK_BUS_VOLTAGE	xmc_sdmmc.h	159;"	d
XMC_SDMMC_CHECK_DATA_LINES	xmc_sdmmc.h	189;"	d
XMC_SDMMC_CHECK_DATA_TRANSFER_DIR	xmc_sdmmc.h	199;"	d
XMC_SDMMC_CHECK_DAT_TIMEOUT_COUNTER	xmc_sdmmc.h	167;"	d
XMC_SDMMC_CHECK_MODULE_PTR	xmc_sdmmc.h	123;"	d
XMC_SDMMC_CHECK_SDCLK_FREQ	xmc_sdmmc.h	143;"	d
XMC_SDMMC_CLK_DIV_1	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_1   = 0x00U, \/**< Base clock (10 Mhz -> 63 Mhz) *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_128	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_128 = 0x40U, \/**< Base clock divided by 128 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_16	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_16  = 0x08U, \/**< Base clock divided by 16 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_2	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_2   = 0x01U, \/**< Base clock divided by 2 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_256	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_256 = 0x80U  \/**< Base clock divided by 256 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_32	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_32  = 0x10U, \/**< Base clock divided by 32 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_4	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_4   = 0x02U, \/**< Base clock divided by 4 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_64	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_64  = 0x20U, \/**< Base clock divided by 64 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CLK_DIV_8	xmc_sdmmc.h	/^  XMC_SDMMC_CLK_DIV_8   = 0x04U, \/**< Base clock divided by 8 *\/$/;"	e	enum:__anon250
XMC_SDMMC_CMD_COMPLETE	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_COMPLETE       = 0x01U, \/**< Command complete event *\/$/;"	e	enum:__anon252
XMC_SDMMC_CMD_CRC_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_CRC_ERR        = ((uint32_t)0x02U << 16U),  \/**< Command CRC error *\/$/;"	e	enum:__anon252
XMC_SDMMC_CMD_END_BIT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_END_BIT_ERR    = ((uint32_t)0x04U << 16U),  \/**< Command end bit error *\/$/;"	e	enum:__anon252
XMC_SDMMC_CMD_IND_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_IND_ERR        = ((uint32_t)0x08U << 16U),  \/**< Command index error *\/$/;"	e	enum:__anon252
XMC_SDMMC_CMD_NOT_ISSUED_BY_ACMD12_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_NOT_ISSUED_BY_ACMD12_ERR = SDMMC_ACMD_ERR_STATUS_CMD_NOT_ISSUED_BY_ACMD12_ERR_Msk \/**< CMD not issued by ACMD12 *\/$/;"	e	enum:__anon255
XMC_SDMMC_CMD_TIMEOUT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CMD_TIMEOUT_ERR    = ((uint32_t)0x01 << 16U),   \/**< Command time-out error *\/$/;"	e	enum:__anon252
XMC_SDMMC_COMMAND_RESPONSE	xmc_sdmmc.h	/^typedef enum XMC_SDMMC_COMMAND_RESPONSE$/;"	g
XMC_SDMMC_COMMAND_RESPONSE_LONG	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_RESPONSE_LONG = 1, \/**< Response length 136 *\/$/;"	e	enum:XMC_SDMMC_COMMAND_RESPONSE
XMC_SDMMC_COMMAND_RESPONSE_NONE	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_RESPONSE_NONE = 0, \/**< No Response *\/$/;"	e	enum:XMC_SDMMC_COMMAND_RESPONSE
XMC_SDMMC_COMMAND_RESPONSE_SHORT	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_RESPONSE_SHORT = 2, \/**< Response length 48 *\/$/;"	e	enum:XMC_SDMMC_COMMAND_RESPONSE
XMC_SDMMC_COMMAND_RESPONSE_SHORT_BUSY	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_RESPONSE_SHORT_BUSY = 3, \/**< Response length 48 check Busy after response *\/$/;"	e	enum:XMC_SDMMC_COMMAND_RESPONSE
XMC_SDMMC_COMMAND_RESPONSE_t	xmc_sdmmc.h	/^} XMC_SDMMC_COMMAND_RESPONSE_t;$/;"	t	typeref:enum:XMC_SDMMC_COMMAND_RESPONSE
XMC_SDMMC_COMMAND_TYPE_ABORT	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_TYPE_ABORT         \/**< Command abort *\/$/;"	e	enum:__anon257
XMC_SDMMC_COMMAND_TYPE_NORMAL	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_TYPE_NORMAL  = 0U, \/**< Command normal *\/$/;"	e	enum:__anon257
XMC_SDMMC_COMMAND_TYPE_RESUME	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_TYPE_RESUME,       \/**< Command resume *\/$/;"	e	enum:__anon257
XMC_SDMMC_COMMAND_TYPE_SUSPEND	xmc_sdmmc.h	/^  XMC_SDMMC_COMMAND_TYPE_SUSPEND,      \/**< Command suspend *\/$/;"	e	enum:__anon257
XMC_SDMMC_COMMAND_TYPE_t	xmc_sdmmc.h	/^} XMC_SDMMC_COMMAND_TYPE_t;$/;"	t	typeref:enum:__anon257
XMC_SDMMC_COMMAND_t	xmc_sdmmc.h	/^} XMC_SDMMC_COMMAND_t;$/;"	t	typeref:union:__anon267
XMC_SDMMC_CONFIG_t	xmc_sdmmc.h	/^} XMC_SDMMC_CONFIG_t;$/;"	t	typeref:struct:__anon270
XMC_SDMMC_CURRENT_LIMIT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_CURRENT_LIMIT_ERR  = ((uint32_t)0x80U << 16U),  \/**< Current limit error *\/$/;"	e	enum:__anon252
XMC_SDMMC_DATA_CRC_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_CRC_ERR       = ((uint32_t)0x20U << 16U),  \/**< Data CRC error *\/$/;"	e	enum:__anon252
XMC_SDMMC_DATA_END_BIT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_END_BIT_ERR   = ((uint32_t)0x40U << 16U),  \/**< Data end bit error *\/$/;"	e	enum:__anon252
XMC_SDMMC_DATA_LINES_1	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_LINES_1 = 0x00U, \/**< Single data line mode *\/$/;"	e	enum:__anon249
XMC_SDMMC_DATA_LINES_4	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_LINES_4 = 0x02U, \/**< 4-bit mode *\/$/;"	e	enum:__anon249
XMC_SDMMC_DATA_LINES_8	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_LINES_8 = 0x20U  \/**< SD 8-bit mode *\/$/;"	e	enum:__anon249
XMC_SDMMC_DATA_LINES_t	xmc_sdmmc.h	/^} XMC_SDMMC_DATA_LINES_t;$/;"	t	typeref:enum:__anon249
XMC_SDMMC_DATA_TIMEOUT_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_TIMEOUT_ERR   = ((uint32_t)0x10U << 16U),  \/**< Data time-out error *\/$/;"	e	enum:__anon252
XMC_SDMMC_DATA_TRANSFER_CARD_TO_HOST	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_TRANSFER_CARD_TO_HOST       \/** Card to host *\/$/;"	e	enum:__anon262
XMC_SDMMC_DATA_TRANSFER_DIR_t	xmc_sdmmc.h	/^} XMC_SDMMC_DATA_TRANSFER_DIR_t;$/;"	t	typeref:enum:__anon262
XMC_SDMMC_DATA_TRANSFER_HOST_TO_CARD	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_TRANSFER_HOST_TO_CARD = 0U, \/** Host to card *\/$/;"	e	enum:__anon262
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_13	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_13 = 0U, \/** SDCLK * (2 ^ 13) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_14	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_14 = 1U, \/** SDCLK * (2 ^ 14) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_15	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_15 = 2U, \/** SDCLK * (2 ^ 15) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_16	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_16 = 3U, \/** SDCLK * (2 ^ 16) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_17	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_17 = 4U, \/** SDCLK * (2 ^ 17) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_18	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_18 = 5U, \/** SDCLK * (2 ^ 18) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_19	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_19 = 6U, \/** SDCLK * (2 ^ 19) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_20	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_20 = 7U, \/** SDCLK * (2 ^ 20) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_21	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_21 = 8U, \/** SDCLK * (2 ^ 21) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_22	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_22 = 9U, \/** SDCLK * (2 ^ 22) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_23	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_23 = 10U, \/** SDCLK * (2 ^ 23) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_24	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_24 = 11U, \/** SDCLK * (2 ^ 24) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_25	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_25 = 12U, \/** SDCLK * (2 ^ 25) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_26	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_26 = 13U, \/** SDCLK * (2 ^ 26) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_27	xmc_sdmmc.h	/^  XMC_SDMMC_DAT_TIMEOUT_COUNTER_2_POW_27 = 14U, \/** SDCLK * (2 ^ 27) *\/$/;"	e	enum:__anon261
XMC_SDMMC_DAT_TIMEOUT_COUNTER_t	xmc_sdmmc.h	/^} XMC_SDMMC_DAT_TIMEOUT_COUNTER_t;$/;"	t	typeref:enum:__anon261
XMC_SDMMC_DisableDelayCmdDatLines	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_DisableDelayCmdDatLines(void)$/;"	f
XMC_SDMMC_DisableHighSpeed	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_DisableHighSpeed(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_DisableInterruptAtBlockGap	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_DisableInterruptAtBlockGap(XMC_SDMMC_t *const sdmmc,$/;"	f
XMC_SDMMC_DisableWakeupEvent	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_DisableWakeupEvent(XMC_SDMMC_t *const sdmmc, uint32_t event)$/;"	f
XMC_SDMMC_EVENT_t	xmc_sdmmc.h	/^} XMC_SDMMC_EVENT_t;$/;"	t	typeref:enum:__anon252
XMC_SDMMC_EnableDelayCmdDatLines	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_EnableDelayCmdDatLines(void)$/;"	f
XMC_SDMMC_EnableHighSpeed	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_EnableHighSpeed(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_EnableInterruptAtBlockGap	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_EnableInterruptAtBlockGap(XMC_SDMMC_t *const sdmmc, const XMC_SDMMC_CONFIG_t *config)$/;"	f
XMC_SDMMC_EnableWakeupEvent	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_EnableWakeupEvent(XMC_SDMMC_t *const sdmmc, uint32_t event)$/;"	f
XMC_SDMMC_GetACMDErrStatus	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_GetACMDErrStatus(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_ACMD_ERR_t error)$/;"	f
XMC_SDMMC_GetAutoCommandResponse	xmc_sdmmc.h	/^__STATIC_INLINE uint32_t XMC_SDMMC_GetAutoCommandResponse(const XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetClockStability	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_GetClockStability(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetCommandResponse	xmc_sdmmc.h	/^__STATIC_INLINE uint32_t XMC_SDMMC_GetCommandResponse(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetContinueRequest	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_GetContinueRequest(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetPresentState	xmc_sdmmc.h	/^__STATIC_INLINE XMC_SDMMC_PRESENT_STATE_t XMC_SDMMC_GetPresentState(const XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetSWResetStatus	xmc_sdmmc.h	/^__STATIC_INLINE uint32_t XMC_SDMMC_GetSWResetStatus(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_GetTransferBlocksNum	xmc_sdmmc.h	/^__STATIC_INLINE uint32_t XMC_SDMMC_GetTransferBlocksNum(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_H	xmc_sdmmc.h	73;"	d
XMC_SDMMC_IsAllDataLinesHigh	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_IsAllDataLinesHigh(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_IsAnyErrorEvent	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_IsAnyErrorEvent(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_IsCommandLineBusy	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_IsCommandLineBusy(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_IsDataLineBusy	xmc_sdmmc.h	/^__STATIC_INLINE bool XMC_SDMMC_IsDataLineBusy(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_MAX_DELAY_ELEMENTS	xmc_sdmmc.h	209;"	d
XMC_SDMMC_MIN_DELAY_ELEMENTS	xmc_sdmmc.h	208;"	d
XMC_SDMMC_PRESENT_STATE_t	xmc_sdmmc.h	/^} XMC_SDMMC_PRESENT_STATE_t;$/;"	t	typeref:union:__anon264
XMC_SDMMC_RESPONSE_TYPE_NO_RESPONSE	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_NO_RESPONSE = 0U, \/**< No response *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R1	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R1,               \/**< Response type: R1 *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R1b	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R1b,              \/**< Response type: R1b *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R2	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R2,               \/**< Response type: R2 *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R3	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R3,               \/**< Response type: R3 *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R6	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R6,               \/**< Response type: R6 *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_R7	xmc_sdmmc.h	/^  XMC_SDMMC_RESPONSE_TYPE_R7                \/**< Response type: R7 *\/$/;"	e	enum:__anon256
XMC_SDMMC_RESPONSE_TYPE_t	xmc_sdmmc.h	/^} XMC_SDMMC_RESPONSE_TYPE_t;$/;"	t	typeref:enum:__anon256
XMC_SDMMC_RESPONSE_t	xmc_sdmmc.h	/^} XMC_SDMMC_RESPONSE_t;$/;"	t	typeref:struct:__anon269
XMC_SDMMC_ReadFIFO	xmc_sdmmc.h	/^__STATIC_INLINE uint32_t XMC_SDMMC_ReadFIFO(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_SDCLK_FREQ_SEL_t	xmc_sdmmc.h	/^} XMC_SDMMC_SDCLK_FREQ_SEL_t;$/;"	t	typeref:enum:__anon250
XMC_SDMMC_SDClockDisable	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SDClockDisable(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_SDClockEnable	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SDClockEnable(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_SDClockFreqSelect	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SDClockFreqSelect(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_SDCLK_FREQ_SEL_t clk)$/;"	f
XMC_SDMMC_STATUS_CMD_LINE_BUSY	xmc_sdmmc.h	/^  XMC_SDMMC_STATUS_CMD_LINE_BUSY,      \/**< Command line busy *\/$/;"	e	enum:__anon251
XMC_SDMMC_STATUS_DAT_LINE_BUSY	xmc_sdmmc.h	/^  XMC_SDMMC_STATUS_DAT_LINE_BUSY       \/**< Data line busy *\/$/;"	e	enum:__anon251
XMC_SDMMC_STATUS_SUCCESS	xmc_sdmmc.h	/^  XMC_SDMMC_STATUS_SUCCESS       = 0U, \/**< Operation successful *\/$/;"	e	enum:__anon251
XMC_SDMMC_STATUS_t	xmc_sdmmc.h	/^} XMC_SDMMC_STATUS_t;$/;"	t	typeref:enum:__anon251
XMC_SDMMC_SW_RESET_ALL	xmc_sdmmc.h	/^  XMC_SDMMC_SW_RESET_ALL    = SDMMC_SW_RESET_SW_RST_ALL_Msk,      \/**< Software reset all *\/$/;"	e	enum:__anon254
XMC_SDMMC_SW_RESET_t	xmc_sdmmc.h	/^} XMC_SDMMC_SW_RESET_t;$/;"	t	typeref:enum:__anon254
XMC_SDMMC_SW_RST_CMD_LINE	xmc_sdmmc.h	/^  XMC_SDMMC_SW_RST_CMD_LINE = SDMMC_SW_RESET_SW_RST_CMD_LINE_Msk, \/**< Software reset command line *\/$/;"	e	enum:__anon254
XMC_SDMMC_SW_RST_DAT_LINE	xmc_sdmmc.h	/^  XMC_SDMMC_SW_RST_DAT_LINE = SDMMC_SW_RESET_SW_RST_DAT_LINE_Msk  \/**< Software reset data line *\/$/;"	e	enum:__anon254
XMC_SDMMC_SetBusVoltage	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetBusVoltage(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_BUS_VOLTAGE_t bus_voltage)$/;"	f
XMC_SDMMC_SetCardDetectionSource	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetCardDetectionSource(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_CD_SOURCE_t source)$/;"	f
XMC_SDMMC_SetCardDetectionStatus	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetCardDetectionStatus(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_CD_STATUS_t status)$/;"	f
XMC_SDMMC_SetContinueRequest	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetContinueRequest(XMC_SDMMC_t *const sdmmc, bool enabled)$/;"	f
XMC_SDMMC_SetDataLineTimeout	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetDataLineTimeout(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_DAT_TIMEOUT_COUNTER_t timeout)$/;"	f
XMC_SDMMC_SetDataTransferDirection	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetDataTransferDirection(XMC_SDMMC_t *const sdmmc,$/;"	f
XMC_SDMMC_SetDataTransferWidth	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetDataTransferWidth(XMC_SDMMC_t *const sdmmc, XMC_SDMMC_DATA_LINES_t lines)$/;"	f
XMC_SDMMC_SetDelay	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetDelay(uint8_t tapdel)$/;"	f
XMC_SDMMC_SetReadWaitControl	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetReadWaitControl(XMC_SDMMC_t *const sdmmc, bool enabled)$/;"	f
XMC_SDMMC_SetSWReset	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetSWReset(XMC_SDMMC_t *const sdmmc, uint32_t reset_mode)$/;"	f
XMC_SDMMC_SetStopAtBlockGap	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_SetStopAtBlockGap(XMC_SDMMC_t *const sdmmc, bool enabled)$/;"	f
XMC_SDMMC_Start	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_Start(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_Stop	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_Stop(XMC_SDMMC_t *const sdmmc)$/;"	f
XMC_SDMMC_TARGET_RESP_ERR	xmc_sdmmc.h	/^  XMC_SDMMC_TARGET_RESP_ERR    = ((uint32_t)0x1000U << 16U) \/**< Target response error *\/$/;"	e	enum:__anon252
XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_12	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_12                \/**< ACMD12 mode *\/$/;"	e	enum:__anon259
XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_DISABLED	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_DISABLED = 0x00U, \/**< ACMD mode disabled *\/$/;"	e	enum:__anon259
XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_t	xmc_sdmmc.h	/^} XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_t;$/;"	t	typeref:enum:__anon259
XMC_SDMMC_TRANSFER_MODE_TYPE_INFINITE	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_TYPE_INFINITE      = 0x20U, \/**< Transfer mode type: infinite *\/$/;"	e	enum:__anon258
XMC_SDMMC_TRANSFER_MODE_TYPE_MULTIPLE	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_TYPE_MULTIPLE      = 0x22U, \/**< Transfer mode type: multiple *\/$/;"	e	enum:__anon258
XMC_SDMMC_TRANSFER_MODE_TYPE_SINGLE	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_TYPE_SINGLE        = 0x00U, \/**< Transfer mode type: single *\/$/;"	e	enum:__anon258
XMC_SDMMC_TRANSFER_MODE_TYPE_STOP_MULTIPLE	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_TYPE_STOP_MULTIPLE = 0x22U  \/**< Transfer mode type: multiple stop *\/$/;"	e	enum:__anon258
XMC_SDMMC_TRANSFER_MODE_TYPE_t	xmc_sdmmc.h	/^} XMC_SDMMC_TRANSFER_MODE_TYPE_t;$/;"	t	typeref:enum:__anon258
XMC_SDMMC_TRANSFER_MODE_t	xmc_sdmmc.h	/^} XMC_SDMMC_TRANSFER_MODE_t;$/;"	t	typeref:struct:__anon266
XMC_SDMMC_TX_COMPLETE	xmc_sdmmc.h	/^  XMC_SDMMC_TX_COMPLETE        = 0x02U, \/**< Transmit complete event *\/$/;"	e	enum:__anon252
XMC_SDMMC_TriggerACMDErr	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_TriggerACMDErr(XMC_SDMMC_t *const sdmmc, uint32_t error)$/;"	f
XMC_SDMMC_TriggerEvent	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_TriggerEvent(XMC_SDMMC_t *const sdmmc, uint32_t event)$/;"	f
XMC_SDMMC_WAKEUP_EN_CARD_INS	xmc_sdmmc.h	/^  XMC_SDMMC_WAKEUP_EN_CARD_INS = SDMMC_WAKEUP_CTRL_WAKEUP_EVENT_EN_INS_Msk, \/**< Wakeup on SD card insertion *\/$/;"	e	enum:__anon253
XMC_SDMMC_WAKEUP_EN_CARD_INT	xmc_sdmmc.h	/^  XMC_SDMMC_WAKEUP_EN_CARD_INT = SDMMC_WAKEUP_CTRL_WAKEUP_EVENT_EN_INT_Msk, \/**< Wakeup on card interrupt *\/$/;"	e	enum:__anon253
XMC_SDMMC_WAKEUP_EN_CARD_REM	xmc_sdmmc.h	/^  XMC_SDMMC_WAKEUP_EN_CARD_REM = SDMMC_WAKEUP_CTRL_WAKEUP_EVENT_EN_REM_Msk  \/**< Wakeup SD card removal *\/$/;"	e	enum:__anon253
XMC_SDMMC_WAKEUP_EVENT_t	xmc_sdmmc.h	/^} XMC_SDMMC_WAKEUP_EVENT_t;$/;"	t	typeref:enum:__anon253
XMC_SDMMC_WriteFIFO	xmc_sdmmc.h	/^__STATIC_INLINE void XMC_SDMMC_WriteFIFO(XMC_SDMMC_t *const sdmmc, uint32_t *data)$/;"	f
XMC_SDMMC_t	xmc_sdmmc.h	/^} XMC_SDMMC_t;$/;"	t	typeref:struct:__anon263
XMC_SPI0_CH0	xmc_spi.h	118;"	d
XMC_SPI0_CH1	xmc_spi.h	119;"	d
XMC_SPI1_CH0	xmc_spi.h	123;"	d
XMC_SPI1_CH1	xmc_spi.h	124;"	d
XMC_SPI2_CH0	xmc_spi.h	128;"	d
XMC_SPI2_CH1	xmc_spi.h	129;"	d
XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT	xmc_spi.h	/^typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT$/;"	g
XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   \/**< Clock obtained as input from master: DX1*\/$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  \/**< Baudrate Generator shift clock output: SCLK*\/$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t	xmc_spi.h	/^} XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;$/;"	t	typeref:enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL	xmc_spi.h	/^typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL$/;"	g
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED	xmc_spi.h	/^  XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED$/;"	e	enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t	xmc_spi.h	/^} XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_SPI_CH_BUS_MODE	xmc_spi.h	/^typedef enum XMC_SPI_CH_BUS_MODE$/;"	g
XMC_SPI_CH_BUS_MODE_MASTER	xmc_spi.h	/^  XMC_SPI_CH_BUS_MODE_MASTER, \/**< SPI Master *\/$/;"	e	enum:XMC_SPI_CH_BUS_MODE
XMC_SPI_CH_BUS_MODE_SLAVE	xmc_spi.h	/^  XMC_SPI_CH_BUS_MODE_SLAVE   \/**< SPI Slave *\/$/;"	e	enum:XMC_SPI_CH_BUS_MODE
XMC_SPI_CH_BUS_MODE_t	xmc_spi.h	/^} XMC_SPI_CH_BUS_MODE_t;$/;"	t	typeref:enum:XMC_SPI_CH_BUS_MODE
XMC_SPI_CH_CONFIG	xmc_spi.h	/^typedef struct XMC_SPI_CH_CONFIG$/;"	s
XMC_SPI_CH_CONFIG_t	xmc_spi.h	/^} XMC_SPI_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_SPI_CH_CONFIG
XMC_SPI_CH_ClearStatusFlag	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)$/;"	f
XMC_SPI_CH_ConfigExternalInputSignalToBRG	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_ConfigureShiftClockOutput	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_DATA_POLARITY	xmc_spi.h	/^typedef enum XMC_SPI_CH_DATA_POLARITY$/;"	g
XMC_SPI_CH_DATA_POLARITY_DIRECT	xmc_spi.h	/^  XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, \/**< The polarity of the data line is not inverted *\/$/;"	e	enum:XMC_SPI_CH_DATA_POLARITY
XMC_SPI_CH_DATA_POLARITY_INVERT	xmc_spi.h	/^  XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos \/**< The polarity of the data line is inverted *\/$/;"	e	enum:XMC_SPI_CH_DATA_POLARITY
XMC_SPI_CH_DATA_POLARITY_t	xmc_spi.h	/^} XMC_SPI_CH_DATA_POLARITY_t;$/;"	t	typeref:enum:XMC_SPI_CH_DATA_POLARITY
XMC_SPI_CH_DataLatchedInLeadingEdge	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DataLatchedInTrailingEdge	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableDataTransmission	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableDelayCompensation	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableEOF	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableEOF(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableFEM	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableInputInversion	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableInputInversion(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_DisableInterwordDelay	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableMasterClock	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableSOF	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableSOF(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_DisableSlaveSelectCodedMode	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_DisableSlaveSelectCodedMode(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EVENT	xmc_spi.h	/^typedef enum XMC_SPI_CH_EVENT$/;"	g
XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE	xmc_spi.h	/^  XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  \/**< Alternate receive event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR	xmc_spi.h	/^  XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, \/**< Baudrate generator event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_DATA_LOST	xmc_spi.h	/^  XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, \/**< Data lost event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED	xmc_spi.h	/^  XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  \/**< Slave select input signal transition event*\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_MSLS_CHANGE	xmc_spi.h	/^  XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      \/**< Master slave select(MSLS) output transition event*\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_PARITY_ERROR	xmc_spi.h	/^  XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       \/**< Parity error event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_RECEIVE_START	xmc_spi.h	/^  XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, \/**< Receive start event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_STANDARD_RECEIVE	xmc_spi.h	/^  XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  \/**< Receive event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_TRANSMIT_BUFFER	xmc_spi.h	/^  XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, \/**< Transmit buffer event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_TRANSMIT_SHIFT	xmc_spi.h	/^  XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, \/**< Transmit shift event *\/$/;"	e	enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EVENT_t	xmc_spi.h	/^} XMC_SPI_CH_EVENT_t;$/;"	t	typeref:enum:XMC_SPI_CH_EVENT
XMC_SPI_CH_EnableDataTransmission	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableDelayCompensation	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableEOF	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableEOF(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableFEM	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableInputInversion	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableInputInversion(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_EnableInterwordDelay	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableMasterClock	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableSOF	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableSOF(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_EnableSlaveSelectCodedMode	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_EnableSlaveSelectCodedMode(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_GetStatusFlag	xmc_spi.h	/^__STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_INPUT	xmc_spi.h	/^typedef enum XMC_SPI_CH_INPUT$/;"	g
XMC_SPI_CH_INPUT_DIN0	xmc_spi.h	/^  XMC_SPI_CH_INPUT_DIN0 = 0UL,         \/**< Data input stage 0 *\/ $/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_DIN1	xmc_spi.h	/^  XMC_SPI_CH_INPUT_DIN1 = 3UL,         \/**< Data input stage 1 *\/$/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_DIN2	xmc_spi.h	/^  XMC_SPI_CH_INPUT_DIN2 = 4UL,         \/**< Data input stage 2 *\/$/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_DIN3	xmc_spi.h	/^  XMC_SPI_CH_INPUT_DIN3 = 5UL          \/**< Data input stage 3 *\/$/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY	xmc_spi.h	/^typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY$/;"	g
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK	xmc_spi.h	/^  XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  \/**< Master clock: FMCLK *\/$/;"	e	enum:XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV	xmc_spi.h	/^  XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, \/**< Output of PDIV divider: FPDIV *\/$/;"	e	enum:XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP	xmc_spi.h	/^  XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, \/**< Peripheral clock: FPPP *\/$/;"	e	enum:XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK	xmc_spi.h	/^  XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, \/**< Shift clock: FSCLK *\/$/;"	e	enum:XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t	xmc_spi.h	/^} XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;$/;"	t	typeref:enum:XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
XMC_SPI_CH_INPUT_SLAVE_SCLKIN	xmc_spi.h	/^  XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, \/**< Clock input stage *\/$/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_SLAVE_SELIN	xmc_spi.h	/^  XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  \/**< Slave select input stage *\/$/;"	e	enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INPUT_t	xmc_spi.h	/^} XMC_SPI_CH_INPUT_t;$/;"	t	typeref:enum:XMC_SPI_CH_INPUT
XMC_SPI_CH_INTERRUPT_NODE_POINTER	xmc_spi.h	/^typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER$/;"	g
XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE	xmc_spi.h	/^  XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,  \/**< Node pointer for alternate receive interrupt *\/$/;"	e	enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL	xmc_spi.h	/^  XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL   \/**< Node pointer for protocol related interrupts *\/$/;"	e	enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE	xmc_spi.h	/^  XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,  \/**< Node pointer for receive interrupt *\/$/;"	e	enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER	xmc_spi.h	/^  XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER, \/**< Node pointer for transmit buffer interrupt *\/$/;"	e	enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT	xmc_spi.h	/^  XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT, \/**< Node pointer for transmit shift interrupt *\/$/;"	e	enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_INTERRUPT_NODE_POINTER_t	xmc_spi.h	/^} XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_SPI_CH_INTERRUPT_NODE_POINTER
XMC_SPI_CH_MODE	xmc_spi.h	/^typedef enum XMC_SPI_CH_MODE$/;"	g
XMC_SPI_CH_MODE_DUAL	xmc_spi.h	/^  XMC_SPI_CH_MODE_DUAL= 6UL,                 \/**< SPI half duplex mode with dual data lines *\/ $/;"	e	enum:XMC_SPI_CH_MODE
XMC_SPI_CH_MODE_QUAD	xmc_spi.h	/^  XMC_SPI_CH_MODE_QUAD= 7UL                  \/**< SPI half duplex mode with quad data lines *\/$/;"	e	enum:XMC_SPI_CH_MODE
XMC_SPI_CH_MODE_STANDARD	xmc_spi.h	/^  XMC_SPI_CH_MODE_STANDARD = 0UL,            \/**< SPI standard full duplex mode *\/ $/;"	e	enum:XMC_SPI_CH_MODE
XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX	xmc_spi.h	/^  XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, \/**< SPI standard half duplex mode *\/ $/;"	e	enum:XMC_SPI_CH_MODE
XMC_SPI_CH_MODE_t	xmc_spi.h	/^} XMC_SPI_CH_MODE_t;$/;"	t	typeref:enum:XMC_SPI_CH_MODE
XMC_SPI_CH_Receive	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)$/;"	f
XMC_SPI_CH_SLAVE_SELECT	xmc_spi.h	/^typedef enum XMC_SPI_CH_SLAVE_SELECT$/;"	g
XMC_SPI_CH_SLAVE_SELECT_0	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  \/**< Slave Select line 0 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_1	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  \/**< Slave Select line 1 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_2	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  \/**< Slave Select line 2 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_3	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  \/**< Slave Select line 3 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_4	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, \/**< Slave Select line 4 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_5	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, \/**< Slave Select line 5 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_6	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, \/**< Slave Select line 6 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_7	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos \/**< Slave Select line 7 *\/$/;"	e	enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SELECT_t	xmc_spi.h	/^} XMC_SPI_CH_SLAVE_SELECT_t;$/;"	t	typeref:enum:XMC_SPI_CH_SLAVE_SELECT
XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos \/**< The SELO outputs have the inverted $/;"	e	enum:XMC_SPI_CH_SLAVE_SEL_MSLS_INV
XMC_SPI_CH_SLAVE_SEL_MSLS_INV	xmc_spi.h	/^typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV$/;"	g
XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t	xmc_spi.h	/^} XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;$/;"	t	typeref:enum:XMC_SPI_CH_SLAVE_SEL_MSLS_INV
XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, \/**< The SELO outputs have the same polarity as the MSLS signal $/;"	e	enum:XMC_SPI_CH_SLAVE_SEL_MSLS_INV
XMC_SPI_CH_STATUS	xmc_spi.h	/^typedef enum XMC_SPI_CH_STATUS$/;"	g
XMC_SPI_CH_STATUS_BUSY	xmc_spi.h	/^  XMC_SPI_CH_STATUS_BUSY   \/**< The Module is busy *\/$/;"	e	enum:XMC_SPI_CH_STATUS
XMC_SPI_CH_STATUS_ERROR	xmc_spi.h	/^  XMC_SPI_CH_STATUS_ERROR, \/**< Status of the Module: ERROR *\/$/;"	e	enum:XMC_SPI_CH_STATUS
XMC_SPI_CH_STATUS_FLAG	xmc_spi.h	/^typedef enum XMC_SPI_CH_STATUS_FLAG$/;"	g
XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, \/**< Status for alternative $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk\/**< Status for baud rate $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          \/**< Status for data lost event*\/$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_DX2S	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          \/**< Status of slave select$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         \/**< Status for slave select $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_MSLS	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          \/**< Status of Master slave $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         \/**< Status for master slave select$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, \/**< Indicates status of the $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     \/**< Status for receive start$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             \/**< Status for receive event *\/$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    \/**< Status for transmit buffer $/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION	xmc_spi.h	/^  XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      \/**< Status for transmit shift$/;"	e	enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_FLAG_t	xmc_spi.h	/^} XMC_SPI_CH_STATUS_FLAG_t;$/;"	t	typeref:enum:XMC_SPI_CH_STATUS_FLAG
XMC_SPI_CH_STATUS_OK	xmc_spi.h	/^  XMC_SPI_CH_STATUS_OK,    \/**< Status of the Module: OK *\/$/;"	e	enum:XMC_SPI_CH_STATUS
XMC_SPI_CH_STATUS_t	xmc_spi.h	/^} XMC_SPI_CH_STATUS_t;$/;"	t	typeref:enum:XMC_SPI_CH_STATUS
XMC_SPI_CH_SelectInterruptNodePointer	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_SetBitOrderLsbFirst	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_SetBitOrderMsbFirst	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_SetFrameLength	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)$/;"	f
XMC_SPI_CH_SetInputSource	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_SetInterruptNodePointer	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_SetInterwordDelaySCLK	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_period)$/;"	f
XMC_SPI_CH_SetSlaveSelectDelay	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)$/;"	f
XMC_SPI_CH_SetSlaveSelectPolarity	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectPolarity(XMC_USIC_CH_t *const channel,$/;"	f
XMC_SPI_CH_SetTransmitMode	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)$/;"	f
XMC_SPI_CH_SetWordLength	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)$/;"	f
XMC_SPI_CH_Start	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)$/;"	f
XMC_SPI_CH_TriggerServiceRequest	xmc_spi.h	/^__STATIC_INLINE void XMC_SPI_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)$/;"	f
XMC_SPI_H	xmc_spi.h	77;"	d
XMC_STRUCT_INIT	xmc_common.h	144;"	d
XMC_UART0_CH0	xmc_uart.h	104;"	d
XMC_UART0_CH1	xmc_uart.h	105;"	d
XMC_UART1_CH0	xmc_uart.h	109;"	d
XMC_UART1_CH1	xmc_uart.h	110;"	d
XMC_UART2_CH0	xmc_uart.h	114;"	d
XMC_UART2_CH1	xmc_uart.h	115;"	d
XMC_UART_CH_CONFIG	xmc_uart.h	/^typedef struct XMC_UART_CH_CONFIG$/;"	s
XMC_UART_CH_CONFIG_t	xmc_uart.h	/^} XMC_UART_CH_CONFIG_t;$/;"	t	typeref:struct:XMC_UART_CH_CONFIG
XMC_UART_CH_ClearStatusFlag	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)$/;"	f
XMC_UART_CH_DisableDataTransmission	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_DisableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_DisableInputDigitalFilter	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_DisableInputInversion	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_DisableInputSync	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_DisableMasterClock	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE	xmc_uart.h	/^  XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   \/**< Alternate receive event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_BAUD_RATE_GENERATOR	xmc_uart.h	/^  XMC_UART_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, \/**< Baudrate generator event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_COLLISION	xmc_uart.h	/^  XMC_UART_CH_EVENT_COLLISION = USIC_CH_PCR_ASCMode_CDEN_Msk,              \/**< Event collision *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_DATA_LOST	xmc_uart.h	/^  XMC_UART_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  \/**< Data lost event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_FORMAT_ERROR	xmc_uart.h	/^  XMC_UART_CH_EVENT_FORMAT_ERROR = USIC_CH_PCR_ASCMode_FEIEN_Msk,          \/**< Event format error *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_FRAME_FINISHED	xmc_uart.h	/^  XMC_UART_CH_EVENT_FRAME_FINISHED = USIC_CH_PCR_ASCMode_FFIEN_Msk         \/**< Event frame finished *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_RECEIVER_NOISE	xmc_uart.h	/^  XMC_UART_CH_EVENT_RECEIVER_NOISE = USIC_CH_PCR_ASCMode_RNIEN_Msk,        \/**< Event receiver noise *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_RECEIVE_START	xmc_uart.h	/^  XMC_UART_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  \/**< Receive start event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_STANDARD_RECEIVE	xmc_uart.h	/^  XMC_UART_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   \/**< Receive event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK	xmc_uart.h	/^  XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK = USIC_CH_PCR_ASCMode_SBIEN_Msk, \/**< Event synchronization break *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_TRANSMIT_BUFFER	xmc_uart.h	/^  XMC_UART_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  \/**< Transmit buffer event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_TRANSMIT_SHIFT	xmc_uart.h	/^  XMC_UART_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  \/**< Transmit shift event *\/$/;"	e	enum:XMC_CH_UART_EVENT
XMC_UART_CH_EVENT_t	xmc_uart.h	/^} XMC_UART_CH_EVENT_t;$/;"	t	typeref:enum:XMC_CH_UART_EVENT
XMC_UART_CH_EnableDataTransmission	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_EnableDataTransmission(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_EnableInputDigitalFilter	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_EnableInputInversion	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_EnableInputSync	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input)$/;"	f
XMC_UART_CH_EnableMasterClock	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_GetStatusFlag	xmc_uart.h	/^__STATIC_INLINE uint32_t XMC_UART_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_INPUT	xmc_uart.h	/^typedef enum XMC_UART_CH_INPUT$/;"	g
XMC_UART_CH_INPUT_RXD	xmc_uart.h	/^  XMC_UART_CH_INPUT_RXD = 0UL   \/**< UART input stage DX0*\/$/;"	e	enum:XMC_UART_CH_INPUT
XMC_UART_CH_INPUT_RXD1	xmc_uart.h	/^  XMC_UART_CH_INPUT_RXD1 = 3UL, \/**< UART input stage DX3*\/$/;"	e	enum:XMC_UART_CH_INPUT
XMC_UART_CH_INPUT_RXD2	xmc_uart.h	/^  XMC_UART_CH_INPUT_RXD2 = 5UL  \/**< UART input stage DX5*\/$/;"	e	enum:XMC_UART_CH_INPUT
XMC_UART_CH_INPUT_SAMPLING_FREQ	xmc_uart.h	/^typedef enum XMC_UART_CH_INPUT_SAMPLING_FREQ$/;"	g
XMC_UART_CH_INPUT_SAMPLING_FREQ_FPERIPH	xmc_uart.h	/^  XMC_UART_CH_INPUT_SAMPLING_FREQ_FPERIPH            = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH,           \/**< Sampling frequency input fperiph*\/$/;"	e	enum:XMC_UART_CH_INPUT_SAMPLING_FREQ
XMC_UART_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER	xmc_uart.h	/^  XMC_UART_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER \/**< Sampling frequency input fractional divider*\/$/;"	e	enum:XMC_UART_CH_INPUT_SAMPLING_FREQ
XMC_UART_CH_INPUT_SAMPLING_FREQ_t	xmc_uart.h	/^} XMC_UART_CH_INPUT_SAMPLING_FREQ_t;$/;"	t	typeref:enum:XMC_UART_CH_INPUT_SAMPLING_FREQ
XMC_UART_CH_INPUT_t	xmc_uart.h	/^} XMC_UART_CH_INPUT_t;$/;"	t	typeref:enum:XMC_UART_CH_INPUT
XMC_UART_CH_INTERRUPT_NODE_POINTER	xmc_uart.h	/^typedef enum XMC_UART_CH_INTERRUPT_NODE_POINTER$/;"	g
XMC_UART_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE	xmc_uart.h	/^  XMC_UART_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,  \/**< Node pointer for alternate receive interrupt *\/$/;"	e	enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_INTERRUPT_NODE_POINTER_PROTOCOL	xmc_uart.h	/^  XMC_UART_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL   \/**< Node pointer for protocol related interrupts *\/$/;"	e	enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_INTERRUPT_NODE_POINTER_RECEIVE	xmc_uart.h	/^  XMC_UART_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,  \/**< Node pointer for receive interrupt *\/$/;"	e	enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER	xmc_uart.h	/^  XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER, \/**< Node pointer for transmit buffer interrupt *\/$/;"	e	enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT	xmc_uart.h	/^  XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT, \/**< Node pointer for transmit shift interrupt *\/$/;"	e	enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_INTERRUPT_NODE_POINTER_t	xmc_uart.h	/^} XMC_UART_CH_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_UART_CH_INTERRUPT_NODE_POINTER
XMC_UART_CH_STATUS	xmc_uart.h	/^typedef enum XMC_UART_CH_STATUS$/;"	g
XMC_UART_CH_STATUS_BUSY	xmc_uart.h	/^  XMC_UART_CH_STATUS_BUSY    \/**< UART driver status : BUSY *\/$/;"	e	enum:XMC_UART_CH_STATUS
XMC_UART_CH_STATUS_ERROR	xmc_uart.h	/^  XMC_UART_CH_STATUS_ERROR,  \/**< UART driver status : ERROR *\/$/;"	e	enum:XMC_UART_CH_STATUS
XMC_UART_CH_STATUS_FLAG	xmc_uart.h	/^typedef enum XMC_UART_CH_STATUS_FLAG$/;"	g
XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_AIF_Msk,       \/**< UART Protocol Status alternative receive  indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_ASCMode_BRGIF_Msk      \/**< UART Protocol Status baudrate generator indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED = USIC_CH_PSR_ASCMode_COL_Msk,                   \/**< UART Protocol Status collision detected*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_DATA_LOST_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_ASCMode_DLIF_Msk,                \/**< UART Protocol Status data lost indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0 = USIC_CH_PSR_ASCMode_FER0_Msk,          \/**< UART Protocol Status format error in stop bit 0 *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1 = USIC_CH_PSR_ASCMode_FER1_Msk,          \/**< UART Protocol Status format error in stop bit 1 *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED = USIC_CH_PSR_ASCMode_RNS_Msk,              \/**< UART Protocol Status receiver noise detected *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_RECEIVER_START_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_ASCMode_RSIF_Msk,           \/**< UART Protocol Status receive start indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_RECEIVE_FRAME_FINISHED	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_RECEIVE_FRAME_FINISHED = USIC_CH_PSR_ASCMode_RFF_Msk,               \/**< UART Protocol Status receive frame finished *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_RIF_Msk,                   \/**< UART Protocol Status receive indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_RECEPTION_IDLE	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_RECEPTION_IDLE = USIC_CH_PSR_ASCMode_RXIDLE_Msk,                    \/**< UART Protocol Status receive IDLE*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED = USIC_CH_PSR_ASCMode_SBD_Msk,       \/**< UART Protocol Status synchronization break detected*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_TRANSFER_STATUS_BUSY	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_TRANSFER_STATUS_BUSY = USIC_CH_PSR_ASCMode_BUSY_Msk,                \/**< UART Protocol Status transfer status busy *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE = USIC_CH_PSR_ASCMode_TXIDLE_Msk,                 \/**< UART Protocol Status transmit IDLE*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_TRANSMITTER_FRAME_FINISHED	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_TRANSMITTER_FRAME_FINISHED = USIC_CH_PSR_ASCMode_TFF_Msk,           \/**< UART Protocol Status transmit frame finished *\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_ASCMode_TBIF_Msk,          \/**< UART Protocol Status transmit buffer indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION	xmc_uart.h	/^  XMC_UART_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_ASCMode_TSIF_Msk,           \/**< UART Protocol Status transmit shift indication flag*\/$/;"	e	enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_FLAG_t	xmc_uart.h	/^} XMC_UART_CH_STATUS_FLAG_t;$/;"	t	typeref:enum:XMC_UART_CH_STATUS_FLAG
XMC_UART_CH_STATUS_OK	xmc_uart.h	/^  XMC_UART_CH_STATUS_OK,     \/**< UART driver status : OK*\/$/;"	e	enum:XMC_UART_CH_STATUS
XMC_UART_CH_STATUS_t	xmc_uart.h	/^} XMC_UART_CH_STATUS_t;$/;"	t	typeref:enum:XMC_UART_CH_STATUS
XMC_UART_CH_SelectInterruptNodePointer	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_UART_CH_SetFrameLength	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)$/;"	f
XMC_UART_CH_SetInputSamplingFreq	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,$/;"	f
XMC_UART_CH_SetInputSource	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INPUT_t input, const uint8_t source)$/;"	f
XMC_UART_CH_SetInterruptNodePointer	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,$/;"	f
XMC_UART_CH_SetPulseLength	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetPulseLength(XMC_USIC_CH_t *const channel, const uint8_t pulse_length)$/;"	f
XMC_UART_CH_SetSamplePoint	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetSamplePoint(XMC_USIC_CH_t *const channel, const uint32_t sample_point)$/;"	f
XMC_UART_CH_SetWordLength	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)$/;"	f
XMC_UART_CH_Start	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)$/;"	f
XMC_UART_CH_TriggerServiceRequest	xmc_uart.h	/^__STATIC_INLINE void XMC_UART_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)$/;"	f
XMC_UART_H	xmc_uart.h	65;"	d
XMC_UNUSED_ARG	xmc_common.h	142;"	d
XMC_USBD_CAPABILITIES	xmc_usbd.h	/^typedef struct XMC_USBD_CAPABILITIES {$/;"	s
XMC_USBD_CAPABILITIES_t	xmc_usbd.h	/^} XMC_USBD_CAPABILITIES_t;$/;"	t	typeref:struct:XMC_USBD_CAPABILITIES
XMC_USBD_DCFG_DEVSPD_FS	xmc_usbd.h	149;"	d
XMC_USBD_DEVICE	xmc_usbd.h	/^typedef struct XMC_USBD_DEVICE {$/;"	s
XMC_USBD_DEVICE_t	xmc_usbd.h	/^} XMC_USBD_DEVICE_t;$/;"	t	typeref:struct:XMC_USBD_DEVICE
XMC_USBD_DRIVER	xmc_usbd.h	/^typedef struct XMC_USBD_DRIVER {$/;"	s
XMC_USBD_DRIVER_t	xmc_usbd.h	/^} const XMC_USBD_DRIVER_t;$/;"	t
XMC_USBD_ENDPOINT_DIRECTION_MASK	xmc_usbd.h	157;"	d
XMC_USBD_ENDPOINT_MAX_PACKET_SIZE_MASK	xmc_usbd.h	159;"	d
XMC_USBD_ENDPOINT_MFRAME_TR_1	xmc_usbd.h	162;"	d
XMC_USBD_ENDPOINT_MFRAME_TR_2	xmc_usbd.h	163;"	d
XMC_USBD_ENDPOINT_MFRAME_TR_3	xmc_usbd.h	164;"	d
XMC_USBD_ENDPOINT_MFRAME_TR_MASK	xmc_usbd.h	161;"	d
XMC_USBD_ENDPOINT_NUMBER_MASK	xmc_usbd.h	155;"	d
XMC_USBD_ENDPOINT_TYPE	xmc_usbd.h	/^typedef enum XMC_USBD_ENDPOINT_TYPE {$/;"	g
XMC_USBD_ENDPOINT_TYPE_BULK	xmc_usbd.h	/^  XMC_USBD_ENDPOINT_TYPE_BULK           = 0x02U,     			\/**< Bulk endpoint *\/$/;"	e	enum:XMC_USBD_ENDPOINT_TYPE
XMC_USBD_ENDPOINT_TYPE_CONTROL	xmc_usbd.h	/^  XMC_USBD_ENDPOINT_TYPE_CONTROL        = 0x0U,      			\/**< Control endpoint *\/$/;"	e	enum:XMC_USBD_ENDPOINT_TYPE
XMC_USBD_ENDPOINT_TYPE_INTERRUPT	xmc_usbd.h	/^  XMC_USBD_ENDPOINT_TYPE_INTERRUPT      = 0x03U      			\/**< Interrupt endpoint *\/$/;"	e	enum:XMC_USBD_ENDPOINT_TYPE
XMC_USBD_ENDPOINT_TYPE_ISOCHRONOUS	xmc_usbd.h	/^  XMC_USBD_ENDPOINT_TYPE_ISOCHRONOUS    = 0x01U,     			\/**< Isochronous endpoint *\/$/;"	e	enum:XMC_USBD_ENDPOINT_TYPE
XMC_USBD_ENDPOINT_TYPE_t	xmc_usbd.h	/^} XMC_USBD_ENDPOINT_TYPE_t;$/;"	t	typeref:enum:XMC_USBD_ENDPOINT_TYPE
XMC_USBD_EP0_BUFFER_SIZE	xmc_usbd.h	169;"	d
XMC_USBD_EP1_BUFFER_SIZE	xmc_usbd.h	171;"	d
XMC_USBD_EP2_BUFFER_SIZE	xmc_usbd.h	173;"	d
XMC_USBD_EP3_BUFFER_SIZE	xmc_usbd.h	175;"	d
XMC_USBD_EP4_BUFFER_SIZE	xmc_usbd.h	177;"	d
XMC_USBD_EP5_BUFFER_SIZE	xmc_usbd.h	179;"	d
XMC_USBD_EP6_BUFFER_SIZE	xmc_usbd.h	181;"	d
XMC_USBD_EP_DIR_MASK	xmc_usbd.h	147;"	d
XMC_USBD_EP_EVENT	xmc_usbd.h	/^typedef enum XMC_USBD_EP_EVENT {$/;"	g
XMC_USBD_EP_EVENT_IN	xmc_usbd.h	/^  XMC_USBD_EP_EVENT_IN                  						\/**< IN packet*\/$/;"	e	enum:XMC_USBD_EP_EVENT
XMC_USBD_EP_EVENT_OUT	xmc_usbd.h	/^  XMC_USBD_EP_EVENT_OUT,                						\/**< OUT packet*\/$/;"	e	enum:XMC_USBD_EP_EVENT
XMC_USBD_EP_EVENT_SETUP	xmc_usbd.h	/^  XMC_USBD_EP_EVENT_SETUP,              						\/**< SETUP packet*\/$/;"	e	enum:XMC_USBD_EP_EVENT
XMC_USBD_EP_EVENT_t	xmc_usbd.h	/^} XMC_USBD_EP_EVENT_t;$/;"	t	typeref:enum:XMC_USBD_EP_EVENT
XMC_USBD_EP_NUM_MASK	xmc_usbd.h	145;"	d
XMC_USBD_EP_t	xmc_usbd.h	/^} XMC_USBD_EP_t;$/;"	t	typeref:struct:__anon1
XMC_USBD_EVENT	xmc_usbd.h	/^typedef enum XMC_USBD_EVENT {$/;"	g
XMC_USBD_EVENT_CONNECT	xmc_usbd.h	/^  XMC_USBD_EVENT_CONNECT,               						\/**< USB Device connected *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_DISCONNECT	xmc_usbd.h	/^  XMC_USBD_EVENT_DISCONNECT,            						\/**< USB Device disconnected *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_EARLYSUSPEND	xmc_usbd.h	/^  XMC_USBD_EVENT_EARLYSUSPEND,          						\/**< USB Early suspend *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_ENUMDONE	xmc_usbd.h	/^  XMC_USBD_EVENT_ENUMDONE,              						\/**< USB enumeration done *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_ENUMNOTDONE	xmc_usbd.h	/^  XMC_USBD_EVENT_ENUMNOTDONE,           						\/**< USB enumeration not done *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_HIGH_SPEED	xmc_usbd.h	/^  XMC_USBD_EVENT_HIGH_SPEED,            						\/**< USB switch to High Speed occurred *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_INEP	xmc_usbd.h	/^  XMC_USBD_EVENT_INEP                   						\/**< USB IN endpoint *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_IN_EP	xmc_usbd.h	/^typedef enum XMC_USBD_EVENT_IN_EP {$/;"	g
XMC_USBD_EVENT_IN_EP_AHB_ERROR	xmc_usbd.h	/^  XMC_USBD_EVENT_IN_EP_AHB_ERROR = 4U,       					\/**< USB IN ep AHB error *\/$/;"	e	enum:XMC_USBD_EVENT_IN_EP
XMC_USBD_EVENT_IN_EP_DISABLED	xmc_usbd.h	/^  XMC_USBD_EVENT_IN_EP_DISABLED = 2U,        					\/**< USB IN ep disabled *\/$/;"	e	enum:XMC_USBD_EVENT_IN_EP
XMC_USBD_EVENT_IN_EP_TIMEOUT	xmc_usbd.h	/^  XMC_USBD_EVENT_IN_EP_TIMEOUT = 8U,         					\/**< USB IN ep timeout *\/$/;"	e	enum:XMC_USBD_EVENT_IN_EP
XMC_USBD_EVENT_IN_EP_TX_COMPLET	xmc_usbd.h	/^  XMC_USBD_EVENT_IN_EP_TX_COMPLET = 1U,      					\/**< USB IN ep transmission complete *\/$/;"	e	enum:XMC_USBD_EVENT_IN_EP
XMC_USBD_EVENT_IN_EP_t	xmc_usbd.h	/^} XMC_USBD_EVENT_IN_EP_t;$/;"	t	typeref:enum:XMC_USBD_EVENT_IN_EP
XMC_USBD_EVENT_OUTEP	xmc_usbd.h	/^  XMC_USBD_EVENT_OUTEP,                 						\/**< USB OUT endpoint *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_OUT_EP	xmc_usbd.h	/^typedef enum XMC_USBD_EVENT_OUT_EP {$/;"	g
XMC_USBD_EVENT_OUT_EP_AHB_ERROR	xmc_usbd.h	/^  XMC_USBD_EVENT_OUT_EP_AHB_ERROR = 4U,       					\/**< USB OUT ep AHB error *\/$/;"	e	enum:XMC_USBD_EVENT_OUT_EP
XMC_USBD_EVENT_OUT_EP_DISABLED	xmc_usbd.h	/^  XMC_USBD_EVENT_OUT_EP_DISABLED = 2U,        					\/**< USB OUT ep disabled *\/$/;"	e	enum:XMC_USBD_EVENT_OUT_EP
XMC_USBD_EVENT_OUT_EP_SETUP	xmc_usbd.h	/^  XMC_USBD_EVENT_OUT_EP_SETUP = 8U,           					\/**< USB OUT ep setup *\/$/;"	e	enum:XMC_USBD_EVENT_OUT_EP
XMC_USBD_EVENT_OUT_EP_TX_COMPLET	xmc_usbd.h	/^  XMC_USBD_EVENT_OUT_EP_TX_COMPLET = 1U,      					\/**< USB OUT ep transmission complete *\/$/;"	e	enum:XMC_USBD_EVENT_OUT_EP
XMC_USBD_EVENT_OUT_EP_t	xmc_usbd.h	/^} XMC_USBD_EVENT_OUT_EP_t;$/;"	t	typeref:enum:XMC_USBD_EVENT_OUT_EP
XMC_USBD_EVENT_POWER_OFF	xmc_usbd.h	/^  XMC_USBD_EVENT_POWER_OFF,             						\/**< USB Device Power Off *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_POWER_ON	xmc_usbd.h	/^  XMC_USBD_EVENT_POWER_ON,              						\/**< USB Device Power On *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_REMOTE_WAKEUP	xmc_usbd.h	/^  XMC_USBD_EVENT_REMOTE_WAKEUP,       							\/**< USB Remote wakeup *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_RESET	xmc_usbd.h	/^  XMC_USBD_EVENT_RESET,                 						\/**< USB Reset occurred *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_RESUME	xmc_usbd.h	/^  XMC_USBD_EVENT_RESUME,                						\/**< USB Resume occurred *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_SOF	xmc_usbd.h	/^  XMC_USBD_EVENT_SOF, 											\/**< USB Start of frame event *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_SUSPEND	xmc_usbd.h	/^  XMC_USBD_EVENT_SUSPEND,               						\/**< USB Suspend occurred *\/$/;"	e	enum:XMC_USBD_EVENT
XMC_USBD_EVENT_t	xmc_usbd.h	/^} XMC_USBD_EVENT_t;$/;"	t	typeref:enum:XMC_USBD_EVENT
XMC_USBD_GRXSTS_PKTSTS	xmc_usbd.h	/^typedef enum XMC_USBD_GRXSTS_PKTSTS {$/;"	g
XMC_USBD_GRXSTS_PKTSTS_GOUTNAK	xmc_usbd.h	/^  XMC_USBD_GRXSTS_PKTSTS_GOUTNAK   = 0x1U,      				\/**< Global out nack send ( triggers an interrupt ) *\/$/;"	e	enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_GRXSTS_PKTSTS_OUTCMPL	xmc_usbd.h	/^  XMC_USBD_GRXSTS_PKTSTS_OUTCMPL   = 0x3U,      				\/**< OUT transfer completed (triggers an interrupt) *\/$/;"	e	enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_GRXSTS_PKTSTS_OUTDATA	xmc_usbd.h	/^  XMC_USBD_GRXSTS_PKTSTS_OUTDATA   = 0x2U,      				\/**< OUT data packet received *\/$/;"	e	enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_GRXSTS_PKTSTS_SETUP	xmc_usbd.h	/^  XMC_USBD_GRXSTS_PKTSTS_SETUP     = 0x6U       				\/**< SETUP data packet received *\/$/;"	e	enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL	xmc_usbd.h	/^  XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL = 0x4U,      				\/**< SETUP transaction completed (triggers an interrupt) *\/$/;"	e	enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_GRXSTS_PKTSTS_t	xmc_usbd.h	/^} XMC_USBD_GRXSTS_PKTSTS_t;$/;"	t	typeref:enum:XMC_USBD_GRXSTS_PKTSTS
XMC_USBD_H	xmc_usbd.h	54;"	d
XMC_USBD_MAX_FIFO_SIZE	xmc_usbd.h	124;"	d
XMC_USBD_MAX_NUM_EPS	xmc_usbd.h	/^typedef enum XMC_USBD_MAX_NUM_EPS {$/;"	g
XMC_USBD_MAX_NUM_EPS_1	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_1      = 1U,								\/**< Maximum 1 endpoint used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_2	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_2      = 2U,								\/**< Maximum 2 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_3	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_3      = 3U,								\/**< Maximum 3 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_4	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_4      = 4U,								\/**< Maximum 4 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_5	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_5      = 5U,								\/**< Maximum 5 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_6	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_6      = 6U,								\/**< Maximum 6 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_7	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_7      = 7U								\/**< Maximum 2 endpoints used*\/$/;"	e	enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_NUM_EPS_t	xmc_usbd.h	/^} XMC_USBD_MAX_NUM_EPS_t;$/;"	t	typeref:enum:XMC_USBD_MAX_NUM_EPS
XMC_USBD_MAX_PACKET_SIZE	xmc_usbd.h	128;"	d
XMC_USBD_MAX_TRANSFER_SIZE	xmc_usbd.h	137;"	d
XMC_USBD_MAX_TRANSFER_SIZE_EP0	xmc_usbd.h	139;"	d
XMC_USBD_NUM_EPS	xmc_usbd.h	126;"	d
XMC_USBD_NUM_TX_FIFOS	xmc_usbd.h	122;"	d
XMC_USBD_OBJ	xmc_usbd.h	/^typedef struct XMC_USBD_OBJ$/;"	s
XMC_USBD_SETUP_COUNT	xmc_usbd.h	141;"	d
XMC_USBD_SETUP_SIZE	xmc_usbd.h	143;"	d
XMC_USBD_SET_ADDRESS_STAGE	xmc_usbd.h	/^typedef enum XMC_USBD_SET_ADDRESS_STAGE {$/;"	g
XMC_USBD_SET_ADDRESS_STAGE_SETUP	xmc_usbd.h	/^  XMC_USBD_SET_ADDRESS_STAGE_SETUP,             				\/**< Setup address *\/$/;"	e	enum:XMC_USBD_SET_ADDRESS_STAGE
XMC_USBD_SET_ADDRESS_STAGE_STATUS	xmc_usbd.h	/^  XMC_USBD_SET_ADDRESS_STAGE_STATUS             				\/**< Status address *\/$/;"	e	enum:XMC_USBD_SET_ADDRESS_STAGE
XMC_USBD_SET_ADDRESS_STAGE_t	xmc_usbd.h	/^} XMC_USBD_SET_ADDRESS_STAGE_t;$/;"	t	typeref:enum:XMC_USBD_SET_ADDRESS_STAGE
XMC_USBD_SPEED_FULL	xmc_usbd.h	167;"	d
XMC_USBD_STATE	xmc_usbd.h	/^typedef struct XMC_USBD_STATE {$/;"	s
XMC_USBD_STATE_t	xmc_usbd.h	/^} XMC_USBD_STATE_t;$/;"	t	typeref:struct:XMC_USBD_STATE
XMC_USBD_STATUS	xmc_usbd.h	/^typedef enum XMC_USBD_STATUS {$/;"	g
XMC_USBD_STATUS_BUSY	xmc_usbd.h	/^  XMC_USBD_STATUS_BUSY     = 2U,         						\/**< Driver is busy and cannot handle request *\/$/;"	e	enum:XMC_USBD_STATUS
XMC_USBD_STATUS_ERROR	xmc_usbd.h	/^  XMC_USBD_STATUS_ERROR    = 1U          						\/**< USBD Status: Unspecified error*\/$/;"	e	enum:XMC_USBD_STATUS
XMC_USBD_STATUS_OK	xmc_usbd.h	/^  XMC_USBD_STATUS_OK       = 0U,         						\/**< USBD Status: Operation succeeded*\/$/;"	e	enum:XMC_USBD_STATUS
XMC_USBD_STATUS_t	xmc_usbd.h	/^} XMC_USBD_STATUS_t;$/;"	t	typeref:enum:XMC_USBD_STATUS
XMC_USBD_SignalDeviceEvent_t	xmc_usbd.h	/^typedef void (*XMC_USBD_SignalDeviceEvent_t)   (XMC_USBD_EVENT_t event);\/**< Pointer to USB device event call back.$/;"	t
XMC_USBD_SignalEndpointEvent_t	xmc_usbd.h	/^typedef void (*XMC_USBD_SignalEndpointEvent_t) (uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event);\/**< Pointer to USB endpoint event call back.$/;"	t
XMC_USBD_TRANSFER_MODE	xmc_usbd.h	/^typedef enum XMC_USBD_TRANSFER_MODE {$/;"	g
XMC_USBD_TRANSFER_MODE_t	xmc_usbd.h	/^} XMC_USBD_TRANSFER_MODE_t;$/;"	t	typeref:enum:XMC_USBD_TRANSFER_MODE
XMC_USBD_TX_FIFO_OFFSET	xmc_usbd.h	153;"	d
XMC_USBD_TX_FIFO_REG_OFFSET	xmc_usbd.h	151;"	d
XMC_USBD_USE_DMA	xmc_usbd.h	/^  XMC_USBD_USE_DMA,  											\/**< Transfer by DMA*\/$/;"	e	enum:XMC_USBD_TRANSFER_MODE
XMC_USBD_USE_FIFO	xmc_usbd.h	/^  XMC_USBD_USE_FIFO  											\/**< Transfer by FIFO*\/$/;"	e	enum:XMC_USBD_TRANSFER_MODE
XMC_USBD_t	xmc_usbd.h	/^} XMC_USBD_t;$/;"	t	typeref:struct:XMC_USBD_OBJ
XMC_USBH0_DEVICE_t	xmc_usbh.h	/^} XMC_USBH0_DEVICE_t;$/;"	t	typeref:struct:xmc_usb_host_device
XMC_USBH0_pipe	xmc_usbh.h	/^typedef struct XMC_USBH0_pipe {$/;"	s
XMC_USBH0_pipe_t	xmc_usbh.h	/^} XMC_USBH0_pipe_t;$/;"	t	typeref:struct:XMC_USBH0_pipe
XMC_USBH_API_VERSION	xmc_usbh.h	152;"	d
XMC_USBH_CAPABILITIES	xmc_usbh.h	/^typedef struct XMC_USBH_CAPABILITIES {$/;"	s
XMC_USBH_CAPABILITIES_t	xmc_usbh.h	/^} XMC_USBH_CAPABILITIES_t;$/;"	t	typeref:struct:XMC_USBH_CAPABILITIES
XMC_USBH_CLOCK_GATING_DISABLE	xmc_usbh.h	113;"	d
XMC_USBH_CLOCK_GATING_ENABLE	xmc_usbh.h	112;"	d
XMC_USBH_DRIVER	xmc_usbh.h	/^typedef struct XMC_USBH_DRIVER {$/;"	s
XMC_USBH_DRIVER_ERROR	xmc_usbh.h	156;"	d
XMC_USBH_DRIVER_ERROR_BUSY	xmc_usbh.h	157;"	d
XMC_USBH_DRIVER_ERROR_PARAMETER	xmc_usbh.h	160;"	d
XMC_USBH_DRIVER_ERROR_SPECIFIC	xmc_usbh.h	161;"	d
XMC_USBH_DRIVER_ERROR_TIMEOUT	xmc_usbh.h	158;"	d
XMC_USBH_DRIVER_ERROR_UNSUPPORTED	xmc_usbh.h	159;"	d
XMC_USBH_DRIVER_OK	xmc_usbh.h	155;"	d
XMC_USBH_DRIVER_VERSION	xmc_usbh.h	/^typedef struct XMC_USBH_DRIVER_VERSION {$/;"	s
XMC_USBH_DRIVER_VERSION_t	xmc_usbh.h	/^} XMC_USBH_DRIVER_VERSION_t;$/;"	t	typeref:struct:XMC_USBH_DRIVER_VERSION
XMC_USBH_DRIVER_t	xmc_usbh.h	/^} const XMC_USBH_DRIVER_t;$/;"	t
XMC_USBH_ENDPOINT_BULK	xmc_usbh.h	171;"	d
XMC_USBH_ENDPOINT_CONTROL	xmc_usbh.h	169;"	d
XMC_USBH_ENDPOINT_INTERRUPT	xmc_usbh.h	172;"	d
XMC_USBH_ENDPOINT_ISOCHRONOUS	xmc_usbh.h	170;"	d
XMC_USBH_EP_HANDLE	xmc_usbh.h	253;"	d
XMC_USBH_EVENT_BUS_ERROR	xmc_usbh.h	216;"	d
XMC_USBH_EVENT_CONNECT	xmc_usbh.h	201;"	d
XMC_USBH_EVENT_DISCONNECT	xmc_usbh.h	202;"	d
XMC_USBH_EVENT_HANDSHAKE_ERR	xmc_usbh.h	215;"	d
XMC_USBH_EVENT_HANDSHAKE_MDATA	xmc_usbh.h	213;"	d
XMC_USBH_EVENT_HANDSHAKE_NAK	xmc_usbh.h	211;"	d
XMC_USBH_EVENT_HANDSHAKE_NYET	xmc_usbh.h	212;"	d
XMC_USBH_EVENT_HANDSHAKE_STALL	xmc_usbh.h	214;"	d
XMC_USBH_EVENT_OVERCURRENT	xmc_usbh.h	203;"	d
XMC_USBH_EVENT_REMOTE_WAKEUP	xmc_usbh.h	207;"	d
XMC_USBH_EVENT_RESET	xmc_usbh.h	204;"	d
XMC_USBH_EVENT_RESUME	xmc_usbh.h	206;"	d
XMC_USBH_EVENT_SUSPEND	xmc_usbh.h	205;"	d
XMC_USBH_EVENT_TRANSFER_COMPLETE	xmc_usbh.h	210;"	d
XMC_USBH_H	xmc_usbh.h	48;"	d
XMC_USBH_PACKET_CSPLIT	xmc_usbh.h	195;"	d
XMC_USBH_PACKET_DATA0	xmc_usbh.h	186;"	d
XMC_USBH_PACKET_DATA1	xmc_usbh.h	187;"	d
XMC_USBH_PACKET_DATA_Msk	xmc_usbh.h	185;"	d
XMC_USBH_PACKET_DATA_Pos	xmc_usbh.h	184;"	d
XMC_USBH_PACKET_IN	xmc_usbh.h	181;"	d
XMC_USBH_PACKET_OUT	xmc_usbh.h	180;"	d
XMC_USBH_PACKET_PING	xmc_usbh.h	182;"	d
XMC_USBH_PACKET_PRE	xmc_usbh.h	197;"	d
XMC_USBH_PACKET_SETUP	xmc_usbh.h	179;"	d
XMC_USBH_PACKET_SPLIT_Msk	xmc_usbh.h	190;"	d
XMC_USBH_PACKET_SPLIT_Pos	xmc_usbh.h	189;"	d
XMC_USBH_PACKET_SSPLIT	xmc_usbh.h	191;"	d
XMC_USBH_PACKET_SSPLIT_E	xmc_usbh.h	193;"	d
XMC_USBH_PACKET_SSPLIT_S	xmc_usbh.h	192;"	d
XMC_USBH_PACKET_SSPLIT_S_E	xmc_usbh.h	194;"	d
XMC_USBH_PACKET_TOKEN_Msk	xmc_usbh.h	178;"	d
XMC_USBH_PACKET_TOKEN_Pos	xmc_usbh.h	177;"	d
XMC_USBH_PIPE_HANDLE	xmc_usbh.h	/^typedef uint32_t XMC_USBH_PIPE_HANDLE;$/;"	t
XMC_USBH_PORT_STATE	xmc_usbh.h	/^typedef struct XMC_USBH_PORT_STATE {$/;"	s
XMC_USBH_PORT_STATE_t	xmc_usbh.h	/^} XMC_USBH_PORT_STATE_t;$/;"	t	typeref:struct:XMC_USBH_PORT_STATE
XMC_USBH_POWER_FULL	xmc_usbh.h	/^  XMC_USBH_POWER_FULL                        \/**< Power on: full operation at maximum performance *\/$/;"	e	enum:XMC_USBH_POWER_STATE
XMC_USBH_POWER_LOW	xmc_usbh.h	/^  XMC_USBH_POWER_LOW,                        \/**< Low Power mode: retain state, detect and signal wake-up events *\/$/;"	e	enum:XMC_USBH_POWER_STATE
XMC_USBH_POWER_OFF	xmc_usbh.h	/^  XMC_USBH_POWER_OFF,                        \/**< Power off: no operation possible *\/$/;"	e	enum:XMC_USBH_POWER_STATE
XMC_USBH_POWER_STATE	xmc_usbh.h	/^typedef enum XMC_USBH_POWER_STATE {$/;"	g
XMC_USBH_POWER_STATE_t	xmc_usbh.h	/^} XMC_USBH_POWER_STATE_t;$/;"	t	typeref:enum:XMC_USBH_POWER_STATE
XMC_USBH_SPEED_FULL	xmc_usbh.h	165;"	d
XMC_USBH_SPEED_HIGH	xmc_usbh.h	166;"	d
XMC_USBH_SPEED_LOW	xmc_usbh.h	164;"	d
XMC_USBH_SignalEndpointEvent_t	xmc_usbh.h	174;"	d
XMC_USBH_SignalPipeEvent_t	xmc_usbh.h	/^typedef void (*XMC_USBH_SignalPipeEvent_t) (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t event);  \/**< Pointer to \\ref ARM_USBH_SignalPipeEvent : Signal Pipe Event. *\/$/;"	t
XMC_USBH_SignalPortEvent_t	xmc_usbh.h	/^typedef void (*XMC_USBH_SignalPortEvent_t) (uint8_t port, uint32_t event);                    \/**< Pointer to \\ref ARM_USBH_SignalPortEvent : Signal Root HUB Port Event. *\/$/;"	t
XMC_USB_DRIVE_PORT1	xmc_usbh.h	102;"	d
XMC_USB_DRIVE_PORT2	xmc_usbh.h	103;"	d
XMC_USCI_CH_PASSIVE_DATA_LEVEL	xmc_usic.h	/^typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL$/;"	g
XMC_USIC0	xmc_usic.h	128;"	d
XMC_USIC0_CH0	xmc_usic.h	129;"	d
XMC_USIC0_CH1	xmc_usic.h	130;"	d
XMC_USIC1	xmc_usic.h	133;"	d
XMC_USIC1_CH0	xmc_usic.h	134;"	d
XMC_USIC1_CH1	xmc_usic.h	135;"	d
XMC_USIC2	xmc_usic.h	139;"	d
XMC_USIC2_CH0	xmc_usic.h	140;"	d
XMC_USIC2_CH1	xmc_usic.h	141;"	d
XMC_USIC_CH	xmc_usic.h	/^typedef struct XMC_USIC_CH$/;"	s
XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE$/;"	g
XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, \/**< Baudrate generator clock divider: Disabled *\/$/;"	e	enum:XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL	xmc_usic.h	/^  XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  \/**< Baudrate generator clock divider: Fractional mode *\/$/;"	e	enum:XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL	xmc_usic.h	/^  XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, \/**< Baudrate generator clock divider: Normal mode *\/$/;"	e	enum:XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
XMC_USIC_CH_BRG_CLOCK_SOURCE	xmc_usic.h	/^typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE$/;"	g
XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER	xmc_usic.h	/^  XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, \/**< Baudrate generator clock source : Source divider. (Internal clock source)*\/$/;"	e	enum:XMC_USIC_CH_BRG_CLOCK_SOURCE
XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T	xmc_usic.h	/^  XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  \/**< Baudrate generator clock source : DX1T. (External clock source) *\/$/;"	e	enum:XMC_USIC_CH_BRG_CLOCK_SOURCE
XMC_USIC_CH_BRG_CLOCK_SOURCE_t	xmc_usic.h	/^} XMC_USIC_CH_BRG_CLOCK_SOURCE_t;$/;"	t	typeref:enum:XMC_USIC_CH_BRG_CLOCK_SOURCE
XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL	xmc_usic.h	/^typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL$/;"	g
XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0	xmc_usic.h	/^  XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, \/**< Baudrate generator master clock passive level(idle mode signal level) 0*\/$/;"	e	enum:XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1	xmc_usic.h	/^  XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  \/**< Baudrate generator master clock passive level((idle mode signal level)) 1*\/$/;"	e	enum:XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t	xmc_usic.h	/^} XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT	xmc_usic.h	/^typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT$/;"	g
XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   \/**< Baudrate generator shift clock output: DX1. (External input shift clock)*\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, \/**< Baudrate generator shift clock output: SCL.(Internally generated shift clock)*\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t	xmc_usic.h	/^} XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;$/;"	t	typeref:enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL	xmc_usic.h	/^typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL$/;"	g
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, \/**< Shift clock passive level 0, delay disabled *\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKCFG_Pos), \/**< Shift clock passive level 0, delay enabled *\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, \/**< Shift clock passive level 1, delay disabled *\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED	xmc_usic.h	/^  XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKCFG_Pos)  \/**< Shift clock passive level 1, delay enabled *\/$/;"	e	enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t	xmc_usic.h	/^} XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;$/;"	t	typeref:enum:XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
XMC_USIC_CH_ConfigureShiftClockOutput	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_ConnectInputDataShiftToDataInput	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_ConnectInputDataShiftToPPP	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_DATA_OUTPUT_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE$/;"	g
XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED	xmc_usic.h	/^  XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   \/**< Data output inverted mode *\/$/;"	e	enum:XMC_USIC_CH_DATA_OUTPUT_MODE
XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL	xmc_usic.h	/^  XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  \/**< Data output normal mode *\/$/;"	e	enum:XMC_USIC_CH_DATA_OUTPUT_MODE
XMC_USIC_CH_DATA_OUTPUT_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_DATA_OUTPUT_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_DATA_OUTPUT_MODE
XMC_USIC_CH_DisableDelayCompensation	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_DisableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_DisableFrameLengthControl	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_DisableInputDigitalFilter	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_DisableInputInversion	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_DisableInputSync	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_DisableTBUFDataValidTrigger	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_DisableTimeMeasurement	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_EVENT	xmc_usic.h	/^typedef enum XMC_USIC_CH_EVENT$/;"	g
XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE	xmc_usic.h	/^  XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  \/**< Alternate receive event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR	xmc_usic.h	/^  XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk \/**< Baudrate generator event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_DATA_LOST	xmc_usic.h	/^  XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, \/**< Data lost event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_RECEIVE_START	xmc_usic.h	/^  XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, \/**< Receive start event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_STANDARD_RECEIVE	xmc_usic.h	/^  XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  \/**< Receive event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_TRANSMIT_BUFFER	xmc_usic.h	/^  XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, \/**< Transmit buffer event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_TRANSMIT_SHIFT	xmc_usic.h	/^  XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, \/**< Transmit shift event *\/$/;"	e	enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EVENT_t	xmc_usic.h	/^} XMC_USIC_CH_EVENT_t;$/;"	t	typeref:enum:XMC_USIC_CH_EVENT
XMC_USIC_CH_EnableDelayCompensation	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_EnableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_EnableFrameLengthControl	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_EnableInputDigitalFilter	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_EnableInputInversion	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_EnableInputSync	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input)$/;"	f
XMC_USIC_CH_EnableTBUFDataValidTrigger	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_EnableTimeMeasurement	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_FIFO_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  \/**< FIFO Disabled *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE	xmc_usic.h	/^typedef enum XMC_USIC_CH_FIFO_SIZE$/;"	g
XMC_USIC_CH_FIFO_SIZE_16WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  \/**< FIFO size: 16 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_2WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  \/**< FIFO size: 2 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_32WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  \/**< FIFO size: 32 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_4WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  \/**< FIFO size: 4 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_64WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   \/**< FIFO size: 64 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_8WORDS	xmc_usic.h	/^  XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  \/**< FIFO size: 8 words *\/$/;"	e	enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_FIFO_SIZE_t	xmc_usic.h	/^} XMC_USIC_CH_FIFO_SIZE_t;$/;"	t	typeref:enum:XMC_USIC_CH_FIFO_SIZE
XMC_USIC_CH_GetCaptureTimerValue	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_GetReceiveBufferStatus	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_GetTransmitBufferStatus	xmc_usic.h	/^__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_INPUT	xmc_usic.h	/^typedef enum XMC_USIC_CH_INPUT$/;"	g
XMC_USIC_CH_INPUT_COMBINATION_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE$/;"	g
XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES	xmc_usic.h	/^  XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, \/**< Both edges activate DXnT*\/$/;"	e	enum:XMC_USIC_CH_INPUT_COMBINATION_MODE
XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE	xmc_usic.h	/^  XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, \/**< A falling edge activates DXnT*\/$/;"	e	enum:XMC_USIC_CH_INPUT_COMBINATION_MODE
XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE	xmc_usic.h	/^  XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, \/**< A rising edge activates DXnT*\/$/;"	e	enum:XMC_USIC_CH_INPUT_COMBINATION_MODE
XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, \/**< The trigger activation is disabled.*\/$/;"	e	enum:XMC_USIC_CH_INPUT_COMBINATION_MODE
XMC_USIC_CH_INPUT_COMBINATION_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_INPUT_COMBINATION_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_INPUT_COMBINATION_MODE
XMC_USIC_CH_INPUT_DX0	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX0, \/**< DX0 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_DX1	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX1, \/**< DX1 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_DX2	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX2, \/**< DX2 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_DX3	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX3, \/**< DX3 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_DX4	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX4, \/**< DX4 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_DX5	xmc_usic.h	/^  XMC_USIC_CH_INPUT_DX5  \/**< DX5 input *\/$/;"	e	enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INPUT_SAMPLING_FREQ	xmc_usic.h	/^typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ$/;"	g
XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH	xmc_usic.h	/^  XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, \/**< Use fperiph frequency for input source sampling*\/$/;"	e	enum:XMC_USIC_CH_INPUT_SAMPLING_FREQ
XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER	xmc_usic.h	/^  XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  \/**< Use fFD(fractional divider) frequency for input source sampling*\/$/;"	e	enum:XMC_USIC_CH_INPUT_SAMPLING_FREQ
XMC_USIC_CH_INPUT_SAMPLING_FREQ_t	xmc_usic.h	/^} XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;$/;"	t	typeref:enum:XMC_USIC_CH_INPUT_SAMPLING_FREQ
XMC_USIC_CH_INPUT_t	xmc_usic.h	/^} XMC_USIC_CH_INPUT_t;$/;"	t	typeref:enum:XMC_USIC_CH_INPUT
XMC_USIC_CH_INTERRUPT_NODE_POINTER	xmc_usic.h	/^typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER$/;"	g
XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE	xmc_usic.h	/^  XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  \/**< Node pointer for alternate receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL	xmc_usic.h	/^  XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   \/**< Node pointer for protocol related interrupts *\/$/;"	e	enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE	xmc_usic.h	/^  XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  \/**< Node pointer for receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER	xmc_usic.h	/^  XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, \/**< Node pointer for transmit buffer interrupt *\/$/;"	e	enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT	xmc_usic.h	/^  XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, \/**< Node pointer for transmit shift interrupt *\/$/;"	e	enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_INTERRUPT_NODE_POINTER_t	xmc_usic.h	/^} XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_USIC_CH_INTERRUPT_NODE_POINTER
XMC_USIC_CH_KERNEL_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_KERNEL_MODE$/;"	g
XMC_USIC_CH_KERNEL_MODE_RUN_0	xmc_usic.h	/^  XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  \/**< Run mode 0 (transmission and reception possible)*\/$/;"	e	enum:XMC_USIC_CH_KERNEL_MODE
XMC_USIC_CH_KERNEL_MODE_RUN_1	xmc_usic.h	/^  XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  \/**< Run mode 1 (transmission and reception possible)*\/$/;"	e	enum:XMC_USIC_CH_KERNEL_MODE
XMC_USIC_CH_KERNEL_MODE_STOP_0	xmc_usic.h	/^  XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  \/**< Stop mode 0 (no transmission, but reception possible)*\/$/;"	e	enum:XMC_USIC_CH_KERNEL_MODE
XMC_USIC_CH_KERNEL_MODE_STOP_1	xmc_usic.h	/^  XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   \/**< Stop mode 1 (both transmission and reception not possible)*\/$/;"	e	enum:XMC_USIC_CH_KERNEL_MODE
XMC_USIC_CH_KERNEL_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_KERNEL_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_KERNEL_MODE
XMC_USIC_CH_OPERATING_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_OPERATING_MODE$/;"	g
XMC_USIC_CH_OPERATING_MODE_I2C	xmc_usic.h	/^  XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  \/**< I2C mode *\/$/;"	e	enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_OPERATING_MODE_I2S	xmc_usic.h	/^  XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, \/**< I2S mode *\/$/;"	e	enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_OPERATING_MODE_IDLE	xmc_usic.h	/^  XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, \/**< USIC channel idle *\/$/;"	e	enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_OPERATING_MODE_SPI	xmc_usic.h	/^  XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, \/**< SPI mode *\/$/;"	e	enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_OPERATING_MODE_UART	xmc_usic.h	/^  XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, \/**< UART mode *\/$/;"	e	enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_OPERATING_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_OPERATING_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_OPERATING_MODE
XMC_USIC_CH_PARITY_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_PARITY_MODE$/;"	g
XMC_USIC_CH_PARITY_MODE_EVEN	xmc_usic.h	/^  XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  \/**< Enable even parity mode *\/$/;"	e	enum:XMC_USIC_CH_PARITY_MODE
XMC_USIC_CH_PARITY_MODE_NONE	xmc_usic.h	/^  XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  \/**< Disable parity mode *\/$/;"	e	enum:XMC_USIC_CH_PARITY_MODE
XMC_USIC_CH_PARITY_MODE_ODD	xmc_usic.h	/^  XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   \/**< Enable odd parity mode *\/$/;"	e	enum:XMC_USIC_CH_PARITY_MODE
XMC_USIC_CH_PARITY_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_PARITY_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_PARITY_MODE
XMC_USIC_CH_PASSIVE_DATA_LEVEL0	xmc_usic.h	/^  XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, \/**< Passive level(idle mode signal level) 0 *\/$/;"	e	enum:XMC_USCI_CH_PASSIVE_DATA_LEVEL
XMC_USIC_CH_PASSIVE_DATA_LEVEL1	xmc_usic.h	/^  XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  \/**< Passive level(idle mode signal level) 1 *\/$/;"	e	enum:XMC_USCI_CH_PASSIVE_DATA_LEVEL
XMC_USIC_CH_PASSIVE_DATA_LEVEL_t	xmc_usic.h	/^} XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;$/;"	t	typeref:enum:XMC_USCI_CH_PASSIVE_DATA_LEVEL
XMC_USIC_CH_RBUF_STATUS	xmc_usic.h	/^typedef enum XMC_USIC_CH_RBUF_STATUS$/;"	g
XMC_USIC_CH_RBUF_STATUS_DATA_VALID0	xmc_usic.h	/^  XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, \/**< RBUF0 data has not yet been read out*\/$/;"	e	enum:XMC_USIC_CH_RBUF_STATUS
XMC_USIC_CH_RBUF_STATUS_DATA_VALID1	xmc_usic.h	/^  XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  \/**< RBUF1 data has not yet been read out*\/$/;"	e	enum:XMC_USIC_CH_RBUF_STATUS
XMC_USIC_CH_RBUF_STATUS_t	xmc_usic.h	/^} XMC_USIC_CH_RBUF_STATUS_t;$/;"	t	typeref:enum:XMC_USIC_CH_RBUF_STATUS
XMC_USIC_CH_RXFIFO_ClearEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_RXFIFO_DisableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_RXFIFO_EVENT	xmc_usic.h	/^typedef enum XMC_USIC_CH_RXFIFO_EVENT$/;"	g
XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    \/**< Receive FIFO status: Alternative event *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT
XMC_USIC_CH_RXFIFO_EVENT_CONF	xmc_usic.h	/^typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF$/;"	g
XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   \/**< Enable FIFO alternative receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT_CONF
XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  \/**< Enable receive FIFO error interrupt *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT_CONF
XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   \/**< Enable FIFO standard receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT_CONF
XMC_USIC_CH_RXFIFO_EVENT_CONF_t	xmc_usic.h	/^} XMC_USIC_CH_RXFIFO_EVENT_CONF_t;$/;"	t	typeref:enum:XMC_USIC_CH_RXFIFO_EVENT_CONF
XMC_USIC_CH_RXFIFO_EVENT_ERROR	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  \/**< Receive FIFO status: Error event *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT
XMC_USIC_CH_RXFIFO_EVENT_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   \/**< Receive FIFO status: Standard event *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_EVENT
XMC_USIC_CH_RXFIFO_EVENT_t	xmc_usic.h	/^} XMC_USIC_CH_RXFIFO_EVENT_t;$/;"	t	typeref:enum:XMC_USIC_CH_RXFIFO_EVENT
XMC_USIC_CH_RXFIFO_EnableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_RXFIFO_Flush	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_RXFIFO_GetData	xmc_usic.h	/^__STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_RXFIFO_GetEvent	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_RXFIFO_GetLevel	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER	xmc_usic.h	/^typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER$/;"	g
XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  \/**< Node pointer for FIFO alternative receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, \/**< Node pointer for FIFO standard receive interrupt *\/$/;"	e	enum:XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t	xmc_usic.h	/^} XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_RXFIFO_IsEmpty	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_RXFIFO_IsFull	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_SHIFT_DIRECTION	xmc_usic.h	/^typedef enum XMC_USIC_CH_SHIFT_DIRECTION$/;"	g
XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST	xmc_usic.h	/^  XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, \/**< Shift LSB first. The first data bit of a data word is located at bit position 0. *\/$/;"	e	enum:XMC_USIC_CH_SHIFT_DIRECTION
XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST	xmc_usic.h	/^  XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos \/**< Shift MSB first. The first data bit of a data word is located at the bit position given by the configured word length. *\/ $/;"	e	enum:XMC_USIC_CH_SHIFT_DIRECTION
XMC_USIC_CH_SHIFT_DIRECTION_t	xmc_usic.h	/^} XMC_USIC_CH_SHIFT_DIRECTION_t;$/;"	t	typeref:enum:XMC_USIC_CH_SHIFT_DIRECTION
XMC_USIC_CH_START_TRANSMISION_DISABLED	xmc_usic.h	/^  XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, \/**< Passive data level is sent out on transmission. *\/$/;"	e	enum:XMC_USIC_CH_START_TRANSMISION_MODE
XMC_USIC_CH_START_TRANSMISION_MODE	xmc_usic.h	/^typedef enum XMC_USIC_CH_START_TRANSMISION_MODE$/;"	g
XMC_USIC_CH_START_TRANSMISION_MODE_t	xmc_usic.h	/^} XMC_USIC_CH_START_TRANSMISION_MODE_t;$/;"	t	typeref:enum:XMC_USIC_CH_START_TRANSMISION_MODE
XMC_USIC_CH_START_TRANSMISION_ON_TDV	xmc_usic.h	/^  XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, \/**< Transmission of the data word in TBUF can be started if TDV = 1 *\/$/;"	e	enum:XMC_USIC_CH_START_TRANSMISION_MODE
XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0	xmc_usic.h	/^  XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, \/**< Transmission of the data word in TBUF can be started if TDV = 1 while DX2S_0 *\/$/;"	e	enum:XMC_USIC_CH_START_TRANSMISION_MODE
XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1	xmc_usic.h	/^  XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  \/**< Transmission of the data word in TBUF can be started if TDV = 1 while DX2S_1 *\/$/;"	e	enum:XMC_USIC_CH_START_TRANSMISION_MODE
XMC_USIC_CH_STATUS	xmc_usic.h	/^typedef enum XMC_USIC_CH_STATUS$/;"	g
XMC_USIC_CH_STATUS_BUSY	xmc_usic.h	/^  XMC_USIC_CH_STATUS_BUSY   \/**< USIC driver status : BUSY *\/$/;"	e	enum:XMC_USIC_CH_STATUS
XMC_USIC_CH_STATUS_ERROR	xmc_usic.h	/^  XMC_USIC_CH_STATUS_ERROR, \/**< USIC driver status : ERROR *\/$/;"	e	enum:XMC_USIC_CH_STATUS
XMC_USIC_CH_STATUS_OK	xmc_usic.h	/^  XMC_USIC_CH_STATUS_OK,    \/**< USIC driver status : OK *\/$/;"	e	enum:XMC_USIC_CH_STATUS
XMC_USIC_CH_STATUS_t	xmc_usic.h	/^} XMC_USIC_CH_STATUS_t;$/;"	t	typeref:enum:XMC_USIC_CH_STATUS
XMC_USIC_CH_SetBRGInputClockSource	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_BRG_CLOCK_SOURCE_t clock_source)$/;"	f
XMC_USIC_CH_SetDataOutputMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetFractionalDivider	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t mode, const uint16_t step)$/;"	f
XMC_USIC_CH_SetFrameLength	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)$/;"	f
XMC_USIC_CH_SetInputSamplingFreq	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetInputSource	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)$/;"	f
XMC_USIC_CH_SetInputTriggerCombinationMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetMclkOutputPassiveLevel	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)$/;"	f
XMC_USIC_CH_SetPassiveDataLevel	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetShiftDirection	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_SHIFT_DIRECTION_t shift_direction)$/;"	f
XMC_USIC_CH_SetStartTransmisionMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetTransmitBufferStatus	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_SetWordLength	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)$/;"	f
XMC_USIC_CH_TBUF_STATUS	xmc_usic.h	/^typedef enum XMC_USIC_CH_TBUF_STATUS$/;"	g
XMC_USIC_CH_TBUF_STATUS_BUSY	xmc_usic.h	/^  XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   \/**< Transfer buffer is currently busy*\/$/;"	e	enum:XMC_USIC_CH_TBUF_STATUS
XMC_USIC_CH_TBUF_STATUS_IDLE	xmc_usic.h	/^  XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 \/**< Transfer buffer is currently idle*\/$/;"	e	enum:XMC_USIC_CH_TBUF_STATUS
XMC_USIC_CH_TBUF_STATUS_SET	xmc_usic.h	/^typedef enum XMC_USIC_CH_TBUF_STATUS_SET$/;"	g
XMC_USIC_CH_TBUF_STATUS_SET_BUSY	xmc_usic.h	/^  XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, \/**< Set Transfer buffer status to busy*\/$/;"	e	enum:XMC_USIC_CH_TBUF_STATUS_SET
XMC_USIC_CH_TBUF_STATUS_SET_IDLE	xmc_usic.h	/^  XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  \/**< Set Transfer buffer status to idle*\/$/;"	e	enum:XMC_USIC_CH_TBUF_STATUS_SET
XMC_USIC_CH_TBUF_STATUS_SET_t	xmc_usic.h	/^} XMC_USIC_CH_TBUF_STATUS_SET_t;$/;"	t	typeref:enum:XMC_USIC_CH_TBUF_STATUS_SET
XMC_USIC_CH_TBUF_STATUS_t	xmc_usic.h	/^} XMC_USIC_CH_TBUF_STATUS_t;$/;"	t	typeref:enum:XMC_USIC_CH_TBUF_STATUS
XMC_USIC_CH_TXFIFO_ClearEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_TXFIFO_DisableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_TXFIFO_EVENT	xmc_usic.h	/^typedef enum XMC_USIC_CH_TXFIFO_EVENT$/;"	g
XMC_USIC_CH_TXFIFO_EVENT_CONF	xmc_usic.h	/^typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF$/;"	g
XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  \/**< Enable transmit FIFO error interrupt *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_EVENT_CONF
XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   \/**< Enable FIFO standard transmit interrupt *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_EVENT_CONF
XMC_USIC_CH_TXFIFO_EVENT_CONF_t	xmc_usic.h	/^} XMC_USIC_CH_TXFIFO_EVENT_CONF_t;$/;"	t	typeref:enum:XMC_USIC_CH_TXFIFO_EVENT_CONF
XMC_USIC_CH_TXFIFO_EVENT_ERROR	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    \/**< Transmit FIFO status: Error event *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_EVENT
XMC_USIC_CH_TXFIFO_EVENT_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    \/**< Transmit FIFO status: Standard event *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_EVENT
XMC_USIC_CH_TXFIFO_EVENT_t	xmc_usic.h	/^} XMC_USIC_CH_TXFIFO_EVENT_t;$/;"	t	typeref:enum:XMC_USIC_CH_TXFIFO_EVENT
XMC_USIC_CH_TXFIFO_EnableEvent	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)$/;"	f
XMC_USIC_CH_TXFIFO_Flush	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_TXFIFO_GetEvent	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_TXFIFO_GetLevel	xmc_usic.h	/^__STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER	xmc_usic.h	/^typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER$/;"	g
XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   \/**< Node pointer for transmit FIFO error interrupt *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD	xmc_usic.h	/^  XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  \/**< Node pointer for FIFO standard transmit interrupt *\/$/;"	e	enum:XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t	xmc_usic.h	/^} XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;$/;"	t	typeref:enum:XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
XMC_USIC_CH_TXFIFO_IsEmpty	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_TXFIFO_IsFull	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_CH_TXFIFO_PutData	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)$/;"	f
XMC_USIC_CH_TXFIFO_PutDataFLEMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_TXFIFO_PutDataHPCMode	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_TriggerServiceRequest	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)$/;"	f
XMC_USIC_CH_WriteToTBUF	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)$/;"	f
XMC_USIC_CH_WriteToTBUFTCI	xmc_usic.h	/^__STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,$/;"	f
XMC_USIC_CH_t	xmc_usic.h	/^} XMC_USIC_CH_t;$/;"	t	typeref:struct:XMC_USIC_CH
XMC_USIC_H	xmc_usic.h	88;"	d
XMC_USIC_IsChannelValid	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)$/;"	f
XMC_USIC_IsModuleValid	xmc_usic.h	/^__STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)$/;"	f
XMC_USIC_t	xmc_usic.h	/^typedef USIC_GLOBAL_TypeDef XMC_USIC_t;$/;"	t
XMC_VADC_BACKGROUND_CONFIG_t	xmc_vadc.h	/^typedef XMC_VADC_SCAN_CONFIG_t XMC_VADC_BACKGROUND_CONFIG_t; \/**< Type defined the scan configuration$/;"	t
XMC_VADC_BOUNDARY_AVAILABLE	xmc_vadc.h	202;"	d
XMC_VADC_BOUNDARY_AVAILABLE	xmc_vadc.h	220;"	d
XMC_VADC_BOUNDARY_AVAILABLE	xmc_vadc.h	238;"	d
XMC_VADC_BOUNDARY_AVAILABLE	xmc_vadc.h	256;"	d
XMC_VADC_BOUNDARY_AVAILABLE	xmc_vadc.h	274;"	d
XMC_VADC_BOUNDARY_FLAG_SELECT	xmc_vadc.h	205;"	d
XMC_VADC_BOUNDARY_FLAG_SELECT	xmc_vadc.h	223;"	d
XMC_VADC_BOUNDARY_FLAG_SELECT	xmc_vadc.h	241;"	d
XMC_VADC_BOUNDARY_FLAG_SELECT	xmc_vadc.h	259;"	d
XMC_VADC_BOUNDARY_FLAG_SELECT	xmc_vadc.h	277;"	d
XMC_VADC_BOUNDARY_NODE	xmc_vadc.h	/^typedef enum XMC_VADC_BOUNDARY_NODE$/;"	g
XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_0	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_0 = 0U, \/**<Route the Group boundary flag to Common boundary flag 0 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_1	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_1,      \/**<Route the Group boundary flag to Common boundary flag 1 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_2	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_2,      \/**<Route the Group boundary flag to Common boundary flag 2 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_3	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_BOUNDARY_FLAG_3,      \/**<Route the Group boundary flag to Common boundary flag 3 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_0	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_0,  \/**<Route the Group boundary flag to Common Service Request line 0 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_1	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_1,  \/**<Route the Group boundary flag to Common Service Request line 1 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_2	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_2,  \/**<Route the Group boundary flag to Common Service Request line 2 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_3	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_NODE_COMMON_SR_LINE_3   \/**<Route the Group boundary flag to Common Service Request line 3 *\/$/;"	e	enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_NODE_t	xmc_vadc.h	/^}XMC_VADC_BOUNDARY_NODE_t;$/;"	t	typeref:enum:XMC_VADC_BOUNDARY_NODE
XMC_VADC_BOUNDARY_SELECT	xmc_vadc.h	/^typedef enum XMC_VADC_BOUNDARY_SELECT$/;"	g
XMC_VADC_BOUNDARY_SELECT_LOWER_BOUND	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_SELECT_LOWER_BOUND = 0U,       \/**< Select the lower boundary*\/$/;"	e	enum:XMC_VADC_BOUNDARY_SELECT
XMC_VADC_BOUNDARY_SELECT_UPPER_BOUND	xmc_vadc.h	/^  XMC_VADC_BOUNDARY_SELECT_UPPER_BOUND = 2U        \/**< Selects the upper boundary*\/$/;"	e	enum:XMC_VADC_BOUNDARY_SELECT
XMC_VADC_BOUNDARY_SELECT_t	xmc_vadc.h	/^}XMC_VADC_BOUNDARY_SELECT_t;$/;"	t	typeref:enum:XMC_VADC_BOUNDARY_SELECT
XMC_VADC_CHANNEL_ALIAS	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_ALIAS$/;"	g
XMC_VADC_CHANNEL_ALIAS_CH0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH0 = 0,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH1	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH1 = 1,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH2	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH2 = 2,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH3	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH3 = 3,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH4	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH4 = 4,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH5	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH5 = 5,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH6	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH6 = 6,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_CH7	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_CH7 = 7$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_DISABLED	xmc_vadc.h	/^  XMC_VADC_CHANNEL_ALIAS_DISABLED = -1,$/;"	e	enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_ALIAS_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_ALIAS_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_ALIAS
XMC_VADC_CHANNEL_BOUNDARY	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_BOUNDARY$/;"	g
XMC_VADC_CHANNEL_BOUNDARY_CONDITION	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_BOUNDARY_CONDITION$/;"	g
XMC_VADC_CHANNEL_BOUNDARY_CONDITION_ABOVE_BAND	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_CONDITION_ABOVE_BAND = 0, \/**< Set Boundary condition criteria to assert above the band *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY_CONDITION
XMC_VADC_CHANNEL_BOUNDARY_CONDITION_BELOW_BAND	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_CONDITION_BELOW_BAND     \/**< Set Boundary condition criteria to assert below the band *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY_CONDITION
XMC_VADC_CHANNEL_BOUNDARY_CONDITION_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_BOUNDARY_CONDITION_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_BOUNDARY_CONDITION
XMC_VADC_CHANNEL_BOUNDARY_GLOBAL_BOUND0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_GLOBAL_BOUND0,    \/**< Module wide Boundary-0 value *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY
XMC_VADC_CHANNEL_BOUNDARY_GLOBAL_BOUND1	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_GLOBAL_BOUND1    \/**< Module wide Boundary-1 value *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY
XMC_VADC_CHANNEL_BOUNDARY_GROUP_BOUND0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_GROUP_BOUND0 = 0, \/**< Group specific Boundary-0 value *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY
XMC_VADC_CHANNEL_BOUNDARY_GROUP_BOUND1	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BOUNDARY_GROUP_BOUND1,     \/**< Group specific Boundary-1 value *\/$/;"	e	enum:XMC_VADC_CHANNEL_BOUNDARY
XMC_VADC_CHANNEL_BOUNDARY_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_BOUNDARY_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_BOUNDARY
XMC_VADC_CHANNEL_BWDCH	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_BWDCH$/;"	g
XMC_VADC_CHANNEL_BWDCH_VAGND	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BWDCH_VAGND = 0, \/**< Capacitor pre-charged to ground*\/$/;"	e	enum:XMC_VADC_CHANNEL_BWDCH
XMC_VADC_CHANNEL_BWDCH_VAREF	xmc_vadc.h	/^  XMC_VADC_CHANNEL_BWDCH_VAREF     \/**< Capacitor pre-charged to reference voltage*\/$/;"	e	enum:XMC_VADC_CHANNEL_BWDCH
XMC_VADC_CHANNEL_BWDCH_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_BWDCH_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_BWDCH
XMC_VADC_CHANNEL_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_CHANNEL_CONFIG$/;"	s
XMC_VADC_CHANNEL_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_CHANNEL_CONFIG
XMC_VADC_CHANNEL_CONV	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_CONV$/;"	g
XMC_VADC_CHANNEL_CONV_GLOBAL_CLASS0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_CONV_GLOBAL_CLASS0,    \/**< Conversion property set-0, Module wide *\/$/;"	e	enum:XMC_VADC_CHANNEL_CONV
XMC_VADC_CHANNEL_CONV_GLOBAL_CLASS1	xmc_vadc.h	/^  XMC_VADC_CHANNEL_CONV_GLOBAL_CLASS1    \/**< Conversion property set-1, Module wide *\/$/;"	e	enum:XMC_VADC_CHANNEL_CONV
XMC_VADC_CHANNEL_CONV_GROUP_CLASS0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_CONV_GROUP_CLASS0 = 0, \/**< Conversion property set-0 specific to the group *\/$/;"	e	enum:XMC_VADC_CHANNEL_CONV
XMC_VADC_CHANNEL_CONV_GROUP_CLASS1	xmc_vadc.h	/^  XMC_VADC_CHANNEL_CONV_GROUP_CLASS1,     \/**< Conversion property set-1 specific to the group *\/$/;"	e	enum:XMC_VADC_CHANNEL_CONV
XMC_VADC_CHANNEL_CONV_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_CONV_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_CONV
XMC_VADC_CHANNEL_EVGEN	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_EVGEN$/;"	g
XMC_VADC_CHANNEL_EVGEN_ALWAYS	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_ALWAYS    = 3U \/**< Event generated always after conversion - unconditionally *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_COMPHIGH	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_COMPHIGH  = 1U, \/**< Event generated when the result of fast compare operation is high *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_COMPLOW	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_COMPLOW   = 2U, \/**< Event generated when the result result of fast compare operation is low *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_INBOUND	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_INBOUND   = 1U, \/**< Event generated when the result is within the normal range *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_NEVER	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_NEVER     = 0,  \/**< No event generated *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_OUTBOUND	xmc_vadc.h	/^  XMC_VADC_CHANNEL_EVGEN_OUTBOUND  = 2U, \/**< Event generated when the result is outside the normal range *\/$/;"	e	enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_EVGEN_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_EVGEN_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_EVGEN
XMC_VADC_CHANNEL_REF	xmc_vadc.h	/^typedef enum XMC_VADC_CHANNEL_REF$/;"	g
XMC_VADC_CHANNEL_REF_ALT_CH0	xmc_vadc.h	/^  XMC_VADC_CHANNEL_REF_ALT_CH0    \/**< External voltage available on Channel-0 of the perticular group *\/$/;"	e	enum:XMC_VADC_CHANNEL_REF
XMC_VADC_CHANNEL_REF_INTREF	xmc_vadc.h	/^  XMC_VADC_CHANNEL_REF_INTREF = 0, \/**< Internal VARef *\/$/;"	e	enum:XMC_VADC_CHANNEL_REF
XMC_VADC_CHANNEL_REF_t	xmc_vadc.h	/^} XMC_VADC_CHANNEL_REF_t;$/;"	t	typeref:enum:XMC_VADC_CHANNEL_REF
XMC_VADC_CHECK_GROUP_PTR	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_CHECK_GROUP_PTR(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_CONVMODE	xmc_vadc.h	/^typedef enum XMC_VADC_CONVMODE$/;"	g
XMC_VADC_CONVMODE_10BIT	xmc_vadc.h	/^  XMC_VADC_CONVMODE_10BIT       = 1,  \/**< Results of conversion are 10bits wide *\/$/;"	e	enum:XMC_VADC_CONVMODE
XMC_VADC_CONVMODE_12BIT	xmc_vadc.h	/^  XMC_VADC_CONVMODE_12BIT       = 0,  \/**< Results of conversion are 12bits wide *\/$/;"	e	enum:XMC_VADC_CONVMODE
XMC_VADC_CONVMODE_8BIT	xmc_vadc.h	/^  XMC_VADC_CONVMODE_8BIT        = 2,  \/**< Results of conversion are 8bits wide *\/$/;"	e	enum:XMC_VADC_CONVMODE
XMC_VADC_CONVMODE_FASTCOMPARE	xmc_vadc.h	/^  XMC_VADC_CONVMODE_FASTCOMPARE = 5  \/**< Input signal compared with a preset range *\/$/;"	e	enum:XMC_VADC_CONVMODE
XMC_VADC_CONVMODE_t	xmc_vadc.h	/^} XMC_VADC_CONVMODE_t;$/;"	t	typeref:enum:XMC_VADC_CONVMODE
XMC_VADC_CONV_ENABLE_FOR_XMC11	xmc_vadc.h	280;"	d
XMC_VADC_DETAILED_RESULT	xmc_vadc.h	/^typedef struct XMC_VADC_DETAILED_RESULT$/;"	s
XMC_VADC_DETAILED_RESULT_t	xmc_vadc.h	/^} XMC_VADC_DETAILED_RESULT_t;$/;"	t	typeref:struct:XMC_VADC_DETAILED_RESULT
XMC_VADC_DMM	xmc_vadc.h	/^typedef enum XMC_VADC_DMM$/;"	g
XMC_VADC_DMM_DIFFERENCE_MODE	xmc_vadc.h	/^  XMC_VADC_DMM_DIFFERENCE_MODE,    \/**< Difference mode is selected*\/$/;"	e	enum:XMC_VADC_DMM
XMC_VADC_DMM_FILTERING_MODE	xmc_vadc.h	/^  XMC_VADC_DMM_FILTERING_MODE,     \/**< Provide option to select Finite Impulse Response Filter (FIR) or$/;"	e	enum:XMC_VADC_DMM
XMC_VADC_DMM_REDUCTION_MODE	xmc_vadc.h	/^  XMC_VADC_DMM_REDUCTION_MODE = 0, \/**< Standard Data reduction mode*\/$/;"	e	enum:XMC_VADC_DMM
XMC_VADC_DMM_t	xmc_vadc.h	/^} XMC_VADC_DMM_t;$/;"	t	typeref:enum:XMC_VADC_DMM
XMC_VADC_EMUX_AVAILABLE	xmc_vadc.h	200;"	d
XMC_VADC_EMUX_AVAILABLE	xmc_vadc.h	218;"	d
XMC_VADC_EMUX_AVAILABLE	xmc_vadc.h	236;"	d
XMC_VADC_EMUX_AVAILABLE	xmc_vadc.h	254;"	d
XMC_VADC_EMUX_AVAILABLE	xmc_vadc.h	272;"	d
XMC_VADC_EMUX_CH_SEL_STYLE	xmc_vadc.h	206;"	d
XMC_VADC_EMUX_CH_SEL_STYLE	xmc_vadc.h	224;"	d
XMC_VADC_EMUX_CH_SEL_STYLE	xmc_vadc.h	242;"	d
XMC_VADC_EMUX_CH_SEL_STYLE	xmc_vadc.h	260;"	d
XMC_VADC_EMUX_CH_SEL_STYLE	xmc_vadc.h	282;"	d
XMC_VADC_FAST_COMPARE	xmc_vadc.h	/^typedef enum XMC_VADC_FAST_COMPARE$/;"	g
XMC_VADC_FAST_COMPARE_HIGH	xmc_vadc.h	/^  XMC_VADC_FAST_COMPARE_HIGH ,   \/**< Input higher than than programmed reference *\/$/;"	e	enum:XMC_VADC_FAST_COMPARE
XMC_VADC_FAST_COMPARE_LOW	xmc_vadc.h	/^  XMC_VADC_FAST_COMPARE_LOW = 0, \/**< Input lower than than programmed reference *\/$/;"	e	enum:XMC_VADC_FAST_COMPARE
XMC_VADC_FAST_COMPARE_UNKNOWN	xmc_vadc.h	/^  XMC_VADC_FAST_COMPARE_UNKNOWN  \/**< Unknown, Conversion probably still ongoing *\/$/;"	e	enum:XMC_VADC_FAST_COMPARE
XMC_VADC_FAST_COMPARE_t	xmc_vadc.h	/^} XMC_VADC_FAST_COMPARE_t;$/;"	t	typeref:enum:XMC_VADC_FAST_COMPARE
XMC_VADC_G0_BLOUT0	xmc_vadc_map.h	177;"	d
XMC_VADC_G0_SAMPLE	xmc_vadc_map.h	183;"	d
XMC_VADC_G1_BLOUT0	xmc_vadc_map.h	178;"	d
XMC_VADC_G1_SAMPLE	xmc_vadc_map.h	185;"	d
XMC_VADC_G2_BLOUT0	xmc_vadc_map.h	180;"	d
XMC_VADC_G2_SAMPLE	xmc_vadc_map.h	186;"	d
XMC_VADC_G3_BLOUT0	xmc_vadc_map.h	181;"	d
XMC_VADC_G3_SAMPLE	xmc_vadc_map.h	187;"	d
XMC_VADC_GATEMODE	xmc_vadc.h	/^typedef enum XMC_VADC_GATEMODE$/;"	g
XMC_VADC_GATEMODE_ACTIVEHIGH	xmc_vadc.h	/^  XMC_VADC_GATEMODE_ACTIVEHIGH, \/**< External trigger is passed only if the gate signal is high *\/$/;"	e	enum:XMC_VADC_GATEMODE
XMC_VADC_GATEMODE_ACTIVELOW	xmc_vadc.h	/^  XMC_VADC_GATEMODE_ACTIVELOW  \/**< External trigger is passed only if the gate signal is low *\/$/;"	e	enum:XMC_VADC_GATEMODE
XMC_VADC_GATEMODE_BLOCK	xmc_vadc.h	/^  XMC_VADC_GATEMODE_BLOCK = 0,  \/**< External triggers are permanently blocked *\/$/;"	e	enum:XMC_VADC_GATEMODE
XMC_VADC_GATEMODE_IGNORE	xmc_vadc.h	/^  XMC_VADC_GATEMODE_IGNORE,     \/**< External triggers are unconditionally passed *\/$/;"	e	enum:XMC_VADC_GATEMODE
XMC_VADC_GATEMODE_t	xmc_vadc.h	/^} XMC_VADC_GATEMODE_t;$/;"	t	typeref:enum:XMC_VADC_GATEMODE
XMC_VADC_GATE_INPUT_SELECT	xmc_vadc.h	/^typedef enum XMC_VADC_GATE_INPUT_SELECT$/;"	g
XMC_VADC_GATE_INPUT_SELECT_t	xmc_vadc.h	/^} XMC_VADC_GATE_INPUT_SELECT_t;$/;"	t	typeref:enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_GLOBAL_BackgndAddMultipleChannels	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgndAddMultipleChannels(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgndRemoveMultipleChannels	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgndRemoveMultipleChannels(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgroundAddChannelToSequence	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgroundClearReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundClearReqSrcEvent(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundDisableContinuousMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundDisableContinuousMode(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundDisableEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundDisableEvent(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundDisableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundDisableExternalTrigger(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundEnableContinuousMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundEnableContinuousMode(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundEnableEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundEnableEvent(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundEnableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundEnableExternalTrigger(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundGetReqSrcEventStatus	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GLOBAL_BackgroundGetReqSrcEventStatus(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundIsChannelPending	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GLOBAL_BackgroundIsChannelPending(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgroundRemoveChannelFromSequence	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundRemoveChannelFromSequence(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgroundSetGatingMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundSetGatingMode(XMC_VADC_GLOBAL_t *const global_ptr,$/;"	f
XMC_VADC_GLOBAL_BackgroundTriggerConversion	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_BackgroundTriggerReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerReqSrcEvent(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_CLASS	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_CLASS$/;"	s
XMC_VADC_GLOBAL_CLASS_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_CLASS_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_CLASS
XMC_VADC_GLOBAL_CLOCK	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_CLOCK$/;"	s
XMC_VADC_GLOBAL_CLOCK_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_CLOCK_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_CLOCK
XMC_VADC_GLOBAL_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_CONFIG$/;"	s
XMC_VADC_GLOBAL_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_CONFIG
XMC_VADC_GLOBAL_ClearEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_ClearEvent(XMC_VADC_GLOBAL_t *const global_ptr, const uint32_t event_type)$/;"	f
XMC_VADC_GLOBAL_ClockInit	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_ClockInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLOCK_t *config)$/;"	f
XMC_VADC_GLOBAL_DETAILED_RESULT	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_DETAILED_RESULT$/;"	s
XMC_VADC_GLOBAL_DETAILED_RESULT_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_DETAILED_RESULT_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_DETAILED_RESULT
XMC_VADC_GLOBAL_DisableModuleClock	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_DisableModuleClock(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_DisablePostCalibration	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)$/;"	f
XMC_VADC_GLOBAL_DisableSleepMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_DisableSleepMode(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_DisableStartupCalibration	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_DisableStartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_EVENT	xmc_vadc.h	/^typedef enum XMC_VADC_GLOBAL_EVENT$/;"	g
XMC_VADC_GLOBAL_EVENT_BKGNDSOURCE	xmc_vadc.h	/^  XMC_VADC_GLOBAL_EVENT_BKGNDSOURCE = VADC_GLOBEFLAG_SEVGLB_Msk, \/**< Background scan request source event *\/$/;"	e	enum:XMC_VADC_GLOBAL_EVENT
XMC_VADC_GLOBAL_EVENT_RESULT	xmc_vadc.h	/^  XMC_VADC_GLOBAL_EVENT_RESULT      = VADC_GLOBEFLAG_REVGLB_Msk  \/**< Global result event *\/$/;"	e	enum:XMC_VADC_GLOBAL_EVENT
XMC_VADC_GLOBAL_EVENT_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_EVENT_t;$/;"	t	typeref:enum:XMC_VADC_GLOBAL_EVENT
XMC_VADC_GLOBAL_EnableModuleClock	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_EnableModuleClock(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_EnablePostCalibration	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_EnablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)$/;"	f
XMC_VADC_GLOBAL_EnableSleepMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_EnableSleepMode(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_GetDetailedResult	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GLOBAL_GetDetailedResult(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_GetResult	xmc_vadc.h	/^__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GLOBAL_GetResult(XMC_VADC_GLOBAL_t *const global_ptr)$/;"	f
XMC_VADC_GLOBAL_ResultInit	xmc_vadc.h	/^ __STATIC_INLINE void XMC_VADC_GLOBAL_ResultInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_RESULT_CONFIG_t *config)$/;"	f
XMC_VADC_GLOBAL_SHS_AREF	xmc_vadc.h	/^typedef enum XMC_VADC_GLOBAL_SHS_AREF$/;"	g
XMC_VADC_GLOBAL_SHS_AREF_EXTERNAL_VDD_UPPER_RANGE	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_AREF_EXTERNAL_VDD_UPPER_RANGE = 0 << SHS_SHSCFG_AREF_Pos, \/**< External reference, upper supply range, e.g. VDD >= 3.0V *\/$/;"	e	enum:XMC_VADC_GLOBAL_SHS_AREF
XMC_VADC_GLOBAL_SHS_AREF_INTERNAL_VDD_LOWER_RANGE	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_AREF_INTERNAL_VDD_LOWER_RANGE = 3 << SHS_SHSCFG_AREF_Pos, \/**< Internal reference, lower supply range, e.g. VDD <  3.0V  *\/$/;"	e	enum:XMC_VADC_GLOBAL_SHS_AREF
XMC_VADC_GLOBAL_SHS_AREF_INTERNAL_VDD_UPPER_RANGE	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_AREF_INTERNAL_VDD_UPPER_RANGE = 2 << SHS_SHSCFG_AREF_Pos, \/**< Internal reference, upper supply range, e.g. VDD >= 3.0V  *\/$/;"	e	enum:XMC_VADC_GLOBAL_SHS_AREF
XMC_VADC_GLOBAL_SHS_AREF_t	xmc_vadc.h	/^} XMC_VADC_GLOBAL_SHS_AREF_t;$/;"	t	typeref:enum:XMC_VADC_GLOBAL_SHS_AREF
XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER	xmc_vadc.h	/^typedef enum XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER$/;"	g
XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_POST_CONV	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_POST_CONV = 0, \/**< Calibration occur after conversion takes place *\/$/;"	e	enum:XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER
XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_PRE_CONV	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_PRE_CONV   \/**< Calibration occur before conversion takes place *\/$/;"	e	enum:XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER
XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_t	xmc_vadc.h	/^}XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_t;$/;"	t	typeref:enum:XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER
XMC_VADC_GLOBAL_SHS_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_SHS_CONFIG$/;"	s
XMC_VADC_GLOBAL_SHS_CONFIG_t	xmc_vadc.h	/^}XMC_VADC_GLOBAL_SHS_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_SHS_CONFIG
XMC_VADC_GLOBAL_SHS_DisableSigmaDeltaLoop	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_SHS_DisableSigmaDeltaLoop(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,$/;"	f
XMC_VADC_GLOBAL_SHS_EnableSigmaDeltaLoop	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_SHS_EnableSigmaDeltaLoop(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,$/;"	f
XMC_VADC_GLOBAL_SHS_IsConverterReady	xmc_vadc.h	/^ __STATIC_INLINE bool XMC_VADC_GLOBAL_SHS_IsConverterReady(XMC_VADC_GLOBAL_SHS_t *const shs_ptr)$/;"	f
XMC_VADC_GLOBAL_SHS_STEP_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_GLOBAL_SHS_STEP_CONFIG$/;"	s
XMC_VADC_GLOBAL_SHS_STEP_CONFIG_t	xmc_vadc.h	/^}XMC_VADC_GLOBAL_SHS_STEP_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG
XMC_VADC_GLOBAL_SHS_SetAnalogReference	xmc_vadc.h	/^ __STATIC_INLINE void XMC_VADC_GLOBAL_SHS_SetAnalogReference(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,$/;"	f
XMC_VADC_GLOBAL_SHS_SetClockDivider	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_SHS_SetClockDivider(XMC_VADC_GLOBAL_SHS_t *const shs_ptr, uint8_t divs_value)$/;"	f
XMC_VADC_GLOBAL_SHS_SetMaxCalTime	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_SHS_SetMaxCalTime(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,$/;"	f
XMC_VADC_GLOBAL_SHS_SetStepperSequence	xmc_vadc.h	/^ __STATIC_INLINE void XMC_VADC_GLOBAL_SHS_SetStepperSequence(XMC_VADC_GLOBAL_SHS_t *const shs_ptr,$/;"	f
XMC_VADC_GLOBAL_SHS_t	xmc_vadc.h	/^typedef SHS_Type XMC_VADC_GLOBAL_SHS_t; \/**< Type defined the sample and hold register structure*\/$/;"	t
XMC_VADC_GLOBAL_TriggerEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GLOBAL_TriggerEvent(XMC_VADC_GLOBAL_t *const global_ptr, const uint32_t event_type)$/;"	f
XMC_VADC_GLOBAL_t	xmc_vadc.h	/^typedef VADC_GLOBAL_TypeDef XMC_VADC_GLOBAL_t; \/**< Type defined the device header file vadc global register structure$/;"	t
XMC_VADC_GROUP_ARBMODE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_ARBMODE$/;"	g
XMC_VADC_GROUP_ARBMODE_ALWAYS	xmc_vadc.h	/^  XMC_VADC_GROUP_ARBMODE_ALWAYS = 0, \/**< Arbiter runs all the time *\/$/;"	e	enum:XMC_VADC_GROUP_ARBMODE
XMC_VADC_GROUP_ARBMODE_ONDEMAND	xmc_vadc.h	/^  XMC_VADC_GROUP_ARBMODE_ONDEMAND    \/**< Arbiter runs only if a conversion request is asserted by any of the$/;"	e	enum:XMC_VADC_GROUP_ARBMODE
XMC_VADC_GROUP_ARBMODE_t	xmc_vadc.h	/^} XMC_VADC_GROUP_ARBMODE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_ARBMODE
XMC_VADC_GROUP_AVAILABLE	xmc_vadc.h	197;"	d
XMC_VADC_GROUP_AVAILABLE	xmc_vadc.h	215;"	d
XMC_VADC_GROUP_AVAILABLE	xmc_vadc.h	233;"	d
XMC_VADC_GROUP_AVAILABLE	xmc_vadc.h	251;"	d
XMC_VADC_GROUP_AVAILABLE	xmc_vadc.h	269;"	d
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_BOUNDARY_FLAG_MODE$/;"	g
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_DISABLED	xmc_vadc.h	/^    XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_DISABLED = 0,       \/**< Disable boundary flag*\/$/;"	e	enum:XMC_VADC_GROUP_BOUNDARY_FLAG_MODE
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED	xmc_vadc.h	/^    XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED,            \/**< Always enable boundary*\/$/;"	e	enum:XMC_VADC_GROUP_BOUNDARY_FLAG_MODE
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED_ACTIVE_HIGH	xmc_vadc.h	/^    XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED_ACTIVE_HIGH \/**< Enable boundary flag when gate level is 1*\/$/;"	e	enum:XMC_VADC_GROUP_BOUNDARY_FLAG_MODE
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED_ACTIVE_LOW	xmc_vadc.h	/^    XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_ENABLED_ACTIVE_LOW, \/**< Enable boundary flag when gate level is 0*\/$/;"	e	enum:XMC_VADC_GROUP_BOUNDARY_FLAG_MODE
XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_t	xmc_vadc.h	/^}XMC_VADC_GROUP_BOUNDARY_FLAG_MODE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_BOUNDARY_FLAG_MODE
XMC_VADC_GROUP_BackgroundDisableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_BackgroundDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_BackgroundEnableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_BackgroundEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_CLASS	xmc_vadc.h	/^typedef struct XMC_VADC_GROUP_CLASS$/;"	s
XMC_VADC_GROUP_CLASS_t	xmc_vadc.h	/^} XMC_VADC_GROUP_CLASS_t;$/;"	t	typeref:struct:XMC_VADC_GROUP_CLASS
XMC_VADC_GROUP_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_GROUP_CONFIG$/;"	s
XMC_VADC_GROUP_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_GROUP_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_GROUP_CONFIG
XMC_VADC_GROUP_CONV	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_CONV$/;"	g
XMC_VADC_GROUP_CONV_EMUX	xmc_vadc.h	/^  XMC_VADC_GROUP_CONV_EMUX    \/**< Settings pertaining to channels connected to VADC via EMUX *\/$/;"	e	enum:XMC_VADC_GROUP_CONV
XMC_VADC_GROUP_CONV_STD	xmc_vadc.h	/^  XMC_VADC_GROUP_CONV_STD = 0, \/**< Settings pertaining to channels directly attached to VADC module *\/$/;"	e	enum:XMC_VADC_GROUP_CONV
XMC_VADC_GROUP_CONV_t	xmc_vadc.h	/^} XMC_VADC_GROUP_CONV_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_CONV
XMC_VADC_GROUP_ChannelClearEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ChannelClearEvent(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num)$/;"	f
XMC_VADC_GROUP_ChannelGetAssertedEvents	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_ChannelGetAssertedEvents(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ChannelGetInputClass	xmc_vadc.h	/^__STATIC_INLINE XMC_VADC_CHANNEL_CONV_t XMC_VADC_GROUP_ChannelGetInputClass(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_ChannelGetResultAlignment	xmc_vadc.h	/^__STATIC_INLINE XMC_VADC_RESULT_ALIGN_t XMC_VADC_GROUP_ChannelGetResultAlignment(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_ClearResultEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ClearResultEvent(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_reg)$/;"	f
XMC_VADC_GROUP_DisableResultEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_DisableResultEvent(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_reg)$/;"	f
XMC_VADC_GROUP_EMUXCFG	xmc_vadc.h	/^typedef struct XMC_VADC_GROUP_EMUXCFG$/;"	s
XMC_VADC_GROUP_EMUXCFG_t	xmc_vadc.h	/^} XMC_VADC_GROUP_EMUXCFG_t;$/;"	t	typeref:struct:XMC_VADC_GROUP_EMUXCFG
XMC_VADC_GROUP_EMUXCODE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_EMUXCODE$/;"	g
XMC_VADC_GROUP_EMUXCODE_BINARY	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXCODE_BINARY = 0, \/**< A linearly incrementing code serves are MUX-SEL *\/$/;"	e	enum:XMC_VADC_GROUP_EMUXCODE
XMC_VADC_GROUP_EMUXCODE_GRAY	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXCODE_GRAY       \/**< The MUX-SEL is gray encoded *\/$/;"	e	enum:XMC_VADC_GROUP_EMUXCODE
XMC_VADC_GROUP_EMUXCODE_t	xmc_vadc.h	/^} XMC_VADC_GROUP_EMUXCODE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_EMUXCODE
XMC_VADC_GROUP_EMUXMODE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_EMUXMODE$/;"	g
XMC_VADC_GROUP_EMUXMODE_SEQUENCEMODE	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXMODE_SEQUENCEMODE,   \/**< Perform EMUX in Sequence mode*\/$/;"	e	enum:XMC_VADC_GROUP_EMUXMODE
XMC_VADC_GROUP_EMUXMODE_SINGLEMODE	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXMODE_SINGLEMODE,     \/**< Perform EMUX in Single step mode*\/$/;"	e	enum:XMC_VADC_GROUP_EMUXMODE
XMC_VADC_GROUP_EMUXMODE_STEADYMODE	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXMODE_STEADYMODE,     \/**< Perform EMUX in Steady mode (Use EMUX set value)*\/$/;"	e	enum:XMC_VADC_GROUP_EMUXMODE
XMC_VADC_GROUP_EMUXMODE_SWCTRL	xmc_vadc.h	/^  XMC_VADC_GROUP_EMUXMODE_SWCTRL = 0,     \/**< Perform EMUX in Software control mode*\/$/;"	e	enum:XMC_VADC_GROUP_EMUXMODE
XMC_VADC_GROUP_EMUXMODE_t	xmc_vadc.h	/^} XMC_VADC_GROUP_EMUXMODE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_EMUXMODE
XMC_VADC_GROUP_EnableResultEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_EnableResultEvent(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_reg)$/;"	f
XMC_VADC_GROUP_ExternalMuxControlInit	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_GetAlias	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_GetAlias(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_GetAssertedResultEvents	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_GetAssertedResultEvents(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_GetDetailedResult	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_GetDetailedResult(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_reg)$/;"	f
XMC_VADC_GROUP_GetInputClass	xmc_vadc.h	/^__STATIC_INLINE XMC_VADC_GROUP_CLASS_t XMC_VADC_GROUP_GetInputClass(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_GetResult	xmc_vadc.h	/^__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, $/;"	f
XMC_VADC_GROUP_GetResultRegPriority	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_GetResultRegPriority(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_GetSyncReadySignal	xmc_vadc.h	/^__STATIC_INLINE uint32_t XMC_VADC_GROUP_GetSyncReadySignal(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_INDEX	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_INDEX$/;"	g
XMC_VADC_GROUP_INDEX_0	xmc_vadc.h	/^    XMC_VADC_GROUP_INDEX_0   = 0,$/;"	e	enum:XMC_VADC_GROUP_INDEX
XMC_VADC_GROUP_INDEX_1	xmc_vadc.h	/^    XMC_VADC_GROUP_INDEX_1,$/;"	e	enum:XMC_VADC_GROUP_INDEX
XMC_VADC_GROUP_INDEX_2	xmc_vadc.h	/^    XMC_VADC_GROUP_INDEX_2,$/;"	e	enum:XMC_VADC_GROUP_INDEX
XMC_VADC_GROUP_INDEX_3	xmc_vadc.h	/^    XMC_VADC_GROUP_INDEX_3$/;"	e	enum:XMC_VADC_GROUP_INDEX
XMC_VADC_GROUP_INDEX_t	xmc_vadc.h	/^}XMC_VADC_GROUP_INDEX_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_INDEX
XMC_VADC_GROUP_IRQ	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_IRQ$/;"	g
XMC_VADC_GROUP_IRQ_KERNEL	xmc_vadc.h	/^  XMC_VADC_GROUP_IRQ_KERNEL = 0, \/**< Refers to Group specific service request *\/$/;"	e	enum:XMC_VADC_GROUP_IRQ
XMC_VADC_GROUP_IRQ_SHARED	xmc_vadc.h	/^  XMC_VADC_GROUP_IRQ_SHARED     \/**< Refers to Module wide service request *\/$/;"	e	enum:XMC_VADC_GROUP_IRQ
XMC_VADC_GROUP_IRQ_t	xmc_vadc.h	/^} XMC_VADC_GROUP_IRQ_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_IRQ
XMC_VADC_GROUP_IsResultRegisterInFifo	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_IsResultRegisterInFifo(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_POWERMODE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_POWERMODE$/;"	g
XMC_VADC_GROUP_POWERMODE_NORMAL	xmc_vadc.h	/^  XMC_VADC_GROUP_POWERMODE_NORMAL        \/**< Group is powered up *\/$/;"	e	enum:XMC_VADC_GROUP_POWERMODE
XMC_VADC_GROUP_POWERMODE_OFF	xmc_vadc.h	/^  XMC_VADC_GROUP_POWERMODE_OFF       = 0, \/**< Group is powered down *\/$/;"	e	enum:XMC_VADC_GROUP_POWERMODE
XMC_VADC_GROUP_POWERMODE_RESERVED1	xmc_vadc.h	/^  XMC_VADC_GROUP_POWERMODE_RESERVED1,     \/**< Reserved *\/$/;"	e	enum:XMC_VADC_GROUP_POWERMODE
XMC_VADC_GROUP_POWERMODE_RESERVED2	xmc_vadc.h	/^  XMC_VADC_GROUP_POWERMODE_RESERVED2,     \/**< Reserved *\/$/;"	e	enum:XMC_VADC_GROUP_POWERMODE
XMC_VADC_GROUP_POWERMODE_t	xmc_vadc.h	/^} XMC_VADC_GROUP_POWERMODE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_POWERMODE
XMC_VADC_GROUP_QueueClearReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueClearReqSrcEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueDisableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueDisableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableExternalTrigger(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueEnableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueEnableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableExternalTrigger(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueFlushEntries	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueFlushEntries(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueGetReqSrcEventStatus	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_QueueGetReqSrcEventStatus(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueInsertChannel	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueInsertChannel(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueSetGatingMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)$/;"	f
XMC_VADC_GROUP_QueueTriggerConversion	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_QueueTriggerReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerReqSrcEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_RS_PRIORITY	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_RS_PRIORITY$/;"	g
XMC_VADC_GROUP_RS_PRIORITY_0	xmc_vadc.h	/^    XMC_VADC_GROUP_RS_PRIORITY_0 = 0, \/**< Lowest priority for the request source*\/$/;"	e	enum:XMC_VADC_GROUP_RS_PRIORITY
XMC_VADC_GROUP_RS_PRIORITY_1	xmc_vadc.h	/^    XMC_VADC_GROUP_RS_PRIORITY_1,     \/**< Second lowest priority for the request source*\/$/;"	e	enum:XMC_VADC_GROUP_RS_PRIORITY
XMC_VADC_GROUP_RS_PRIORITY_2	xmc_vadc.h	/^    XMC_VADC_GROUP_RS_PRIORITY_2,     \/**< Second highest priority for the request source*\/$/;"	e	enum:XMC_VADC_GROUP_RS_PRIORITY
XMC_VADC_GROUP_RS_PRIORITY_3	xmc_vadc.h	/^    XMC_VADC_GROUP_RS_PRIORITY_3,     \/**< Highest priority for the request source*\/$/;"	e	enum:XMC_VADC_GROUP_RS_PRIORITY
XMC_VADC_GROUP_RS_PRIORITY_t	xmc_vadc.h	/^}XMC_VADC_GROUP_RS_PRIORITY_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_RS_PRIORITY
XMC_VADC_GROUP_ResultInit	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,$/;"	f
XMC_VADC_GROUP_SRCREG_AVAILABLE	xmc_vadc.h	210;"	d
XMC_VADC_GROUP_SRCREG_AVAILABLE	xmc_vadc.h	228;"	d
XMC_VADC_GROUP_SRCREG_AVAILABLE	xmc_vadc.h	246;"	d
XMC_VADC_GROUP_SRCREG_AVAILABLE	xmc_vadc.h	264;"	d
XMC_VADC_GROUP_SRCREG_AVAILABLE	xmc_vadc.h	286;"	d
XMC_VADC_GROUP_STATE	xmc_vadc.h	/^typedef enum XMC_VADC_GROUP_STATE$/;"	g
XMC_VADC_GROUP_STATE_BUSY	xmc_vadc.h	/^  XMC_VADC_GROUP_STATE_BUSY      \/**< Busy with an ongoing conversion *\/$/;"	e	enum:XMC_VADC_GROUP_STATE
XMC_VADC_GROUP_STATE_IDLE	xmc_vadc.h	/^  XMC_VADC_GROUP_STATE_IDLE = 0, \/**< Idle and can convert if requested *\/$/;"	e	enum:XMC_VADC_GROUP_STATE
XMC_VADC_GROUP_STATE_t	xmc_vadc.h	/^} XMC_VADC_GROUP_STATE_t;$/;"	t	typeref:enum:XMC_VADC_GROUP_STATE
XMC_VADC_GROUP_ScanAddChannelToSequence	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanAddChannelToSequence(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num)$/;"	f
XMC_VADC_GROUP_ScanAddMultipleChannels	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanAddMultipleChannels(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_mask)$/;"	f
XMC_VADC_GROUP_ScanClearReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanClearReqSrcEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanDisableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanDisableContinuousMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanDisableContinuousMode(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanDisableEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanDisableEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanDisableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanDisableExternalTrigger(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanEnableArbitrationSlot	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanEnableContinuousMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanEnableContinuousMode(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanEnableEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanEnableEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanEnableExternalTrigger	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanEnableExternalTrigger(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanGetReqSrcEventStatus	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_ScanGetReqSrcEventStatus(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanIsArbitrationSlotEnabled	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_ScanIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanIsChannelPending	xmc_vadc.h	/^__STATIC_INLINE bool XMC_VADC_GROUP_ScanIsChannelPending(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num)$/;"	f
XMC_VADC_GROUP_ScanSetGatingMode	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)$/;"	f
XMC_VADC_GROUP_ScanTriggerConversion	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_ScanTriggerReqSrcEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_ScanTriggerReqSrcEvent(XMC_VADC_GROUP_t *const group_ptr)$/;"	f
XMC_VADC_GROUP_SetResultRegPriority	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_SetResultRegPriority(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_mask)$/;"	f
XMC_VADC_GROUP_SetSyncReadySignal	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_SetSyncReadySignal(XMC_VADC_GROUP_t *const group_ptr, uint32_t mask)$/;"	f
XMC_VADC_GROUP_TriggerResultEvent	xmc_vadc.h	/^__STATIC_INLINE void XMC_VADC_GROUP_TriggerResultEvent(XMC_VADC_GROUP_t *const group_ptr, const uint32_t res_reg)$/;"	f
XMC_VADC_GROUP_t	xmc_vadc.h	/^typedef VADC_G_TypeDef XMC_VADC_GROUP_t; \/**< Type defined the device header file vadc group register structure$/;"	t
XMC_VADC_GSCAN_AVAILABLE	xmc_vadc.h	198;"	d
XMC_VADC_GSCAN_AVAILABLE	xmc_vadc.h	216;"	d
XMC_VADC_GSCAN_AVAILABLE	xmc_vadc.h	234;"	d
XMC_VADC_GSCAN_AVAILABLE	xmc_vadc.h	252;"	d
XMC_VADC_GSCAN_AVAILABLE	xmc_vadc.h	270;"	d
XMC_VADC_H	xmc_vadc.h	122;"	d
XMC_VADC_MAXIMUM_NUM_GROUPS	xmc_vadc.h	204;"	d
XMC_VADC_MAXIMUM_NUM_GROUPS	xmc_vadc.h	222;"	d
XMC_VADC_MAXIMUM_NUM_GROUPS	xmc_vadc.h	240;"	d
XMC_VADC_MAXIMUM_NUM_GROUPS	xmc_vadc.h	258;"	d
XMC_VADC_MAXIMUM_NUM_GROUPS	xmc_vadc.h	276;"	d
XMC_VADC_MULTIPLE_SLAVEGROUPS	xmc_vadc.h	203;"	d
XMC_VADC_MULTIPLE_SLAVEGROUPS	xmc_vadc.h	221;"	d
XMC_VADC_MULTIPLE_SLAVEGROUPS	xmc_vadc.h	239;"	d
XMC_VADC_MULTIPLE_SLAVEGROUPS	xmc_vadc.h	257;"	d
XMC_VADC_MULTIPLE_SLAVEGROUPS	xmc_vadc.h	275;"	d
XMC_VADC_NUM_CHANNELS_PER_GROUP	xmc_vadc.h	295;"	d
XMC_VADC_NUM_PORTS	xmc_vadc.h	290;"	d
XMC_VADC_NUM_RESULT_REGISTERS	xmc_vadc.h	293;"	d
XMC_VADC_QUEUE_AVAILABLE	xmc_vadc.h	199;"	d
XMC_VADC_QUEUE_AVAILABLE	xmc_vadc.h	217;"	d
XMC_VADC_QUEUE_AVAILABLE	xmc_vadc.h	235;"	d
XMC_VADC_QUEUE_AVAILABLE	xmc_vadc.h	253;"	d
XMC_VADC_QUEUE_AVAILABLE	xmc_vadc.h	271;"	d
XMC_VADC_QUEUE_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_QUEUE_CONFIG$/;"	s
XMC_VADC_QUEUE_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_QUEUE_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_QUEUE_CONFIG
XMC_VADC_QUEUE_ENTRY	xmc_vadc.h	/^typedef struct XMC_VADC_QUEUE_ENTRY$/;"	s
XMC_VADC_QUEUE_ENTRY_t	xmc_vadc.h	/^} XMC_VADC_QUEUE_ENTRY_t;$/;"	t	typeref:struct:XMC_VADC_QUEUE_ENTRY
XMC_VADC_REQ_GT_A	xmc_vadc.h	/^  XMC_VADC_REQ_GT_A = 0, \/**< Gating select signal A *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_B	xmc_vadc.h	/^  XMC_VADC_REQ_GT_B,     \/**< Gating select signal B *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_C	xmc_vadc.h	/^  XMC_VADC_REQ_GT_C,     \/**< Gating select signal C *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_CCU40_SR0	xmc_vadc_map.h	221;"	d
XMC_VADC_REQ_GT_CCU40_ST0	xmc_vadc_map.h	118;"	d
XMC_VADC_REQ_GT_CCU40_ST1	xmc_vadc_map.h	117;"	d
XMC_VADC_REQ_GT_CCU40_ST2	xmc_vadc_map.h	116;"	d
XMC_VADC_REQ_GT_CCU40_ST3	xmc_vadc_map.h	115;"	d
XMC_VADC_REQ_GT_CCU40_ST3	xmc_vadc_map.h	219;"	d
XMC_VADC_REQ_GT_CCU41_SR1	xmc_vadc_map.h	222;"	d
XMC_VADC_REQ_GT_CCU41_ST3	xmc_vadc_map.h	220;"	d
XMC_VADC_REQ_GT_CCU80_SR0	xmc_vadc_map.h	248;"	d
XMC_VADC_REQ_GT_CCU80_SR1	xmc_vadc_map.h	249;"	d
XMC_VADC_REQ_GT_CCU80_ST0	xmc_vadc_map.h	130;"	d
XMC_VADC_REQ_GT_CCU80_ST1	xmc_vadc_map.h	131;"	d
XMC_VADC_REQ_GT_CCU80_ST3	xmc_vadc_map.h	121;"	d
XMC_VADC_REQ_GT_CCU80_ST3A	xmc_vadc_map.h	120;"	d
XMC_VADC_REQ_GT_CCU80_ST3A	xmc_vadc_map.h	223;"	d
XMC_VADC_REQ_GT_CCU80_ST3B	xmc_vadc_map.h	224;"	d
XMC_VADC_REQ_GT_CCU81_ST3A	xmc_vadc_map.h	226;"	d
XMC_VADC_REQ_GT_CCU81_ST3B	xmc_vadc_map.h	227;"	d
XMC_VADC_REQ_GT_D	xmc_vadc.h	/^  XMC_VADC_REQ_GT_D,     \/**< Gating select signal D *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_DAC0_SGN	xmc_vadc_map.h	229;"	d
XMC_VADC_REQ_GT_E	xmc_vadc.h	/^  XMC_VADC_REQ_GT_E,     \/**< Gating select signal E *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_ERU0_PDOUT0	xmc_vadc_map.h	133;"	d
XMC_VADC_REQ_GT_ERU0_PDOUT1	xmc_vadc_map.h	134;"	d
XMC_VADC_REQ_GT_ERU0_PDOUT2	xmc_vadc_map.h	127;"	d
XMC_VADC_REQ_GT_ERU0_PDOUT3	xmc_vadc_map.h	128;"	d
XMC_VADC_REQ_GT_ERU1_PDOUT0	xmc_vadc_map.h	250;"	d
XMC_VADC_REQ_GT_ERU1_PDOUT1	xmc_vadc_map.h	251;"	d
XMC_VADC_REQ_GT_F	xmc_vadc.h	/^  XMC_VADC_REQ_GT_F,     \/**< Gating select signal F *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_G	xmc_vadc.h	/^  XMC_VADC_REQ_GT_G,     \/**< Gating select signal G *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_G0_DAC0_SGN	xmc_vadc_map.h	230;"	d
XMC_VADC_REQ_GT_G0_VADC_G1BFLOUT0	xmc_vadc_map.h	236;"	d
XMC_VADC_REQ_GT_G0_VADC_G3SAMPLE	xmc_vadc_map.h	242;"	d
XMC_VADC_REQ_GT_G1_DAC1_SGN	xmc_vadc_map.h	231;"	d
XMC_VADC_REQ_GT_G1_VADC_G0BFLOUT0	xmc_vadc_map.h	237;"	d
XMC_VADC_REQ_GT_G1_VADC_G0SAMPLE	xmc_vadc_map.h	244;"	d
XMC_VADC_REQ_GT_G2_DAC0_SGN	xmc_vadc_map.h	232;"	d
XMC_VADC_REQ_GT_G2_VADC_G1SAMPLE	xmc_vadc_map.h	245;"	d
XMC_VADC_REQ_GT_G2_VADC_G3BFLOUT0	xmc_vadc_map.h	239;"	d
XMC_VADC_REQ_GT_G3_DAC1_SGN	xmc_vadc_map.h	233;"	d
XMC_VADC_REQ_GT_G3_VADC_G2BFLOUT0	xmc_vadc_map.h	240;"	d
XMC_VADC_REQ_GT_G3_VADC_G2SAMPLE	xmc_vadc_map.h	246;"	d
XMC_VADC_REQ_GT_H	xmc_vadc.h	/^  XMC_VADC_REQ_GT_H,     \/**< Gating select signal H *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_I	xmc_vadc.h	/^  XMC_VADC_REQ_GT_I,     \/**< Gating select signal I *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_J	xmc_vadc.h	/^  XMC_VADC_REQ_GT_J,     \/**< Gating select signal J *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_K	xmc_vadc.h	/^  XMC_VADC_REQ_GT_K,     \/**< Gating select signal K *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_L	xmc_vadc.h	/^  XMC_VADC_REQ_GT_L,     \/**< Gating select signal L *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_LEDTS0_FN	xmc_vadc_map.h	124;"	d
XMC_VADC_REQ_GT_LEDTS1_FN	xmc_vadc_map.h	125;"	d
XMC_VADC_REQ_GT_LEDTS_FN	xmc_vadc_map.h	234;"	d
XMC_VADC_REQ_GT_M	xmc_vadc.h	/^  XMC_VADC_REQ_GT_M,     \/**< Gating select signal M *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_N	xmc_vadc.h	/^  XMC_VADC_REQ_GT_N,     \/**< Gating select signal N *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_O	xmc_vadc.h	/^  XMC_VADC_REQ_GT_O,     \/**< Gating select signal O *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_P	xmc_vadc.h	/^  XMC_VADC_REQ_GT_P      \/**< Gating select signal P *\/$/;"	e	enum:XMC_VADC_GATE_INPUT_SELECT
XMC_VADC_REQ_GT_VADC_G1BFLOUT0	xmc_vadc_map.h	235;"	d
XMC_VADC_REQ_TR_A	xmc_vadc.h	/^  XMC_VADC_REQ_TR_A = 0, \/**< Trigger select signal A *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_B	xmc_vadc.h	/^  XMC_VADC_REQ_TR_B,     \/**< Trigger select signal B *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_BCCU0_TRIGOUT0	xmc_vadc_map.h	140;"	d
XMC_VADC_REQ_TR_C	xmc_vadc.h	/^  XMC_VADC_REQ_TR_C,     \/**< Trigger select signal C *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_CCU40_SR2	xmc_vadc_map.h	137;"	d
XMC_VADC_REQ_TR_CCU40_SR2	xmc_vadc_map.h	254;"	d
XMC_VADC_REQ_TR_CCU40_SR3	xmc_vadc_map.h	138;"	d
XMC_VADC_REQ_TR_CCU40_SR3	xmc_vadc_map.h	255;"	d
XMC_VADC_REQ_TR_CCU41_SR2	xmc_vadc_map.h	256;"	d
XMC_VADC_REQ_TR_CCU41_SR3	xmc_vadc_map.h	257;"	d
XMC_VADC_REQ_TR_CCU42_SR3	xmc_vadc_map.h	259;"	d
XMC_VADC_REQ_TR_CCU43_SR3	xmc_vadc_map.h	260;"	d
XMC_VADC_REQ_TR_CCU80_SR2	xmc_vadc_map.h	147;"	d
XMC_VADC_REQ_TR_CCU80_SR2	xmc_vadc_map.h	266;"	d
XMC_VADC_REQ_TR_CCU80_SR3	xmc_vadc_map.h	148;"	d
XMC_VADC_REQ_TR_CCU80_SR3	xmc_vadc_map.h	267;"	d
XMC_VADC_REQ_TR_CCU81_SR2	xmc_vadc_map.h	268;"	d
XMC_VADC_REQ_TR_CCU81_SR3	xmc_vadc_map.h	269;"	d
XMC_VADC_REQ_TR_D	xmc_vadc.h	/^  XMC_VADC_REQ_TR_D,     \/**< Trigger select signal D *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_E	xmc_vadc.h	/^  XMC_VADC_REQ_TR_E,     \/**< Trigger select signal E *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_ECAT_SYNC0	xmc_vadc_map.h	263;"	d
XMC_VADC_REQ_TR_ECAT_SYNC1	xmc_vadc_map.h	264;"	d
XMC_VADC_REQ_TR_ERU0_IOUT0	xmc_vadc_map.h	150;"	d
XMC_VADC_REQ_TR_ERU0_IOUT1	xmc_vadc_map.h	151;"	d
XMC_VADC_REQ_TR_ERU0_IOUT2	xmc_vadc_map.h	144;"	d
XMC_VADC_REQ_TR_ERU0_IOUT3	xmc_vadc_map.h	145;"	d
XMC_VADC_REQ_TR_ERU1_IOUT0	xmc_vadc_map.h	270;"	d
XMC_VADC_REQ_TR_ERU1_IOUT1	xmc_vadc_map.h	271;"	d
XMC_VADC_REQ_TR_F	xmc_vadc.h	/^  XMC_VADC_REQ_TR_F,     \/**< Trigger select signal F *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_G	xmc_vadc.h	/^  XMC_VADC_REQ_TR_G,     \/**< Trigger select signal G *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_G0_BCCU0_TRIGOUT0	xmc_vadc_map.h	141;"	d
XMC_VADC_REQ_TR_G0_ERU1_IOUT1	xmc_vadc_map.h	272;"	d
XMC_VADC_REQ_TR_G0_POSIF0_SR1	xmc_vadc_map.h	278;"	d
XMC_VADC_REQ_TR_G1_BCCU0_TRIGOUT1	xmc_vadc_map.h	142;"	d
XMC_VADC_REQ_TR_G1_ERU1_IOUT1	xmc_vadc_map.h	273;"	d
XMC_VADC_REQ_TR_G1_POSIF1_SR1	xmc_vadc_map.h	279;"	d
XMC_VADC_REQ_TR_G2_ERU1_IOUT2	xmc_vadc_map.h	274;"	d
XMC_VADC_REQ_TR_G2_POSIF0_SR1	xmc_vadc_map.h	282;"	d
XMC_VADC_REQ_TR_G3_ERU1_IOUT2	xmc_vadc_map.h	275;"	d
XMC_VADC_REQ_TR_G3_POSIF1_SR1	xmc_vadc_map.h	283;"	d
XMC_VADC_REQ_TR_H	xmc_vadc.h	/^  XMC_VADC_REQ_TR_H,     \/**< Trigger select signal H *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_I	xmc_vadc.h	/^  XMC_VADC_REQ_TR_I,     \/**< Trigger select signal I *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_J	xmc_vadc.h	/^  XMC_VADC_REQ_TR_J,     \/**< Trigger select signal J *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_K	xmc_vadc.h	/^  XMC_VADC_REQ_TR_K,     \/**< Trigger select signal K *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_L	xmc_vadc.h	/^  XMC_VADC_REQ_TR_L,     \/**< Trigger select signal L *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_M	xmc_vadc.h	/^  XMC_VADC_REQ_TR_M,     \/**< Trigger select signal M *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_N	xmc_vadc.h	/^  XMC_VADC_REQ_TR_N,     \/**< Trigger select signal N *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_O	xmc_vadc.h	/^  XMC_VADC_REQ_TR_O,     \/**< Trigger select signal O *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_P	xmc_vadc.h	/^  XMC_VADC_REQ_TR_P      \/**< Trigger select signal P *\/$/;"	e	enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_VADC_REQ_TR_POSIF0_SR1	xmc_vadc_map.h	153;"	d
XMC_VADC_REQ_TR_POSIF0_SR1	xmc_vadc_map.h	277;"	d
XMC_VADC_REQ_TR_REQ_GT_SEL	xmc_vadc_map.h	155;"	d
XMC_VADC_REQ_TR_REQ_GT_SEL	xmc_vadc_map.h	285;"	d
XMC_VADC_RESULT_ALIGN	xmc_vadc.h	/^typedef enum XMC_VADC_RESULT_ALIGN$/;"	g
XMC_VADC_RESULT_ALIGN_LEFT	xmc_vadc.h	/^  XMC_VADC_RESULT_ALIGN_LEFT = 0,  \/**< Always align result to left *\/$/;"	e	enum:XMC_VADC_RESULT_ALIGN
XMC_VADC_RESULT_ALIGN_RIGHT	xmc_vadc.h	/^  XMC_VADC_RESULT_ALIGN_RIGHT      \/**< Always align result to right *\/$/;"	e	enum:XMC_VADC_RESULT_ALIGN
XMC_VADC_RESULT_ALIGN_t	xmc_vadc.h	/^} XMC_VADC_RESULT_ALIGN_t;$/;"	t	typeref:enum:XMC_VADC_RESULT_ALIGN
XMC_VADC_RESULT_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_RESULT_CONFIG$/;"	s
XMC_VADC_RESULT_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_RESULT_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_RESULT_CONFIG
XMC_VADC_RESULT_PRIORITY_AVAILABLE	xmc_vadc.h	211;"	d
XMC_VADC_RESULT_PRIORITY_AVAILABLE	xmc_vadc.h	229;"	d
XMC_VADC_RESULT_PRIORITY_AVAILABLE	xmc_vadc.h	247;"	d
XMC_VADC_RESULT_PRIORITY_AVAILABLE	xmc_vadc.h	265;"	d
XMC_VADC_RESULT_PRIORITY_AVAILABLE	xmc_vadc.h	287;"	d
XMC_VADC_RESULT_SIZE_t	xmc_vadc.h	/^typedef uint16_t XMC_VADC_RESULT_SIZE_t; \/**< Type defined the converted result size to unsigned 16 bit integer *\/$/;"	t
XMC_VADC_RESULT_SUBTRATION	xmc_vadc.h	/^typedef enum XMC_VADC_RESULT_SUBTRATION $/;"	g
XMC_VADC_RESULT_SUBTRATION_10BIT_LEFT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_10BIT_LEFT_ALIGN  = 2U,  \/**< Always align result to left *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_10BIT_RIGHT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_10BIT_RIGHT_ALIGN = 0U,  \/**< Always align result to right *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_12BIT_LEFT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_12BIT_LEFT_ALIGN  = 0U,  \/**< Always align result to left *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_12BIT_RIGHT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_12BIT_RIGHT_ALIGN = 0U,  \/**< Always align result to right *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_8BIT_LEFT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_8BIT_LEFT_ALIGN   = 4U,  \/**< Always align result to left *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_8BIT_RIGHT_ALIGN	xmc_vadc.h	/^  XMC_VADC_RESULT_SUBTRATION_8BIT_RIGHT_ALIGN  = 0U,  \/**< Always align result to right *\/$/;"	e	enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_RESULT_SUBTRATION_t	xmc_vadc.h	/^} XMC_VADC_RESULT_SUBTRATION_t;$/;"	t	typeref:enum:XMC_VADC_RESULT_SUBTRATION
XMC_VADC_SCAN_CONFIG	xmc_vadc.h	/^typedef struct XMC_VADC_SCAN_CONFIG$/;"	s
XMC_VADC_SCAN_CONFIG_t	xmc_vadc.h	/^} XMC_VADC_SCAN_CONFIG_t;$/;"	t	typeref:struct:XMC_VADC_SCAN_CONFIG
XMC_VADC_SCAN_LOAD	xmc_vadc.h	/^typedef enum XMC_VADC_SCAN_LOAD$/;"	g
XMC_VADC_SCAN_LOAD_COMBINE	xmc_vadc.h	/^  XMC_VADC_SCAN_LOAD_COMBINE       \/**< The new set of channels are combined with the pending channels from$/;"	e	enum:XMC_VADC_SCAN_LOAD
XMC_VADC_SCAN_LOAD_OVERWRITE	xmc_vadc.h	/^  XMC_VADC_SCAN_LOAD_OVERWRITE = 0, \/**< The old set of channels is discarded in favor of the new set$/;"	e	enum:XMC_VADC_SCAN_LOAD
XMC_VADC_SCAN_LOAD_t	xmc_vadc.h	/^} XMC_VADC_SCAN_LOAD_t;$/;"	t	typeref:enum:XMC_VADC_SCAN_LOAD
XMC_VADC_SCAN_TYPE	xmc_vadc.h	/^typedef enum XMC_VADC_SCAN_TYPE$/;"	g
XMC_VADC_SCAN_TYPE_BACKGROUND	xmc_vadc.h	/^  XMC_VADC_SCAN_TYPE_BACKGROUND    \/**< Background scan mode of operation selected. Also called as Global scan*\/$/;"	e	enum:XMC_VADC_SCAN_TYPE
XMC_VADC_SCAN_TYPE_GROUPSCAN	xmc_vadc.h	/^  XMC_VADC_SCAN_TYPE_GROUPSCAN = 0, \/**< Auto scan mode of operation selected. Also called as Group scan*\/$/;"	e	enum:XMC_VADC_SCAN_TYPE
XMC_VADC_SCAN_TYPE_t	xmc_vadc.h	/^} XMC_VADC_SCAN_TYPE_t;$/;"	t	typeref:enum:XMC_VADC_SCAN_TYPE
XMC_VADC_SHS_AVAILABLE	xmc_vadc.h	208;"	d
XMC_VADC_SHS_AVAILABLE	xmc_vadc.h	226;"	d
XMC_VADC_SHS_AVAILABLE	xmc_vadc.h	244;"	d
XMC_VADC_SHS_AVAILABLE	xmc_vadc.h	262;"	d
XMC_VADC_SHS_AVAILABLE	xmc_vadc.h	284;"	d
XMC_VADC_SHS_FULL_SET_REG	xmc_vadc.h	209;"	d
XMC_VADC_SHS_FULL_SET_REG	xmc_vadc.h	227;"	d
XMC_VADC_SHS_FULL_SET_REG	xmc_vadc.h	245;"	d
XMC_VADC_SHS_FULL_SET_REG	xmc_vadc.h	263;"	d
XMC_VADC_SHS_FULL_SET_REG	xmc_vadc.h	285;"	d
XMC_VADC_SHS_GAIN_LEVEL	xmc_vadc.h	/^typedef enum XMC_VADC_SHS_GAIN_LEVEL$/;"	g
XMC_VADC_SHS_GAIN_LEVEL_0	xmc_vadc.h	/^  XMC_VADC_SHS_GAIN_LEVEL_0 = SHS_CALOC0_CALOFFVAL0_Pos, \/**< Select the calibration value for gain level 0 *\/$/;"	e	enum:XMC_VADC_SHS_GAIN_LEVEL
XMC_VADC_SHS_GAIN_LEVEL_1	xmc_vadc.h	/^  XMC_VADC_SHS_GAIN_LEVEL_1 = SHS_CALOC0_CALOFFVAL1_Pos, \/**< Select the calibration value for gain level 1 *\/$/;"	e	enum:XMC_VADC_SHS_GAIN_LEVEL
XMC_VADC_SHS_GAIN_LEVEL_2	xmc_vadc.h	/^  XMC_VADC_SHS_GAIN_LEVEL_2 = SHS_CALOC0_CALOFFVAL2_Pos, \/**< Select the calibration value for gain level 2 *\/$/;"	e	enum:XMC_VADC_SHS_GAIN_LEVEL
XMC_VADC_SHS_GAIN_LEVEL_3	xmc_vadc.h	/^  XMC_VADC_SHS_GAIN_LEVEL_3 = SHS_CALOC0_CALOFFVAL3_Pos  \/**< Select the calibration value for gain level 3 *\/$/;"	e	enum:XMC_VADC_SHS_GAIN_LEVEL
XMC_VADC_SHS_GAIN_LEVEL_t	xmc_vadc.h	/^}XMC_VADC_SHS_GAIN_LEVEL_t;$/;"	t	typeref:enum:XMC_VADC_SHS_GAIN_LEVEL
XMC_VADC_SHS_LOOP_CH	xmc_vadc.h	/^typedef enum XMC_VADC_SHS_LOOP_CH$/;"	g
XMC_VADC_SHS_LOOP_CH_0	xmc_vadc.h	/^  XMC_VADC_SHS_LOOP_CH_0 = SHS_LOOP_LPCH0_Pos, \/**< Select Delta-sigma loop 0*\/$/;"	e	enum:XMC_VADC_SHS_LOOP_CH
XMC_VADC_SHS_LOOP_CH_1	xmc_vadc.h	/^  XMC_VADC_SHS_LOOP_CH_1 = SHS_LOOP_LPCH1_Pos \/**< Select Delta-sigma loop 1*\/$/;"	e	enum:XMC_VADC_SHS_LOOP_CH
XMC_VADC_SHS_LOOP_CH_t	xmc_vadc.h	/^}XMC_VADC_SHS_LOOP_CH_t;$/;"	t	typeref:enum:XMC_VADC_SHS_LOOP_CH
XMC_VADC_SHS_START_UP_CAL_ACTIVE	xmc_vadc.h	278;"	d
XMC_VADC_SR	xmc_vadc.h	/^typedef enum XMC_VADC_SR$/;"	g
XMC_VADC_SR_GROUP_SR0	xmc_vadc.h	/^  XMC_VADC_SR_GROUP_SR0 = 0, \/**< Group specific Service Request-0 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_GROUP_SR1	xmc_vadc.h	/^  XMC_VADC_SR_GROUP_SR1,     \/**< Group specific Service Request-1 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_GROUP_SR2	xmc_vadc.h	/^  XMC_VADC_SR_GROUP_SR2,     \/**< Group specific Service Request-2 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_GROUP_SR3	xmc_vadc.h	/^  XMC_VADC_SR_GROUP_SR3,     \/**< Group specific Service Request-3 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_SHARED_SR0	xmc_vadc.h	/^  XMC_VADC_SR_SHARED_SR0,    \/**< Module Wide Common Service Request-0 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_SHARED_SR1	xmc_vadc.h	/^  XMC_VADC_SR_SHARED_SR1,    \/**< Module Wide Common Service Request-1 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_SHARED_SR2	xmc_vadc.h	/^  XMC_VADC_SR_SHARED_SR2,    \/**< Module Wide Common Service Request-2 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_SHARED_SR3	xmc_vadc.h	/^  XMC_VADC_SR_SHARED_SR3    \/**< Module Wide Common Service Request-3 *\/$/;"	e	enum:XMC_VADC_SR
XMC_VADC_SR_t	xmc_vadc.h	/^} XMC_VADC_SR_t;$/;"	t	typeref:enum:XMC_VADC_SR
XMC_VADC_STARTMODE	xmc_vadc.h	/^typedef enum XMC_VADC_STARTMODE$/;"	g
XMC_VADC_STARTMODE_CIR	xmc_vadc.h	/^  XMC_VADC_STARTMODE_CIR,     \/**< An ongoing conversion can be interrupted and resumed later*\/$/;"	e	enum:XMC_VADC_STARTMODE
XMC_VADC_STARTMODE_CNR	xmc_vadc.h	/^  XMC_VADC_STARTMODE_CNR     \/**< An ongoing conversion can be interrupted and never resumed *\/$/;"	e	enum:XMC_VADC_STARTMODE
XMC_VADC_STARTMODE_WFS	xmc_vadc.h	/^  XMC_VADC_STARTMODE_WFS = 0, \/**< An ongoing conversion completes without interruption *\/$/;"	e	enum:XMC_VADC_STARTMODE
XMC_VADC_STARTMODE_t	xmc_vadc.h	/^} XMC_VADC_STARTMODE_t;$/;"	t	typeref:enum:XMC_VADC_STARTMODE
XMC_VADC_STATUS	xmc_vadc.h	/^typedef enum XMC_VADC_STATUS$/;"	g
XMC_VADC_STATUS_ERROR	xmc_vadc.h	/^  XMC_VADC_STATUS_ERROR          \/**< Returned when the API cannot fulfill the request *\/$/;"	e	enum:XMC_VADC_STATUS
XMC_VADC_STATUS_SUCCESS	xmc_vadc.h	/^  XMC_VADC_STATUS_SUCCESS = 0,   \/**< Returned when the API has been able to fulfill the callers request *\/$/;"	e	enum:XMC_VADC_STATUS
XMC_VADC_STATUS_t	xmc_vadc.h	/^} XMC_VADC_STATUS_t;$/;"	t	typeref:enum:XMC_VADC_STATUS
XMC_VADC_SYNCTR_EVAL	xmc_vadc.h	/^typedef enum XMC_VADC_SYNCTR_EVAL$/;"	g
XMC_VADC_SYNCTR_EVAL_1	xmc_vadc.h	/^  XMC_VADC_SYNCTR_EVAL_1 = VADC_G_SYNCTR_EVALR1_Msk, \/**<Mask to set the EVAL1 bits of SYNCTR *\/$/;"	e	enum:XMC_VADC_SYNCTR_EVAL
XMC_VADC_SYNCTR_EVAL_2	xmc_vadc.h	/^  XMC_VADC_SYNCTR_EVAL_2 = VADC_G_SYNCTR_EVALR2_Msk, \/**<Mask to set the EVAL2 bits of SYNCTR *\/$/;"	e	enum:XMC_VADC_SYNCTR_EVAL
XMC_VADC_SYNCTR_EVAL_3	xmc_vadc.h	/^  XMC_VADC_SYNCTR_EVAL_3 = VADC_G_SYNCTR_EVALR3_Msk  \/**<Mask to set the EVAL3 bits of SYNCTR *\/$/;"	e	enum:XMC_VADC_SYNCTR_EVAL
XMC_VADC_SYNCTR_EVAL_t	xmc_vadc.h	/^}XMC_VADC_SYNCTR_EVAL_t;$/;"	t	typeref:enum:XMC_VADC_SYNCTR_EVAL
XMC_VADC_TRIGGER_EDGE	xmc_vadc.h	/^typedef enum XMC_VADC_TRIGGER_EDGE$/;"	g
XMC_VADC_TRIGGER_EDGE_ANY	xmc_vadc.h	/^  XMC_VADC_TRIGGER_EDGE_ANY       \/**< Both the edges can assert conversion request *\/$/;"	e	enum:XMC_VADC_TRIGGER_EDGE
XMC_VADC_TRIGGER_EDGE_FALLING	xmc_vadc.h	/^  XMC_VADC_TRIGGER_EDGE_FALLING,  \/**< The falling edge of the external trigger can assert conversion request *\/$/;"	e	enum:XMC_VADC_TRIGGER_EDGE
XMC_VADC_TRIGGER_EDGE_NONE	xmc_vadc.h	/^  XMC_VADC_TRIGGER_EDGE_NONE = 0, \/**< No external trigger. Conversion request can be asserted by software *\/$/;"	e	enum:XMC_VADC_TRIGGER_EDGE
XMC_VADC_TRIGGER_EDGE_RISING	xmc_vadc.h	/^  XMC_VADC_TRIGGER_EDGE_RISING,   \/**< The rising edge of the external trigger can assert conversion request *\/$/;"	e	enum:XMC_VADC_TRIGGER_EDGE
XMC_VADC_TRIGGER_EDGE_t	xmc_vadc.h	/^} XMC_VADC_TRIGGER_EDGE_t;$/;"	t	typeref:enum:XMC_VADC_TRIGGER_EDGE
XMC_VADC_TRIGGER_INPUT_SELECT	xmc_vadc.h	/^typedef enum XMC_VADC_TRIGGER_INPUT_SELECT$/;"	g
XMC_VADC_TRIGGER_INPUT_SELECT_t	xmc_vadc.h	/^} XMC_VADC_TRIGGER_INPUT_SELECT_t;$/;"	t	typeref:enum:XMC_VADC_TRIGGER_INPUT_SELECT
XMC_WDT_CONFIG	xmc_wdt.h	/^typedef struct XMC_WDT_CONFIG$/;"	s
XMC_WDT_CONFIG_t	xmc_wdt.h	/^} XMC_WDT_CONFIG_t;$/;"	t	typeref:struct:XMC_WDT_CONFIG
XMC_WDT_ClearAlarm	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_ClearAlarm(void)$/;"	f
XMC_WDT_DEBUG_MODE	xmc_wdt.h	/^typedef enum XMC_WDT_DEBUG_MODE $/;"	g
XMC_WDT_DEBUG_MODE_RUN	xmc_wdt.h	/^  XMC_WDT_DEBUG_MODE_RUN  = (uint32_t)0x1 << WDT_CTR_DSP_Pos  \/**< Watchdog counter is not paused during debug halt. *\/$/;"	e	enum:XMC_WDT_DEBUG_MODE
XMC_WDT_DEBUG_MODE_STOP	xmc_wdt.h	/^  XMC_WDT_DEBUG_MODE_STOP = (uint32_t)0x0 << WDT_CTR_DSP_Pos, \/**< Watchdog counter is paused during debug halt. *\/$/;"	e	enum:XMC_WDT_DEBUG_MODE
XMC_WDT_DEBUG_MODE_t	xmc_wdt.h	/^} XMC_WDT_DEBUG_MODE_t;$/;"	t	typeref:enum:XMC_WDT_DEBUG_MODE
XMC_WDT_GetCounter	xmc_wdt.h	/^__STATIC_INLINE uint32_t XMC_WDT_GetCounter(void)$/;"	f
XMC_WDT_H	xmc_wdt.h	52;"	d
XMC_WDT_MAGIC_WORD	xmc_wdt.h	90;"	d
XMC_WDT_MODE	xmc_wdt.h	/^typedef enum XMC_WDT_MODE $/;"	g
XMC_WDT_MODE_PREWARNING	xmc_wdt.h	/^  XMC_WDT_MODE_PREWARNING = (uint32_t)0x1 << WDT_CTR_PRE_Pos  \/**< Generates an alarm event for the first overflow. And $/;"	e	enum:XMC_WDT_MODE
XMC_WDT_MODE_TIMEOUT	xmc_wdt.h	/^  XMC_WDT_MODE_TIMEOUT    = (uint32_t)0x0 << WDT_CTR_PRE_Pos, \/**< Generates reset request as soon as the timer overflow $/;"	e	enum:XMC_WDT_MODE
XMC_WDT_MODE_t	xmc_wdt.h	/^} XMC_WDT_MODE_t;$/;"	t	typeref:enum:XMC_WDT_MODE
XMC_WDT_Service	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_Service(void)$/;"	f
XMC_WDT_SetDebugMode	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_SetDebugMode(const XMC_WDT_DEBUG_MODE_t debug_mode)$/;"	f
XMC_WDT_SetMode	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_SetMode(XMC_WDT_MODE_t mode)$/;"	f
XMC_WDT_SetServicePulseWidth	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_SetServicePulseWidth(uint8_t service_pulse_width)$/;"	f
XMC_WDT_SetWindowBounds	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_SetWindowBounds(uint32_t lower_bound, uint32_t upper_bound)$/;"	f
XMC_WDT_Start	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_Start(void)$/;"	f
XMC_WDT_Stop	xmc_wdt.h	/^__STATIC_INLINE void XMC_WDT_Stop(void)$/;"	f
__DWC_OTG_REGS_H__	xmc_usbd_regs.h	80;"	d
__RAM_FUNC	xmc_common.h	116;"	d
__RAM_FUNC	xmc_common.h	118;"	d
__RAM_FUNC	xmc_common.h	121;"	d
__RAM_FUNC	xmc_common.h	123;"	d
__RAM_FUNC	xmc_common.h	125;"	d
__WEAK	xmc_common.h	101;"	d
__WEAK	xmc_common.h	103;"	d
__WEAK	xmc_common.h	105;"	d
__WEAK	xmc_common.h	107;"	d
__WEAK	xmc_common.h	109;"	d
a	xmc_usbd_regs.h	/^		unsigned a:1;$/;"	m	struct:host_dma_desc_sts::__anon58
a	xmc_usbd_regs.h	/^		unsigned a:1;$/;"	m	struct:host_dma_desc_sts::__anon59
a_qtd	xmc_usbd_regs.h	/^		unsigned a_qtd:1;$/;"	m	struct:host_dma_desc_sts::__anon58
a_valid_filt_en	xmc_usbd_regs.h	/^		unsigned a_valid_filt_en:1;$/;"	m	struct:hwcfg4_data::__anon24
ack	xmc_usbd_regs.h	/^		unsigned ack:1;$/;"	m	struct:gi2cctl_data::__anon16
ack	xmc_usbd_regs.h	/^		unsigned ack:1;$/;"	m	struct:hcint_data::__anon53
ack	xmc_usbd_regs.h	/^		unsigned ack:1;$/;"	m	struct:hcintmsk_data::__anon54
active	xmc_usbd.h	/^  uint32_t active      : 1;        								\/**< USB Device active lag*\/$/;"	m	struct:XMC_USBD_STATE
addr	xmc_usbd_regs.h	/^		unsigned addr:7;$/;"	m	struct:gi2cctl_data::__anon16
address	xmc_eth_mac.h	/^  uint64_t address;              \/**< MAC address *\/$/;"	m	struct:XMC_ETH_MAC
address	xmc_i2c.h	/^  uint16_t address;    \/**< slave address $/;"	m	struct:XMC_I2C_CH_CONFIG
address_cycles	xmc_ebu.h	/^       uint32_t address_cycles                               : 4;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
address_cycles	xmc_ebu.h	/^     uint32_t address_cycles                                 : 4;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
address_hold_cycles	xmc_ebu.h	/^       uint32_t address_hold_cycles                          : 4;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
address_hold_cycles	xmc_ebu.h	/^      uint32_t address_hold_cycles                           : 4;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
address_pins_gpio	xmc_ebu.h	/^      uint32_t address_pins_gpio : 9; \/**< 0 - Address bit required for addressing memory; 1 - Address bit available as GPIO *\/$/;"	m	struct:XMC_EBU_FREE_PINS_TO_GPIO::__anon205::__anon206
address_st	xmc_usbd.h	/^	  } address_st;$/;"	m	union:__anon1::__anon2	typeref:struct:__anon1::__anon2::__anon3
address_u	xmc_usbd.h	/^    } address_u;$/;"	m	struct:__anon1	typeref:union:__anon1::__anon2
adevtoutchng	xmc_usbd_regs.h	/^		unsigned adevtoutchng:1;$/;"	m	struct:gotgint_data::__anon5
adp_int	xmc_usbd_regs.h	/^		unsigned adp_int:1;$/;"	m	struct:gpwrdn_data::__anon62
adp_prb_int	xmc_usbd_regs.h	/^		unsigned adp_prb_int:1;$/;"	m	struct:adpctl_data::__anon26
adp_prb_int_msk	xmc_usbd_regs.h	/^		unsigned adp_prb_int_msk:1;$/;"	m	struct:adpctl_data::__anon26
adp_sns_int	xmc_usbd_regs.h	/^		unsigned adp_sns_int:1;$/;"	m	struct:adpctl_data::__anon26
adp_sns_int_msk	xmc_usbd_regs.h	/^		unsigned adp_sns_int_msk:1;$/;"	m	struct:adpctl_data::__anon26
adp_supp	xmc_usbd_regs.h	/^		unsigned adp_supp:1;$/;"	m	struct:hwcfg3_data::__anon23
adp_tmout_int	xmc_usbd_regs.h	/^		unsigned adp_tmout_int:1;$/;"	m	struct:adpctl_data::__anon26
adp_tmout_int_msk	xmc_usbd_regs.h	/^		unsigned adp_tmout_int_msk:1;$/;"	m	struct:adpctl_data::__anon26
adpctl	xmc_usbd_regs.h	/^	volatile uint32_t adpctl;$/;"	m	struct:dwc_otg_core_global_regs
adpctl_data	xmc_usbd_regs.h	/^typedef union adpctl_data {$/;"	u
adpctl_data_t	xmc_usbd_regs.h	/^} adpctl_data_t;$/;"	t	typeref:union:adpctl_data
adpen	xmc_usbd_regs.h	/^		unsigned adpen:1;$/;"	m	struct:adpctl_data::__anon26
adpres	xmc_usbd_regs.h	/^		unsigned adpres:1;$/;"	m	struct:adpctl_data::__anon26
adv_pin_gpio	xmc_ebu.h	/^      uint32_t adv_pin_gpio      : 1; \/**< Adv pin to GPIO mode *\/$/;"	m	struct:XMC_EBU_FREE_PINS_TO_GPIO::__anon205::__anon206
ahb_thr_ratio	xmc_usbd_regs.h	/^		unsigned ahb_thr_ratio:2;$/;"	m	struct:dthrctl_data::__anon35
ahberr	xmc_usbd_regs.h	/^		unsigned ahberr:1;$/;"	m	struct:diepint_data::__anon30
ahberr	xmc_usbd_regs.h	/^		unsigned ahberr:1;$/;"	m	struct:doepint_data::__anon31
ahberr	xmc_usbd_regs.h	/^		unsigned ahberr:1;$/;"	m	struct:hcint_data::__anon53
ahberr	xmc_usbd_regs.h	/^		unsigned ahberr:1;$/;"	m	struct:hcintmsk_data::__anon54
ahbidle	xmc_usbd_regs.h	/^		unsigned ahbidle:1;$/;"	m	struct:grstctl_data::__anon8
alarm	xmc_rtc.h	/^  XMC_RTC_ALARM_t   alarm;$/;"	m	struct:XMC_RTC_CONFIG
alias_channel	xmc_vadc.h	/^    int8_t  alias_channel;     \/**< Specifies the channel which has to be aliased with CH0\/CH1 (which ever is applicable).$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG
alternate_reference	xmc_vadc.h	/^          uint32_t alternate_reference        : 1;  \/**< Input reference voltage selection either VARef or CH-0.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
analog_clock_divider	xmc_vadc.h	/^          uint32_t analog_clock_divider     : 5;  \/**< Clock for the converter. <BR>Range: [0x0 to 0x1F] *\/$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
analog_reference_select	xmc_vadc.h	/^      uint32_t analog_reference_select  :2; \/**< It is possible to different reference voltage for the SHS modules*\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_CONFIG::__anon110::__anon111
api	xmc_usbh.h	/^  uint16_t api;                         \/**< API version *\/$/;"	m	struct:XMC_USBH_DRIVER_VERSION
appl_resp	xmc_usbd_regs.h	/^		unsigned appl_resp:1;$/;"	m	struct:glpmctl_data::__anon25
ar	xmc_usbd_regs.h	/^		unsigned ar:2;$/;"	m	struct:adpctl_data::__anon26
arbiter_clock_divider	xmc_vadc.h	/^          uint32_t arbiter_clock_divider    : 2;  \/**< Request source arbiter clock divider. <BR>Range: [0x0 to 0x3] *\/$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
arbiter_mode	xmc_vadc.h	/^          uint32_t arbiter_mode             : 1;  \/**< Arbiter mode - Select either Continuous mode or Demand based.$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon104::__anon105
arbitration_round_length	xmc_vadc.h	/^          uint32_t arbitration_round_length : 2;  \/**< Number of arbiter slots to be considered *\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon104::__anon105
arbprken	xmc_usbd_regs.h	/^		unsigned arbprken:1;$/;"	m	struct:dthrctl_data::__anon35
architecture	xmc_usbd_regs.h	/^		unsigned architecture:2;$/;"	m	struct:hwcfg2_data::__anon22
asctrl	xmc_vadc.h	/^       uint32_t asctrl;$/;"	m	union:XMC_VADC_SCAN_CONFIG::__anon72
asesvld	xmc_usbd_regs.h	/^		unsigned asesvld:1;$/;"	m	struct:gotgctl_data::__anon4
asmr	xmc_vadc.h	/^       uint32_t asmr;$/;"	m	union:XMC_VADC_SCAN_CONFIG::__anon74
asymmetric_pwm	xmc_ccu8.h	/^      uint32_t asymmetric_pwm : 1;     \/**< Should the PWM be a function of the 2 compare channels$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
auto_cmd	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_AUTO_CMD_t auto_cmd;$/;"	m	struct:__anon266
auto_split	xmc_usbh.h	/^  uint32_t auto_split         :  1;     \/**< Automatic SPLIT packet handling *\/$/;"	m	struct:XMC_USBH_CAPABILITIES
autoscan_synchronization	xmc_ledts.h	/^      uint32_t autoscan_synchronization:1;  \/**< Set this bit to synchronize start of autoscan time period with master$/;"	m	struct:XMC_LEDTS_GLOBAL_CONFIG::__anon223::__anon224
aux	xmc_dsd.h	/^  XMC_DSD_CH_AUX_FILTER_CONFIG_t *const aux;         \/**< Pointer to the aux_filter configuration*\/$/;"	m	struct:XMC_DSD_CONFIG
aux_filter_conf	xmc_dsd.h	/^    uint32_t aux_filter_conf;$/;"	m	union:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195
avalidoven	xmc_usbd_regs.h	/^		unsigned avalidoven:1;$/;"	m	struct:gotgctl_data::__anon4
avalidovval	xmc_usbd_regs.h	/^		unsigned avalidovval:1;$/;"	m	struct:gotgctl_data::__anon4
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:adpctl_data	typeref:struct:adpctl_data::__anon26
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:daint_data	typeref:struct:daint_data::__anon33
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dcfg_data	typeref:struct:dcfg_data::__anon27
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dctl_data	typeref:struct:dctl_data::__anon28
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:depctl_data	typeref:struct:depctl_data::__anon36
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:deptsiz0_data	typeref:struct:deptsiz0_data::__anon38
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:deptsiz_data	typeref:struct:deptsiz_data::__anon37
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dev_dma_desc_sts	typeref:struct:dev_dma_desc_sts::__anon39
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:device_grxsts_data	typeref:struct:device_grxsts_data::__anon11
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:diepint_data	typeref:struct:diepint_data::__anon30
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:doepint_data	typeref:struct:doepint_data::__anon31
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dsts_data	typeref:struct:dsts_data::__anon29
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dthrctl_data	typeref:struct:dthrctl_data::__anon35
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dtknq1_data	typeref:struct:dtknq1_data::__anon34
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:dtxfsts_data	typeref:struct:dtxfsts_data::__anon15
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:fifosize_data	typeref:struct:fifosize_data::__anon13
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gahbcfg_data	typeref:struct:gahbcfg_data::__anon6
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gdfifocfg_data	typeref:struct:gdfifocfg_data::__anon61
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:ggpio_data	typeref:struct:ggpio_data::__anon18
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gi2cctl_data	typeref:struct:gi2cctl_data::__anon16
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gintmsk_data	typeref:struct:gintmsk_data::__anon9
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gintsts_data	typeref:struct:gintsts_data::__anon10
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:glpmctl_data	typeref:struct:glpmctl_data::__anon25
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gnptxsts_data	typeref:struct:gnptxsts_data::__anon14
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gotgctl_data	typeref:struct:gotgctl_data::__anon4
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gotgint_data	typeref:struct:gotgint_data::__anon5
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gpvndctl_data	typeref:struct:gpvndctl_data::__anon17
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gpwrdn_data	typeref:struct:gpwrdn_data::__anon62
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:grstctl_data	typeref:struct:grstctl_data::__anon8
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gsnpsid_data	typeref:struct:gsnpsid_data::__anon20
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:guid_data	typeref:struct:guid_data::__anon19
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:gusbcfg_data	typeref:struct:gusbcfg_data::__anon7
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:haint_data	typeref:struct:haint_data::__anon47
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:haintmsk_data	typeref:struct:haintmsk_data::__anon49
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcchar_data	typeref:struct:hcchar_data::__anon51
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcdma_data	typeref:struct:hcdma_data::__anon57
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcfg_data	typeref:struct:hcfg_data::__anon42
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcint_data	typeref:struct:hcint_data::__anon53
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcintmsk_data	typeref:struct:hcintmsk_data::__anon54
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hcsplt_data	typeref:struct:hcsplt_data::__anon52
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hctsiz_data	typeref:struct:hctsiz_data::__anon55
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hfir_data	typeref:struct:hfir_data::__anon43
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hfnum_data	typeref:struct:hfnum_data::__anon44
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:host_dma_desc_sts	typeref:struct:host_dma_desc_sts::__anon58
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:host_grxsts_data	typeref:struct:host_grxsts_data::__anon12
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hprt0_data	typeref:struct:hprt0_data::__anon46
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hptxsts_data	typeref:struct:hptxsts_data::__anon45
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hwcfg1_data	typeref:struct:hwcfg1_data::__anon21
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hwcfg2_data	typeref:struct:hwcfg2_data::__anon22
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hwcfg3_data	typeref:struct:hwcfg3_data::__anon23
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:hwcfg4_data	typeref:struct:hwcfg4_data::__anon24
b	xmc_usbd_regs.h	/^	} b;$/;"	m	union:pcgcctl_data	typeref:struct:pcgcctl_data::__anon60
b2	xmc_usbd_regs.h	/^	} b2;$/;"	m	union:haint_data	typeref:struct:haint_data::__anon48
b2	xmc_usbd_regs.h	/^	} b2;$/;"	m	union:haintmsk_data	typeref:struct:haintmsk_data::__anon50
b32	xmc_sdmmc.h	/^  uint32_t b32;$/;"	m	union:__anon264
b_ddma	xmc_usbd_regs.h	/^	} b_ddma;$/;"	m	union:hctsiz_data	typeref:struct:hctsiz_data::__anon56
b_iso_in	xmc_usbd_regs.h	/^	} b_iso_in;$/;"	m	union:dev_dma_desc_sts	typeref:struct:dev_dma_desc_sts::__anon41
b_iso_out	xmc_usbd_regs.h	/^	} b_iso_out;$/;"	m	union:dev_dma_desc_sts	typeref:struct:dev_dma_desc_sts::__anon40
b_isoc	xmc_usbd_regs.h	/^	} b_isoc;$/;"	m	union:host_dma_desc_sts	typeref:struct:host_dma_desc_sts::__anon59
b_valid_filt_en	xmc_usbd_regs.h	/^		unsigned b_valid_filt_en:1;$/;"	m	struct:hwcfg4_data::__anon24
babble	xmc_usbd_regs.h	/^		unsigned babble:1;$/;"	m	struct:doepint_data::__anon31
back2backsetup	xmc_usbd_regs.h	/^		unsigned back2backsetup:1;$/;"	m	struct:doepint_data::__anon31
baudrate	xmc_can.h	/^  uint32_t baudrate;          \/**< Specifies the node baud rate. Unit: baud \\a baudrate shall be range of 100Kbps to 1000Kbps*\/$/;"	m	struct:XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG
baudrate	xmc_i2c.h	/^  uint32_t baudrate;   \/**< baud rate configuration upto max of 400KHz *\/$/;"	m	struct:XMC_I2C_CH_CONFIG
baudrate	xmc_i2s.h	/^  uint32_t baudrate;					             \/**< Module baud rate for communication *\/$/;"	m	struct:XMC_I2S_CH_CONFIG
baudrate	xmc_spi.h	/^  uint32_t baudrate;							  \/**< Module baud rate for communication *\/$/;"	m	struct:XMC_SPI_CH_CONFIG
baudrate	xmc_uart.h	/^  uint32_t baudrate;                         \/**< Desired baudrate. \\b Range: minimum= 100, maximum= (fPERIPH * 1023)\/(1024 * oversampling) *\/$/;"	m	struct:XMC_UART_CH_CONFIG
bblerr	xmc_usbd_regs.h	/^		unsigned bblerr:1;$/;"	m	struct:hcint_data::__anon53
bblerr	xmc_usbd_regs.h	/^		unsigned bblerr:1;$/;"	m	struct:hcintmsk_data::__anon54
bcnt	xmc_usbd_regs.h	/^		unsigned bcnt:11;$/;"	m	struct:device_grxsts_data::__anon11
bcnt	xmc_usbd_regs.h	/^		unsigned bcnt:11;$/;"	m	struct:host_grxsts_data::__anon12
bfl	xmc_vadc.h	/^       uint32_t bfl;$/;"	m	union:XMC_VADC_CHANNEL_CONFIG::__anon78
bflc	xmc_vadc.h	/^       uint32_t bflc;$/;"	m	union:XMC_VADC_CHANNEL_CONFIG::__anon80
bit_reverse	xmc_dsd.h	/^      uint32_t bit_reverse: 1;       \/**< should PWM signal be bit-reversed? 0: Normal mode, 1:Bit-reverse mode *\/$/;"	m	struct:XMC_DSD_GENERATOR_CONFIG::__anon185::__anon186
blank_ext_enable	xmc_hrpwm.h	/^      uint32_t blank_ext_enable: 1;   \/**< Enable blanking via external trigger. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
blanking_mode	xmc_hrpwm.h	/^      uint32_t blanking_mode: 2;      \/**< Select the edge for blanking. Accepts enum XMC_HRPWM_CSG_EDGE_SEL_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
blanking_val	xmc_hrpwm.h	/^  uint32_t blanking_val;              \/**< blanking value, blanking time = blanking_val * module clk freq *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP
block_size	xmc_dma.h	/^  uint16_t block_size;                          \/**< Block size for DMA controlled transfers [max. 4095] *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
block_size	xmc_dma.h	/^  uint32_t block_size;                          \/**< Transfer block size *\/$/;"	m	struct:XMC_DMA_LLI
block_size	xmc_sdmmc.h	/^  uint32_t block_size;$/;"	m	struct:__anon266
bmi	xmc4_flash.h	/^  uint32_t bmi; \/**< See ::XMC_FLASH_BMI_t *\/$/;"	m	struct:XMC_FLASH_BMI_STRING
bna	xmc_usbd_regs.h	/^		unsigned bna:1;$/;"	m	struct:diepint_data::__anon30
bna	xmc_usbd_regs.h	/^		unsigned bna:1;$/;"	m	struct:doepint_data::__anon31
bna	xmc_usbd_regs.h	/^		unsigned bna:1;$/;"	m	struct:hcint_data::__anon53
bna	xmc_usbd_regs.h	/^		unsigned bna:1;$/;"	m	struct:hcintmsk_data::__anon54
boundary0	xmc_vadc.h	/^          uint32_t boundary0  : 12;  \/**< Boundary value for results comparison*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon92::__anon93
boundary0	xmc_vadc.h	/^          uint32_t boundary0  : 12;  \/**< Boundary value for results comparison*\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon102::__anon103
boundary1	xmc_vadc.h	/^          uint32_t boundary1  : 12;  \/**< Boundary value for results comparison*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon92::__anon93
boundary1	xmc_vadc.h	/^          uint32_t boundary1  : 12;  \/**< Boundary value for results comparison*\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon102::__anon103
boundary_conf	xmc_dsd.h	/^    uint32_t boundary_conf;$/;"	m	union:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon197
boundary_flag_mode_ch0	xmc_vadc.h	/^         uint32_t boundary_flag_mode_ch0    : 4; \/**< Specify the basic operation of boundary flag 0$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon80::__anon81
boundary_flag_mode_ch1	xmc_vadc.h	/^         uint32_t boundary_flag_mode_ch1    : 4; \/**< Specify the basic operation of boundary flag 1$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon80::__anon81
boundary_flag_mode_ch2	xmc_vadc.h	/^         uint32_t boundary_flag_mode_ch2    : 4; \/**< Specify the basic operation of boundary flag 2$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon80::__anon81
boundary_flag_mode_ch3	xmc_vadc.h	/^         uint32_t boundary_flag_mode_ch3    : 4; \/**< Specify the basic operation of boundary flag 3$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon80::__anon81
boundary_flag_output_ch0	xmc_vadc.h	/^          uint32_t boundary_flag_output_ch0  : 1; \/**< Enable the boundary flag output on the specific channel.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
boundary_flag_output_ch1	xmc_vadc.h	/^          uint32_t boundary_flag_output_ch1  : 1; \/**< Enable the boundary flag output on the specific channel.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
boundary_flag_output_ch2	xmc_vadc.h	/^          uint32_t boundary_flag_output_ch2  : 1; \/**< Enable the boundary flag output on the specific channel.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
boundary_flag_output_ch3	xmc_vadc.h	/^          uint32_t boundary_flag_output_ch3  : 1; \/**< Enable the boundary flag output on the specific channel.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
broken_wire_detect	xmc_vadc.h	/^          uint32_t broken_wire_detect         : 1;  \/**< Configures extra phase before the capacitor is sampled. *\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
broken_wire_detect_channel	xmc_vadc.h	/^          uint32_t broken_wire_detect_channel : 2;  \/**< Source to be used to charge the capacitor for BWD feature.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
bs	xmc_usbd_regs.h	/^		unsigned bs:2;$/;"	m	struct:dev_dma_desc_sts::__anon39
bs	xmc_usbd_regs.h	/^		unsigned bs:2;$/;"	m	struct:dev_dma_desc_sts::__anon40
bs	xmc_usbd_regs.h	/^		unsigned bs:2;$/;"	m	struct:dev_dma_desc_sts::__anon41
bsessvld	xmc_usbd_regs.h	/^		unsigned bsessvld:1;$/;"	m	struct:gpwrdn_data::__anon62
bsesvld	xmc_usbd_regs.h	/^		unsigned bsesvld:1;$/;"	m	struct:gotgctl_data::__anon4
bsydne	xmc_usbd_regs.h	/^		unsigned bsydne:1;$/;"	m	struct:gi2cctl_data::__anon16
buf	xmc_usbd_regs.h	/^	uint32_t buf;$/;"	m	struct:dwc_otg_dev_dma_desc
buf	xmc_usbd_regs.h	/^	uint32_t buf;$/;"	m	struct:dwc_otg_host_dma_desc
buffer1	xmc_eth_mac.h	/^  uint32_t buffer1;                \/**< Buffer 1 *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
buffer2	xmc_eth_mac.h	/^  uint32_t buffer2;                \/**< Buffer 2 *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
buffer_read_enable	xmc_sdmmc.h	/^	uint32_t buffer_read_enable 	 : 1; \/**< Buffer read enable *\/$/;"	m	struct:__anon264::__anon265
buffer_write_enable	xmc_sdmmc.h	/^	uint32_t buffer_write_enable 	 : 1; \/**< Buffer write enable *\/$/;"	m	struct:__anon264::__anon265
bus_mode	xmc_i2s.h	/^  XMC_I2S_CH_BUS_MODE_t	bus_mode;          \/**< Bus mode MASTER\/SLAVE *\/$/;"	m	struct:XMC_I2S_CH_CONFIG
bus_mode	xmc_spi.h	/^  XMC_SPI_CH_BUS_MODE_t bus_mode;                 \/**< Bus mode: Master\/Slave *\/$/;"	m	struct:XMC_SPI_CH_CONFIG
bus_timeout_control	xmc_ebu.h	/^      uint32_t bus_timeout_control  : 8; \/**< Determines num of inactive cycles leading to a bus timeout after the EBU gains ownership <br>$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
bus_width	xmc_sdmmc.h	/^  uint8_t bus_width; \/**< SDMMC bus width *\/$/;"	m	struct:__anon270
bvalidoven	xmc_usbd_regs.h	/^		unsigned bvalidoven:1;$/;"	m	struct:gotgctl_data::__anon4
bvalidovval	xmc_usbd_regs.h	/^		unsigned bvalidovval:1;$/;"	m	struct:gotgctl_data::__anon4
bytes	xmc_usbd_regs.h	/^		unsigned bytes:16;$/;"	m	struct:dev_dma_desc_sts::__anon39
calibration_mode	xmc4_scu.h	/^  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   \/**< Backup clock trimming mode. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
calibration_order	xmc_vadc.h	/^  XMC_VADC_GLOBAL_SHS_CALIBRATION_ORDER_t calibration_order; \/**< order in which the calibration should be taken up*\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_CONFIG
can_data	xmc_can.h	/^      uint32_t can_data[2];                     \/**< can_data[0] lower 4 bytes of the data. can_data[1], higher 4 bytes$/;"	m	union:XMC_CAN_MO::__anon149
can_data_byte	xmc_can.h	/^      uint8_t can_data_byte[8];                 \/**< Each position of the array represents a data byte*\/$/;"	m	union:XMC_CAN_MO::__anon149
can_data_length	xmc_can.h	/^  uint8_t can_data_length;                        \/**< Message data length, Range:0-8 *\/$/;"	m	struct:XMC_CAN_MO
can_data_long	xmc_can.h	/^      uint64_t can_data_long;                   \/** Data of the Message Object*\/$/;"	m	union:XMC_CAN_MO::__anon149
can_data_word	xmc_can.h	/^      uint16_t can_data_word[4];                \/**< Each position of the array represents a 16 bits data word*\/$/;"	m	union:XMC_CAN_MO::__anon149
can_frame_count_mode	xmc_can.h	/^      uint32_t can_frame_count_mode:2;      \/**<   Determines the operation mode of the frame counter *\/$/;"	m	struct:XMC_CAN_NODE_FRAME_COUNTER::__anon143::__anon144
can_frame_count_selection	xmc_can.h	/^      uint32_t can_frame_count_selection:3;   \/**<   Defines function of the frame counter  *\/$/;"	m	struct:XMC_CAN_NODE_FRAME_COUNTER::__anon143::__anon144
can_frequency	xmc_can.h	/^  uint32_t can_frequency;       \/**< Frequency of the CAN module(fCAN). \\a can_frequency shall be range of 5MHz to 144MHz *\/$/;"	m	struct:XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG
can_id_mask	xmc_can.h	/^      uint32_t can_id_mask:29;              \/**< CAN Identifier of Message Object *\/$/;"	m	struct:XMC_CAN_MO::__anon147::__anon148
can_id_mode	xmc_can.h	/^      uint32_t can_id_mode:1;                \/**< Standard\/Extended identifier support *\/$/;"	m	struct:XMC_CAN_MO::__anon145::__anon146
can_ide_mask	xmc_can.h	/^      uint32_t can_ide_mask:1;              \/**< Identifier Extension Bit of Message Object *\/$/;"	m	struct:XMC_CAN_MO::__anon147::__anon148
can_identifier	xmc_can.h	/^      uint32_t can_identifier:29;            \/**< standard (11 bit)\/Extended (29 bit) message identifier *\/$/;"	m	struct:XMC_CAN_MO::__anon145::__anon146
can_mo_ptr	xmc_can.h	/^  CAN_MO_TypeDef *can_mo_ptr;                     \/**< Pointer to the Message Object CAN register *\/$/;"	m	struct:XMC_CAN_MO
can_mo_type	xmc_can.h	/^  XMC_CAN_MO_TYPE_t can_mo_type;                  \/**<  Message Type *\/$/;"	m	struct:XMC_CAN_MO
can_priority	xmc_can.h	/^      uint32_t can_priority:2;               \/**< Arbitration Mode\/Priority *\/$/;"	m	struct:XMC_CAN_MO::__anon145::__anon146
card_detect_pin_level	xmc_sdmmc.h	/^	uint32_t card_detect_pin_level 	 : 1; \/**< Card detect pin level *\/$/;"	m	struct:__anon264::__anon265
card_inserted	xmc_sdmmc.h	/^	uint32_t card_inserted 			 : 1; \/**< Card inserted *\/$/;"	m	struct:__anon264::__anon265
card_state_stable	xmc_sdmmc.h	/^	uint32_t card_state_stable 		 : 1; \/**< Card state stable *\/$/;"	m	struct:__anon264::__anon265
cb_endpoint_event	xmc_usbd.h	/^  XMC_USBD_SignalEndpointEvent_t cb_endpoint_event;  						\/**< USB endpoint event callback. Use ::XMC_USBD_SignalEndpointEvent_t type of function pointer.*\/$/;"	m	struct:XMC_USBD_OBJ
cb_xmc_device_event	xmc_usbd.h	/^  XMC_USBD_SignalDeviceEvent_t  cb_xmc_device_event; 						\/**< USB device event callback. Use ::XMC_USBD_SignalDeviceEvent_t type of function pointer. *\/$/;"	m	struct:XMC_USBD_OBJ
cc	xmc_hrpwm.h	/^    uint32_t cc;                      \/**< Comparator general configuration *\/$/;"	m	union:XMC_HRPWM_CSG_CMP::__anon124
cfg0	xmc_dac.h	/^  uint32_t cfg0;$/;"	m	union:XMC_DAC_CH_CONFIG::__anon171
cfg1	xmc_dac.h	/^  uint32_t cfg1;$/;"	m	union:XMC_DAC_CH_CONFIG::__anon173
cgnpinnak	xmc_usbd_regs.h	/^		unsigned cgnpinnak:1;$/;"	m	struct:dctl_data::__anon28
cgoutnak	xmc_usbd_regs.h	/^		unsigned cgoutnak:1;$/;"	m	struct:dctl_data::__anon28
ch0	xmc_usbd_regs.h	/^		unsigned ch0:1;$/;"	m	struct:haint_data::__anon47
ch0	xmc_usbd_regs.h	/^		unsigned ch0:1;$/;"	m	struct:haintmsk_data::__anon49
ch1	xmc_usbd_regs.h	/^		unsigned ch1:1;$/;"	m	struct:haint_data::__anon47
ch1	xmc_usbd_regs.h	/^		unsigned ch1:1;$/;"	m	struct:haintmsk_data::__anon49
ch10	xmc_usbd_regs.h	/^		unsigned ch10:1;$/;"	m	struct:haint_data::__anon47
ch10	xmc_usbd_regs.h	/^		unsigned ch10:1;$/;"	m	struct:haintmsk_data::__anon49
ch11	xmc_usbd_regs.h	/^		unsigned ch11:1;$/;"	m	struct:haint_data::__anon47
ch11	xmc_usbd_regs.h	/^		unsigned ch11:1;$/;"	m	struct:haintmsk_data::__anon49
ch12	xmc_usbd_regs.h	/^		unsigned ch12:1;$/;"	m	struct:haint_data::__anon47
ch12	xmc_usbd_regs.h	/^		unsigned ch12:1;$/;"	m	struct:haintmsk_data::__anon49
ch13	xmc_usbd_regs.h	/^		unsigned ch13:1;$/;"	m	struct:haint_data::__anon47
ch13	xmc_usbd_regs.h	/^		unsigned ch13:1;$/;"	m	struct:haintmsk_data::__anon49
ch14	xmc_usbd_regs.h	/^		unsigned ch14:1;$/;"	m	struct:haint_data::__anon47
ch14	xmc_usbd_regs.h	/^		unsigned ch14:1;$/;"	m	struct:haintmsk_data::__anon49
ch15	xmc_usbd_regs.h	/^		unsigned ch15:1;$/;"	m	struct:haint_data::__anon47
ch15	xmc_usbd_regs.h	/^		unsigned ch15:1;$/;"	m	struct:haintmsk_data::__anon49
ch2	xmc_usbd_regs.h	/^		unsigned ch2:1;$/;"	m	struct:haint_data::__anon47
ch2	xmc_usbd_regs.h	/^		unsigned ch2:1;$/;"	m	struct:haintmsk_data::__anon49
ch3	xmc_usbd_regs.h	/^		unsigned ch3:1;$/;"	m	struct:haint_data::__anon47
ch3	xmc_usbd_regs.h	/^		unsigned ch3:1;$/;"	m	struct:haintmsk_data::__anon49
ch4	xmc_usbd_regs.h	/^		unsigned ch4:1;$/;"	m	struct:haint_data::__anon47
ch4	xmc_usbd_regs.h	/^		unsigned ch4:1;$/;"	m	struct:haintmsk_data::__anon49
ch5	xmc_usbd_regs.h	/^		unsigned ch5:1;$/;"	m	struct:haint_data::__anon47
ch5	xmc_usbd_regs.h	/^		unsigned ch5:1;$/;"	m	struct:haintmsk_data::__anon49
ch6	xmc_usbd_regs.h	/^		unsigned ch6:1;$/;"	m	struct:haint_data::__anon47
ch6	xmc_usbd_regs.h	/^		unsigned ch6:1;$/;"	m	struct:haintmsk_data::__anon49
ch7	xmc_usbd_regs.h	/^		unsigned ch7:1;$/;"	m	struct:haint_data::__anon47
ch7	xmc_usbd_regs.h	/^		unsigned ch7:1;$/;"	m	struct:haintmsk_data::__anon49
ch8	xmc_usbd_regs.h	/^		unsigned ch8:1;$/;"	m	struct:haint_data::__anon47
ch8	xmc_usbd_regs.h	/^		unsigned ch8:1;$/;"	m	struct:haintmsk_data::__anon49
ch9	xmc_usbd_regs.h	/^		unsigned ch9:1;$/;"	m	struct:haint_data::__anon47
ch9	xmc_usbd_regs.h	/^		unsigned ch9:1;$/;"	m	struct:haintmsk_data::__anon49
channel1_inv_st_path	xmc_ccu8.h	/^      uint32_t channel1_inv_st_path : 1;      \/**< Should dead time be applied to inverse ST output of $/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
channel1_st_falling_edge_counter	xmc_ccu8.h	/^      uint32_t channel1_st_falling_edge_counter : 8; \/**< Contains the delay value that is applied to the falling edge$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon156::__anon157
channel1_st_path	xmc_ccu8.h	/^      uint32_t channel1_st_path : 1;          \/**< Should dead time be applied to ST output of Compare Channel-1? *\/$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
channel1_st_rising_edge_counter	xmc_ccu8.h	/^      uint32_t channel1_st_rising_edge_counter : 8; \/**< Contains the delay value that is applied to the rising edge$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon156::__anon157
channel2_inv_st_path	xmc_ccu8.h	/^      uint32_t channel2_inv_st_path : 1;      \/**< Should dead time be applied to inverse ST output of $/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
channel2_st_falling_edge_counter	xmc_ccu8.h	/^      uint32_t channel2_st_falling_edge_counter : 8; \/**< Contains the delay value that is applied to the falling edge$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon158::__anon159
channel2_st_path	xmc_ccu8.h	/^      uint32_t channel2_st_path : 1;          \/**< Should dead time be applied to ST output of Compare Channel-2? *\/$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
channel2_st_rising_edge_counter	xmc_ccu8.h	/^      uint32_t channel2_st_rising_edge_counter : 8; \/**< Contains the delay value that is applied to the rising edge$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon158::__anon159
channel_num	xmc_vadc.h	/^          uint32_t channel_num        : 5;  \/**< Channel number associated with this queue entry.<BR>Range:[0x0 to 0x7] *\/$/;"	m	struct:XMC_VADC_QUEUE_ENTRY::__anon82::__anon83
channel_number	xmc_vadc.h	/^      uint32_t channel_number           :5;   \/**< Converted channel number*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
channel_number	xmc_vadc.h	/^      uint32_t channel_number           :5;   \/**< Converted channel number*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
channel_priority	xmc_vadc.h	/^    bool    channel_priority;  \/**< Only non priority channels can be converted by Background Request Source *\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG
chc	xmc_ccu8.h	/^    uint32_t chc;$/;"	m	union:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164
chctr	xmc_vadc.h	/^       uint32_t chctr;$/;"	m	union:XMC_VADC_CHANNEL_CONFIG::__anon76
chdis	xmc_usbd_regs.h	/^		unsigned chdis:1;$/;"	m	struct:hcchar_data::__anon51
checksum	xmc_ecat.h	/^    uint16_t checksum;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
chen	xmc_usbd_regs.h	/^		unsigned chen:1;$/;"	m	struct:hcchar_data::__anon51
chhltd	xmc_usbd_regs.h	/^		unsigned chhltd:1;$/;"	m	struct:hcint_data::__anon53
chhltd	xmc_usbd_regs.h	/^		unsigned chhltd:1;$/;"	m	struct:hcintmsk_data::__anon54
chint	xmc_usbd_regs.h	/^		unsigned chint:16;$/;"	m	struct:haint_data::__anon48
chint	xmc_usbd_regs.h	/^		unsigned chint:16;$/;"	m	struct:haintmsk_data::__anon50
chirpen	xmc_usbd_regs.h	/^		unsigned chirpen:1;$/;"	m	struct:gotgctl_data::__anon4
chnum	xmc_usbd_regs.h	/^		unsigned chnum:4;$/;"	m	struct:host_grxsts_data::__anon12
clamp_ctrl_lvl	xmc_hrpwm.h	/^      uint32_t clamp_ctrl_lvl: 2;        \/**< Select the trigger signal level for clamping the comparator output.$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
clamp_enter_config	xmc_hrpwm.h	/^      uint32_t clamp_enter_config: 2;    \/**< Clamping level enter configuration *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
clamp_exit_config	xmc_hrpwm.h	/^      uint32_t clamp_exit_config: 2;     \/**< Clamping level exit configuration *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
clamp_exit_sw_config	xmc_hrpwm.h	/^      uint32_t clamp_exit_sw_config: 1;  \/**< Clamped state exit software configuration *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
clamp_level	xmc_hrpwm.h	/^      uint32_t clamp_level: 1;           \/**< Select the comparator output passive level value. *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
class0	xmc_vadc.h	/^    XMC_VADC_GLOBAL_CLASS_t  class0;      \/**< ADC input conversion configurations for GLOBICLASS[0]*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG
class0	xmc_vadc.h	/^    XMC_VADC_GROUP_CLASS_t class0;           \/**< ADC input conversion configurations for GxICLASS[0]*\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG
class1	xmc_vadc.h	/^    XMC_VADC_GLOBAL_CLASS_t  class1;      \/**< ADC input conversion configurations for GLOBICLASS[1]*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG
class1	xmc_vadc.h	/^    XMC_VADC_GROUP_CLASS_t class1;           \/**< ADC input conversion configurations for GxICLASS[1]*\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG
clc	xmc_vadc.h	/^       uint32_t clc;$/;"	m	union:XMC_VADC_GLOBAL_CONFIG::__anon96
clear_config	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_INPUT_t     clear_config;       \/**< Selection of input clear configuration *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
clear_edge_config	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_t  clear_edge_config;  \/**< Selection of edge for generating clear signal *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
clk_rmii	xmc_eth_mac.h	/^    uint32_t clk_rmii: 2; \/**< RMII: Continuous 50 MHz reference clock.$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
clk_tx	xmc_eth_mac.h	/^    uint32_t clk_tx: 2;   \/**< Transmit clock (only MII), 25 MHz for 100Mbit\/s, 2.5 MHz for 10Mbit\/s (::XMC_ETH_MAC_PORT_CTRL_CLK_TX_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
clksrc	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; \/**<  PLL divider input frequency. *\/$/;"	m	struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
clock_config	xmc_vadc.h	/^    XMC_VADC_GLOBAL_CLOCK_t clock_config; \/**< ADC clock configurations*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG
clock_divider	xmc_dsd.h	/^  uint32_t clock_divider: 4;	\/**< This parameter can take a value of XMC_DSD_CH_CLK_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG
clock_divider	xmc_sdmmc.h	/^  XMC_SDMMC_SDCLK_FREQ_SEL_t clock_divider; \/**< SDMMC clock divider *\/$/;"	m	struct:__anon270
clock_generation	xmc_ledts.h	/^      uint32_t clock_generation:1;          \/**< When this bit is set LEDTS counter takes its clock from another master$/;"	m	struct:XMC_LEDTS_GLOBAL_CONFIG::__anon223::__anon224
clock_source	xmc_dsd.h	/^      uint32_t clock_source: 4;	\/**< This parameter can take a value of XMC_DSD_CH_CLOCK_SOURCE_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon187::__anon188
cmd	xmc_sdmmc.h	/^  uint16_t cmd;$/;"	m	union:__anon267
cmd_index	xmc_sdmmc.h	/^    uint16_t cmd_index         : 6; \/**< Command index *\/$/;"	m	struct:__anon267::__anon268
cmd_line_level	xmc_sdmmc.h	/^	uint32_t cmd_line_level          : 1; \/**< Command line level *\/$/;"	m	struct:__anon264::__anon265
cmd_type	xmc_sdmmc.h	/^    uint16_t cmd_type          : 2; \/**< Command type ::XMC_SDMMC_COMMAND_TYPE_t *\/$/;"	m	struct:__anon267::__anon268
cmp_clear	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_CMP_SEL_t       cmp_clear;          \/**< Selection of comparator for clear configuration *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
cmp_config	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_CMP_t	  cmp_config;       \/**< Comparator set up *\/$/;"	m	struct:XMC_HRPWM_CSG_CONFIG
cmp_ext_sw_enable	xmc_hrpwm.h	/^      uint32_t cmp_ext_sw_enable: 1;  \/**< Enable switching of input between CINA and CINB via external trigger.$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
cmp_input_sel	xmc_hrpwm.h	/^      uint32_t cmp_input_sel: 1;      \/**< Comparator input pin selection. Accepts enum XMC_HRPWM_CSG_CMP_INPUT_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
cmp_input_sw	xmc_hrpwm.h	/^      uint32_t cmp_input_sw: 2;       \/**< Comparator input switching configuration. Accepts enum XMC_HRPWM_CSG_LVL_SEL_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
cmp_out_inv	xmc_hrpwm.h	/^      uint32_t cmp_out_inv: 1;        \/**< Invert comparator output. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
cmp_set	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_CMP_SEL_t       cmp_set;            \/**< Selection of comparator for set configuration *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
cnak	xmc_usbd_regs.h	/^		unsigned cnak:1;$/;"	m	struct:depctl_data::__anon36
col	xmc_eth_mac.h	/^    uint32_t col: 2;      \/**< Collision Detect for only MII (::XMC_ETH_MAC_PORT_CTRL_COL_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
column_active_level	xmc_ledts.h	/^      uint32_t column_active_level:1;   \/**< When this bit is set LED column level is active high, otherwise column$/;"	m	struct:XMC_LEDTS_LED_CONFIG::__anon225::__anon226
command_delay_lines	xmc_ebu.h	/^       uint32_t command_delay_lines                          : 4;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
command_delay_lines	xmc_ebu.h	/^      uint32_t command_delay_lines                           : 4;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
command_inihibit_cmd	xmc_sdmmc.h	/^    uint32_t command_inihibit_cmd 	 : 1; \/**< Command: Inhibit command *\/$/;"	m	struct:__anon264::__anon265
command_inihibit_dat	xmc_sdmmc.h	/^	uint32_t command_inihibit_dat 	 : 1; \/**< Command: Inhibit data *\/$/;"	m	struct:__anon264::__anon265
common	xmc_ecat.h	/^  } common;$/;"	m	struct:XMC_ECAT_PORT_CTRL	typeref:union:XMC_ECAT_PORT_CTRL::__anon63
common_compare	xmc_ledts.h	/^      uint32_t common_compare:1;     \/**< When this bit is set it enables common compare for all touch sense inputs.$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
compsplt	xmc_usbd_regs.h	/^		unsigned compsplt:1;$/;"	m	struct:hcsplt_data::__anon52
config_refin	xmc_fce.h	/^      uint32_t config_refin  : 1;  \/**< Enables byte-wise reflection *\/$/;"	m	struct:XMC_FCE_CONFIG::__anon118::__anon119
config_refout	xmc_fce.h	/^      uint32_t config_refout : 1;  \/**< Enables bit-wise reflection *\/$/;"	m	struct:XMC_FCE_CONFIG::__anon118::__anon119
config_xsel	xmc_fce.h	/^      uint32_t config_xsel   : 1;  \/**< Enables output inversion *\/$/;"	m	struct:XMC_FCE_CONFIG::__anon118::__anon119
conidsts	xmc_usbd_regs.h	/^		unsigned conidsts:1;$/;"	m	struct:gotgctl_data::__anon4
conidstschng	xmc_usbd_regs.h	/^		unsigned conidstschng:1;$/;"	m	struct:gintmsk_data::__anon9
conidstschng	xmc_usbd_regs.h	/^		unsigned conidstschng:1;$/;"	m	struct:gintsts_data::__anon10
connect_det	xmc_usbd_regs.h	/^		unsigned connect_det:1;$/;"	m	struct:gpwrdn_data::__anon62
connect_det_msk	xmc_usbd_regs.h	/^		unsigned connect_det_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
connected	xmc_usbd.h	/^  uint32_t connected   : 1;        								\/**< USB Device connected flag*\/$/;"	m	struct:XMC_USBD_STATE
connected	xmc_usbh.h	/^  uint32_t connected   : 1;             \/**< USB Host Port connected flag *\/$/;"	m	struct:XMC_USBH_PORT_STATE
connected_channel	xmc_vadc.h	/^          uint32_t connected_channel         : 10; \/**< The Channel to which the EMUX is connected. *\/$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
connected_channel	xmc_vadc.h	/^          uint32_t connected_channel         : 5;  \/**< The Channel to which the EMUX is connected. *\/$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
control	xmc_dma.h	/^    uint32_t control;$/;"	m	union:XMC_DMA_CH_CONFIG::__anon179
control	xmc_dma.h	/^    uint32_t control;$/;"	m	union:XMC_DMA_LLI::__anon177
conv_start_mode	xmc_vadc.h	/^    uint32_t conv_start_mode  : 2;  \/**< One converter is shared between the queue and scan request sources of the same$/;"	m	struct:XMC_VADC_QUEUE_CONFIG
conv_start_mode	xmc_vadc.h	/^    uint32_t conv_start_mode  : 2;  \/**< One converter is shared between the queue and scan request sources of the same$/;"	m	struct:XMC_VADC_SCAN_CONFIG
conversion_mode_emux	xmc_vadc.h	/^          uint32_t conversion_mode_emux            : 3;  \/**< Conversion mode for channels connected via EMUX to VADC.$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
conversion_mode_emux	xmc_vadc.h	/^          uint32_t conversion_mode_emux            : 3;  \/**< Conversion mode for channels connected via EMUX to VADC.$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
conversion_mode_standard	xmc_vadc.h	/^          uint32_t conversion_mode_standard        : 3;  \/**< Conversion mode for channels directly connected to VADC.$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
conversion_mode_standard	xmc_vadc.h	/^          uint32_t conversion_mode_standard        : 3;  \/**< Conversion mode for channels directly connected to VADC.$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
converted_request_source	xmc_vadc.h	/^      uint32_t converted_request_source :2;   \/**< Converted request source*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
converted_request_source	xmc_vadc.h	/^      uint32_t converted_request_source :2;   \/**< Converted request source*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
counted_values	xmc_dsd.h	/^	uint32_t counted_values;	   \/**< Number of mainfilter results, integrated to a integrator result.Bitfields \\a NVALINT of \\a IWCTR.*\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG
counter_auto_reset	xmc_ledts.h	/^      uint32_t counter_auto_reset:1; \/**< When this bit is set TS-counter is automatically reset to 00H on first pad$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
counter_saturation	xmc_ledts.h	/^      uint32_t counter_saturation:1; \/**< When this bit is set TS-counter stops counting in the touch-sense time slice$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
crc_check_en	xmc_sdmmc.h	/^    uint16_t crc_check_en      : 1; \/**< Command CRC check enable *\/$/;"	m	struct:__anon267::__anon268
crs	xmc_eth_mac.h	/^    uint32_t crs: 2;      \/**< Carrier sense for only MII (::XMC_ETH_MAC_PORT_CTRL_CRS_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
crs_dv	xmc_eth_mac.h	/^    uint32_t crs_dv: 2;   \/**< RMII: carrier sense\/RX_Data valid. MII: RX_Data valid (::XMC_ETH_MAC_PORT_CTRL_CRS_DV_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
csftrst	xmc_usbd_regs.h	/^		unsigned csftrst:1;$/;"	m	struct:grstctl_data::__anon8
ctd	xmc_usbd_regs.h	/^		unsigned ctd:8;$/;"	m	struct:hcdma_data::__anon57
ctrl_mode	xmc_hrpwm.h	/^      uint32_t ctrl_mode: 2;                 \/**< Slope control mode. Accepts enum XMC_HRPWM_CSG_SLOPE_CTRL_MODE_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
curmode	xmc_usbd_regs.h	/^		unsigned curmode:1;$/;"	m	struct:gintsts_data::__anon10
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:adpctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:daint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dcfg_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:depctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:deptsiz0_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:deptsiz_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dev_dma_desc_sts
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:device_grxsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:diepint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:doepint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dthrctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dtknq1_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:dtxfsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:fifosize_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gahbcfg_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gdfifocfg_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:ggpio_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gi2cctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gintmsk_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gintsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:glpmctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gnptxsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gotgctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gotgint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gpvndctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gpwrdn_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:grstctl_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gsnpsid_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:guid_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:gusbcfg_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:haint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:haintmsk_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcchar_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcdma_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcfg_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcint_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcintmsk_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hcsplt_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hctsiz_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hfir_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hfnum_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:host_dma_desc_sts
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:host_grxsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hprt0_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hptxsts_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hwcfg1_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hwcfg2_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hwcfg3_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:hwcfg4_data
d32	xmc_usbd_regs.h	/^	uint32_t d32;$/;"	m	union:pcgcctl_data
dac_config	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_DAC_t     dac_config;       \/**< DAC configuration of CSG *\/$/;"	m	struct:XMC_HRPWM_CSG_CONFIG
dac_dsv1	xmc_hrpwm.h	/^  uint32_t                 dac_dsv1;    \/**< DAC reference value 1 *\/$/;"	m	struct:XMC_HRPWM_CSG_DAC
dac_dsv2	xmc_hrpwm.h	/^  uint32_t                 dac_dsv2;    \/**< DAC reference value 2 *\/$/;"	m	struct:XMC_HRPWM_CSG_DAC
daint	xmc_usbd_regs.h	/^	volatile uint32_t daint;$/;"	m	struct:dwc_otg_dev_global_regs
daint_data	xmc_usbd_regs.h	/^typedef union daint_data {$/;"	u
daint_data_t	xmc_usbd_regs.h	/^} daint_data_t;$/;"	t	typeref:union:daint_data
daintmsk	xmc_usbd_regs.h	/^	volatile uint32_t daintmsk;$/;"	m	struct:dwc_otg_dev_global_regs
dat7_4_pin_level	xmc_sdmmc.h	/^	uint32_t dat7_4_pin_level        : 4; \/**< Data 7_4 pin level *\/$/;"	m	struct:__anon264::__anon265
dat_3_0_pin_level	xmc_sdmmc.h	/^	uint32_t dat_3_0_pin_level 		 : 4; \/**< Data 3_0 pin level *\/$/;"	m	struct:__anon264::__anon265
dat_line_active	xmc_sdmmc.h	/^	uint32_t dat_line_active 		 : 1; \/**< Data line active *\/$/;"	m	struct:__anon264::__anon265
dat_present_sel	xmc_sdmmc.h	/^    uint16_t dat_present_sel   : 1; \/**< Data present select *\/$/;"	m	struct:__anon267::__anon268
data	xmc_usbh.h	/^  uint8_t  *data;                   \/**< Holds address of data buffer. It represents source buffer for OUT or SETUP transfer and$/;"	m	struct:XMC_USBH0_pipe
data_bits	xmc_i2s.h	/^  uint8_t data_bits;                       \/**< Data word length. A data frame can consists of several data words. \\n$/;"	m	struct:XMC_I2S_CH_CONFIG
data_bits	xmc_uart.h	/^  uint8_t data_bits;                         \/**< Number of bits for the data field. Value configured as USIC channel word length. \\n$/;"	m	struct:XMC_UART_CH_CONFIG
data_delayed_sclk_periods	xmc_i2s.h	/^  uint8_t data_delayed_sclk_periods;       \/**< Data delay defined in sclk periods *\/$/;"	m	struct:XMC_I2S_CH_CONFIG
data_reduction_control	xmc_vadc.h	/^          uint32_t data_reduction_control  : 4;  \/**< Configures the data reduction stages *\/$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
data_reduction_control	xmc_vadc.h	/^          uint32_t data_reduction_control  : 4;  \/**< Data reduction stages *\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
data_reduction_counter	xmc_vadc.h	/^      uint32_t data_reduction_counter   :4;   \/**< Results reduction counter value*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
data_source	xmc_dsd.h	/^      uint32_t data_source: 4;	\/**< This parameter can take a value of XMC_DSD_CH_DATA_SOURCE_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon187::__anon188
data_type	xmc_dac.h	/^    uint32_t data_type:1;        \/**< input data type - unsigned \/ signed *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon171::__anon172
datatglerr	xmc_usbd_regs.h	/^		unsigned datatglerr:1;$/;"	m	struct:hcint_data::__anon53
datatglerr	xmc_usbd_regs.h	/^		unsigned datatglerr:1;$/;"	m	struct:hcintmsk_data::__anon54
days	xmc_rtc.h	/^	    uint32_t days     : 5; \/**< Alarm days compare value (0-Actual days of month: Above this causes this bitfield to be set with 0)*\/$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
days	xmc_rtc.h	/^	    uint32_t days     : 5; \/**< Days time value (0-Actual days of month: Above this causes this bitfield to be set with 0)*\/$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
daysofweek	xmc_rtc.h	/^	    uint32_t daysofweek  : 3; \/**< Days of week time value (0-6: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_TIME::__anon247::__anon248
dbnctime	xmc_usbd_regs.h	/^		unsigned dbnctime:1;$/;"	m	struct:gotgctl_data::__anon4
dc1r	xmc_ccu8.h	/^    uint32_t dc1r;$/;"	m	union:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon156
dc2r	xmc_ccu8.h	/^    uint32_t dc2r;$/;"	m	union:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon158
dcfg	xmc_usbd_regs.h	/^	volatile uint32_t dcfg;$/;"	m	struct:dwc_otg_dev_global_regs
dcfg_data	xmc_usbd_regs.h	/^typedef union dcfg_data {$/;"	u
dcfg_data_t	xmc_usbd_regs.h	/^} dcfg_data_t;$/;"	t	typeref:union:dcfg_data
dctl	xmc_usbd_regs.h	/^	volatile uint32_t dctl;$/;"	m	struct:dwc_otg_dev_global_regs
dctl_data	xmc_usbd_regs.h	/^typedef union dctl_data {$/;"	u
dctl_data_t	xmc_usbd_regs.h	/^} dctl_data_t;$/;"	t	typeref:union:dctl_data
ddrsel	xmc_usbd_regs.h	/^		unsigned ddrsel:1;$/;"	m	struct:gusbcfg_data::__anon7
deachint	xmc_usbd_regs.h	/^	volatile uint32_t deachint;$/;"	m	struct:dwc_otg_dev_global_regs
deachintmsk	xmc_usbd_regs.h	/^	volatile uint32_t deachintmsk;$/;"	m	struct:dwc_otg_dev_global_regs
debdone	xmc_usbd_regs.h	/^		unsigned debdone:1;$/;"	m	struct:gotgint_data::__anon5
decimation_factor	xmc_dsd.h	/^  uint32_t decimation_factor;                   \/**< This parameter can be in range of 4 - 256[dec]*\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG
decimation_factor	xmc_dsd.h	/^  uint32_t decimation_factor;     \/**< This parameter can be in range of 4 - 256[dec] *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG
ded_fifo_en	xmc_usbd_regs.h	/^		unsigned ded_fifo_en:1;$/;"	m	struct:hwcfg4_data::__anon24
deep_sleep	xmc_usbd_regs.h	/^		unsigned deep_sleep:1;$/;"	m	struct:pcgcctl_data::__anon60
delay	xmc_dsd.h	/^  uint8_t delay;$/;"	m	struct:XMC_DSD_CH_RECTIFY_CONFIG
demodulator_conf	xmc_dsd.h	/^    uint32_t demodulator_conf;  \/*Demodulator Input Configuration Register*\/$/;"	m	union:XMC_DSD_CH_FILTER_CONFIG::__anon187
depctl_data	xmc_usbd_regs.h	/^typedef union depctl_data {$/;"	u
depctl_data_t	xmc_usbd_regs.h	/^} depctl_data_t;$/;"	t	typeref:union:depctl_data
depth	xmc_usbd_regs.h	/^		unsigned depth:16;$/;"	m	struct:fifosize_data::__anon13
deptsiz0_data	xmc_usbd_regs.h	/^typedef union deptsiz0_data {$/;"	u
deptsiz0_data_t	xmc_usbd_regs.h	/^__attribute__((__may_alias__)) deptsiz0_data_t;$/;"	t	typeref:union:deptsiz0_data
deptsiz_data	xmc_usbd_regs.h	/^typedef union deptsiz_data {$/;"	u
deptsiz_data_t	xmc_usbd_regs.h	/^} deptsiz_data_t;$/;"	t	typeref:union:deptsiz_data
desc_dma	xmc_usbd_regs.h	/^		unsigned desc_dma:1;$/;"	m	struct:hwcfg4_data::__anon24
desc_dma_dyn	xmc_usbd_regs.h	/^		unsigned desc_dma_dyn:1;$/;"	m	struct:hwcfg4_data::__anon24
descdma	xmc_usbd_regs.h	/^		unsigned descdma:1;$/;"	m	struct:dcfg_data::__anon27
descdma	xmc_usbd_regs.h	/^		unsigned descdma:1;$/;"	m	struct:hcfg_data::__anon42
dev_dma_desc_sts	xmc_usbd_regs.h	/^typedef union dev_dma_desc_sts {$/;"	u
dev_dma_desc_sts_t	xmc_usbd_regs.h	/^} dev_dma_desc_sts_t;$/;"	t	typeref:union:dev_dma_desc_sts
dev_global_regs	xmc_usbd_regs.h	/^	dwc_otg_device_global_regs_t *dev_global_regs;$/;"	m	struct:dwc_otg_dev_if
dev_token_q_depth	xmc_usbd_regs.h	/^		unsigned dev_token_q_depth:5;$/;"	m	struct:hwcfg2_data::__anon22
devaddr	xmc_usbd_regs.h	/^		unsigned devaddr:7;$/;"	m	struct:dcfg_data::__anon27
devaddr	xmc_usbd_regs.h	/^		unsigned devaddr:7;$/;"	m	struct:hcchar_data::__anon51
devhnpen	xmc_usbd_regs.h	/^		unsigned devhnpen:1;$/;"	m	struct:gotgctl_data::__anon4
device_grxsts_data	xmc_usbd_regs.h	/^typedef union device_grxsts_data {$/;"	u
device_grxsts_data_t	xmc_usbd_regs.h	/^} device_grxsts_data_t;$/;"	t	typeref:union:device_grxsts_data
device_register	xmc_usbd.h	/^  dwc_otg_device_global_regs_t *device_register;                           	\/**< Device register interface *\/$/;"	m	struct:XMC_USBD_DEVICE
devspd	xmc_usbd_regs.h	/^		unsigned devspd:2;$/;"	m	struct:dcfg_data::__anon27
dfifo_depth	xmc_usbd_regs.h	/^		unsigned dfifo_depth:16;$/;"	m	struct:hwcfg3_data::__anon23
diepctl	xmc_usbd_regs.h	/^	volatile uint32_t diepctl;$/;"	m	struct:dwc_otg_dev_in_ep_regs
diepdma	xmc_usbd_regs.h	/^	volatile uint32_t diepdma;$/;"	m	struct:dwc_otg_dev_in_ep_regs
diepdmab	xmc_usbd_regs.h	/^	volatile uint32_t diepdmab;$/;"	m	struct:dwc_otg_dev_in_ep_regs
diepeachintmsk	xmc_usbd_regs.h	/^	volatile uint32_t diepeachintmsk[MAX_EPS_CHANNELS];$/;"	m	struct:dwc_otg_dev_global_regs
diepint	xmc_usbd_regs.h	/^	volatile uint32_t diepint;$/;"	m	struct:dwc_otg_dev_in_ep_regs
diepint_data	xmc_usbd_regs.h	/^typedef union diepint_data {$/;"	u
diepint_data_t	xmc_usbd_regs.h	/^} diepint_data_t;$/;"	t	typeref:union:diepint_data
diepmsk	xmc_usbd_regs.h	/^	volatile uint32_t diepmsk;$/;"	m	struct:dwc_otg_dev_global_regs
diepmsk_data_t	xmc_usbd_regs.h	/^typedef union diepint_data diepmsk_data_t;$/;"	t	typeref:union:diepint_data
dieptsiz	xmc_usbd_regs.h	/^	volatile uint32_t dieptsiz;$/;"	m	struct:dwc_otg_dev_in_ep_regs
direction	xmc_sdmmc.h	/^  XMC_SDMMC_DATA_TRANSFER_DIR_t direction;$/;"	m	struct:__anon266
direction	xmc_usbd.h	/^        uint32_t direction      : 1;     						\/**< The endpoint direction *\/$/;"	m	struct:__anon1::__anon2::__anon3
dis_vbus	xmc_usbd_regs.h	/^		unsigned dis_vbus:1;$/;"	m	struct:gpwrdn_data::__anon62
disable_idle_signal	xmc_posif.h	/^      uint32_t disable_idle_signal: 1;   \/**< Should idle signal be disabled upon wrong hall event? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
disable_sleep_mode_control	xmc_vadc.h	/^          uint32_t disable_sleep_mode_control  : 1;  \/**< Set it to true in order to disable the Sleep mode *\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon96::__anon97
discarded_values	xmc_dsd.h	/^	uint32_t discarded_values;     \/**< Number of mainfilter results,discarded before integration starts.Bitfields \\a NVALDIS of \\a IWCTR.*\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG
disconn_det	xmc_usbd_regs.h	/^		unsigned disconn_det:1;$/;"	m	struct:gpwrdn_data::__anon62
disconn_det_msk	xmc_usbd_regs.h	/^		unsigned disconn_det_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
disconnect	xmc_usbd_regs.h	/^		unsigned disconnect:1;$/;"	m	struct:gintmsk_data::__anon9
disconnect	xmc_usbd_regs.h	/^		unsigned disconnect:1;$/;"	m	struct:gintsts_data::__anon10
disulpidrvr	xmc_usbd_regs.h	/^		unsigned disulpidrvr:1;$/;"	m	struct:gpvndctl_data::__anon17
dither_duty_cycle	xmc_ccu4.h	/^      uint32_t dither_duty_cycle : 1;  \/**< Can the compare match of the timer dither? *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
dither_duty_cycle	xmc_ccu8.h	/^      uint32_t dither_duty_cycle : 1;  \/**< Can the compare match of the timer dither? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
dither_limit	xmc_ccu4.h	/^  uint32_t dither_limit : 4;           \/**< The value that determines the spreading of dithering *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG
dither_limit	xmc_ccu8.h	/^  uint32_t dither_limit : 4;           \/**< The value that determines the spreading of dithering $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG
dither_timer_period	xmc_ccu4.h	/^      uint32_t dither_timer_period: 1; \/**< Can the period of the timer dither? *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
dither_timer_period	xmc_ccu8.h	/^      uint32_t dither_timer_period: 1; \/**< Can the period of the timer dither? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
div	xmc_ccu8.h	/^      uint32_t div : 2;                       \/**< Dead time prescaler divider value.$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
dma_addr	xmc_usbd_regs.h	/^		unsigned dma_addr:21;$/;"	m	struct:hcdma_data::__anon57
dma_in_desc_addr	xmc_usbd_regs.h	/^	dwc_dma_t dma_in_desc_addr;$/;"	m	struct:dwc_otg_dev_if
dma_out_desc_addr	xmc_usbd_regs.h	/^	dwc_dma_t dma_out_desc_addr;$/;"	m	struct:dwc_otg_dev_if
dma_setup_desc_addr	xmc_usbd_regs.h	/^	dwc_dma_t dma_setup_desc_addr[2];$/;"	m	struct:dwc_otg_dev_if
dmaenable	xmc_usbd_regs.h	/^		unsigned dmaenable:1;$/;"	m	struct:gahbcfg_data::__anon6
dmareq	xmc_usbd_regs.h	/^		unsigned dmareq:1;$/;"	m	struct:grstctl_data::__anon8
doepctl	xmc_usbd_regs.h	/^	volatile uint32_t doepctl;$/;"	m	struct:dwc_otg_dev_out_ep_regs
doepdma	xmc_usbd_regs.h	/^	volatile uint32_t doepdma;$/;"	m	struct:dwc_otg_dev_out_ep_regs
doepdmab	xmc_usbd_regs.h	/^	uint32_t doepdmab;$/;"	m	struct:dwc_otg_dev_out_ep_regs
doepeachintmsk	xmc_usbd_regs.h	/^	volatile uint32_t doepeachintmsk[MAX_EPS_CHANNELS];$/;"	m	struct:dwc_otg_dev_global_regs
doepfn	xmc_usbd_regs.h	/^	volatile uint32_t doepfn;$/;"	m	struct:dwc_otg_dev_out_ep_regs
doepint	xmc_usbd_regs.h	/^	volatile uint32_t doepint;$/;"	m	struct:dwc_otg_dev_out_ep_regs
doepint_data	xmc_usbd_regs.h	/^typedef union doepint_data {$/;"	u
doepint_data_t	xmc_usbd_regs.h	/^} doepint_data_t;$/;"	t	typeref:union:doepint_data
doepmsk	xmc_usbd_regs.h	/^	volatile uint32_t doepmsk;$/;"	m	struct:dwc_otg_dev_global_regs
doepmsk_data_t	xmc_usbd_regs.h	/^typedef union doepint_data doepmsk_data_t;$/;"	t	typeref:union:doepint_data
doeptsiz	xmc_usbd_regs.h	/^	volatile uint32_t doeptsiz;$/;"	m	struct:dwc_otg_dev_out_ep_regs
dopng	xmc_usbd_regs.h	/^		unsigned dopng:1;$/;"	m	struct:hctsiz_data::__anon55
dopng	xmc_usbd_regs.h	/^		unsigned dopng:1;$/;"	m	struct:hctsiz_data::__anon56
dpid	xmc_usbd_regs.h	/^		unsigned dpid:1;$/;"	m	struct:depctl_data::__anon36
dpid	xmc_usbd_regs.h	/^		unsigned dpid:2;$/;"	m	struct:device_grxsts_data::__anon11
dpid	xmc_usbd_regs.h	/^		unsigned dpid:2;$/;"	m	struct:host_grxsts_data::__anon12
drv	xmc_usbh.h	/^  uint16_t drv;                         \/**< Driver version *\/$/;"	m	struct:XMC_USBH_DRIVER_VERSION
dst_addr	xmc_dma.h	/^  uint32_t dst_addr;                            \/**< Destination address *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
dst_addr	xmc_dma.h	/^  uint32_t dst_addr;                            \/**< Destination address *\/$/;"	m	struct:XMC_DMA_LLI
dst_address_count_mode	xmc_dma.h	/^      uint32_t dst_address_count_mode: 2;       \/**< Destination address count mode (:: XMC_DMA_CH_ADDRESS_COUNT_MODE_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
dst_address_count_mode	xmc_dma.h	/^      uint32_t dst_address_count_mode: 2;       \/**< Destination address count mode (:: XMC_DMA_CH_ADDRESS_COUNT_MODE_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
dst_burst_length	xmc_dma.h	/^      uint32_t dst_burst_length: 3;             \/**< Destination burst length (:: XMC_DMA_CH_BURST_LENGTH_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
dst_burst_length	xmc_dma.h	/^      uint32_t dst_burst_length: 3;             \/**< Destination burst length (:: XMC_DMA_CH_BURST_LENGTH_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
dst_handshaking	xmc_dma.h	/^  XMC_DMA_CH_DST_HANDSHAKING_t dst_handshaking; \/**< DMA destination handshaking interface (:: XMC_DMA_CH_DST_HANDSHAKING_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
dst_peripheral_request	xmc_dma.h	/^  uint8_t dst_peripheral_request;               \/**< Destination peripheral request. See xmc_dma_map.h *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
dst_scatter_control	xmc_dma.h	/^    uint32_t dst_scatter_control;$/;"	m	union:XMC_DMA_CH_CONFIG::__anon183
dst_scatter_count	xmc_dma.h	/^      uint32_t dst_scatter_count: 12;           \/**< Destination scatter count *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon183::__anon184
dst_scatter_interval	xmc_dma.h	/^      uint32_t dst_scatter_interval: 20;        \/**< Destination scatter interval *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon183::__anon184
dst_status	xmc_dma.h	/^  uint32_t dst_status;                          \/**< Destination status *\/$/;"	m	struct:XMC_DMA_LLI
dst_transfer_width	xmc_dma.h	/^      uint32_t dst_transfer_width: 3;           \/**< Destination transfer width (:: XMC_DMA_CH_TRANSFER_WIDTH_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
dst_transfer_width	xmc_dma.h	/^      uint32_t dst_transfer_width: 3;           \/**< Destination transfer width (:: XMC_DMA_CH_TRANSFER_WIDTH_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
dsts	xmc_usbd_regs.h	/^	volatile uint32_t dsts;$/;"	m	struct:dwc_otg_dev_global_regs
dsts_data	xmc_usbd_regs.h	/^typedef union dsts_data {$/;"	u
dsts_data_t	xmc_usbd_regs.h	/^} dsts_data_t;$/;"	t	typeref:union:dsts_data
dt_enable	xmc_hrpwm.h	/^      uint32_t dt_enable: 1;                   \/**< Enables dead time. Accepts enum @ref XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
dt_shadow_xfer_linktoCCU8	xmc_hrpwm.h	/^      uint32_t dt_shadow_xfer_linktoCCU8: 1;   \/**< Shadow transfer for DCR and DCF linked to shadow transfer trigger of CCU8 slice.$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
dt_trigger_sel	xmc_hrpwm.h	/^      uint32_t dt_trigger_sel: 1;              \/**< Selection of trigger for dead time shadow transfer. Accepts enum XMC_HRPWM_HRC_DT_TR_SEL_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
dtc	xmc_ccu8.h	/^    uint32_t dtc;$/;"	m	union:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154
dthrctl_data	xmc_usbd_regs.h	/^typedef union dthrctl_data {$/;"	u
dthrctl_data_t	xmc_usbd_regs.h	/^} dthrctl_data_t;$/;"	t	typeref:union:dthrctl_data
dtknq1_data	xmc_usbd_regs.h	/^typedef union dtknq1_data {$/;"	u
dtknq1_data_t	xmc_usbd_regs.h	/^} dtknq1_data_t;$/;"	t	typeref:union:dtknq1_data
dtknqr1	xmc_usbd_regs.h	/^	volatile uint32_t dtknqr1;$/;"	m	struct:dwc_otg_dev_global_regs
dtknqr2	xmc_usbd_regs.h	/^	volatile uint32_t dtknqr2;$/;"	m	struct:dwc_otg_dev_global_regs
dtknqr3_dthrctl	xmc_usbd_regs.h	/^	volatile uint32_t dtknqr3_dthrctl;$/;"	m	struct:dwc_otg_dev_global_regs
dtknqr4_fifoemptymsk	xmc_usbd_regs.h	/^	volatile uint32_t dtknqr4_fifoemptymsk;$/;"	m	struct:dwc_otg_dev_global_regs
dtxfsiz	xmc_usbd_regs.h	/^	volatile uint32_t dtxfsiz[15];$/;"	m	struct:dwc_otg_core_global_regs
dtxfsts	xmc_usbd_regs.h	/^	volatile uint32_t dtxfsts;$/;"	m	struct:dwc_otg_dev_in_ep_regs
dtxfsts_data	xmc_usbd_regs.h	/^typedef union dtxfsts_data {$/;"	u
dtxfsts_data_t	xmc_usbd_regs.h	/^} dtxfsts_data_t;$/;"	t	typeref:union:dtxfsts_data
duplex	xmc_eth_phy.h	/^  XMC_ETH_LINK_DUPLEX_t duplex;       \/**< Half or full duplex? *\/$/;"	m	struct:XMC_ETH_PHY_CONFIG
duration	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_FILTER_t            duration;     \/**< Low Pass filter duration in terms of fCCU clock cycles *\/$/;"	m	struct:XMC_CCU4_SLICE_EVENT_CONFIG
duration	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_FILTER_t            duration;     \/**< Low Pass filter duration in terms of fCCU clock cycles. *\/$/;"	m	struct:XMC_CCU8_SLICE_EVENT_CONFIG
dvbusdis	xmc_usbd_regs.h	/^	volatile uint32_t dvbusdis;$/;"	m	struct:dwc_otg_dev_global_regs
dvbuspulse	xmc_usbd_regs.h	/^	volatile uint32_t dvbuspulse;$/;"	m	struct:dwc_otg_dev_global_regs
dwc_dma_t	xmc_usbd_regs.h	/^typedef void* dwc_dma_t;$/;"	t
dwc_otg_core_global_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_core_global_regs {$/;"	s
dwc_otg_core_global_regs_t	xmc_usbd_regs.h	/^} dwc_otg_core_global_regs_t;$/;"	t	typeref:struct:dwc_otg_core_global_regs
dwc_otg_dev_dma_desc	xmc_usbd_regs.h	/^typedef struct dwc_otg_dev_dma_desc {$/;"	s
dwc_otg_dev_dma_desc_t	xmc_usbd_regs.h	/^} dwc_otg_dev_dma_desc_t;$/;"	t	typeref:struct:dwc_otg_dev_dma_desc
dwc_otg_dev_global_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_dev_global_regs {$/;"	s
dwc_otg_dev_if	xmc_usbd_regs.h	/^typedef struct dwc_otg_dev_if {$/;"	s
dwc_otg_dev_if_t	xmc_usbd_regs.h	/^} dwc_otg_dev_if_t;$/;"	t	typeref:struct:dwc_otg_dev_if
dwc_otg_dev_in_ep_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_dev_in_ep_regs {$/;"	s
dwc_otg_dev_in_ep_regs_t	xmc_usbd_regs.h	/^} dwc_otg_dev_in_ep_regs_t;$/;"	t	typeref:struct:dwc_otg_dev_in_ep_regs
dwc_otg_dev_out_ep_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_dev_out_ep_regs {$/;"	s
dwc_otg_dev_out_ep_regs_t	xmc_usbd_regs.h	/^} dwc_otg_dev_out_ep_regs_t;$/;"	t	typeref:struct:dwc_otg_dev_out_ep_regs
dwc_otg_device_global_regs_t	xmc_usbd_regs.h	/^} dwc_otg_device_global_regs_t;$/;"	t	typeref:struct:dwc_otg_dev_global_regs
dwc_otg_hc_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_hc_regs {$/;"	s
dwc_otg_hc_regs_t	xmc_usbd_regs.h	/^} dwc_otg_hc_regs_t;$/;"	t	typeref:struct:dwc_otg_hc_regs
dwc_otg_host_dma_desc	xmc_usbd_regs.h	/^typedef struct dwc_otg_host_dma_desc {$/;"	s
dwc_otg_host_dma_desc_t	xmc_usbd_regs.h	/^} dwc_otg_host_dma_desc_t;$/;"	t	typeref:struct:dwc_otg_host_dma_desc
dwc_otg_host_global_regs	xmc_usbd_regs.h	/^typedef struct dwc_otg_host_global_regs {$/;"	s
dwc_otg_host_global_regs_t	xmc_usbd_regs.h	/^} dwc_otg_host_global_regs_t;$/;"	t	typeref:struct:dwc_otg_host_global_regs
dwc_otg_host_if	xmc_usbd_regs.h	/^typedef struct dwc_otg_host_if {$/;"	s
dwc_otg_host_if_t	xmc_usbd_regs.h	/^} dwc_otg_host_if_t;$/;"	t	typeref:struct:dwc_otg_host_if
dword	xmc_ecat.h	/^  uint32_t dword[4]; \/**< Four 32 bit double word equivalent to 8 16 bit configuration area word. *\/$/;"	m	union:XMC_ECAT_CONFIG
dynamic_fifo	xmc_usbd_regs.h	/^		unsigned dynamic_fifo:1;$/;"	m	struct:hwcfg2_data::__anon22
ebu_ale_mode	xmc_ebu.h	/^      uint32_t ebu_ale_mode         : 1; \/**< ALE mode. Switch the ADV output to be an active high ALE signal instead of active low ADV. (::XMC_EBU_ALE_MODE_t) *\/$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
ebu_arbitration_mode	xmc_ebu.h	/^      uint32_t ebu_arbitration_mode : 2; \/**< Arbitration mode selection (::XMC_EBU_ARB_MODE_t) *\/$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
ebu_arbsync	xmc_ebu.h	/^      uint32_t ebu_arbsync          : 1; \/**< 0 - arbitration inputs are sync; 1 - arbitration inputs are async *\/$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
ebu_asynchronous_address_phase	xmc_ebu.h	/^      uint32_t ebu_asynchronous_address_phase                : 1;  \/**< Asynchronous address phase (::XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_asynchronous_address_phase	xmc_ebu.h	/^      uint32_t ebu_asynchronous_address_phase                : 1; \/**< Asynchronous address phase (::XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_address_wrapping	xmc_ebu.h	/^      uint32_t ebu_burst_address_wrapping                    : 1; \/**< Burst address wrapping (::XMC_EBU_BURST_ADDRESS_WRAPPING_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_buffer_sync_mode	xmc_ebu.h	/^      uint32_t ebu_burst_buffer_sync_mode                    : 1;  \/**< Burst buffer mode (::XMC_EBU_BURST_BUFFER_SYNC_MODE_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_burst_buffer_sync_mode	xmc_ebu.h	/^      uint32_t ebu_burst_buffer_sync_mode                    : 1; \/**< Burst buffer mode (::XMC_EBU_BURST_BUFFER_SYNC_MODE_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_flash_clock_feedback	xmc_ebu.h	/^      uint32_t ebu_burst_flash_clock_feedback                : 1; \/**< Burst flash clock feedback enable\/disable (::XMC_EBU_BURST_FLASH_CLOCK_FEEDBACK_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_flash_clock_mode	xmc_ebu.h	/^      uint32_t ebu_burst_flash_clock_mode                    : 1; \/**< Burst flash clock mode select (::XMC_EBU_BURST_FLASH_CLOCK_MODE_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_length_sync	xmc_ebu.h	/^      uint32_t ebu_burst_length_sync                         : 3;  \/**< Burst length for synchronous burst (::XMC_EBU_BURST_LENGTH_SYNC_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_burst_length_sync	xmc_ebu.h	/^      uint32_t ebu_burst_length_sync                         : 3; \/**< Burst length for synchronous burst (::XMC_EBU_BURST_LENGTH_SYNC_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_burst_signal_sync	xmc_ebu.h	/^      uint32_t ebu_burst_signal_sync                         : 1;  \/**< Early burst signal enable for synchronous burst  (::XMC_EBU_BURST_SIGNAL_SYNC_BURST_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_burst_signal_sync	xmc_ebu.h	/^      uint32_t ebu_burst_signal_sync                         : 1; \/**< Early burst signal enable for synchronous burst (::XMC_EBU_BURST_SIGNAL_SYNC_BURST_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_bus_read_config	xmc_ebu.h	/^  XMC_EBU_BUS_READ_CONFIG_t ebu_bus_read_config; \/**< Read configuration and access parameters structure *\/$/;"	m	struct:XMC_EBU_REGION_READ_CONFIG
ebu_bus_write_config	xmc_ebu.h	/^  XMC_EBU_BUS_WRITE_CONFIG_t ebu_bus_write_config; \/**< Write configuration and access parameters structure *\/$/;"	m	struct:XMC_EBU_REGION_WRITE_CONFIG
ebu_byte_control	xmc_ebu.h	/^      uint32_t ebu_byte_control                              : 2;  \/**< Byte control signal control (::XMC_EBU_BYTE_CONTROL_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_byte_control	xmc_ebu.h	/^      uint32_t ebu_byte_control                              : 2; \/**< Byte control signal control (::XMC_EBU_BYTE_CONTROL_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_clk_config	xmc_ebu.h	/^  XMC_EBU_CLK_CONFIG_t ebu_clk_config;               \/**< Clock configuration structure *\/$/;"	m	struct:XMC_EBU_CONFIG
ebu_clk_mode	xmc_ebu.h	/^      uint32_t ebu_clk_mode           : 1; \/**< Clocking mode (::XMC_EBU_CLK_MODE_t) *\/$/;"	m	struct:XMC_EBU_CLK_CONFIG::__anon201::__anon202
ebu_clock_divide_ratio	xmc_ebu.h	/^      uint32_t ebu_clock_divide_ratio : 2; \/**< Clock divide ratio (::XMC_EBU_CLOCK_DIVIDE_RATIO_t) *\/$/;"	m	struct:XMC_EBU_CLK_CONFIG::__anon201::__anon202
ebu_data_hold_cycles_for_read_accesses	xmc_ebu.h	/^      uint32_t ebu_data_hold_cycles_for_read_accesses: 4;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_data_hold_cycles_for_write_accesses	xmc_ebu.h	/^      uint32_t ebu_data_hold_cycles_for_write_accesses : 4;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_device_addressing_mode	xmc_ebu.h	/^      uint32_t ebu_device_addressing_mode                    : 2;  \/**< Device addressing mode (::XMC_EBU_DEVICE_ADDRESSING_MODE_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_device_addressing_mode	xmc_ebu.h	/^      uint32_t ebu_device_addressing_mode                    : 2; \/**< Device addressing mode (::XMC_EBU_DEVICE_ADDRESSING_MODE_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_device_type	xmc_ebu.h	/^      uint32_t ebu_device_type                               : 4;  \/**< Device type for region (::XMC_EBU_DEVICE_TYPE_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_device_type	xmc_ebu.h	/^      uint32_t ebu_device_type                               : 4; \/**< Device type for region (::XMC_EBU_DEVICE_TYPE_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_div2_clk_mode	xmc_ebu.h	/^      uint32_t ebu_div2_clk_mode      : 1; \/**< DIV2 clocking mode (::XMC_EBU_DIV2_CLK_MODE_t) *\/$/;"	m	struct:XMC_EBU_CLK_CONFIG::__anon201::__anon202
ebu_early_chip_select_sync_burst	xmc_ebu.h	/^      uint32_t ebu_early_chip_select_sync_burst              : 1;  \/**< Early chip select for sync burst (::XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_early_chip_select_sync_burst	xmc_ebu.h	/^      uint32_t ebu_early_chip_select_sync_burst              : 1; \/**< Early chip select for sync burst (::XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_ext_data	xmc_ebu.h	/^      uint32_t ebu_ext_data                                  : 2;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_ext_data	xmc_ebu.h	/^      uint32_t ebu_ext_data                                  : 2;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_extlock	xmc_ebu.h	/^      uint32_t ebu_extlock          : 1; \/**< 0 - ext bus is not locked after the EBU gains ownership; 1 - ext bus is not locked *\/$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
ebu_flash_non_array_access	xmc_ebu.h	/^      uint32_t ebu_flash_non_array_access                    : 1; \/**< flash non-array access (::XMC_EBU_FLASH_NON_ARRAY_ACCESS_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_free_pins_to_gpio	xmc_ebu.h	/^  XMC_EBU_FREE_PINS_TO_GPIO_t ebu_free_pins_to_gpio; \/**< Free allocated EBU ports for GPIO *\/$/;"	m	struct:XMC_EBU_CONFIG
ebu_freq_ext_clk_pin	xmc_ebu.h	/^      uint32_t ebu_freq_ext_clk_pin                          : 2;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_freq_ext_clk_pin	xmc_ebu.h	/^      uint32_t ebu_freq_ext_clk_pin                          : 2;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_init_refresh_commands_counter	xmc_ebu.h	/^      uint32_t ebu_init_refresh_commands_counter          : 4;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_lock_chip_select	xmc_ebu.h	/^      uint32_t ebu_lock_chip_select                          : 1;  \/**< Lock chip select (::XMC_EBU_LOCK_CHIP_SELECT_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_mode_config	xmc_ebu.h	/^  XMC_EBU_MODE_CONFIG_t ebu_mode_config;             \/**< Mode configuration structure *\/$/;"	m	struct:XMC_EBU_CONFIG
ebu_mode_register_set_up_time	xmc_ebu.h	/^      uint32_t ebu_mode_register_set_up_time              : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_programmed_wait_states_for_read_accesses	xmc_ebu.h	/^      uint32_t ebu_programmed_wait_states_for_read_accesses  : 5;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_programmed_wait_states_for_write_accesses	xmc_ebu.h	/^      uint32_t ebu_programmed_wait_states_for_write_accesses : 5;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_read_stages_synch	xmc_ebu.h	/^      uint32_t ebu_read_stages_synch                         : 1; \/**< Read single stage synchronization *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_recovery_cycles_after_read_accesses	xmc_ebu.h	/^      uint32_t ebu_recovery_cycles_after_read_accesses       : 3;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_recovery_cycles_after_write_accesses	xmc_ebu.h	/^      uint32_t ebu_recovery_cycles_after_write_accesses      : 3;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_recovery_cycles_between_different_regions	xmc_ebu.h	/^      uint32_t ebu_recovery_cycles_between_different_regions : 4;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon209::__anon210
ebu_recovery_cycles_between_different_regions	xmc_ebu.h	/^      uint32_t ebu_recovery_cycles_between_different_regions : 4;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon213::__anon214
ebu_region_no	xmc_ebu.h	/^  const uint32_t ebu_region_no;                    \/**< Number of refresh counter period *\/$/;"	m	struct:XMC_EBU_REGION_WRITE_CONFIG
ebu_region_no	xmc_ebu.h	/^  const uint32_t ebu_region_no;                  \/**< Number of region*\/$/;"	m	struct:XMC_EBU_REGION_READ_CONFIG
ebu_row_precharge_delay_counter	xmc_ebu.h	/^      uint32_t ebu_row_precharge_delay_counter            : 4;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_row_precharge_time_counter	xmc_ebu.h	/^      uint32_t ebu_row_precharge_time_counter             : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_auto_refresh	xmc_ebu.h	/^      uint32_t ebu_sdram_auto_refresh                     : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_auto_self_refresh	xmc_ebu.h	/^      uint32_t ebu_sdram_auto_self_refresh                : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_burst_length	xmc_ebu.h	/^      uint32_t ebu_sdram_burst_length                     : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
ebu_sdram_casclk_mode	xmc_ebu.h	/^      uint32_t ebu_sdram_casclk_mode                      : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
ebu_sdram_clk_mode	xmc_ebu.h	/^      uint32_t ebu_sdram_clk_mode                         : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_clk_output	xmc_ebu.h	/^      uint32_t ebu_sdram_clk_output                       : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_cold_start	xmc_ebu.h	/^      uint32_t ebu_sdram_cold_start: 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
ebu_sdram_delay_on_power_down_exit	xmc_ebu.h	/^      uint32_t ebu_sdram_delay_on_power_down_exit         : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_extended_operation_bank_select	xmc_ebu.h	/^      uint32_t ebu_sdram_extended_operation_bank_select   : 4;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
ebu_sdram_extended_operation_mode	xmc_ebu.h	/^      uint32_t ebu_sdram_extended_operation_mode          : 12;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
ebu_sdram_extended_refresh_counter_period	xmc_ebu.h	/^      uint32_t ebu_sdram_extended_refresh_counter_period  : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_mask_for_bank_tag	xmc_ebu.h	/^      uint32_t ebu_sdram_mask_for_bank_tag                : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_mask_for_row_tag	xmc_ebu.h	/^      uint32_t ebu_sdram_mask_for_row_tag                 : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_num_refresh_cmnds	xmc_ebu.h	/^      uint32_t ebu_sdram_num_refresh_cmnds                : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_num_refresh_counter_period	xmc_ebu.h	/^      uint32_t ebu_sdram_num_refresh_counter_period       : 6;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_pwr_mode	xmc_ebu.h	/^      uint32_t ebu_sdram_pwr_mode                         : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_row_cycle_time_counter	xmc_ebu.h	/^      uint32_t ebu_sdram_row_cycle_time_counter           : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_row_cycle_time_counter_extension	xmc_ebu.h	/^      uint32_t ebu_sdram_row_cycle_time_counter_extension : 3;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_row_to_column_delay_counter	xmc_ebu.h	/^      uint32_t ebu_sdram_row_to_column_delay_counter      : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_sdram_self_refresh_entry	xmc_ebu.h	/^      uint32_t ebu_sdram_self_refresh_entry               : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_self_refresh_exit	xmc_ebu.h	/^      uint32_t ebu_sdram_self_refresh_exit                : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_self_refresh_exit_delay	xmc_ebu.h	/^      uint32_t ebu_sdram_self_refresh_exit_delay          : 8;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
ebu_sdram_tristate	xmc_ebu.h	/^      uint32_t ebu_sdram_tristate   : 1; \/**< 0 - SDRAM cannot be shared; 1 - SDRAM can be shared *\/$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
ebu_sdram_width_of_column_address	xmc_ebu.h	/^      uint32_t ebu_sdram_width_of_column_address          : 2;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon215::__anon216
ebu_wait_control	xmc_ebu.h	/^      uint32_t ebu_wait_control                              : 2;  \/**< External wait control (::XMC_EBU_WAIT_CONTROL_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_wait_control	xmc_ebu.h	/^      uint32_t ebu_wait_control                              : 2; \/**< External wait control (::XMC_EBU_WAIT_CONTROL_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
ebu_wait_signal_polarity	xmc_ebu.h	/^      uint32_t ebu_wait_signal_polarity                      : 1;  \/**< Reversed polarity at WAIT (::XMC_EBU_WAIT_SIGNAL_POLARITY_t) *\/$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
ebu_wait_signal_polarity	xmc_ebu.h	/^      uint32_t ebu_wait_signal_polarity                      : 1; \/**< Reversed polarity at WAIT (::XMC_EBU_WAIT_SIGNAL_POLARITY_t) *\/$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
edge	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t  edge;         \/**< Select the event edge of the input signal.$/;"	m	struct:XMC_CCU4_SLICE_EVENT_CONFIG
edge	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_t  edge;         \/**< Select the event edge of the input signal.$/;"	m	struct:XMC_CCU8_SLICE_EVENT_CONFIG
edge	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_EDGE_SEL_t   edge;         \/**< Active edge of mapped_input *\/$/;"	m	struct:XMC_HRPWM_CSG_INPUT_CONFIG
edge_detection	xmc_eru.h	/^      uint32_t edge_detection: 2;         \/**< Configure the event trigger edge(FE, RE). $/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
emptyintr	xmc_usbd_regs.h	/^		unsigned emptyintr:1;$/;"	m	struct:diepint_data::__anon30
emux_channel_number	xmc_vadc.h	/^      uint32_t emux_channel_number      :3;   \/**< Converted external multiplexer channel number.$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
emux_channel_number	xmc_vadc.h	/^      uint32_t emux_channel_number      :3;   \/**< Converted external multiplexer channel number.$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
emux_channel_select_style	xmc_vadc.h	/^          uint32_t emux_channel_select_style : 1;  \/**< Selects the style of configuring the \\b connected_channel$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
emux_coding	xmc_vadc.h	/^          uint32_t emux_coding               : 1;  \/**< Select Binary or Gray coding. Uses @ref XMC_VADC_GROUP_EMUXCODE_t*\/$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
emux_config	xmc_vadc.h	/^    XMC_VADC_GROUP_EMUXCFG_t emux_config;    \/**< External multiplexer related configurations *\/$/;"	m	struct:XMC_VADC_GROUP_CONFIG
emux_mode	xmc_vadc.h	/^          uint32_t emux_mode                 : 2;  \/**< Selects the external multiplexer modes: Steady, Single Mode, step etc$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
en_utmi_sleep	xmc_usbd_regs.h	/^		unsigned en_utmi_sleep:1;$/;"	m	struct:glpmctl_data::__anon25
ena32khzs	xmc_usbd_regs.h	/^		unsigned ena32khzs:1;$/;"	m	struct:dcfg_data::__anon27
ena32khzs	xmc_usbd_regs.h	/^		unsigned ena32khzs:1;$/;"	m	struct:hcfg_data::__anon42
enable_auto_negotiate	xmc_eth_phy.h	/^  bool enable_auto_negotiate;         \/**< Enable auto-negotiate? *\/$/;"	m	struct:XMC_ETH_PHY_CONFIG
enable_auto_scan	xmc_vadc.h	/^          uint32_t enable_auto_scan   : 1;  \/**< Enables the continuous conversion mode. Conversion completion$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
enable_dc_latch_in	xmc_ecat.h	/^    uint32_t enable_dc_latch_in : 1;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
enable_dc_sync_out	xmc_ecat.h	/^    uint32_t enable_dc_sync_out : 1;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
enable_dead_time_channel1	xmc_ccu8.h	/^      uint32_t enable_dead_time_channel1 : 1; \/**< Enable dead time for Compare Channel-1 *\/$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
enable_dead_time_channel2	xmc_ccu8.h	/^      uint32_t enable_dead_time_channel2 : 1; \/**< Enable dead time for Compare Channel-2 *\/$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
enable_dst_linked_list	xmc_dma.h	/^      uint32_t enable_dst_linked_list: 1;       \/**< Enable destination linked list? *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
enable_dst_scatter	xmc_dma.h	/^      uint32_t enable_dst_scatter: 1;           \/**< Enable destination scatter? *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
enable_dst_scatter	xmc_dma.h	/^      uint32_t enable_dst_scatter: 1;           \/**< Enable destination scatter? *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
enable_enhanced_link_p0	xmc_ecat.h	/^    uint32_t enable_enhanced_link_p0 : 1;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
enable_enhanced_link_p1	xmc_ecat.h	/^    uint32_t enable_enhanced_link_p1 : 1;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
enable_integrator_coupling	xmc_dsd.h	/^      uint32_t enable_integrator_coupling : 1;  \/**< Only enable AUX filter when Integrator is enabled*\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195::__anon196
enable_interrupt	xmc_dma.h	/^      uint32_t enable_interrupt: 1;             \/**< Enable interrupts? *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
enable_interrupt	xmc_dma.h	/^      uint32_t enable_interrupt: 1;             \/**< Enable interrupts? *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
enable_loop_back	xmc_eth_phy.h	/^  bool enable_loop_back;              \/**< Enable loop-back? *\/$/;"	m	struct:XMC_ETH_PHY_CONFIG
enable_oschp	xmc4_scu.h	/^  bool                                  enable_oschp;       \/**< Enable external high precision oscillator.$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
enable_osculp	xmc4_scu.h	/^  bool                                  enable_osculp;      \/**< Enable external ultra low power oscillator.$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
enable_output_trigger	xmc_eru.h	/^      uint32_t enable_output_trigger: 1;  \/**< Enables the generation of trigger pulse(PE), for the configured edge $/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
enable_pattern_detection	xmc_eru.h	/^      uint32_t enable_pattern_detection: 1;  \/**< Enable generation of(GEEN) event for pattern detection result change.$/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
enable_rstreq	xmc_ecat.h	/^      uint32_t enable_rstreq: 1;     \/**< Master can trigger a reset of the XMC4700 \/ XMC4800 (::bool) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
enable_src_gather	xmc_dma.h	/^      uint32_t enable_src_gather: 1;            \/**< Enable source gather? *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
enable_src_gather	xmc_dma.h	/^      uint32_t enable_src_gather: 1;            \/**< Enable source gather? *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
enable_src_linked_list	xmc_dma.h	/^      uint32_t enable_src_linked_list: 1;       \/**< Enable source linked list? *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
enable_step0	xmc_vadc.h	/^      uint32_t enable_step0             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step1	xmc_vadc.h	/^      uint32_t enable_step1             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step2	xmc_vadc.h	/^      uint32_t enable_step2             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step3	xmc_vadc.h	/^      uint32_t enable_step3             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step4	xmc_vadc.h	/^      uint32_t enable_step4             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step5	xmc_vadc.h	/^      uint32_t enable_step5             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step6	xmc_vadc.h	/^      uint32_t enable_step6             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enable_step7	xmc_vadc.h	/^      uint32_t enable_step7             :1;  \/**< Should the step be added to the sequence *\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
enaprb	xmc_usbd_regs.h	/^		unsigned enaprb:1;$/;"	m	struct:adpctl_data::__anon26
enasns	xmc_usbd_regs.h	/^		unsigned enasns:1;$/;"	m	struct:adpctl_data::__anon26
enbl_sleep_gating	xmc_usbd_regs.h	/^		unsigned enbl_sleep_gating:1;$/;"	m	struct:pcgcctl_data::__anon60
endpoint_in_register	xmc_usbd.h	/^  dwc_otg_dev_in_ep_regs_t *endpoint_in_register[(uint8_t)XMC_USBD_NUM_EPS];\/**< IN Endpoint register interface *\/$/;"	m	struct:XMC_USBD_DEVICE
endpoint_out_register	xmc_usbd.h	/^  dwc_otg_dev_out_ep_regs_t *endpoint_out_register[(uint8_t)XMC_USBD_NUM_EPS];\/**< OUT Endpoint register interface *\/$/;"	m	struct:XMC_USBD_DEVICE
enumdone	xmc_usbd_regs.h	/^		unsigned enumdone:1;$/;"	m	struct:gintmsk_data::__anon9
enumdone	xmc_usbd_regs.h	/^		unsigned enumdone:1;$/;"	m	struct:gintsts_data::__anon10
enumspd	xmc_usbd_regs.h	/^		unsigned enumspd:2;$/;"	m	struct:dsts_data::__anon29
eol	xmc_usbd_regs.h	/^		unsigned eol:1;$/;"	m	struct:host_dma_desc_sts::__anon58
eopframe	xmc_usbd_regs.h	/^		unsigned eopframe:1;$/;"	m	struct:gintmsk_data::__anon9
eopframe	xmc_usbd_regs.h	/^		unsigned eopframe:1;$/;"	m	struct:gintsts_data::__anon10
ep	xmc_usbd.h	/^  XMC_USBD_EP_t ep[8];                                                     	\/**< Endpoints of the USB device. It is of type ::XMC_USBD_EP_t *\/$/;"	m	struct:XMC_USBD_DEVICE
ep	xmc_usbd_regs.h	/^	} ep;$/;"	m	union:daint_data	typeref:struct:daint_data::__anon32
ep_dir0	xmc_usbd_regs.h	/^		unsigned ep_dir0:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir1	xmc_usbd_regs.h	/^		unsigned ep_dir1:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir10	xmc_usbd_regs.h	/^		unsigned ep_dir10:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir11	xmc_usbd_regs.h	/^		unsigned ep_dir11:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir12	xmc_usbd_regs.h	/^		unsigned ep_dir12:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir13	xmc_usbd_regs.h	/^		unsigned ep_dir13:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir14	xmc_usbd_regs.h	/^		unsigned ep_dir14:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir15	xmc_usbd_regs.h	/^		unsigned ep_dir15:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir2	xmc_usbd_regs.h	/^		unsigned ep_dir2:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir3	xmc_usbd_regs.h	/^		unsigned ep_dir3:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir4	xmc_usbd_regs.h	/^		unsigned ep_dir4:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir5	xmc_usbd_regs.h	/^		unsigned ep_dir5:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir6	xmc_usbd_regs.h	/^		unsigned ep_dir6:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir7	xmc_usbd_regs.h	/^		unsigned ep_dir7:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir8	xmc_usbd_regs.h	/^		unsigned ep_dir8:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_dir9	xmc_usbd_regs.h	/^		unsigned ep_dir9:2;$/;"	m	struct:hwcfg1_data::__anon21
ep_max_packet_size	xmc_usbh.h	/^  uint16_t  ep_max_packet_size;     \/**< Maximum packet size for the selected pipe*\/$/;"	m	struct:XMC_USBH0_pipe
ep_type	xmc_usbh.h	/^  uint8_t   ep_type;                \/**< Endpoint type for selected pipe*\/$/;"	m	struct:XMC_USBH0_pipe
epdir	xmc_usbd_regs.h	/^		unsigned epdir:1;$/;"	m	struct:hcchar_data::__anon51
epdis	xmc_usbd_regs.h	/^		unsigned epdis:1;$/;"	m	struct:depctl_data::__anon36
epdisabled	xmc_usbd_regs.h	/^		unsigned epdisabled:1;$/;"	m	struct:diepint_data::__anon30
epdisabled	xmc_usbd_regs.h	/^		unsigned epdisabled:1;$/;"	m	struct:doepint_data::__anon31
epena	xmc_usbd_regs.h	/^		unsigned epena:1;$/;"	m	struct:depctl_data::__anon36
epinfobase	xmc_usbd_regs.h	/^		unsigned epinfobase:16;$/;"	m	struct:gdfifocfg_data::__anon61
epmismatch	xmc_usbd_regs.h	/^		unsigned epmismatch:1;$/;"	m	struct:gintmsk_data::__anon9
epmismatch	xmc_usbd_regs.h	/^		unsigned epmismatch:1;$/;"	m	struct:gintsts_data::__anon10
epmscnt	xmc_usbd_regs.h	/^		unsigned epmscnt:5;$/;"	m	struct:dcfg_data::__anon27
epnum	xmc_usbd_regs.h	/^		unsigned epnum:4;$/;"	m	struct:device_grxsts_data::__anon11
epnum	xmc_usbd_regs.h	/^		unsigned epnum:4;$/;"	m	struct:hcchar_data::__anon51
epnums0_5	xmc_usbd_regs.h	/^		unsigned epnums0_5:24;$/;"	m	struct:dtknq1_data::__anon34
eptype	xmc_usbd_regs.h	/^		unsigned eptype:2;$/;"	m	struct:depctl_data::__anon36
eptype	xmc_usbd_regs.h	/^		unsigned eptype:2;$/;"	m	struct:hcchar_data::__anon51
erlysuspend	xmc_usbd_regs.h	/^		unsigned erlysuspend:1;$/;"	m	struct:gintmsk_data::__anon9
erlysuspend	xmc_usbd_regs.h	/^		unsigned erlysuspend:1;$/;"	m	struct:gintsts_data::__anon10
errticerr	xmc_usbd_regs.h	/^		unsigned errticerr:1;$/;"	m	struct:dsts_data::__anon29
ess_reg_restored	xmc_usbd_regs.h	/^		unsigned ess_reg_restored:1;$/;"	m	struct:pcgcctl_data::__anon60
event	xmc_usbh.h	/^  uint8_t   event;                  \/**< Holds pipe specific event flags*\/$/;"	m	struct:XMC_USBH0_pipe
event_connect	xmc_usbd.h	/^  uint32_t event_connect       :  1;    						\/**< Signal Connect event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_connect	xmc_usbh.h	/^  uint32_t event_connect      :  1;     \/**< Signal Connect event *\/$/;"	m	struct:XMC_USBH_CAPABILITIES
event_disconnect	xmc_usbd.h	/^  uint32_t event_disconnect    :  1;    						\/**< Signal Disconnect event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_disconnect	xmc_usbh.h	/^  uint32_t event_disconnect   :  1;     \/**< Signal Disconnect event *\/$/;"	m	struct:XMC_USBH_CAPABILITIES
event_gen_criteria	xmc_vadc.h	/^          uint32_t event_gen_criteria         : 2;  \/**< When should an event be generated?$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
event_gen_enable	xmc_vadc.h	/^          uint32_t event_gen_enable        : 1;  \/**< Generates an event on availability of new result. *\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
event_gen_enable	xmc_vadc.h	/^          uint32_t event_gen_enable        : 1;  \/**< Generates an event on availability of new result. *\/$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
event_high_speed	xmc_usbd.h	/^  uint32_t event_high_speed    :  1;    						\/**< Signal switch to High-speed event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_overcurrent	xmc_usbh.h	/^  uint32_t event_overcurrent  :  1;     \/**< Signal Overcurrent event *\/$/;"	m	struct:XMC_USBH_CAPABILITIES
event_power_off	xmc_usbd.h	/^  uint32_t event_power_off     :  1;    						\/**< Signal Power Off event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_power_on	xmc_usbd.h	/^  uint32_t event_power_on      :  1;    						\/**< Signal Power On event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_remote_wakeup	xmc_usbd.h	/^  uint32_t event_remote_wakeup :  1;    						\/**< Signal Remote Wake up event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_reset	xmc_usbd.h	/^  uint32_t event_reset         :  1;    						\/**< Signal Reset event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_resume	xmc_usbd.h	/^  uint32_t event_resume        :  1;    						\/**< Signal Resume event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
event_suspend	xmc_usbd.h	/^  uint32_t event_suspend       :  1;    						\/**< Signal Suspend event*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
ext_start_mode	xmc_hrpwm.h	/^      uint32_t ext_start_mode: 2;            \/**< Slope external start mode. Accepts enum XMC_HRPWM_CSG_SLOPE_EXT_START_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
ext_stop_mode	xmc_hrpwm.h	/^      uint32_t ext_stop_mode: 2;             \/**< Slope external stop mode. Accepts enum XMC_HRPWM_CSG_SLOPE_EXT_STOP_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
extended_status	xmc_eth_mac.h	/^  uint32_t extended_status;        \/**< Extended status *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
external_error_enable	xmc_posif.h	/^      uint32_t external_error_enable: 1;  \/**< Should external errors lead to Wrong Hall event? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
external_error_level	xmc_posif.h	/^      uint32_t external_error_level: 1;   \/**< What should be the active level of external error signal? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
external_error_port	xmc_posif.h	/^      uint32_t external_error_port: 2;    \/**< Of the 4 external error ports, which one is to be considered? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
external_pullup	xmc_ledts.h	/^      uint32_t external_pullup:1;       \/**< Disable or enable external pull-up on touch pin(EPULL).$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231::__anon232
external_trigger	xmc_vadc.h	/^          uint32_t external_trigger   : 1;  \/**< Conversion requests are raised on an external trigger. *\/$/;"	m	struct:XMC_VADC_QUEUE_ENTRY::__anon82::__anon83
external_trigger	xmc_vadc.h	/^          uint32_t external_trigger   : 1;  \/**< Conversions be initiated by external hardware trigger *\/$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
external_trigger	xmc_vadc.h	/^          uint32_t external_trigger  : 1;  \/**< Are external triggers supported? *\/$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon86::__anon87
fast_compare_result	xmc_vadc.h	/^      uint32_t fast_compare_result      :1;   \/**< Fast compare result if conversion mode is fast compare mode.*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
fast_compare_result	xmc_vadc.h	/^      uint32_t fast_compare_result      :1;   \/**< Fast compare result if conversion mode is fast compare mode.*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
fccu_clkdiv	xmc4_scu.h	/^  uint8_t                               fccu_clkdiv;        \/**< Ratio of fSys to fCCU. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
fce_cfg_update	xmc_fce.h	/^  XMC_FCE_CONFIG_t fce_cfg_update; \/**< FCE CFG register update *\/$/;"	m	struct:XMC_FCE
fcpu_clkdiv	xmc4_scu.h	/^  uint8_t                               fcpu_clkdiv;        \/**< Ratio of fSys to fCPU. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
fetsusp	xmc_usbd_regs.h	/^		unsigned fetsusp:1;$/;"	m	struct:gintmsk_data::__anon9
fetsusp	xmc_usbd_regs.h	/^		unsigned fetsusp:1;$/;"	m	struct:gintsts_data::__anon10
fifo	xmc_usbd.h	/^  volatile uint32_t *fifo[(uint8_t)XMC_USBD_NUM_TX_FIFOS];                  \/**< Transmit fifo interface *\/$/;"	m	struct:XMC_USBD_DEVICE
fifo_base	xmc_can.h	/^  uint8_t fifo_base;    \/**< points to the actual target object(Base object) within a FIFO\/Gateway structure. Range :0-63*\/$/;"	m	struct:XMC_CAN_FIFO_CONFIG
fifo_bottom	xmc_can.h	/^  uint8_t fifo_bottom;    \/**< points to the first element(slave object) in a FIFO structure.Range :0-63*\/$/;"	m	struct:XMC_CAN_FIFO_CONFIG
fifo_enable	xmc_ccu4.h	/^      uint32_t fifo_enable : 1;      \/**< Should the capture registers be setup as a FIFO?(Extended capture mode)*\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
fifo_enable	xmc_ccu8.h	/^      uint32_t fifo_enable : 1;      \/**< Should the capture registers be setup as a FIFO?(Extended capture mode) *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
fifo_top	xmc_can.h	/^  uint8_t fifo_top;     \/**< points to the last element(slave object) in a FIFO structure. Range :0-63*\/$/;"	m	struct:XMC_CAN_FIFO_CONFIG
fifosize_data	xmc_usbd_regs.h	/^typedef union fifosize_data {$/;"	u
fifosize_data_t	xmc_usbd_regs.h	/^} fifosize_data_t;$/;"	t	typeref:union:fifosize_data
filter	xmc_dsd.h	/^  XMC_DSD_CH_FILTER_CONFIG_t     *const filter;      \/**< Pointer to the filter configuration *\/$/;"	m	struct:XMC_DSD_CONFIG
filter	xmc_posif.h	/^      uint32_t filter: 3; \/**< Input filter configuration *\/$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
filter_control	xmc_hrpwm.h	/^      uint32_t filter_control: 2;     \/**< Select the filter application condition$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
filter_enable	xmc_hrpwm.h	/^      uint32_t filter_enable: 1;      \/**< Enable comparator output filter. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
filter_start_value	xmc_dsd.h	/^  uint32_t filter_start_value;	  \/**< This parameter can be in range of 4 - decimation_factor[dec]*\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG
filter_type	xmc_dsd.h	/^      uint32_t filter_type                : 2;  \/**< This parameter can take a value of XMC_DSD_CH_FILTER_TYPE_t *\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195::__anon196
filter_type	xmc_dsd.h	/^      uint32_t filter_type: 2;			\/**< This parameter can take a value of XMC_DSD_CH_FILTER_TYPE_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon189::__anon190
filter_window	xmc_hrpwm.h	/^      uint32_t filter_window: 4;      \/**< Select the comparator output filter window *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
first_pad_turn	xmc_ledts.h	/^      uint32_t first_pad_turn:3;        \/**< This bit-field denotes TSIN[x] pin on which oscillations are measured$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231::__anon232
fixed_prescaler_enable	xmc_hrpwm.h	/^      uint32_t fixed_prescaler_enable: 1;    \/**< Fixed pre-scaler, 0:enabled, 1:disabled *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
flag_output_condition_ch0	xmc_vadc.h	/^          uint32_t flag_output_condition_ch0 : 1; \/**< Condition for which the boundary flag should change.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
flag_output_condition_ch1	xmc_vadc.h	/^          uint32_t flag_output_condition_ch1 : 1; \/**< Condition for which the boundary flag should change.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
flag_output_condition_ch2	xmc_vadc.h	/^          uint32_t flag_output_condition_ch2 : 1; \/**< Condition for which the boundary flag should change.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
flag_output_condition_ch3	xmc_vadc.h	/^          uint32_t flag_output_condition_ch3 : 1; \/**< Condition for which the boundary flag should change.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
float_limit	xmc_ccu4.h	/^  uint32_t float_limit : 4;            \/**< The max value which the prescaler divider can increment to *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG
float_limit	xmc_ccu4.h	/^  uint32_t float_limit : 4;          \/**< The max value which the prescaler divider can increment to *\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG
float_limit	xmc_ccu8.h	/^  uint32_t float_limit : 4;            \/**< The max value which the prescaler divider can increment to.$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG
float_limit	xmc_ccu8.h	/^  uint32_t float_limit : 4;          \/**< The max value which the prescaler divider can increment to *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG
fn	xmc_usbd_regs.h	/^		unsigned fn:4;$/;"	m	struct:device_grxsts_data::__anon11
fnctl	xmc_ledts.h	/^    uint32_t fnctl;$/;"	m	union:XMC_LEDTS_LED_CONFIG::__anon225
fnctl	xmc_ledts.h	/^    uint32_t fnctl;$/;"	m	union:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231
fnctl	xmc_ledts.h	/^    uint32_t fnctl;$/;"	m	union:XMC_LEDTS_TS_CONFIG_BASIC::__anon227
force_dev_mode	xmc_usbd_regs.h	/^		unsigned force_dev_mode:1;$/;"	m	struct:gusbcfg_data::__anon7
force_host_mode	xmc_usbd_regs.h	/^		unsigned force_host_mode:1;$/;"	m	struct:gusbcfg_data::__anon7
fperipheral_clkdiv	xmc4_scu.h	/^  uint8_t                               fperipheral_clkdiv; \/**< Ratio of fSYS to fPERI. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
frame_end	xmc_eth_mac.h	/^  uint8_t *frame_end;              \/**< End of assembled frame fragments *\/$/;"	m	struct:XMC_ETH_MAC
frame_length	xmc_i2s.h	/^  uint8_t frame_length;                    \/**< Number of data bits transferred after a change of signal WA (data frame). \\n$/;"	m	struct:XMC_I2S_CH_CONFIG
frame_length	xmc_uart.h	/^  uint8_t frame_length;                      \/**< Indicates nmber of bits in a frame. Configured as USIC channel frame length. \\n $/;"	m	struct:XMC_UART_CH_CONFIG
framenum	xmc_usbd_regs.h	/^		unsigned framenum:11;$/;"	m	struct:dev_dma_desc_sts::__anon40
framenum	xmc_usbd_regs.h	/^		unsigned framenum:11;$/;"	m	struct:dev_dma_desc_sts::__anon41
frequency	xmc_dsd.h	/^      uint32_t frequency: 4;         \/**< Frequency divider value of PWM signal. This parameter can take a value of XMC_DSD_GENERATOR_CLKDIV_t *\/$/;"	m	struct:XMC_DSD_GENERATOR_CONFIG::__anon185::__anon186
frint	xmc_usbd_regs.h	/^		unsigned frint:16;$/;"	m	struct:hfir_data::__anon43
frlisten	xmc_usbd_regs.h	/^		unsigned frlisten:2;$/;"	m	struct:hcfg_data::__anon42
frm_list_roll	xmc_usbd_regs.h	/^		unsigned frm_list_roll:1;$/;"	m	struct:hcint_data::__anon53
frm_list_roll	xmc_usbd_regs.h	/^		unsigned frm_list_roll:1;$/;"	m	struct:hcintmsk_data::__anon54
frmovrun	xmc_usbd_regs.h	/^		unsigned frmovrun:1;$/;"	m	struct:hcint_data::__anon53
frmovrun	xmc_usbd_regs.h	/^		unsigned frmovrun:1;$/;"	m	struct:hcintmsk_data::__anon54
frnum	xmc_usbd_regs.h	/^		unsigned frnum:16;$/;"	m	struct:hfnum_data::__anon44
frrem	xmc_usbd_regs.h	/^		unsigned frrem:16;$/;"	m	struct:hfnum_data::__anon44
fs_phy_type	xmc_usbd_regs.h	/^		unsigned fs_phy_type:2;$/;"	m	struct:hwcfg2_data::__anon22
fsintf	xmc_usbd_regs.h	/^		unsigned fsintf:1;$/;"	m	struct:gusbcfg_data::__anon7
fslspclksel	xmc_usbd_regs.h	/^		unsigned fslspclksel:2;$/;"	m	struct:hcfg_data::__anon42
fslssupp	xmc_usbd_regs.h	/^		unsigned fslssupp:1;$/;"	m	struct:hcfg_data::__anon42
fstdby_clksrc	xmc4_scu.h	/^  XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      \/**< Standby clock source. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
fsys_clkdiv	xmc4_scu.h	/^  uint8_t                               fsys_clkdiv;        \/**< Ratio of fPLL to fSYS. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
fsys_clksrc	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        \/**< Choice of system clock. *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
g_arbcfg	xmc_vadc.h	/^       uint32_t g_arbcfg;$/;"	m	union:XMC_VADC_GROUP_CONFIG::__anon104
g_bound	xmc_vadc.h	/^       uint32_t g_bound;$/;"	m	union:XMC_VADC_GROUP_CONFIG::__anon102
g_emuxctr	xmc_vadc.h	/^       uint32_t g_emuxctr;$/;"	m	union:XMC_VADC_GROUP_EMUXCFG::__anon100
g_iclass0	xmc_vadc.h	/^       uint32_t g_iclass0;$/;"	m	union:XMC_VADC_GROUP_CLASS::__anon98
g_rcr	xmc_vadc.h	/^       uint32_t g_rcr;$/;"	m	union:XMC_VADC_RESULT_CONFIG::__anon106
gahbcfg	xmc_usbd_regs.h	/^	volatile uint32_t gahbcfg;$/;"	m	struct:dwc_otg_core_global_regs
gahbcfg_data	xmc_usbd_regs.h	/^typedef union gahbcfg_data {$/;"	u
gahbcfg_data_t	xmc_usbd_regs.h	/^} gahbcfg_data_t;$/;"	t	typeref:union:gahbcfg_data
gate_signal	xmc_vadc.h	/^          uint32_t gate_signal             : 4;  \/**< Select one of the 16 possibilities for gating. Uses @ref$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
gate_signal	xmc_vadc.h	/^          uint32_t gate_signal             : 4;  \/**< Select one of the 16 possibilities for gating.$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
gatehclk	xmc_usbd_regs.h	/^		unsigned gatehclk:1;$/;"	m	struct:pcgcctl_data::__anon60
gateway_base	xmc_can.h	/^  uint8_t gateway_base;       \/**< points to the actual target object within a FIFO\/Gateway structure. Range :0-63*\/$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_bottom	xmc_can.h	/^  uint8_t gateway_bottom;       \/**< points to the first element(gateway destination object) in a FIFO structure. Range :0-63*\/$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_data_copy	xmc_can.h	/^  bool gateway_data_copy;  \/**< Data fields in registers MODATALn and MODATAHn of the gateway source object (after storing the received frame in the source)$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_data_frame_send	xmc_can.h	/^  bool gateway_data_frame_send;   \/**< TXRQ updated in the gateway destination object after the internal transfer from the gateway source$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_data_length_code_copy	xmc_can.h	/^  bool gateway_data_length_code_copy; \/**< Data length code of the gateway source object (after storing the received frame in the source) is copied to the$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_identifier_copy	xmc_can.h	/^  bool gateway_identifier_copy;   \/**< The identifier of the gateway source object (after storing the received frame in the source) is copied$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gateway_top	xmc_can.h	/^  uint8_t gateway_top;        \/**< points to the last element(gateway destination object) in a FIFO structure.  Range :0-63*\/$/;"	m	struct:XMC_CAN_GATEWAY_CONFIG
gc	xmc_hrpwm.h	/^    uint32_t gc;                               \/**< General high resolution channel configuration *\/$/;"	m	union:XMC_HRPWM_HRC_CONFIG::__anon120
gdfifocfg	xmc_usbd_regs.h	/^		unsigned gdfifocfg:16;$/;"	m	struct:gdfifocfg_data::__anon61
gdfifocfg	xmc_usbd_regs.h	/^	volatile uint32_t gdfifocfg;$/;"	m	struct:dwc_otg_core_global_regs
gdfifocfg_data	xmc_usbd_regs.h	/^typedef union gdfifocfg_data {$/;"	u
gdfifocfg_data_t	xmc_usbd_regs.h	/^} gdfifocfg_data_t;$/;"	t	typeref:union:gdfifocfg_data
generate_interrupt	xmc_vadc.h	/^          uint32_t generate_interrupt : 1;  \/**< Generates a queue request source event *\/$/;"	m	struct:XMC_VADC_QUEUE_ENTRY::__anon82::__anon83
generator_conf	xmc_dsd.h	/^    uint32_t generator_conf;         \/**< Carrier generator configuration register(CGCFG)*\/$/;"	m	union:XMC_DSD_GENERATOR_CONFIG::__anon185
ggpio	xmc_usbd_regs.h	/^	volatile uint32_t ggpio;$/;"	m	struct:dwc_otg_core_global_regs
ggpio_data	xmc_usbd_regs.h	/^typedef union ggpio_data {$/;"	u
ggpio_data_t	xmc_usbd_regs.h	/^} ggpio_data_t;$/;"	t	typeref:union:ggpio_data
ghwcfg1	xmc_usbd_regs.h	/^	volatile uint32_t ghwcfg1;$/;"	m	struct:dwc_otg_core_global_regs
ghwcfg2	xmc_usbd_regs.h	/^	volatile uint32_t ghwcfg2;$/;"	m	struct:dwc_otg_core_global_regs
ghwcfg3	xmc_usbd_regs.h	/^	volatile uint32_t ghwcfg3;$/;"	m	struct:dwc_otg_core_global_regs
ghwcfg4	xmc_usbd_regs.h	/^	volatile uint32_t ghwcfg4;$/;"	m	struct:dwc_otg_core_global_regs
gi2cctl	xmc_usbd_regs.h	/^	volatile uint32_t gi2cctl;$/;"	m	struct:dwc_otg_core_global_regs
gi2cctl_data	xmc_usbd_regs.h	/^typedef union gi2cctl_data {$/;"	u
gi2cctl_data_t	xmc_usbd_regs.h	/^} gi2cctl_data_t;$/;"	t	typeref:union:gi2cctl_data
ginnakeff	xmc_usbd_regs.h	/^		unsigned ginnakeff:1;$/;"	m	struct:gintmsk_data::__anon9
ginnakeff	xmc_usbd_regs.h	/^		unsigned ginnakeff:1;$/;"	m	struct:gintsts_data::__anon10
gintmsk	xmc_usbd_regs.h	/^	volatile uint32_t gintmsk;$/;"	m	struct:dwc_otg_core_global_regs
gintmsk_data	xmc_usbd_regs.h	/^typedef union gintmsk_data {$/;"	u
gintmsk_data_t	xmc_usbd_regs.h	/^} gintmsk_data_t;$/;"	t	typeref:union:gintmsk_data
gintsts	xmc_usbd_regs.h	/^	volatile uint32_t gintsts;$/;"	m	struct:dwc_otg_core_global_regs
gintsts_data	xmc_usbd_regs.h	/^typedef union gintsts_data {$/;"	u
gintsts_data_t	xmc_usbd_regs.h	/^} gintsts_data_t;$/;"	t	typeref:union:gintsts_data
glblintrmsk	xmc_usbd_regs.h	/^		unsigned glblintrmsk:1;$/;"	m	struct:gahbcfg_data::__anon6
global_register	xmc_usbd.h	/^  dwc_otg_core_global_regs_t *global_register;                             	\/**< Global register interface *\/$/;"	m	struct:XMC_USBD_DEVICE
global_register	xmc_usbh.h	/^	USB0_GLOBAL_TypeDef *global_register;           \/**< Global register interface            *\/$/;"	m	struct:xmc_usb_host_device
globbound	xmc_vadc.h	/^       uint32_t globbound;$/;"	m	union:XMC_VADC_GLOBAL_CONFIG::__anon92
globcfg	xmc_vadc.h	/^       uint32_t globcfg;$/;"	m	union:XMC_VADC_GLOBAL_CLOCK::__anon90
globctl	xmc_ledts.h	/^    uint32_t globctl;$/;"	m	union:XMC_LEDTS_GLOBAL_CONFIG::__anon223
globctl	xmc_ledts.h	/^    uint32_t globctl;$/;"	m	union:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon229
globiclass	xmc_vadc.h	/^       uint32_t globiclass;$/;"	m	union:XMC_VADC_GLOBAL_CLASS::__anon88
globrcr	xmc_vadc.h	/^       uint32_t globrcr;$/;"	m	union:XMC_VADC_GLOBAL_CONFIG::__anon94
glpmcfg	xmc_usbd_regs.h	/^	volatile uint32_t glpmcfg;$/;"	m	struct:dwc_otg_core_global_regs
glpmcfg_data_t	xmc_usbd_regs.h	/^} glpmcfg_data_t;$/;"	t	typeref:union:glpmctl_data
glpmctl_data	xmc_usbd_regs.h	/^typedef union glpmctl_data {$/;"	u
gmc	xmc_usbd_regs.h	/^		unsigned gmc:2;$/;"	m	struct:dctl_data::__anon28
gnpinnaksts	xmc_usbd_regs.h	/^		unsigned gnpinnaksts:1;$/;"	m	struct:dctl_data::__anon28
gnptxfsiz	xmc_usbd_regs.h	/^	volatile uint32_t gnptxfsiz;$/;"	m	struct:dwc_otg_core_global_regs
gnptxsts	xmc_usbd_regs.h	/^	volatile uint32_t gnptxsts;$/;"	m	struct:dwc_otg_core_global_regs
gnptxsts_data	xmc_usbd_regs.h	/^typedef union gnptxsts_data {$/;"	u
gnptxsts_data_t	xmc_usbd_regs.h	/^} gnptxsts_data_t;$/;"	t	typeref:union:gnptxsts_data
gotgctl	xmc_usbd_regs.h	/^	volatile uint32_t gotgctl;$/;"	m	struct:dwc_otg_core_global_regs
gotgctl_data	xmc_usbd_regs.h	/^typedef union gotgctl_data {$/;"	u
gotgctl_data_t	xmc_usbd_regs.h	/^} gotgctl_data_t;$/;"	t	typeref:union:gotgctl_data
gotgint	xmc_usbd_regs.h	/^	volatile uint32_t gotgint;$/;"	m	struct:dwc_otg_core_global_regs
gotgint_data	xmc_usbd_regs.h	/^typedef union gotgint_data {$/;"	u
gotgint_data_t	xmc_usbd_regs.h	/^} gotgint_data_t;$/;"	t	typeref:union:gotgint_data
goutnakeff	xmc_usbd_regs.h	/^		unsigned goutnakeff:1;$/;"	m	struct:gintmsk_data::__anon9
goutnakeff	xmc_usbd_regs.h	/^		unsigned goutnakeff:1;$/;"	m	struct:gintsts_data::__anon10
goutnaksts	xmc_usbd_regs.h	/^		unsigned goutnaksts:1;$/;"	m	struct:dctl_data::__anon28
gpi	xmc_usbd_regs.h	/^		unsigned gpi:16;$/;"	m	struct:ggpio_data::__anon18
gpo	xmc_usbd_regs.h	/^		unsigned gpo:16;$/;"	m	struct:ggpio_data::__anon18
gpvndctl	xmc_usbd_regs.h	/^	volatile uint32_t gpvndctl;$/;"	m	struct:dwc_otg_core_global_regs
gpvndctl_data	xmc_usbd_regs.h	/^typedef union gpvndctl_data {$/;"	u
gpvndctl_data_t	xmc_usbd_regs.h	/^} gpvndctl_data_t;$/;"	t	typeref:union:gpvndctl_data
gpwrdn	xmc_usbd_regs.h	/^	volatile uint32_t gpwrdn;$/;"	m	struct:dwc_otg_core_global_regs
gpwrdn_data	xmc_usbd_regs.h	/^typedef union gpwrdn_data {$/;"	u
gpwrdn_data_t	xmc_usbd_regs.h	/^} gpwrdn_data_t;$/;"	t	typeref:union:gpwrdn_data
group_number	xmc_vadc.h	/^      uint32_t group_number             :4;   \/**< Indicates the group to which the channel_number refers*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
grstctl	xmc_usbd_regs.h	/^	volatile uint32_t grstctl;$/;"	m	struct:dwc_otg_core_global_regs
grstctl_data	xmc_usbd_regs.h	/^typedef union grstctl_data {$/;"	u
grstctl_t	xmc_usbd_regs.h	/^} grstctl_t;$/;"	t	typeref:union:grstctl_data
grxfsiz	xmc_usbd_regs.h	/^	volatile uint32_t grxfsiz;$/;"	m	struct:dwc_otg_core_global_regs
grxstsp	xmc_usbd_regs.h	/^	volatile uint32_t grxstsp;$/;"	m	struct:dwc_otg_core_global_regs
grxstsr	xmc_usbd_regs.h	/^	volatile uint32_t grxstsr;$/;"	m	struct:dwc_otg_core_global_regs
gsnpsid	xmc_usbd_regs.h	/^	volatile uint32_t gsnpsid;$/;"	m	struct:dwc_otg_core_global_regs
gsnpsid_data	xmc_usbd_regs.h	/^typedef union gsnpsid_data {$/;"	u
gsnpsid_data_t	xmc_usbd_regs.h	/^} gsnpsid_data_t;$/;"	t	typeref:union:gsnpsid_data
guid	xmc_usbd_regs.h	/^	volatile uint32_t guid;$/;"	m	struct:dwc_otg_core_global_regs
guid_data	xmc_usbd_regs.h	/^typedef union guid_data {$/;"	u
guid_data_t	xmc_usbd_regs.h	/^} guid_data_t;$/;"	t	typeref:union:guid_data
gusbcfg	xmc_usbd_regs.h	/^	volatile uint32_t gusbcfg;$/;"	m	struct:dwc_otg_core_global_regs
gusbcfg_data	xmc_usbd_regs.h	/^typedef union gusbcfg_data {$/;"	u
gusbcfg_data_t	xmc_usbd_regs.h	/^} gusbcfg_data_t;$/;"	t	typeref:union:gusbcfg_data
haint	xmc_usbd_regs.h	/^	volatile uint32_t haint;$/;"	m	struct:dwc_otg_host_global_regs
haint_data	xmc_usbd_regs.h	/^typedef union haint_data {$/;"	u
haint_data_t	xmc_usbd_regs.h	/^} haint_data_t;$/;"	t	typeref:union:haint_data
haintmsk	xmc_usbd_regs.h	/^	volatile uint32_t haintmsk;$/;"	m	struct:dwc_otg_host_global_regs
haintmsk_data	xmc_usbd_regs.h	/^typedef union haintmsk_data {$/;"	u
haintmsk_data_t	xmc_usbd_regs.h	/^} haintmsk_data_t;$/;"	t	typeref:union:haintmsk_data
half_cycle	xmc_dsd.h	/^  uint8_t half_cycle;$/;"	m	struct:XMC_DSD_CH_RECTIFY_CONFIG
hall_config	xmc_posif.h	/^    uint32_t hall_config;$/;"	m	union:XMC_POSIF_HSC_CONFIG::__anon235
hburstlen	xmc_usbd_regs.h	/^		unsigned hburstlen:4;$/;"	m	struct:gahbcfg_data::__anon6
hc_regs	xmc_usbd_regs.h	/^	dwc_otg_hc_regs_t *hc_regs[MAX_EPS_CHANNELS];$/;"	m	struct:dwc_otg_host_if
hcchar	xmc_usbd_regs.h	/^	volatile uint32_t hcchar;$/;"	m	struct:dwc_otg_hc_regs
hcchar_data	xmc_usbd_regs.h	/^typedef union hcchar_data {$/;"	u
hcchar_data_t	xmc_usbd_regs.h	/^} hcchar_data_t;$/;"	t	typeref:union:hcchar_data
hcdma	xmc_usbd_regs.h	/^	volatile uint32_t hcdma;$/;"	m	struct:dwc_otg_hc_regs
hcdma_data	xmc_usbd_regs.h	/^typedef union hcdma_data {$/;"	u
hcdma_data_t	xmc_usbd_regs.h	/^} hcdma_data_t;$/;"	t	typeref:union:hcdma_data
hcdmab	xmc_usbd_regs.h	/^	volatile uint32_t hcdmab;$/;"	m	struct:dwc_otg_hc_regs
hcfg	xmc_usbd_regs.h	/^	volatile uint32_t hcfg;$/;"	m	struct:dwc_otg_host_global_regs
hcfg_data	xmc_usbd_regs.h	/^typedef union hcfg_data {$/;"	u
hcfg_data_t	xmc_usbd_regs.h	/^} hcfg_data_t;$/;"	t	typeref:union:hcfg_data
hcint	xmc_usbd_regs.h	/^	volatile uint32_t hcint;$/;"	m	struct:dwc_otg_hc_regs
hcint_data	xmc_usbd_regs.h	/^typedef union hcint_data {$/;"	u
hcint_data_t	xmc_usbd_regs.h	/^} hcint_data_t;$/;"	t	typeref:union:hcint_data
hcintmsk	xmc_usbd_regs.h	/^	volatile uint32_t hcintmsk;$/;"	m	struct:dwc_otg_hc_regs
hcintmsk_data	xmc_usbd_regs.h	/^typedef union hcintmsk_data {$/;"	u
hcintmsk_data_t	xmc_usbd_regs.h	/^} hcintmsk_data_t;$/;"	t	typeref:union:hcintmsk_data
hcintr	xmc_usbd_regs.h	/^		unsigned hcintr:1;$/;"	m	struct:gintmsk_data::__anon9
hcintr	xmc_usbd_regs.h	/^		unsigned hcintr:1;$/;"	m	struct:gintsts_data::__anon10
hcsplt	xmc_usbd_regs.h	/^	volatile uint32_t hcsplt;$/;"	m	struct:dwc_otg_hc_regs
hcsplt_data	xmc_usbd_regs.h	/^typedef union hcsplt_data {$/;"	u
hcsplt_data_t	xmc_usbd_regs.h	/^} hcsplt_data_t;$/;"	t	typeref:union:hcsplt_data
hctsiz	xmc_usbd_regs.h	/^	volatile uint32_t hctsiz;$/;"	m	struct:dwc_otg_hc_regs
hctsiz_data	xmc_usbd_regs.h	/^typedef union hctsiz_data {$/;"	u
hctsiz_data_t	xmc_usbd_regs.h	/^} hctsiz_data_t;$/;"	t	typeref:union:hctsiz_data
hfir	xmc_usbd_regs.h	/^	volatile uint32_t hfir;$/;"	m	struct:dwc_otg_host_global_regs
hfir_data	xmc_usbd_regs.h	/^typedef union hfir_data {$/;"	u
hfir_data_t	xmc_usbd_regs.h	/^} hfir_data_t;$/;"	t	typeref:union:hfir_data
hfirrldctrl	xmc_usbd_regs.h	/^		unsigned hfirrldctrl:1;$/;"	m	struct:hfir_data::__anon43
hflbaddr	xmc_usbd_regs.h	/^	volatile uint32_t hflbaddr;$/;"	m	struct:dwc_otg_host_global_regs
hfnum	xmc_usbd_regs.h	/^	volatile uint32_t hfnum;$/;"	m	struct:dwc_otg_host_global_regs
hfnum_data	xmc_usbd_regs.h	/^typedef union hfnum_data {$/;"	u
hfnum_data_t	xmc_usbd_regs.h	/^} hfnum_data_t;$/;"	t	typeref:union:hfnum_data
high	xmc_dac.h	/^     __IO uint32_t high;$/;"	m	struct:__anon168::__anon169
high	xmc_dac.h	/^     __IO uint32_t high;$/;"	m	struct:__anon168::__anon170
high_res_mode	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_HR_EDGE_t       high_res_mode;      \/**< high resolution mode configuration *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
hird	xmc_usbd_regs.h	/^		unsigned hird:4;$/;"	m	struct:glpmctl_data::__anon25
hird_thres	xmc_usbd_regs.h	/^		unsigned hird_thres:5;$/;"	m	struct:glpmctl_data::__anon25
hnpcap	xmc_usbd_regs.h	/^		unsigned hnpcap:1;$/;"	m	struct:gusbcfg_data::__anon7
hnpreq	xmc_usbd_regs.h	/^		unsigned hnpreq:1;$/;"	m	struct:gotgctl_data::__anon4
host_channel_registers	xmc_usbh.h	/^	USB0_CH_TypeDef *host_channel_registers;        \/**< Host channel interface               *\/$/;"	m	struct:xmc_usb_host_device
host_dma_desc_sts	xmc_usbd_regs.h	/^typedef union host_dma_desc_sts {$/;"	u
host_dma_desc_sts_t	xmc_usbd_regs.h	/^} host_dma_desc_sts_t;$/;"	t	typeref:union:host_dma_desc_sts
host_global_regs	xmc_usbd_regs.h	/^	dwc_otg_host_global_regs_t *host_global_regs;$/;"	m	struct:dwc_otg_host_if
host_grxsts_data	xmc_usbd_regs.h	/^typedef union host_grxsts_data {$/;"	u
host_grxsts_data_t	xmc_usbd_regs.h	/^} host_grxsts_data_t;$/;"	t	typeref:union:host_grxsts_data
host_perio_tx_q_depth	xmc_usbd_regs.h	/^		unsigned host_perio_tx_q_depth:2;$/;"	m	struct:hwcfg2_data::__anon22
hours	xmc_rtc.h	/^	    uint32_t hours    : 5; \/**< Alarm hours compare value   (0-23: Above this causes this bitfield to be set with 0)*\/$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
hours	xmc_rtc.h	/^	    uint32_t hours    : 5; \/**< Hours time value   (0-23: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
hprt0	xmc_usbd_regs.h	/^	volatile uint32_t *hprt0;$/;"	m	struct:dwc_otg_host_if
hprt0_data	xmc_usbd_regs.h	/^typedef union hprt0_data {$/;"	u
hprt0_data_t	xmc_usbd_regs.h	/^} hprt0_data_t;$/;"	t	typeref:union:hprt0_data
hptxfsiz	xmc_usbd_regs.h	/^	volatile uint32_t hptxfsiz;$/;"	m	struct:dwc_otg_core_global_regs
hptxsts	xmc_usbd_regs.h	/^	volatile uint32_t hptxsts;$/;"	m	struct:dwc_otg_host_global_regs
hptxsts_data	xmc_usbd_regs.h	/^typedef union hptxsts_data {$/;"	u
hptxsts_data_t	xmc_usbd_regs.h	/^} hptxsts_data_t;$/;"	t	typeref:union:hptxsts_data
hr_out0_inv_enable	xmc_hrpwm.h	/^      uint32_t hr_out0_inv_enable: 1;          \/**< Enables inversion of HROUT0 output pin. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
hr_out0_passive_level_out	xmc_hrpwm.h	/^      uint32_t hr_out0_passive_level_out: 1;   \/**< Selection of HROUT0 passive level. Accepts enum XMC_HRPWM_HRC_OUT_PASSIVE_LVL_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon122::__anon123
hr_out0_trap_enable	xmc_hrpwm.h	/^      uint32_t hr_out0_trap_enable: 1;         \/**< Enables trap for HROUT0. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
hr_out1_inv_enable	xmc_hrpwm.h	/^      uint32_t hr_out1_inv_enable: 1;          \/**< Enables inversion of HROUT1 output pin. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
hr_out1_passive_level_out	xmc_hrpwm.h	/^      uint32_t hr_out1_passive_level_out: 1;   \/**< Selection of HROUT0 passive level. Accepts enum XMC_HRPWM_HRC_OUT_PASSIVE_LVL_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon122::__anon123
hr_out1_trap_enable	xmc_hrpwm.h	/^      uint32_t hr_out1_trap_enable: 1;         \/**< Enables trap for HROUT1. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
hrc_shadow_xfer_linktoCCU8	xmc_hrpwm.h	/^      uint32_t hrc_shadow_xfer_linktoCCU8: 1;  \/**< Shadow transfer for CR1 and CR2 linked to shadow transfer trigger of CCU8 slice.$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
hs_phy_type	xmc_usbd_regs.h	/^		unsigned hs_phy_type:2;$/;"	m	struct:hwcfg2_data::__anon22
hsftrst	xmc_usbd_regs.h	/^		unsigned hsftrst:1;$/;"	m	struct:grstctl_data::__anon8
hsic_connect	xmc_usbd_regs.h	/^		unsigned hsic_connect:1;$/;"	m	struct:glpmctl_data::__anon25
hstfrm	xmc_usbd_regs.h	/^		unsigned hstfrm:1;$/;"	m	struct:grstctl_data::__anon8
hstnegdet	xmc_usbd_regs.h	/^		unsigned hstnegdet:1;$/;"	m	struct:gotgint_data::__anon5
hstnegscs	xmc_usbd_regs.h	/^		unsigned hstnegscs:1;$/;"	m	struct:gotgctl_data::__anon4
hstnegsucstschng	xmc_usbd_regs.h	/^		unsigned hstnegsucstschng:1;$/;"	m	struct:gotgint_data::__anon5
hstsethnpen	xmc_usbd_regs.h	/^		unsigned hstsethnpen:1;$/;"	m	struct:gotgctl_data::__anon4
hubaddr	xmc_usbd_regs.h	/^		unsigned hubaddr:7;$/;"	m	struct:hcsplt_data::__anon52
hwcfg1_data	xmc_usbd_regs.h	/^typedef union hwcfg1_data {$/;"	u
hwcfg1_data_t	xmc_usbd_regs.h	/^} hwcfg1_data_t;$/;"	t	typeref:union:hwcfg1_data
hwcfg2_data	xmc_usbd_regs.h	/^typedef union hwcfg2_data {$/;"	u
hwcfg2_data_t	xmc_usbd_regs.h	/^} hwcfg2_data_t;$/;"	t	typeref:union:hwcfg2_data
hwcfg3_data	xmc_usbd_regs.h	/^typedef union hwcfg3_data {$/;"	u
hwcfg3_data_t	xmc_usbd_regs.h	/^} hwcfg3_data_t;$/;"	t	typeref:union:hwcfg3_data
hwcfg4_data	xmc_usbd_regs.h	/^typedef union hwcfg4_data {$/;"	u
hwcfg4_data_t	xmc_usbd_regs.h	/^} hwcfg4_data_t;$/;"	t	typeref:union:hwcfg4_data
i2c	xmc_usbd_regs.h	/^		unsigned i2c:1;$/;"	m	struct:hwcfg3_data::__anon23
i2cdatse0	xmc_usbd_regs.h	/^		unsigned i2cdatse0:1;$/;"	m	struct:gi2cctl_data::__anon16
i2cdevaddr	xmc_usbd_regs.h	/^		unsigned i2cdevaddr:2;$/;"	m	struct:gi2cctl_data::__anon16
i2cen	xmc_usbd_regs.h	/^		unsigned i2cen:1;$/;"	m	struct:gi2cctl_data::__anon16
i2cintr	xmc_usbd_regs.h	/^		unsigned i2cintr:1;$/;"	m	struct:gintmsk_data::__anon9
i2cintr	xmc_usbd_regs.h	/^		unsigned i2cintr:1;$/;"	m	struct:gintsts_data::__anon10
i2csuspctl	xmc_usbd_regs.h	/^		unsigned i2csuspctl:1;$/;"	m	struct:gi2cctl_data::__anon16
ic_traffic_pull_remove	xmc_usbd_regs.h	/^		unsigned ic_traffic_pull_remove:1;$/;"	m	struct:gusbcfg_data::__anon7
ic_usb_cap	xmc_usbd_regs.h	/^		unsigned ic_usb_cap:1;$/;"	m	struct:gusbcfg_data::__anon7
iddig_filt_en	xmc_usbd_regs.h	/^		unsigned iddig_filt_en:1;$/;"	m	struct:hwcfg4_data::__anon24
idsts	xmc_usbd_regs.h	/^		unsigned idsts:1;$/;"	m	struct:gpwrdn_data::__anon62
if_dev_mode	xmc_usbd_regs.h	/^		unsigned if_dev_mode:1;$/;"	m	struct:pcgcctl_data::__anon60
ifrmnum	xmc_usbd_regs.h	/^		unsigned ifrmnum:1;$/;"	m	struct:dctl_data::__anon28
ignore_full_flag	xmc_ccu4.h	/^      uint32_t ignore_full_flag : 1; \/**< Should updates to capture registers follow full flag rules? *\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
ignore_full_flag	xmc_ccu8.h	/^      uint32_t ignore_full_flag : 1; \/**< Should updates to capture registers follow full flag rules? *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
in	xmc_usbd_regs.h	/^		unsigned in:16;$/;"	m	struct:daint_data::__anon32
inBuffer	xmc_usbd.h	/^  uint8_t *inBuffer;                     						\/**< The buffer for operation as IN endpoint *\/$/;"	m	struct:__anon1
inBufferSize	xmc_usbd.h	/^  uint32_t inBufferSize;                 						\/**< The size of the EP IN buffer *\/$/;"	m	struct:__anon1
inInUse	xmc_usbd.h	/^  volatile uint32_t inInUse     : 1;     						\/**< Sets if the selected USB IN endpoint is currently in use *\/$/;"	m	struct:__anon1
in_desc_addr	xmc_usbd_regs.h	/^	dwc_otg_dev_dma_desc_t *in_desc_addr;$/;"	m	struct:dwc_otg_dev_if
in_ep_regs	xmc_usbd_regs.h	/^	dwc_otg_dev_in_ep_regs_t *in_ep_regs[MAX_EPS_CHANNELS];$/;"	m	struct:dwc_otg_dev_if
in_use	xmc_usbh.h	/^  uint8_t   in_use;                 \/**< Set to true when transfer is in progress and reset only after the \/ref num of bytes is transferred*\/$/;"	m	struct:XMC_USBH0_pipe
incomplisoin	xmc_usbd_regs.h	/^		unsigned incomplisoin:1;$/;"	m	struct:gintmsk_data::__anon9
incomplisoin	xmc_usbd_regs.h	/^		unsigned incomplisoin:1;$/;"	m	struct:gintsts_data::__anon10
incomplisoout	xmc_usbd_regs.h	/^		unsigned incomplisoout:1;$/;"	m	struct:gintmsk_data::__anon9
incomplisoout	xmc_usbd_regs.h	/^		unsigned incomplisoout:1;$/;"	m	struct:gintsts_data::__anon10
index	xmc_posif.h	/^      uint32_t index: 2;        \/**< Index signal generation control. Use @ref XMC_POSIF_QD_INDEX_GENERATION_t to configure this field.*\/$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
index_check_en	xmc_sdmmc.h	/^    uint16_t index_check_en    : 1; \/**< Command index check enable *\/$/;"	m	struct:__anon267::__anon268
indicator_complement	xmc_usbd_regs.h	/^		unsigned indicator_complement:1;$/;"	m	struct:gusbcfg_data::__anon7
indicator_pass_through	xmc_usbd_regs.h	/^		unsigned indicator_pass_through:1;$/;"	m	struct:gusbcfg_data::__anon7
inep0	xmc_usbd_regs.h	/^		unsigned inep0:1;$/;"	m	struct:daint_data::__anon33
inep1	xmc_usbd_regs.h	/^		unsigned inep1:1;$/;"	m	struct:daint_data::__anon33
inep10	xmc_usbd_regs.h	/^		unsigned inep10:1;$/;"	m	struct:daint_data::__anon33
inep11	xmc_usbd_regs.h	/^		unsigned inep11:1;$/;"	m	struct:daint_data::__anon33
inep12	xmc_usbd_regs.h	/^		unsigned inep12:1;$/;"	m	struct:daint_data::__anon33
inep13	xmc_usbd_regs.h	/^		unsigned inep13:1;$/;"	m	struct:daint_data::__anon33
inep14	xmc_usbd_regs.h	/^		unsigned inep14:1;$/;"	m	struct:daint_data::__anon33
inep15	xmc_usbd_regs.h	/^		unsigned inep15:1;$/;"	m	struct:daint_data::__anon33
inep2	xmc_usbd_regs.h	/^		unsigned inep2:1;$/;"	m	struct:daint_data::__anon33
inep3	xmc_usbd_regs.h	/^		unsigned inep3:1;$/;"	m	struct:daint_data::__anon33
inep4	xmc_usbd_regs.h	/^		unsigned inep4:1;$/;"	m	struct:daint_data::__anon33
inep5	xmc_usbd_regs.h	/^		unsigned inep5:1;$/;"	m	struct:daint_data::__anon33
inep6	xmc_usbd_regs.h	/^		unsigned inep6:1;$/;"	m	struct:daint_data::__anon33
inep7	xmc_usbd_regs.h	/^		unsigned inep7:1;$/;"	m	struct:daint_data::__anon33
inep8	xmc_usbd_regs.h	/^		unsigned inep8:1;$/;"	m	struct:daint_data::__anon33
inep9	xmc_usbd_regs.h	/^		unsigned inep9:1;$/;"	m	struct:daint_data::__anon33
inepint	xmc_usbd_regs.h	/^		unsigned inepint:1;$/;"	m	struct:gintsts_data::__anon10
inepintr	xmc_usbd_regs.h	/^		unsigned inepintr:1;$/;"	m	struct:gintmsk_data::__anon9
inepnakeff	xmc_usbd_regs.h	/^		unsigned inepnakeff:1;$/;"	m	struct:diepint_data::__anon30
init_done	xmc_usbh.h	/^	bool init_done;                                 \/**< init status *\/$/;"	m	struct:xmc_usb_host_device
input	xmc_eru.h	/^    uint32_t input; \/**< While configuring the bit fields, the values have to be shifted according to the position *\/$/;"	m	union:XMC_ERU_ETL_CONFIG::__anon137
input0	xmc_posif.h	/^      uint32_t input0: 2; \/**< Choice of input for Input-1 *\/$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
input1	xmc_posif.h	/^      uint32_t input1: 2; \/**< Choice of input for Input-2 *\/$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
input2	xmc_posif.h	/^      uint32_t input2: 2; \/**< Choice of input for Input-3 *\/$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
input_a	xmc_eru.h	/^      uint32_t input_a: 2; \/**< Configures input A. Refer @ref XMC_ERU_ETL_INPUT_A_t for valid values *\/$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon137::__anon138
input_b	xmc_eru.h	/^      uint32_t input_b: 2; \/**< Configures input B. Refer @ref XMC_ERU_ETL_INPUT_B_t for valid values *\/$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon137::__anon138
input_class	xmc_vadc.h	/^          uint32_t input_class                : 2;  \/**< Input conversion class selection.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
integration_loop	xmc_dsd.h	/^	uint32_t integration_loop;     \/**< Integration loops to see stop condition. Bitfields \\a REPVAL of \\a IWCTR.*\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG
integrator	xmc_dsd.h	/^  XMC_DSD_CH_INTEGRATOR_CONFIG_t *const integrator;  \/**< Pointer to the integrator configuration*\/$/;"	m	struct:XMC_DSD_CONFIG
integrator_trigger	xmc_dsd.h	/^	uint32_t integrator_trigger;   \/**< Demodulator Input Configuration Register(\\a DICFG).*\/$/;"	m	union:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191
interface	xmc_eth_phy.h	/^  XMC_ETH_LINK_INTERFACE_t interface; \/**< Link interface *\/$/;"	m	struct:XMC_ETH_PHY_CONFIG
interrupt_triggered	xmc_usbh.h	/^	uint8_t   interrupt_triggered;    \/**< For INTERRUPT or ISOCHRONOUS pipe, indicates if retransmit timeout has occurred*\/$/;"	m	struct:XMC_USBH0_pipe
interval	xmc_usbh.h	/^  uint16_t  interval;               \/**< For INTERRUPT or ISOCHRONOUS pipe, it represents the decrementing count to reach 0 for initiating retransmission*\/$/;"	m	struct:XMC_USBH0_pipe
interval_reload	xmc_usbh.h	/^  uint16_t  interval_reload;        \/**< For INTERRUPT or ISOCHRONOUS pipe, it represents the period for repeated transfer*\/$/;"	m	struct:XMC_USBH0_pipe
intknepmis	xmc_usbd_regs.h	/^		unsigned intknepmis:1;$/;"	m	struct:diepint_data::__anon30
intknqflsh	xmc_usbd_regs.h	/^		unsigned intknqflsh:1;$/;"	m	struct:grstctl_data::__anon8
intknwptr	xmc_usbd_regs.h	/^		unsigned intknwptr:5;$/;"	m	struct:dtknq1_data::__anon34
intktxfemp	xmc_usbd_regs.h	/^		unsigned intktxfemp:1;$/;"	m	struct:diepint_data::__anon30
inv_sel_hsic	xmc_usbd_regs.h	/^		unsigned inv_sel_hsic:1;$/;"	m	struct:glpmctl_data::__anon25
invert_boundary_flag_ch0	xmc_vadc.h	/^          uint32_t invert_boundary_flag_ch0  : 1; \/**< Inverts boundary flag output.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
invert_boundary_flag_ch1	xmc_vadc.h	/^          uint32_t invert_boundary_flag_ch1  : 1; \/**< Inverts boundary flag output.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
invert_boundary_flag_ch2	xmc_vadc.h	/^          uint32_t invert_boundary_flag_ch2  : 1; \/**< Inverts boundary flag output.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
invert_boundary_flag_ch3	xmc_vadc.h	/^          uint32_t invert_boundary_flag_ch3  : 1; \/**< Inverts boundary flag output.*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
invert_out0	xmc_ccu8.h	/^      uint32_t invert_out0 : 1;        \/**< Should inverted ST of Channel-1 be connected to OUT0? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
invert_out1	xmc_ccu8.h	/^      uint32_t invert_out1 : 1;        \/**< Should inverted ST of Channel-1 be connected to OUT1? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
invert_out2	xmc_ccu8.h	/^      uint32_t invert_out2 : 1;        \/**< Should inverted ST of Channel-2 be connected to OUT2? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
invert_out3	xmc_ccu8.h	/^      uint32_t invert_out3 : 1;        \/**< Should inverted ST of Channel-2 be connected to OUT3? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
inverted_polarity	xmc_dsd.h	/^      uint32_t inverted_polarity: 1; \/**< should PWM signal start from negative max. 0: Normal, 1: Inverted *\/$/;"	m	struct:XMC_DSD_GENERATOR_CONFIG::__anon185::__anon186
ioc	xmc_usbd_regs.h	/^		unsigned ioc:1;$/;"	m	struct:dev_dma_desc_sts::__anon39
ioc	xmc_usbd_regs.h	/^		unsigned ioc:1;$/;"	m	struct:dev_dma_desc_sts::__anon40
ioc	xmc_usbd_regs.h	/^		unsigned ioc:1;$/;"	m	struct:dev_dma_desc_sts::__anon41
ioc	xmc_usbd_regs.h	/^		unsigned ioc:1;$/;"	m	struct:host_dma_desc_sts::__anon58
ioc	xmc_usbd_regs.h	/^		unsigned ioc:1;$/;"	m	struct:host_dma_desc_sts::__anon59
ip_extension	xmc4_flash.h	/^  uint8_t ip_extension[16]; \/**< Ethernet IP extension *\/$/;"	m	struct:XMC_FLASH_BMI_STRING
isConfigured	xmc_usbd.h	/^  uint32_t isConfigured         : 1;     						\/**< The flag showing, if the endpoint is configured *\/$/;"	m	struct:__anon1
isStalled	xmc_usbd.h	/^  uint32_t isStalled            : 1;     						\/**< Sets if the selected USB endpoint is stalled. *\/$/;"	m	struct:__anon1
iso_thr_en	xmc_usbd_regs.h	/^		unsigned iso_thr_en:1;$/;"	m	struct:dthrctl_data::__anon35
iso_tx_thr_en	xmc_usbd_regs.h	/^	uint16_t iso_tx_thr_en;$/;"	m	struct:dwc_otg_dev_if
isooutdrop	xmc_usbd_regs.h	/^		unsigned isooutdrop:1;$/;"	m	struct:gintmsk_data::__anon9
isooutdrop	xmc_usbd_regs.h	/^		unsigned isooutdrop:1;$/;"	m	struct:gintsts_data::__anon10
items	xmc_common.h	/^  XMC_PRIOARRAY_ITEM_t *items;$/;"	m	struct:XMC_PRIOARRAY
k_div	xmc4_scu.h	/^  uint8_t k_div;                       \/**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode). *\/$/;"	m	struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
kernel_ptr	xmc_fce.h	/^  XMC_FCE_Kernel_t *kernel_ptr;    \/**< FCE Kernel Pointer *\/$/;"	m	struct:XMC_FCE
l	xmc_usbd_regs.h	/^		unsigned l:1;$/;"	m	struct:dev_dma_desc_sts::__anon39
l	xmc_usbd_regs.h	/^		unsigned l:1;$/;"	m	struct:dev_dma_desc_sts::__anon40
l	xmc_usbd_regs.h	/^		unsigned l:1;$/;"	m	struct:dev_dma_desc_sts::__anon41
latch_input0	xmc_ecat.h	/^      uint32_t latch_input0: 2;      \/**< Latch input 0 selection (::XMC_ECAT_PORT_LATCHIN0_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
latch_input1	xmc_ecat.h	/^      uint32_t latch_input1: 2;      \/**< Latch input 1 selection (::XMC_ECAT_PORT_LATCHIN1_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
length	xmc_eth_mac.h	/^  uint32_t length;                 \/**< Descriptor length *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
level	xmc_ccu4.h	/^  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t level;        \/**< Select the event level of the input signal.$/;"	m	struct:XMC_CCU4_SLICE_EVENT_CONFIG
level	xmc_ccu8.h	/^  XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t level;        \/**< Select the event level of the input signal.$/;"	m	struct:XMC_CCU8_SLICE_EVENT_CONFIG
level	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_LVL_SEL_t    level;        \/**< Active level of mapped_input *\/$/;"	m	struct:XMC_HRPWM_CSG_INPUT_CONFIG
linestate	xmc_usbd_regs.h	/^		unsigned linestate:2;$/;"	m	struct:gpwrdn_data::__anon62
link	xmc_ecat.h	/^      uint32_t link: 2;     \/**< Link status (::XMC_ECAT_PORT0_CTRL_LINK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
link	xmc_ecat.h	/^      uint32_t link: 2;     \/**< Link status (::XMC_ECAT_PORT_CTRL_LINK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
linked_list_pointer	xmc_dma.h	/^  XMC_DMA_LLI_t *linked_list_pointer;           \/**< Linked list pointer *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
llp	xmc_dma.h	/^  struct XMC_DMA_LLI *llp;                      \/**< Linked list pointer of type XMC_DMA_LLI_t *\/$/;"	m	struct:XMC_DMA_LLI	typeref:struct:XMC_DMA_LLI::XMC_DMA_LLI
lnstchng_msk	xmc_usbd_regs.h	/^		unsigned lnstchng_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
lnstschng	xmc_usbd_regs.h	/^		unsigned lnstschng:1;$/;"	m	struct:gpwrdn_data::__anon62
load_mode	xmc_vadc.h	/^          uint32_t load_mode          : 1;  \/**< Selects load event mode. Uses @ref XMC_VADC_SCAN_LOAD_t *\/$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
low	xmc_dac.h	/^     __IO uint32_t low;$/;"	m	struct:__anon168::__anon169
low	xmc_dac.h	/^     __IO uint32_t low;$/;"	m	struct:__anon168::__anon170
lower_boundary	xmc_dsd.h	/^      uint32_t lower_boundary             : 16;	\/**< This parameter can take a value of int16_t *\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon197::__anon198
lower_boundary_select	xmc_vadc.h	/^          uint32_t lower_boundary_select      : 2;  \/**< Which boundary register serves as lower bound?$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
lpm_cap_en	xmc_usbd_regs.h	/^		unsigned lpm_cap_en:1;$/;"	m	struct:glpmctl_data::__anon25
lpm_chan_index	xmc_usbd_regs.h	/^		unsigned lpm_chan_index:4;$/;"	m	struct:glpmctl_data::__anon25
lpm_resp	xmc_usbd_regs.h	/^		unsigned lpm_resp:2;$/;"	m	struct:glpmctl_data::__anon25
lpmtranrcvd	xmc_usbd_regs.h	/^		unsigned lpmtranrcvd:1;$/;"	m	struct:gintmsk_data::__anon9
lpmtranrcvd	xmc_usbd_regs.h	/^		unsigned lpmtranrcvd:1;$/;"	m	struct:gintsts_data::__anon10
lspddev	xmc_usbd_regs.h	/^		unsigned lspddev:1;$/;"	m	struct:hcchar_data::__anon51
mac_addr	xmc4_flash.h	/^  uint8_t mac_addr[6]; \/**< MAC address extension *\/$/;"	m	struct:XMC_FLASH_BMI_STRING
mac_dev_addr	xmc_usbd_regs.h	/^		unsigned mac_dev_addr:7;$/;"	m	struct:pcgcctl_data::__anon60
main_filter_conf	xmc_dsd.h	/^    uint32_t main_filter_conf;$/;"	m	union:XMC_DSD_CH_FILTER_CONFIG::__anon189
major	xmc_common.h	/^  uint8_t major;$/;"	m	struct:XMC_DRIVER_VERSION
mapped_input	xmc_ccu4.h	/^  XMC_CCU4_SLICE_INPUT_t                   mapped_input; \/**< Required input signal for the Event *\/$/;"	m	struct:XMC_CCU4_SLICE_EVENT_CONFIG
mapped_input	xmc_ccu8.h	/^  XMC_CCU8_SLICE_INPUT_t                   mapped_input; \/**< Required input signal for the Event. *\/$/;"	m	struct:XMC_CCU8_SLICE_EVENT_CONFIG
mapped_input	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_INPUT_SEL_t  mapped_input; \/**< CSG input selection *\/$/;"	m	struct:XMC_HRPWM_CSG_INPUT_CONFIG
maxPacketSize	xmc_usbd.h	/^  uint32_t maxPacketSize        : 7;							\/**< The maximum size of packet for USB endpoint ( due to FS Speed device only 64 Byte )*\/$/;"	m	struct:__anon1
maxTransferSize	xmc_usbd.h	/^  uint32_t maxTransferSize      : 19;							\/**< The maximum amount of data the core can send at once.*\/$/;"	m	struct:__anon1
max_termsel	xmc_usbd_regs.h	/^		unsigned max_termsel:1;$/;"	m	struct:pcgcctl_data::__anon60
max_xcvrselect	xmc_usbd_regs.h	/^		unsigned max_xcvrselect:2;$/;"	m	struct:pcgcctl_data::__anon60
mc	xmc_usbd_regs.h	/^		unsigned mc:2;$/;"	m	struct:deptsiz_data::__anon37
mcm_ch1_enable	xmc_ccu8.h	/^      uint32_t mcm_ch1_enable : 1;     \/**< Multi-Channel mode for compare channel 1 enable? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
mcm_ch2_enable	xmc_ccu8.h	/^      uint32_t mcm_ch2_enable : 1;     \/**< Multi-Channel mode for compare channel 2 enable? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
mcm_config	xmc_posif.h	/^    uint32_t mcm_config;$/;"	m	union:XMC_POSIF_MCM_CONFIG::__anon237
mcm_enable	xmc_ccu4.h	/^      uint32_t mcm_enable : 1;         \/**< Multi-Channel mode enable? *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
mdio	xmc_ecat.h	/^      uint32_t mdio: 2;              \/**< Bidirectional, push-pull management data I\/O line (::XMC_ETH_MAC_PORT_CTRL_MDIO_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
mdio	xmc_eth_mac.h	/^    uint32_t mdio: 2;     \/**< Bidirectional, push-pull management data I\/O line (::XMC_ETH_MAC_PORT_CTRL_MDIO_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
min_ahb_freq	xmc_usbd_regs.h	/^		unsigned min_ahb_freq:1;$/;"	m	struct:hwcfg4_data::__anon24
minor	xmc_common.h	/^  uint8_t minor;$/;"	m	struct:XMC_DRIVER_VERSION
minutes	xmc_rtc.h	/^	    uint32_t minutes  : 6; \/**< Alarm minutes compare value (0-59: Above this causes this bitfield to be set with 0)*\/$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
minutes	xmc_rtc.h	/^	    uint32_t minutes  : 6; \/**< Minutes time value (0-59: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
mo_amr	xmc_can.h	/^    uint32_t mo_amr;$/;"	m	union:XMC_CAN_MO::__anon147
mo_ar	xmc_can.h	/^    uint32_t mo_ar;$/;"	m	union:XMC_CAN_MO::__anon145
mode	xmc4_gpio.h	/^  XMC_GPIO_MODE_t mode;							\/**< Defines the direction and characteristics of a pin *\/$/;"	m	struct:XMC_GPIO_CONFIG
mode	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    \/**<  PLL mode of operation. *\/$/;"	m	struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
mode	xmc_dsd.h	/^      uint32_t mode: 2;              \/**< carrier generator operating mode. This parameter can take a value of XMC_DSD_GENERATOR_MODE_t *\/$/;"	m	struct:XMC_DSD_GENERATOR_CONFIG::__anon185::__anon186
mode	xmc_eth_mac.h	/^    uint32_t mode: 1;     \/**< RMII or MII (::XMC_ETH_MAC_PORT_CTRL_MODE_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
mode	xmc_posif.h	/^      uint32_t mode: 2;    \/**< POSIF Operational mode. Use @ref XMC_POSIF_MODE_t to configure *\/$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
mode	xmc_posif.h	/^  XMC_POSIF_QD_MODE_t mode;      \/**< Operational Mode of the quadrature encoder and decoder *\/$/;"	m	struct:XMC_POSIF_QD_CONFIG
modechtimen	xmc_usbd_regs.h	/^		unsigned modechtimen:1;$/;"	m	struct:hcfg_data::__anon42
modemismatch	xmc_usbd_regs.h	/^		unsigned modemismatch:1;$/;"	m	struct:gintmsk_data::__anon9
modemismatch	xmc_usbd_regs.h	/^		unsigned modemismatch:1;$/;"	m	struct:gintsts_data::__anon10
module_disable	xmc_vadc.h	/^          uint32_t module_disable              : 1;  \/**< Disables the module clock.*\/$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon96::__anon97
monoshot	xmc_ccu4.h	/^      uint32_t monoshot : 1;           \/**< Single shot or Continuous mode .$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
monoshot	xmc_ccu8.h	/^      uint32_t monoshot : 1;           \/**< Single shot or Continuous mode .$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
month	xmc_rtc.h	/^	    uint32_t month       : 4; \/**< Month time value       (0-11: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_TIME::__anon247::__anon248
month	xmc_rtc.h	/^	    uint32_t month    : 4; \/**< Alarm month compare value (0-11: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_ALARM::__anon243::__anon244
mps	xmc_usbd_regs.h	/^		unsigned mps:11;$/;"	m	struct:depctl_data::__anon36
mps	xmc_usbd_regs.h	/^		unsigned mps:11;$/;"	m	struct:hcchar_data::__anon51
msb_conversion_clock	xmc_vadc.h	/^          uint32_t msb_conversion_clock     : 1;  \/**< Additional clock cycle for analog converter *\/$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
mtrf	xmc_usbd_regs.h	/^		unsigned mtrf:1;$/;"	m	struct:dev_dma_desc_sts::__anon39
mult_val_id_bc	xmc_usbd_regs.h	/^		unsigned mult_val_id_bc:5;$/;"	m	struct:gpwrdn_data::__anon62
multi_proc_int	xmc_usbd_regs.h	/^		unsigned multi_proc_int:1;$/;"	m	struct:hwcfg2_data::__anon22
multicnt	xmc_usbd_regs.h	/^		unsigned multicnt:2;$/;"	m	struct:hcchar_data::__anon51
multvalidbc	xmc_usbd_regs.h	/^		unsigned multvalidbc:5;$/;"	m	struct:gotgctl_data::__anon4
mvic	xmc_usbd_regs.h	/^		unsigned mvic:1;$/;"	m	struct:gotgint_data::__anon5
n_bytes	xmc_usbd_regs.h	/^		unsigned n_bytes:12;$/;"	m	struct:host_dma_desc_sts::__anon59
n_bytes	xmc_usbd_regs.h	/^		unsigned n_bytes:17;$/;"	m	struct:host_dma_desc_sts::__anon58
n_div	xmc4_scu.h	/^  uint8_t n_div;                       \/**<  PLL N-Divider value. *\/$/;"	m	struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
nak	xmc_usbd_regs.h	/^		unsigned nak:1;$/;"	m	struct:diepint_data::__anon30
nak	xmc_usbd_regs.h	/^		unsigned nak:1;$/;"	m	struct:doepint_data::__anon31
nak	xmc_usbd_regs.h	/^		unsigned nak:1;$/;"	m	struct:hcint_data::__anon53
nak	xmc_usbd_regs.h	/^		unsigned nak:1;$/;"	m	struct:hcintmsk_data::__anon54
nakonbble	xmc_usbd_regs.h	/^		unsigned nakonbble:1;$/;"	m	struct:dctl_data::__anon28
naksts	xmc_usbd_regs.h	/^		unsigned naksts:1;$/;"	m	struct:depctl_data::__anon36
nanoseconds	xmc_eth_mac.h	/^  int32_t nanoseconds;              \/**< Nanoseconds *\/$/;"	m	struct:XMC_ETH_MAC_TIME
newregreq	xmc_usbd_regs.h	/^		unsigned newregreq:1;$/;"	m	struct:gpvndctl_data::__anon17
next	xmc_common.h	/^  int32_t next;$/;"	m	struct:XMC_PRIOARRAY_ITEM
nextep	xmc_usbd_regs.h	/^		unsigned nextep:4;$/;"	m	struct:depctl_data::__anon36
nfcr	xmc_can.h	/^    uint32_t nfcr;$/;"	m	union:XMC_CAN_NODE_FRAME_COUNTER::__anon143
no_of_accumulation	xmc_ledts.h	/^      uint32_t no_of_accumulation:4; \/**< Defines number of times touch-sense input pin is enabled in touch-sense$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
no_of_led_columns	xmc_ledts.h	/^      uint32_t no_of_led_columns:3;     \/**< Defines number of LED columns(NR_LEDCOL). Range 0 - 7.$/;"	m	struct:XMC_LEDTS_LED_CONFIG::__anon225::__anon226
no_of_touch_inputs	xmc_ledts.h	/^      uint32_t no_of_touch_inputs:3; \/**< Defines number of touch-sense inputs (NR_TSIN). Range 0 - 7.$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
non_iso_thr_en	xmc_usbd_regs.h	/^		unsigned non_iso_thr_en:1;$/;"	m	struct:dthrctl_data::__anon35
non_iso_tx_thr_en	xmc_usbd_regs.h	/^	uint16_t non_iso_tx_thr_en;$/;"	m	struct:dwc_otg_dev_if
nonperio_tx_q_depth	xmc_usbd_regs.h	/^		unsigned nonperio_tx_q_depth:2;$/;"	m	struct:hwcfg2_data::__anon22
notialldmawrit	xmc_usbd_regs.h	/^		unsigned notialldmawrit:1;$/;"	m	struct:gahbcfg_data::__anon6
nptxfemplvl_txfemplvl	xmc_usbd_regs.h	/^		unsigned nptxfemplvl_txfemplvl:1;$/;"	m	struct:gahbcfg_data::__anon6
nptxfempty	xmc_usbd_regs.h	/^		unsigned nptxfempty:1;$/;"	m	struct:gintmsk_data::__anon9
nptxfempty	xmc_usbd_regs.h	/^		unsigned nptxfempty:1;$/;"	m	struct:gintsts_data::__anon10
nptxfspcavail	xmc_usbd_regs.h	/^		unsigned nptxfspcavail:16;$/;"	m	struct:gnptxsts_data::__anon14
nptxqspcavail	xmc_usbd_regs.h	/^		unsigned nptxqspcavail:8;$/;"	m	struct:gnptxsts_data::__anon14
nptxqtop_chnep	xmc_usbd_regs.h	/^		unsigned nptxqtop_chnep:4;$/;"	m	struct:gnptxsts_data::__anon14
nptxqtop_terminate	xmc_usbd_regs.h	/^		unsigned nptxqtop_terminate:1;$/;"	m	struct:gnptxsts_data::__anon14
nptxqtop_token	xmc_usbd_regs.h	/^		unsigned nptxqtop_token:2;$/;"	m	struct:gnptxsts_data::__anon14
ntd	xmc_usbd_regs.h	/^		unsigned ntd:8;$/;"	m	struct:hctsiz_data::__anon56
num	xmc_usbh.h	/^  uint32_t  num;                    \/**< Number of bytes of data to be transmitted*\/$/;"	m	struct:XMC_USBH0_pipe
num_blocks	xmc_sdmmc.h	/^  uint32_t num_blocks;$/;"	m	struct:__anon266
num_dev_ep	xmc_usbd_regs.h	/^		unsigned num_dev_ep:4;$/;"	m	struct:hwcfg2_data::__anon22
num_dev_mode_ctrl_ep	xmc_usbd_regs.h	/^		unsigned num_dev_mode_ctrl_ep:4;$/;"	m	struct:hwcfg4_data::__anon24
num_dev_perio_in_ep	xmc_usbd_regs.h	/^		unsigned num_dev_perio_in_ep:4;$/;"	m	struct:hwcfg4_data::__anon24
num_host_chan	xmc_usbd_regs.h	/^		unsigned num_host_chan:4;$/;"	m	struct:hwcfg2_data::__anon22
num_host_channels	xmc_usbd_regs.h	/^	uint8_t num_host_channels;$/;"	m	struct:dwc_otg_host_if
num_in_eps	xmc_usbd_regs.h	/^		unsigned num_in_eps:4;$/;"	m	struct:hwcfg4_data::__anon24
num_in_eps	xmc_usbd_regs.h	/^	uint8_t num_in_eps;		 \/**< Number # of Tx EP range: 0-15 exept ep0 *\/$/;"	m	struct:dwc_otg_dev_if
num_out_eps	xmc_usbd_regs.h	/^	uint8_t num_out_eps;		 \/**< Number # of Rx EP range: 0-15 exept ep 0*\/$/;"	m	struct:dwc_otg_dev_if
num_rx_buf	xmc_eth_mac.h	/^  uint8_t num_rx_buf;              \/**< How many RX descriptors? *\/$/;"	m	struct:XMC_ETH_MAC
num_transferred_total	xmc_usbh.h	/^  uint32_t  num_transferred_total;  \/**< Number of bytes transmitted or received at the moment*\/$/;"	m	struct:XMC_USBH0_pipe
num_transferring	xmc_usbh.h	/^  uint32_t  num_transferring;       \/**< Number of bytes being transmitted currently*\/$/;"	m	struct:XMC_USBH0_pipe
num_tx_buf	xmc_eth_mac.h	/^  uint8_t num_tx_buf;              \/**< How many TX descriptors? *\/$/;"	m	struct:XMC_ETH_MAC
number	xmc_usbd.h	/^        uint32_t number         : 4;     						\/**< The endpoint number.It can be from 0 to 6 *\/$/;"	m	struct:__anon1::__anon2::__anon3
nyet	xmc_usbd_regs.h	/^		unsigned nyet:1;$/;"	m	struct:doepint_data::__anon31
nyet	xmc_usbd_regs.h	/^		unsigned nyet:1;$/;"	m	struct:hcint_data::__anon53
nyet	xmc_usbd_regs.h	/^		unsigned nyet:1;$/;"	m	struct:hcintmsk_data::__anon54
nzstsouthshk	xmc_usbd_regs.h	/^		unsigned nzstsouthshk:1;$/;"	m	struct:dcfg_data::__anon27
oddfrm	xmc_usbd_regs.h	/^		unsigned oddfrm:1;$/;"	m	struct:hcchar_data::__anon51
offset	xmc_dsd.h	/^  int16_t offset;				\/**< Offset subtracted from result.This parameter can take a value of int16_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG
op_mode	xmc_usbd_regs.h	/^		unsigned op_mode:3;$/;"	m	struct:hwcfg2_data::__anon22
optional_features	xmc_usbd_regs.h	/^		unsigned optional_features:1;$/;"	m	struct:hwcfg3_data::__anon23
otg_enable_hsic	xmc_usbd_regs.h	/^		unsigned otg_enable_hsic:1;$/;"	m	struct:hwcfg3_data::__anon23
otg_enable_ic_usb	xmc_usbd_regs.h	/^		unsigned otg_enable_ic_usb:1;$/;"	m	struct:hwcfg2_data::__anon22
otg_func	xmc_usbd_regs.h	/^		unsigned otg_func:1;$/;"	m	struct:hwcfg3_data::__anon23
otg_lpm_en	xmc_usbd_regs.h	/^		unsigned otg_lpm_en:1;$/;"	m	struct:hwcfg3_data::__anon23
otg_ver_support	xmc_usbd_regs.h	/^		unsigned otg_ver_support:1;$/;"	m	struct:hwcfg3_data::__anon23
otgintr	xmc_usbd_regs.h	/^		unsigned otgintr:1;$/;"	m	struct:gintmsk_data::__anon9
otgintr	xmc_usbd_regs.h	/^		unsigned otgintr:1;$/;"	m	struct:gintsts_data::__anon10
otgutmifssel	xmc_usbd_regs.h	/^		unsigned otgutmifssel:1;$/;"	m	struct:gusbcfg_data::__anon7
otgver	xmc_usbd_regs.h	/^		unsigned otgver:1;$/;"	m	struct:gotgctl_data::__anon4
out	xmc_usbd_regs.h	/^		unsigned out:16;$/;"	m	struct:daint_data::__anon32
outBuffer	xmc_usbd.h	/^  uint8_t *outBuffer;                    						\/**< The buffer for operation as OUT endpoint *\/$/;"	m	struct:__anon1
outBufferSize	xmc_usbd.h	/^  uint32_t outBufferSize;                						\/**< The size of the EP OUT buffer *\/$/;"	m	struct:__anon1
outBytesAvailable	xmc_usbd.h	/^  uint32_t outBytesAvailable;            						\/**< The number of bytes available in the EP OUT buffer *\/$/;"	m	struct:__anon1
outInUse	xmc_usbd.h	/^  volatile uint32_t outInUse    : 1;     						\/**< Sets if the selected USB OUT endpoint is currently in use *\/$/;"	m	struct:__anon1
outOffset	xmc_usbd.h	/^  uint32_t outOffset;                    						\/**< The read offset of the EP OUT buffer *\/$/;"	m	struct:__anon1
out_desc_addr	xmc_usbd_regs.h	/^	dwc_otg_dev_dma_desc_t *out_desc_addr;$/;"	m	struct:dwc_otg_dev_if
out_ep_regs	xmc_usbd_regs.h	/^	dwc_otg_dev_out_ep_regs_t *out_ep_regs[MAX_EPS_CHANNELS];$/;"	m	struct:dwc_otg_dev_if
outep0	xmc_usbd_regs.h	/^		unsigned outep0:1;$/;"	m	struct:daint_data::__anon33
outep1	xmc_usbd_regs.h	/^		unsigned outep1:1;$/;"	m	struct:daint_data::__anon33
outep10	xmc_usbd_regs.h	/^		unsigned outep10:1;$/;"	m	struct:daint_data::__anon33
outep11	xmc_usbd_regs.h	/^		unsigned outep11:1;$/;"	m	struct:daint_data::__anon33
outep12	xmc_usbd_regs.h	/^		unsigned outep12:1;$/;"	m	struct:daint_data::__anon33
outep13	xmc_usbd_regs.h	/^		unsigned outep13:1;$/;"	m	struct:daint_data::__anon33
outep14	xmc_usbd_regs.h	/^		unsigned outep14:1;$/;"	m	struct:daint_data::__anon33
outep15	xmc_usbd_regs.h	/^		unsigned outep15:1;$/;"	m	struct:daint_data::__anon33
outep2	xmc_usbd_regs.h	/^		unsigned outep2:1;$/;"	m	struct:daint_data::__anon33
outep3	xmc_usbd_regs.h	/^		unsigned outep3:1;$/;"	m	struct:daint_data::__anon33
outep4	xmc_usbd_regs.h	/^		unsigned outep4:1;$/;"	m	struct:daint_data::__anon33
outep5	xmc_usbd_regs.h	/^		unsigned outep5:1;$/;"	m	struct:daint_data::__anon33
outep6	xmc_usbd_regs.h	/^		unsigned outep6:1;$/;"	m	struct:daint_data::__anon33
outep7	xmc_usbd_regs.h	/^		unsigned outep7:1;$/;"	m	struct:daint_data::__anon33
outep8	xmc_usbd_regs.h	/^		unsigned outep8:1;$/;"	m	struct:daint_data::__anon33
outep9	xmc_usbd_regs.h	/^		unsigned outep9:1;$/;"	m	struct:daint_data::__anon33
outepintr	xmc_usbd_regs.h	/^		unsigned outepintr:1;$/;"	m	struct:gintmsk_data::__anon9
outepintr	xmc_usbd_regs.h	/^		unsigned outepintr:1;$/;"	m	struct:gintsts_data::__anon10
outpkterr	xmc_usbd_regs.h	/^		unsigned outpkterr:1;$/;"	m	struct:doepint_data::__anon31
output_level	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_LEVEL_t output_level;			\/**< Defines output level of a pin *\/$/;"	m	struct:XMC_GPIO_CONFIG
output_negation	xmc_dac.h	/^    uint32_t output_negation:1;  \/**< Negation of the output waveform enabled\/disabled *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon171::__anon172
output_offset	xmc_dac.h	/^    uint32_t output_offset:8; \/**< offset value *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon173::__anon174
output_scale	xmc_dac.h	/^    uint32_t output_scale:4;  \/**< Scale value of type XMC_DAC_CH_OUTPUT_SCALE_t. It includes scaling + mul\/div bit *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon173::__anon174
output_strength	xmc4_gpio.h	/^  XMC_GPIO_OUTPUT_STRENGTH_t output_strength;	\/**< Defines pad driver mode of a pin *\/$/;"	m	struct:XMC_GPIO_CONFIG
output_trigger_channel	xmc_eru.h	/^      uint32_t output_trigger_channel: 3; \/**< Output channel select(OCS) for ETLx output trigger pulse. $/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
outtknepdis	xmc_usbd_regs.h	/^		unsigned outtknepdis:1;$/;"	m	struct:doepint_data::__anon31
overcurrent	xmc_usbh.h	/^  uint32_t overcurrent : 1;             \/**< USB Host Port overcurrent flag *\/$/;"	m	struct:XMC_USBH_PORT_STATE
oversampling	xmc_uart.h	/^  uint8_t oversampling;						           \/**< Number of samples for a symbol(DCTQ).\\b Range: minimum= 1, maximum= 32*\/$/;"	m	struct:XMC_UART_CH_CONFIG
p2hd_dev_enum_spd	xmc_usbd_regs.h	/^		unsigned p2hd_dev_enum_spd:2;$/;"	m	struct:pcgcctl_data::__anon60
p2hd_prt_spd	xmc_usbd_regs.h	/^		unsigned p2hd_prt_spd:2;$/;"	m	struct:pcgcctl_data::__anon60
p_div	xmc4_scu.h	/^  uint8_t p_div;                       \/**<  PLL P-Divider value. *\/$/;"	m	struct:XMC_SCU_CLOCK_SYSPLL_CONFIG
packet	xmc_usbh.h	/^  uint32_t  packet;                 \/**< Holds packet token and PID information of ongoing data packet transaction*\/$/;"	m	struct:XMC_USBH0_pipe
packet_size_cntr_width	xmc_usbd_regs.h	/^		unsigned packet_size_cntr_width:3;$/;"	m	struct:hwcfg3_data::__anon23
pad_turn_control	xmc_ledts.h	/^      uint32_t pad_turn_control:1;      \/**< Control pad turn via HW or SW(PADTSW). $/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231::__anon232
pading	xmc_usbd.h	/^        uint32_t pading         : 3;     						\/**< Padding between number and direction *\/$/;"	m	struct:__anon1::__anon2::__anon3
parity_mode	xmc_spi.h	/^  XMC_USIC_CH_PARITY_MODE_t parity_mode;          \/**< Enable parity check for transmit and received data *\/$/;"	m	struct:XMC_SPI_CH_CONFIG
parity_mode	xmc_uart.h	/^  XMC_USIC_CH_PARITY_MODE_t parity_mode;     \/**< Parity mode. \\b Range: @ref XMC_USIC_CH_PARITY_MODE_NONE, @ref XMC_USIC_CH_PARITY_MODE_EVEN, \\n $/;"	m	struct:XMC_UART_CH_CONFIG
part_of_fifo	xmc_vadc.h	/^          uint32_t part_of_fifo            : 2;  \/**< Make the result register a part of Result FIFO? *\/$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
part_power_down	xmc_usbd_regs.h	/^		unsigned part_power_down:1;$/;"	m	struct:hwcfg4_data::__anon24
passive_level	xmc_ccu4.h	/^  uint32_t passive_level : 1;          \/**< Configuration of ST and OUT passive levels.$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG
passive_level_out0	xmc_ccu8.h	/^      uint32_t passive_level_out0 : 1; \/**< ST and OUT passive levels Configuration for OUT0. $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162::__anon163
passive_level_out1	xmc_ccu8.h	/^      uint32_t passive_level_out1 : 1; \/**< ST and OUT passive levels Configuration for OUT1. $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162::__anon163
passive_level_out2	xmc_ccu8.h	/^      uint32_t passive_level_out2 : 1; \/**< ST and OUT passive levels Configuration for OUT2. $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162::__anon163
passive_level_out3	xmc_ccu8.h	/^      uint32_t passive_level_out3 : 1; \/**< ST and OUT passive levels Configuration for OUT3. $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162::__anon163
patch	xmc_common.h	/^  uint8_t patch;$/;"	m	struct:XMC_DRIVER_VERSION
pattern_detection_input	xmc_eru.h	/^      uint32_t pattern_detection_input: 4;  \/**< Enable input for the pattern detection(IPENx, x = [0 to 3]).  $/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
pattern_sw_update	xmc_posif.h	/^      uint32_t pattern_sw_update: 1; \/**< should multi channel pattern updated by SW ? *\/$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
pattern_trigger_edge	xmc_posif.h	/^      uint32_t pattern_trigger_edge: 1;  \/**< Which edge of the pattern update trigger is to be considered? *\/$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
pattern_update_trigger	xmc_posif.h	/^	  uint32_t pattern_update_trigger: 3; \/**< Of the 8 update triggers, which one is to be considered? *\/$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
pcgcctl_data	xmc_usbd_regs.h	/^typedef union pcgcctl_data {$/;"	u
pcgcctl_data_t	xmc_usbd_regs.h	/^} pcgcctl_data_t;$/;"	t	typeref:union:pcgcctl_data
pconf	xmc_posif.h	/^    uint32_t pconf;$/;"	m	union:XMC_POSIF_CONFIG::__anon239
perfrint	xmc_usbd_regs.h	/^		unsigned perfrint:2;$/;"	m	struct:dcfg_data::__anon27
perio_ep_supported	xmc_usbd_regs.h	/^		unsigned perio_ep_supported:1;$/;"	m	struct:hwcfg2_data::__anon22
perio_eps_supported	xmc_usbd_regs.h	/^	uint8_t perio_eps_supported;$/;"	m	struct:dwc_otg_host_if
perio_tx_fifo_size	xmc_usbd_regs.h	/^	uint16_t perio_tx_fifo_size;$/;"	m	struct:dwc_otg_host_if
perio_tx_fifo_size	xmc_usbd_regs.h	/^	uint16_t perio_tx_fifo_size[MAX_PERIO_FIFOS];$/;"	m	struct:dwc_otg_dev_if
peripheral_trigger	xmc_eru.h	/^      uint32_t peripheral_trigger: 2;        \/**< peripheral trigger(ISS) input selection. $/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
perschedena	xmc_usbd_regs.h	/^		unsigned perschedena:1;$/;"	m	struct:hcfg_data::__anon42
perschintvl	xmc_usbd_regs.h	/^		unsigned perschintvl:2;$/;"	m	struct:dcfg_data::__anon27
phase_a	xmc_posif.h	/^      uint32_t phase_a: 1;       \/**< Phase-A active level configuration *\/$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
phase_b	xmc_posif.h	/^      uint32_t phase_b: 1;       \/**< Phase-B active level configuration *\/$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
phase_leader	xmc_posif.h	/^      uint32_t phase_leader: 1;  \/**< Which of the two phase signals[Phase A or Phase B] leads the other? *\/$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
phy_in_sleep	xmc_usbd_regs.h	/^		unsigned phy_in_sleep:1;$/;"	m	struct:pcgcctl_data::__anon60
phyaddr_offset	xmc_ecat.h	/^      uint32_t phyaddr_offset: 5;    \/**< Ethernet PHY address offset, address of port 0 *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
phyif	xmc_usbd_regs.h	/^		unsigned phyif:1;$/;"	m	struct:gusbcfg_data::__anon7
phylpwrclksel	xmc_usbd_regs.h	/^		unsigned phylpwrclksel:1;$/;"	m	struct:gusbcfg_data::__anon7
physel	xmc_usbd_regs.h	/^		unsigned physel:1;$/;"	m	struct:gusbcfg_data::__anon7
pid	xmc_usbd_regs.h	/^		unsigned pid:2;$/;"	m	struct:dev_dma_desc_sts::__anon40
pid	xmc_usbd_regs.h	/^		unsigned pid:2;$/;"	m	struct:dev_dma_desc_sts::__anon41
pid	xmc_usbd_regs.h	/^		unsigned pid:2;$/;"	m	struct:hctsiz_data::__anon55
pid	xmc_usbd_regs.h	/^		unsigned pid:2;$/;"	m	struct:hctsiz_data::__anon56
pin_low_extend	xmc_ledts.h	/^      uint32_t pin_low_extend:2;        \/**< This bit extends touch-sense output for pin-low-level configuration for$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231::__anon232
pktcnt	xmc_usbd_regs.h	/^		unsigned pktcnt:10;$/;"	m	struct:deptsiz_data::__anon37
pktcnt	xmc_usbd_regs.h	/^		unsigned pktcnt:10;$/;"	m	struct:hctsiz_data::__anon55
pktcnt	xmc_usbd_regs.h	/^		unsigned pktcnt:2;$/;"	m	struct:deptsiz0_data::__anon38
pktdrpsts	xmc_usbd_regs.h	/^		unsigned pktdrpsts:1;$/;"	m	struct:doepint_data::__anon31
pktsts	xmc_usbd_regs.h	/^		unsigned pktsts:4;$/;"	m	struct:device_grxsts_data::__anon11
pktsts	xmc_usbd_regs.h	/^		unsigned pktsts:4;$/;"	m	struct:host_grxsts_data::__anon12
plc	xmc_hrpwm.h	/^    uint32_t plc;                        \/**< Comparator passive level configuration *\/$/;"	m	union:XMC_HRPWM_CSG_CMP::__anon126
pmuactv	xmc_usbd_regs.h	/^		unsigned pmuactv:1;$/;"	m	struct:gpwrdn_data::__anon62
pmuintsel	xmc_usbd_regs.h	/^		unsigned pmuintsel:1;$/;"	m	struct:gpwrdn_data::__anon62
point2point	xmc_usbd_regs.h	/^		unsigned point2point:1;$/;"	m	struct:hwcfg2_data::__anon22
port0	xmc_ecat.h	/^  } port0;$/;"	m	struct:XMC_ECAT_PORT_CTRL	typeref:union:XMC_ECAT_PORT_CTRL::__anon65
port1	xmc_ecat.h	/^  } port1;$/;"	m	struct:XMC_ECAT_PORT_CTRL	typeref:union:XMC_ECAT_PORT_CTRL::__anon67
port_mask	xmc_usbh.h	/^  uint32_t port_mask          : 15;     \/**< Root HUB available Ports Mask *\/$/;"	m	struct:XMC_USBH_CAPABILITIES
port_power	xmc_usbd_regs.h	/^		unsigned port_power:1;$/;"	m	struct:pcgcctl_data::__anon60
port_reset_active	xmc_usbh.h	/^	bool port_reset_active;                         \/**< Port reset state *\/$/;"	m	struct:xmc_usb_host_device
portintr	xmc_usbd_regs.h	/^		unsigned portintr:1;$/;"	m	struct:gintmsk_data::__anon9
portintr	xmc_usbd_regs.h	/^		unsigned portintr:1;$/;"	m	struct:gintsts_data::__anon10
post_processing_mode	xmc_vadc.h	/^          uint32_t post_processing_mode    : 2;  \/**< Result data processing mode. Uses @ref  XMC_VADC_DMM_t$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
power_optimiz	xmc_usbd_regs.h	/^		unsigned power_optimiz:1;$/;"	m	struct:hwcfg4_data::__anon24
power_state	xmc_usbh.h	/^	XMC_USBH_POWER_STATE_t power_state;             \/**< USB Power status *\/$/;"	m	struct:xmc_usb_host_device
powered	xmc_usbd.h	/^  uint32_t powered     : 1;        								\/**< USB Device powered flag*\/$/;"	m	struct:XMC_USBD_STATE
prb_delta	xmc_usbd_regs.h	/^		unsigned prb_delta:2;$/;"	m	struct:adpctl_data::__anon26
prb_dschg	xmc_usbd_regs.h	/^		unsigned prb_dschg:2;$/;"	m	struct:adpctl_data::__anon26
prb_per	xmc_usbd_regs.h	/^		unsigned prb_per:2;$/;"	m	struct:adpctl_data::__anon26
prescaler	xmc_hrpwm.h	/^      uint32_t prescaler: 2;                 \/**< Pre-scaler division factor *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
prescaler	xmc_rtc.h	/^  uint16_t          prescaler;$/;"	m	struct:XMC_RTC_CONFIG
prescaler_ext_start_mode	xmc_hrpwm.h	/^      uint32_t prescaler_ext_start_mode: 2;  \/**< Pre-scaler external start mode. Accepts enum XMC_HRPWM_CSG_PRESCALER_EXT_START_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
prescaler_ext_stop_mode	xmc_hrpwm.h	/^      uint32_t prescaler_ext_stop_mode: 2;   \/**< Pre-scaler external stop mode. Accepts enum XMC_HRPWM_CSG_PRESCALER_EXT_STOP_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
prescaler_initval	xmc_ccu4.h	/^  uint32_t prescaler_initval : 4;      \/**< Initial prescaler divider value $/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG
prescaler_initval	xmc_ccu4.h	/^  uint32_t prescaler_initval : 4;    \/**< Prescaler divider value *\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG
prescaler_initval	xmc_ccu8.h	/^  uint32_t prescaler_initval : 4;      \/**< Initial prescaler divider value $/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG
prescaler_initval	xmc_ccu8.h	/^  uint32_t prescaler_initval : 4;    \/**< Prescaler divider value *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG
prescaler_mode	xmc_ccu4.h	/^      uint32_t prescaler_mode: 1;      \/**< Normal or floating prescaler mode.$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
prescaler_mode	xmc_ccu4.h	/^      uint32_t prescaler_mode: 1;    \/**< Normal or floating prescaler Accepts enum :: XMC_CCU4_SLICE_PRESCALER_MODE_t*\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
prescaler_mode	xmc_ccu8.h	/^      uint32_t prescaler_mode: 1;      \/**< Normal or floating prescaler mode.$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
prescaler_mode	xmc_ccu8.h	/^      uint32_t prescaler_mode: 1;    \/**< Normal or floating prescaler Accepts enum :: XMC_CCU8_SLICE_PRESCALER_MODE_t*\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
previous	xmc_common.h	/^  int32_t previous;$/;"	m	struct:XMC_PRIOARRAY_ITEM
prewarn_mode	xmc_wdt.h	/^      uint32_t prewarn_mode : 1;        \/**< Pre-warning mode (PRE). This accepts boolean values as input. *\/$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
priority	xmc_common.h	/^  int32_t priority;$/;"	m	struct:XMC_PRIOARRAY_ITEM
priority	xmc_dma.h	/^  XMC_DMA_CH_PRIORITY_t priority;               \/**< DMA channel priority (::XMC_DMA_CH_PRIORITY_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
prt_clk_sel	xmc_usbd_regs.h	/^		unsigned prt_clk_sel:2;$/;"	m	struct:pcgcctl_data::__anon60
prt_sleep_sts	xmc_usbd_regs.h	/^		unsigned prt_sleep_sts:1;$/;"	m	struct:glpmctl_data::__anon25
prtaddr	xmc_usbd_regs.h	/^		unsigned prtaddr:7;$/;"	m	struct:hcsplt_data::__anon52
prtconndet	xmc_usbd_regs.h	/^		unsigned prtconndet:1;$/;"	m	struct:hprt0_data::__anon46
prtconnsts	xmc_usbd_regs.h	/^		unsigned prtconnsts:1;$/;"	m	struct:hprt0_data::__anon46
prtena	xmc_usbd_regs.h	/^		unsigned prtena:1;$/;"	m	struct:hprt0_data::__anon46
prtenchng	xmc_usbd_regs.h	/^		unsigned prtenchng:1;$/;"	m	struct:hprt0_data::__anon46
prtlnsts	xmc_usbd_regs.h	/^		unsigned prtlnsts:2;$/;"	m	struct:hprt0_data::__anon46
prtovrcurract	xmc_usbd_regs.h	/^		unsigned prtovrcurract:1;$/;"	m	struct:hprt0_data::__anon46
prtovrcurrchng	xmc_usbd_regs.h	/^		unsigned prtovrcurrchng:1;$/;"	m	struct:hprt0_data::__anon46
prtpwr	xmc_usbd_regs.h	/^		unsigned prtpwr:1;$/;"	m	struct:hprt0_data::__anon46
prtres	xmc_usbd_regs.h	/^		unsigned prtres:1;$/;"	m	struct:hprt0_data::__anon46
prtrst	xmc_usbd_regs.h	/^		unsigned prtrst:1;$/;"	m	struct:hprt0_data::__anon46
prtspd	xmc_usbd_regs.h	/^		unsigned prtspd:2;$/;"	m	struct:hprt0_data::__anon46
prtsusp	xmc_usbd_regs.h	/^		unsigned prtsusp:1;$/;"	m	struct:hprt0_data::__anon46
prttstctl	xmc_usbd_regs.h	/^		unsigned prttstctl:4;$/;"	m	struct:hprt0_data::__anon46
psetup	xmc_usbd_regs.h	/^	dwc_otg_dev_dma_desc_t *psetup;$/;"	m	struct:dwc_otg_dev_if
psl	xmc_ccu8.h	/^    uint32_t psl;$/;"	m	union:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162
psl	xmc_hrpwm.h	/^    uint32_t psl;                              \/**< Output passive level configuration *\/$/;"	m	union:XMC_HRPWM_HRC_CONFIG::__anon122
ptxfemplvl	xmc_usbd_regs.h	/^		unsigned ptxfemplvl:1;$/;"	m	struct:gahbcfg_data::__anon6
ptxfempty	xmc_usbd_regs.h	/^		unsigned ptxfempty:1;$/;"	m	struct:gintmsk_data::__anon9
ptxfempty	xmc_usbd_regs.h	/^		unsigned ptxfempty:1;$/;"	m	struct:gintsts_data::__anon10
ptxfspcavail	xmc_usbd_regs.h	/^		unsigned ptxfspcavail:16;$/;"	m	struct:hptxsts_data::__anon45
ptxqspcavail	xmc_usbd_regs.h	/^		unsigned ptxqspcavail:8;$/;"	m	struct:hptxsts_data::__anon45
ptxqtop_chnum	xmc_usbd_regs.h	/^		unsigned ptxqtop_chnum:4;$/;"	m	struct:hptxsts_data::__anon45
ptxqtop_odd	xmc_usbd_regs.h	/^		unsigned ptxqtop_odd:1;$/;"	m	struct:hptxsts_data::__anon45
ptxqtop_terminate	xmc_usbd_regs.h	/^		unsigned ptxqtop_terminate:1;$/;"	m	struct:hptxsts_data::__anon45
ptxqtop_token	xmc_usbd_regs.h	/^		unsigned ptxqtop_token:2;$/;"	m	struct:hptxsts_data::__anon45
pulse_swallow_enable	xmc_hrpwm.h	/^      uint32_t pulse_swallow_enable: 1;      \/**< Pulse swallow enable \/ disable. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
pulse_swallow_val	xmc_hrpwm.h	/^  uint32_t   pulse_swallow_val;              \/**< Pulse swallow value *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN
pulse_swallow_win_mode	xmc_hrpwm.h	/^      uint32_t pulse_swallow_win_mode: 2;    \/**< Pulse swallow window mode *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
pwm_sync	xmc_posif.h	/^      uint32_t pwm_sync: 2;         \/**< Of the 4 pwm sync inputs, which one is to be considered? *\/$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
pwrclmp	xmc_usbd_regs.h	/^		unsigned pwrclmp:1;$/;"	m	struct:pcgcctl_data::__anon60
pwrdnclmp	xmc_usbd_regs.h	/^		unsigned pwrdnclmp:1;$/;"	m	struct:gpwrdn_data::__anon62
pwrdnrstn	xmc_usbd_regs.h	/^		unsigned pwrdnrstn:1;$/;"	m	struct:gpwrdn_data::__anon62
pwrdnswtch	xmc_usbd_regs.h	/^		unsigned pwrdnswtch:1;$/;"	m	struct:gpwrdn_data::__anon62
pwronprgdone	xmc_usbd_regs.h	/^		unsigned pwronprgdone:1;$/;"	m	struct:dctl_data::__anon28
qctrl0	xmc_vadc.h	/^       uint32_t qctrl0;$/;"	m	union:XMC_VADC_QUEUE_CONFIG::__anon84
qdc	xmc_posif.h	/^    uint32_t qdc;$/;"	m	union:XMC_POSIF_QD_CONFIG::__anon233
qinr0	xmc_vadc.h	/^       uint32_t qinr0;$/;"	m	union:XMC_VADC_QUEUE_ENTRY::__anon82
qmr0	xmc_vadc.h	/^       uint32_t qmr0;$/;"	m	union:XMC_VADC_QUEUE_CONFIG::__anon86
qtd_offset	xmc_usbd_regs.h	/^		unsigned qtd_offset:6;$/;"	m	struct:host_dma_desc_sts::__anon58
raw	xmc_ecat.h	/^    uint32_t raw;$/;"	m	union:XMC_ECAT_PORT_CTRL::__anon63
raw	xmc_ecat.h	/^    uint32_t raw;$/;"	m	union:XMC_ECAT_PORT_CTRL::__anon65
raw	xmc_ecat.h	/^    uint32_t raw;$/;"	m	union:XMC_ECAT_PORT_CTRL::__anon67
raw	xmc_eru.h	/^    uint32_t raw;$/;"	m	union:XMC_ERU_ETL_CONFIG::__anon139
raw	xmc_eru.h	/^    uint32_t raw;$/;"	m	union:XMC_ERU_OGU_CONFIG
raw	xmc_eth_mac.h	/^  uint32_t raw;$/;"	m	union:XMC_ETH_MAC_PORT_CTRL
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_BUS_READ_CONFIG::__anon207
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_BUS_WRITE_CONFIG::__anon211
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_CLK_CONFIG::__anon201
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_FREE_PINS_TO_GPIO::__anon205
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_MODE_CONFIG::__anon203
raw0	xmc_ebu.h	/^    uint32_t raw0;$/;"	m	union:XMC_EBU_SDRAM_CONFIG::__anon215
raw0	xmc_rtc.h	/^	  uint32_t raw0;$/;"	m	union:XMC_RTC_ALARM::__anon241
raw0	xmc_rtc.h	/^    uint32_t raw0;$/;"	m	union:XMC_RTC_TIME::__anon245
raw1	xmc_ebu.h	/^    uint32_t raw1;$/;"	m	union:XMC_EBU_BUS_READ_CONFIG::__anon209
raw1	xmc_ebu.h	/^    uint32_t raw1;$/;"	m	union:XMC_EBU_BUS_WRITE_CONFIG::__anon213
raw1	xmc_ebu.h	/^    uint32_t raw1;$/;"	m	union:XMC_EBU_SDRAM_CONFIG::__anon217
raw1	xmc_rtc.h	/^    uint32_t raw1;$/;"	m	union:XMC_RTC_ALARM::__anon243
raw1	xmc_rtc.h	/^    uint32_t raw1;$/;"	m	union:XMC_RTC_TIME::__anon247
raw2	xmc_ebu.h	/^    uint32_t raw2;$/;"	m	union:XMC_EBU_SDRAM_CONFIG::__anon219
read_config	xmc_ebu.h	/^  XMC_EBU_REGION_READ_CONFIG_t read_config;$/;"	m	struct:XMC_EBU_REGION
read_transfer_active	xmc_sdmmc.h	/^	uint32_t read_transfer_active 	 : 1; \/**< Read transfer active *\/$/;"	m	struct:__anon264::__anon265
rectify	xmc_dsd.h	/^  XMC_DSD_CH_RECTIFY_CONFIG_t    *const rectify;     \/**< Pointer to the rectify configuration*\/$/;"	m	struct:XMC_DSD_CONFIG
rectify_config	xmc_dsd.h	/^    uint32_t rectify_config;  \/**< Rectification configuration register(\\a RECTCFG)*\/$/;"	m	union:XMC_DSD_CH_RECTIFY_CONFIG::__anon199
refill_needed	xmc_vadc.h	/^          uint32_t refill_needed      : 1;  \/**< Conversion completed channel gets inserted back into the queue *\/$/;"	m	struct:XMC_VADC_QUEUE_ENTRY::__anon82::__anon83
regaddr	xmc_usbd_regs.h	/^		unsigned regaddr:8;$/;"	m	struct:gi2cctl_data::__anon16
regaddr16_21	xmc_usbd_regs.h	/^		unsigned regaddr16_21:6;$/;"	m	struct:gpvndctl_data::__anon17
regdata	xmc_usbd_regs.h	/^		unsigned regdata:8;$/;"	m	struct:gpvndctl_data::__anon17
regs	xmc_eth_mac.h	/^  ETH_GLOBAL_TypeDef *regs;        \/**< ETH module 0 (now, we have a single ETH module) *\/$/;"	m	struct:XMC_ETH_MAC
regval	xmc_fce.h	/^    uint32_t regval;$/;"	m	union:XMC_FCE_CONFIG::__anon118
regwr	xmc_usbd_regs.h	/^		unsigned regwr:1;$/;"	m	struct:gpvndctl_data::__anon17
rem_wkup_en	xmc_usbd_regs.h	/^		unsigned rem_wkup_en:1;$/;"	m	struct:glpmctl_data::__anon25
remmemsupp	xmc_usbd_regs.h	/^		unsigned remmemsupp:1;$/;"	m	struct:gahbcfg_data::__anon6
req_src_interrupt	xmc_vadc.h	/^          uint32_t req_src_interrupt  : 1;  \/**< Request source event can be generated after a conversion sequence*\/$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
req_src_priority	xmc_vadc.h	/^    uint32_t req_src_priority : 2;  \/**< Request source priority for the arbiter. If the Conversion start mode has been$/;"	m	struct:XMC_VADC_SCAN_CONFIG
req_src_priority	xmc_vadc.h	/^    uint32_t req_src_priority : 2;  \/**< Request source priority for the arbiter.Uses @ref XMC_VADC_GROUP_RS_PRIORITY_t *\/$/;"	m	struct:XMC_VADC_QUEUE_CONFIG
res	xmc_vadc.h	/^    uint32_t res;$/;"	m	union:XMC_VADC_DETAILED_RESULT::__anon114
res	xmc_vadc.h	/^    uint32_t res;$/;"	m	union:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112
reserved	xmc4_flash.h	/^  uint32_t reserved; $/;"	m	struct:XMC_FLASH_BMI_STRING
reserved	xmc_eth_mac.h	/^  uint32_t reserved;               \/**< Reserved *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
reserved	xmc_usbd.h	/^  uint32_t reserved            : 23;    						\/**< Reserved for future use*\/$/;"	m	struct:XMC_USBD_CAPABILITIES
reserved	xmc_usbd_regs.h	/^		unsigned reserved:14;$/;"	m	struct:hcsplt_data::__anon52
reserved	xmc_usbd_regs.h	/^		unsigned reserved:15;$/;"	m	struct:hfir_data::__anon43
reserved	xmc_usbd_regs.h	/^		unsigned reserved:16;$/;"	m	struct:dtxfsts_data::__anon15
reserved	xmc_usbd_regs.h	/^		unsigned reserved:16;$/;"	m	struct:haint_data::__anon47
reserved	xmc_usbd_regs.h	/^		unsigned reserved:16;$/;"	m	struct:haint_data::__anon48
reserved	xmc_usbd_regs.h	/^		unsigned reserved:16;$/;"	m	struct:haintmsk_data::__anon49
reserved	xmc_usbd_regs.h	/^		unsigned reserved:16;$/;"	m	struct:haintmsk_data::__anon50
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:dctl_data::__anon28
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:deptsiz_data::__anon37
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:gahbcfg_data::__anon6
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:gi2cctl_data::__anon16
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:gnptxsts_data::__anon14
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:hcchar_data::__anon51
reserved	xmc_usbd_regs.h	/^		unsigned reserved:1;$/;"	m	struct:pcgcctl_data::__anon60
reserved	xmc_usbd_regs.h	/^		unsigned reserved:7;$/;"	m	struct:hwcfg4_data::__anon24
reserved	xmc_usbd_regs.h	/^	volatile uint32_t reserved;$/;"	m	struct:dwc_otg_hc_regs
reserved0	xmc_usbd_regs.h	/^		unsigned reserved0:1;$/;"	m	struct:gintmsk_data::__anon9
reserved04	xmc_usbd_regs.h	/^	uint32_t reserved04;$/;"	m	struct:dwc_otg_dev_in_ep_regs
reserved05_06	xmc_usbd_regs.h	/^		unsigned reserved05_06:2;$/;"	m	struct:dtknq1_data::__anon34
reserved0C	xmc_usbd_regs.h	/^	uint32_t reserved0C;$/;"	m	struct:dwc_otg_dev_in_ep_regs
reserved0C	xmc_usbd_regs.h	/^	uint32_t reserved0C;$/;"	m	struct:dwc_otg_dev_out_ep_regs
reserved0_1	xmc_usbd_regs.h	/^		unsigned reserved0_1:2;$/;"	m	struct:gotgint_data::__anon5
reserved0_2	xmc_usbd_regs.h	/^		unsigned reserved0_2:3;$/;"	m	struct:hcdma_data::__anon57
reserved1	xmc4_flash.h	/^  uint16_t reserved1;$/;"	m	struct:XMC_FLASH_BMI_STRING
reserved1	xmc_usbd_regs.h	/^		unsigned reserved1:1;$/;"	m	struct:gotgctl_data::__anon4
reserved1	xmc_usbd_regs.h	/^		unsigned reserved1:1;$/;"	m	struct:gusbcfg_data::__anon7
reserved10	xmc_usbd_regs.h	/^		unsigned reserved10:1;$/;"	m	struct:doepint_data::__anon31
reserved10_12	xmc_usbd_regs.h	/^		unsigned reserved10_12:3;$/;"	m	struct:diepint_data::__anon30
reserved10_12	xmc_usbd_regs.h	/^		unsigned reserved10_12:3;$/;"	m	struct:pcgcctl_data::__anon60
reserved10_16	xmc_usbd_regs.h	/^		unsigned reserved10_16:7;$/;"	m	struct:gotgint_data::__anon5
reserved11	xmc_usbd_regs.h	/^		unsigned reserved11:1;$/;"	m	struct:dev_dma_desc_sts::__anon40
reserved11_29	xmc_usbd_regs.h	/^		unsigned reserved11_29:19;$/;"	m	struct:grstctl_data::__anon8
reserved12_15	xmc_usbd_regs.h	/^		unsigned reserved12_15:4;$/;"	m	struct:gotgctl_data::__anon4
reserved12_24	xmc_usbd_regs.h	/^		unsigned reserved12_24:13;$/;"	m	struct:host_dma_desc_sts::__anon59
reserved13_15	xmc_usbd_regs.h	/^		unsigned reserved13_15:3;$/;"	m	struct:dthrctl_data::__anon35
reserved13_17	xmc_usbd_regs.h	/^		unsigned reserved13_17:5;$/;"	m	struct:dcfg_data::__anon27
reserved14_31	xmc_usbd_regs.h	/^		unsigned reserved14_31:18;$/;"	m	struct:diepint_data::__anon30
reserved14_31	xmc_usbd_regs.h	/^		unsigned reserved14_31:18;$/;"	m	struct:hcint_data::__anon53
reserved14_31	xmc_usbd_regs.h	/^		unsigned reserved14_31:18;$/;"	m	struct:hcintmsk_data::__anon54
reserved15_31	xmc_usbd_regs.h	/^		unsigned reserved15_31:17;$/;"	m	struct:doepint_data::__anon31
reserved16_22	xmc_usbd_regs.h	/^		unsigned reserved16_22:7;$/;"	m	struct:dev_dma_desc_sts::__anon39
reserved16_22	xmc_usbd_regs.h	/^		unsigned reserved16_22:7;$/;"	m	struct:hcfg_data::__anon42
reserved16_28	xmc_usbd_regs.h	/^		unsigned reserved16_28:13;$/;"	m	struct:hctsiz_data::__anon56
reserved17_31	xmc_usbd_regs.h	/^		unsigned reserved17_31:15;$/;"	m	struct:dctl_data::__anon28
reserved19_31	xmc_usbd_regs.h	/^		unsigned reserved19_31:13;$/;"	m	struct:hprt0_data::__anon46
reserved21	xmc_usbd_regs.h	/^		unsigned reserved21:1;$/;"	m	struct:hwcfg2_data::__anon22
reserved21_28	xmc_usbd_regs.h	/^		unsigned reserved21_28:8;$/;"	m	struct:deptsiz0_data::__anon38
reserved21_31	xmc_usbd_regs.h	/^		unsigned reserved21_31:11;$/;"	m	struct:host_grxsts_data::__anon12
reserved22_31	xmc_usbd_regs.h	/^		unsigned reserved22_31:10;$/;"	m	struct:dsts_data::__anon29
reserved23_24	xmc_usbd_regs.h	/^		unsigned reserved23_24:2;$/;"	m	struct:gpvndctl_data::__anon17
reserved23_31	xmc_usbd_regs.h	/^		unsigned reserved23_31:9;$/;"	m	struct:gahbcfg_data::__anon6
reserved25_31	xmc_usbd_regs.h	/^		unsigned reserved25_31:7;$/;"	m	struct:device_grxsts_data::__anon11
reserved26	xmc_usbd_regs.h	/^		unsigned reserved26:1;$/;"	m	struct:dthrctl_data::__anon35
reserved26_27	xmc_usbd_regs.h	/^		unsigned reserved26_27:2;$/;"	m	struct:host_dma_desc_sts::__anon59
reserved27	xmc_usbd_regs.h	/^		unsigned reserved27:1;$/;"	m	struct:host_dma_desc_sts::__anon58
reserved27_30	xmc_usbd_regs.h	/^		unsigned reserved27_30:4;$/;"	m	struct:hcfg_data::__anon42
reserved28_29	xmc_usbd_regs.h	/^		unsigned reserved28_29:2;$/;"	m	struct:glpmctl_data::__anon25
reserved28_30	xmc_usbd_regs.h	/^		unsigned reserved28_30:3;$/;"	m	struct:gpvndctl_data::__anon17
reserved28_31	xmc_usbd_regs.h	/^		unsigned reserved28_31:4;$/;"	m	struct:dthrctl_data::__anon35
reserved28_31	xmc_usbd_regs.h	/^		unsigned reserved28_31:4;$/;"	m	struct:gotgctl_data::__anon4
reserved29_31	xmc_usbd_regs.h	/^		unsigned reserved29_31:3;$/;"	m	struct:adpctl_data::__anon26
reserved29_31	xmc_usbd_regs.h	/^		unsigned reserved29_31:3;$/;"	m	struct:gpwrdn_data::__anon62
reserved30	xmc_usbd_regs.h	/^		unsigned reserved30:1;$/;"	m	struct:host_dma_desc_sts::__anon58
reserved30	xmc_usbd_regs.h	/^		unsigned reserved30:1;$/;"	m	struct:host_dma_desc_sts::__anon59
reserved31	xmc_usbd_regs.h	/^		unsigned reserved31:1;$/;"	m	struct:gusbcfg_data::__anon7
reserved31	xmc_usbd_regs.h	/^		unsigned reserved31;$/;"	m	struct:deptsiz0_data::__anon38
reserved31_21	xmc_usbd_regs.h	/^		unsigned reserved31_21:11;$/;"	m	struct:gotgint_data::__anon5
reserved39	xmc_usbd_regs.h	/^	volatile uint32_t reserved39[39];$/;"	m	struct:dwc_otg_core_global_regs
reserved3_6	xmc_usbd_regs.h	/^		unsigned reserved3_6:4;$/;"	m	struct:hcfg_data::__anon42
reserved3_7	xmc_usbd_regs.h	/^		unsigned reserved3_7:5;$/;"	m	struct:gotgint_data::__anon5
reserved40C	xmc_usbd_regs.h	/^	uint32_t reserved40C;$/;"	m	struct:dwc_otg_host_global_regs
reserved4_7	xmc_usbd_regs.h	/^		unsigned reserved4_7:4;$/;"	m	struct:dsts_data::__anon29
reserved7	xmc_usbd_regs.h	/^		unsigned reserved7:1;$/;"	m	struct:doepint_data::__anon31
reserved7_18	xmc_usbd_regs.h	/^		unsigned reserved7_18:12;$/;"	m	struct:deptsiz0_data::__anon38
reserved9	xmc_usbd_regs.h	/^		unsigned reserved9:1;$/;"	m	struct:hprt0_data::__anon46
reserved9_20	xmc_usbd_regs.h	/^		unsigned reserved9_20:12;$/;"	m	struct:gahbcfg_data::__anon6
resetaftsusp	xmc_usbd_regs.h	/^		unsigned resetaftsusp:1;$/;"	m	struct:pcgcctl_data::__anon60
resetdet	xmc_usbd_regs.h	/^		unsigned resetdet:1;$/;"	m	struct:gintmsk_data::__anon9
resetdet	xmc_usbd_regs.h	/^		unsigned resetdet:1;$/;"	m	struct:gintsts_data::__anon10
response_0	xmc_sdmmc.h	/^  uint32_t response_0;$/;"	m	struct:__anon269
response_2	xmc_sdmmc.h	/^  uint32_t response_2;$/;"	m	struct:__anon269
response_4	xmc_sdmmc.h	/^  uint32_t response_4;$/;"	m	struct:__anon269
response_6	xmc_sdmmc.h	/^  uint32_t response_6;$/;"	m	struct:__anon269
response_type_sel	xmc_sdmmc.h	/^    uint16_t response_type_sel : 2; \/**< Response type select ::XMC_SDMMC_COMMAND_RESPONSE_t *\/$/;"	m	struct:__anon267::__anon268
restore	xmc_usbd_regs.h	/^		unsigned restore:1;$/;"	m	struct:gpwrdn_data::__anon62
restoredone	xmc_usbd_regs.h	/^		unsigned restoredone:1;$/;"	m	struct:gintmsk_data::__anon9
restoredone	xmc_usbd_regs.h	/^		unsigned restoredone:1;$/;"	m	struct:gintsts_data::__anon10
restoremode	xmc_usbd_regs.h	/^		unsigned restoremode:1;$/;"	m	struct:pcgcctl_data::__anon60
result	xmc_vadc.h	/^      uint32_t result                   :16;  \/**< Result of the Analog to digital conversion*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
result	xmc_vadc.h	/^      uint32_t result                   :16;  \/**< Result of the Analog to digital conversion*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
result_alignment	xmc_vadc.h	/^          uint32_t result_alignment           : 1;  \/**< Alignment of the results read in the result register.$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
result_event	xmc_dsd.h	/^      uint32_t result_event : 2;        \/**< This parameter can take a value of XMC_DSD_CH_RESULT_EVENT_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon189::__anon190
result_event_type	xmc_dsd.h	/^      uint32_t result_event_type          : 4;  \/**< Result event for aux filter and the event select configuration.$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195::__anon196
result_reg_number	xmc_vadc.h	/^          uint32_t result_reg_number          : 4;  \/**< Group result register number *\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
resvalid	xmc_usbd_regs.h	/^		unsigned resvalid:6;$/;"	m	struct:dcfg_data::__anon27
resvalid	xmc_usbd_regs.h	/^		unsigned resvalid:8;$/;"	m	struct:hcfg_data::__anon42
retry_count	xmc_usbd_regs.h	/^		unsigned retry_count:3;$/;"	m	struct:glpmctl_data::__anon25
retry_count_sts	xmc_usbd_regs.h	/^		unsigned retry_count_sts:3;$/;"	m	struct:glpmctl_data::__anon25
rmtwkupsig	xmc_usbd_regs.h	/^		unsigned rmtwkupsig:1;$/;"	m	struct:dctl_data::__anon28
rst_det	xmc_usbd_regs.h	/^		unsigned rst_det:1;$/;"	m	struct:gpwrdn_data::__anon62
rst_det_msk	xmc_usbd_regs.h	/^		unsigned rst_det_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
rstpdwnmodule	xmc_usbd_regs.h	/^		unsigned rstpdwnmodule:1;$/;"	m	struct:pcgcctl_data::__anon60
rtim	xmc_usbd_regs.h	/^		unsigned rtim:11;$/;"	m	struct:adpctl_data::__anon26
run_in_debug_mode	xmc_wdt.h	/^      uint32_t run_in_debug_mode : 1;   \/**< Watchdog timer behaviour during debug (DSP). This accepts boolean values as input. *\/$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
rw	xmc_usbd_regs.h	/^		unsigned rw:1;$/;"	m	struct:gi2cctl_data::__anon16
rwdata	xmc_usbd_regs.h	/^		unsigned rwdata:32;$/;"	m	struct:gsnpsid_data::__anon20
rwdata	xmc_usbd_regs.h	/^		unsigned rwdata:32;$/;"	m	struct:guid_data::__anon19
rwdata	xmc_usbd_regs.h	/^		unsigned rwdata:8;$/;"	m	struct:gi2cctl_data::__anon16
rx_buf	xmc_eth_mac.h	/^  uint8_t *rx_buf;                \/**< RX buffer *\/$/;"	m	struct:XMC_ETH_MAC
rx_clk	xmc_ecat.h	/^      uint32_t rx_clk: 2;   \/**< RX Clock (::XMC_ECAT_PORT0_CTRL_RX_CLK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rx_clk	xmc_ecat.h	/^      uint32_t rx_clk: 2;   \/**< RX Clock (::XMC_ECAT_PORT_CTRL_RX_CLK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rx_desc	xmc_eth_mac.h	/^  XMC_ETH_MAC_DMA_DESC_t *rx_desc; \/**< DMA descriptor: RX *\/$/;"	m	struct:XMC_ETH_MAC
rx_dv	xmc_ecat.h	/^      uint32_t rx_dv: 2;    \/**< RX Data valid (::XMC_ECAT_PORT0_CTRL_RX_DV_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rx_dv	xmc_ecat.h	/^      uint32_t rx_dv: 2;    \/**< RX Data valid (::XMC_ECAT_PORT_CTRL_RX_DV_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rx_err	xmc_ecat.h	/^      uint32_t rx_err: 2;   \/**< RX Error (::XMC_ECAT_PORT0_CTRL_RX_ERR_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rx_err	xmc_ecat.h	/^      uint32_t rx_err: 2;   \/**< RX Error (::XMC_ECAT_PORT_CTRL_RX_ERR_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rx_index	xmc_eth_mac.h	/^  uint8_t rx_index;                \/**< Receive descriptor index *\/$/;"	m	struct:XMC_ETH_MAC
rx_thr_en	xmc_usbd_regs.h	/^		unsigned rx_thr_en:1;$/;"	m	struct:dthrctl_data::__anon35
rx_thr_en	xmc_usbd_regs.h	/^	uint16_t rx_thr_en;$/;"	m	struct:dwc_otg_dev_if
rx_thr_len	xmc_usbd_regs.h	/^		unsigned rx_thr_len:9;$/;"	m	struct:dthrctl_data::__anon35
rx_thr_length	xmc_usbd_regs.h	/^	uint16_t rx_thr_length;$/;"	m	struct:dwc_otg_dev_if
rxbytes	xmc_usbd_regs.h	/^		unsigned rxbytes:11;$/;"	m	struct:dev_dma_desc_sts::__anon40
rxd0	xmc_ecat.h	/^      uint32_t rxd0: 2;     \/**< Receive data bit 0 (::XMC_ECAT_PORT0_CTRL_RXD0_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rxd0	xmc_ecat.h	/^      uint32_t rxd0: 2;     \/**< Receive data bit 0 (::XMC_ECAT_PORT_CTRL_RXD0_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rxd0	xmc_eth_mac.h	/^    uint32_t rxd0: 2;     \/**< Receive data bit 0 (::XMC_ETH_MAC_PORT_CTRL_RXD0_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
rxd1	xmc_ecat.h	/^      uint32_t rxd1: 2;     \/**< Receive data bit 1 (::XMC_ECAT_PORT0_CTRL_RXD1_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rxd1	xmc_ecat.h	/^      uint32_t rxd1: 2;     \/**< Receive data bit 1 (::XMC_ECAT_PORT_CTRL_RXD1_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rxd1	xmc_eth_mac.h	/^    uint32_t rxd1: 2;     \/**< Receive data bit 1 (::XMC_ETH_MAC_PORT_CTRL_RXD1_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
rxd2	xmc_ecat.h	/^      uint32_t rxd2: 2;     \/**< Receive data bit 2 (::XMC_ECAT_PORT0_CTRL_RXD2_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rxd2	xmc_ecat.h	/^      uint32_t rxd2: 2;     \/**< Receive data bit 2 (::XMC_ECAT_PORT_CTRL_RXD2_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rxd2	xmc_eth_mac.h	/^    uint32_t rxd2: 2;     \/**< Receive data bit 2 (only MII) (::XMC_ETH_MAC_PORT_CTRL_RXD2_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
rxd3	xmc_ecat.h	/^      uint32_t rxd3: 2;     \/**< Receive data bit 3 (::XMC_ECAT_PORT0_CTRL_RXD3_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
rxd3	xmc_ecat.h	/^      uint32_t rxd3: 2;     \/**< Receive data bit 3 (::XMC_ECAT_PORT_CTRL_RXD3_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
rxd3	xmc_eth_mac.h	/^    uint32_t rxd3: 2;     \/**< Receive data bit 3 (only MII) (::XMC_ETH_MAC_PORT_CTRL_RXD3_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
rxer	xmc_eth_mac.h	/^    uint32_t rxer: 2;     \/**< Receive error (::XMC_ETH_MAC_PORT_CTRL_RXER_t) *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
rxfflsh	xmc_usbd_regs.h	/^		unsigned rxfflsh:1;$/;"	m	struct:grstctl_data::__anon8
rxsts	xmc_usbd_regs.h	/^		unsigned rxsts:2;$/;"	m	struct:dev_dma_desc_sts::__anon40
rxstsqlvl	xmc_usbd_regs.h	/^		unsigned rxstsqlvl:1;$/;"	m	struct:gintmsk_data::__anon9
rxstsqlvl	xmc_usbd_regs.h	/^		unsigned rxstsqlvl:1;$/;"	m	struct:gintsts_data::__anon10
same_event	xmc_ccu4.h	/^      uint32_t same_event : 1;       \/**< Should the capture event for C1V\/C0V and C3V\/C2V be same capture edge? *\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
same_event	xmc_ccu8.h	/^      uint32_t same_event : 1;       \/**< Should the capture event for C1V\/C0V and C3V\/C2V be same capture edge? *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
sample_point	xmc_can.h	/^  uint16_t sample_point;      \/**< Sample point is used to compensate mismatch between transmitter and receiver clock phases detected in$/;"	m	struct:XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG
sample_time_std_conv	xmc_vadc.h	/^          uint32_t sample_time_std_conv            : 5;  \/**< Sample time for channels directly connected to VADC$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
sample_time_std_conv	xmc_vadc.h	/^          uint32_t sample_time_std_conv            : 5;  \/**< Sample time for channels directly connected to VADC$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
sampling_phase_emux_channel	xmc_vadc.h	/^          uint32_t sampling_phase_emux_channel     : 5;  \/**< Sample time for channels connected via EMUX$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
sampling_phase_emux_channel	xmc_vadc.h	/^          uint32_t sampling_phase_emux_channel     : 5;  \/**< Sample time for channels connected via EMUX$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
sampling_trigger	xmc_posif.h	/^      uint32_t sampling_trigger: 1;      \/**< Of HSDA and HSDB, which one is to be used to trigger POSIF to sample hall pattern? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
sampling_trigger_edge	xmc_posif.h	/^      uint32_t sampling_trigger_edge: 1; \/**< Which edge of the sampling trigger signal is to be considered? *\/$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
sc	xmc_hrpwm.h	/^    uint32_t sc;                             \/**< Slope Generation Configuration *\/$/;"	m	union:XMC_HRPWM_CSG_SGEN::__anon128
schinfo	xmc_usbd_regs.h	/^		unsigned schinfo:8;$/;"	m	struct:hctsiz_data::__anon56
seconds	xmc_eth_mac.h	/^  uint32_t seconds;                 \/**< Seconds *\/$/;"	m	struct:XMC_ETH_MAC_TIME
seconds	xmc_rtc.h	/^	    uint32_t seconds  : 6; \/**< Alarm seconds compare value (0-59: Above this causes this bitfield to be set with 0)*\/$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
seconds	xmc_rtc.h	/^	    uint32_t seconds  : 6; \/**< Seconds time value (0-59: Above this causes this bitfield to be set with 0) *\/$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
seedvalue	xmc_fce.h	/^  uint32_t seedvalue;              \/**< CRC seed value to be used *\/$/;"	m	struct:XMC_FCE
selector_out0	xmc_ccu8.h	/^      uint32_t selector_out0 : 2;      \/**< Connect ST or inverted ST of Channel-1 or Channel-2 be to OUT0$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
selector_out1	xmc_ccu8.h	/^      uint32_t selector_out1 : 2;      \/**< Connect ST or inverted ST of Channel-1 or Channel-2 be to OUT1$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
selector_out2	xmc_ccu8.h	/^      uint32_t selector_out2 : 2;      \/**< Connect ST or inverted ST of Channel-1 or Channel-2 be to OUT2$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
selector_out3	xmc_ccu8.h	/^      uint32_t selector_out3 : 2;      \/**< Connect ST or inverted ST of Channel-1 or Channel-2 be to OUT3$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
selo_inversion	xmc_spi.h	/^  XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; \/**< Enable inversion of Slave select signal relative to the internal $/;"	m	struct:XMC_SPI_CH_CONFIG
sendZeroLengthPacket	xmc_usbd.h	/^  uint32_t sendZeroLengthPacket : 1;							\/**< If set, a zero length packet will be send at the end of the transfer *\/$/;"	m	struct:__anon1
send_lpm	xmc_usbd_regs.h	/^		unsigned send_lpm:1;$/;"	m	struct:glpmctl_data::__anon25
service_pulse_width	xmc_wdt.h	/^      uint32_t service_pulse_width : 8; \/**< Service Indication Pulse Width (SPW). Generated Pulse width is of (SPW+1), $/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
service_request	xmc_eru.h	/^      uint32_t service_request: 2;          \/**< Gating(GP) on service request generation for pattern detection result. $/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
sesenddet	xmc_usbd_regs.h	/^		unsigned sesenddet:1;$/;"	m	struct:gotgint_data::__anon5
sesreq	xmc_usbd_regs.h	/^		unsigned sesreq:1;$/;"	m	struct:gotgctl_data::__anon4
sesreqscs	xmc_usbd_regs.h	/^		unsigned sesreqscs:1;$/;"	m	struct:gotgctl_data::__anon4
sesreqsucstschng	xmc_usbd_regs.h	/^		unsigned sesreqsucstschng:1;$/;"	m	struct:gotgint_data::__anon5
session_end_filt_en	xmc_usbd_regs.h	/^		unsigned session_end_filt_en:1;$/;"	m	struct:hwcfg4_data::__anon24
sessreqintr	xmc_usbd_regs.h	/^		unsigned sessreqintr:1;$/;"	m	struct:gintmsk_data::__anon9
sessreqintr	xmc_usbd_regs.h	/^		unsigned sessreqintr:1;$/;"	m	struct:gintsts_data::__anon10
set_config	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_INPUT_t     set_config;         \/**< Selection of input for set configuration *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
set_edge_config	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_SRC_EDGE_SEL_t  set_edge_config;    \/**< Selection of edge for generating set signal *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
setd0pid	xmc_usbd_regs.h	/^		unsigned setd0pid:1;$/;"	m	struct:depctl_data::__anon36
setd1pid	xmc_usbd_regs.h	/^		unsigned setd1pid:1;$/;"	m	struct:depctl_data::__anon36
setup	xmc_usbd_regs.h	/^		unsigned setup:1;$/;"	m	struct:doepint_data::__anon31
setup_desc_addr	xmc_usbd_regs.h	/^	dwc_otg_dev_dma_desc_t *setup_desc_addr[2];$/;"	m	struct:dwc_otg_dev_if
setup_desc_index	xmc_usbd_regs.h	/^	uint32_t setup_desc_index;$/;"	m	struct:dwc_otg_dev_if
sftdiscon	xmc_usbd_regs.h	/^		unsigned sftdiscon:1;$/;"	m	struct:dctl_data::__anon28
sgen_config	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SGEN_t    sgen_config;      \/**< Slope generation related configurations *\/$/;"	m	struct:XMC_HRPWM_CSG_CONFIG
sgnpinnak	xmc_usbd_regs.h	/^		unsigned sgnpinnak:1;$/;"	m	struct:dctl_data::__anon28
sgoutnak	xmc_usbd_regs.h	/^		unsigned sgoutnak:1;$/;"	m	struct:dctl_data::__anon28
sh_unit_step0	xmc_vadc.h	/^      uint32_t sh_unit_step0            :3;  \/**< Select a Sample and hold unit for the stepper's step number 0.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step1	xmc_vadc.h	/^      uint32_t sh_unit_step1            :3;  \/**< Select a Sample and hold unit for the stepper's step number 1.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step2	xmc_vadc.h	/^      uint32_t sh_unit_step2            :3;  \/**< Select a Sample and hold unit for the stepper's step number 2.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step3	xmc_vadc.h	/^      uint32_t sh_unit_step3            :3;  \/**< Select a Sample and hold unit for the stepper's step number 3.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step4	xmc_vadc.h	/^      uint32_t sh_unit_step4            :3;  \/**< Select a Sample and hold unit for the stepper's step number 4.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step5	xmc_vadc.h	/^      uint32_t sh_unit_step5            :3;  \/**< Select a Sample and hold unit for the stepper's step number 5.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step6	xmc_vadc.h	/^      uint32_t sh_unit_step6            :3;  \/**< Select a Sample and hold unit for the stepper's step number 6.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
sh_unit_step7	xmc_vadc.h	/^      uint32_t sh_unit_step7            :3;  \/**< Select a Sample and hold unit for the stepper's step number 7.$/;"	m	struct:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108::__anon109
shadow_xfer_clear	xmc_ccu4.h	/^      uint32_t shadow_xfer_clear : 1;  \/**< Should PR and CR shadow xfer happen when timer is cleared? *\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
shadow_xfer_clear	xmc_ccu8.h	/^      uint32_t shadow_xfer_clear : 1; \/**< Should PR and CR shadow xfer happen when timer is cleared? *\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
shs_clock_divider	xmc_vadc.h	/^      uint32_t shs_clock_divider        :4; \/**< The divider value for the SHS clock. Range: [0x0 to 0xF]*\/$/;"	m	struct:XMC_VADC_GLOBAL_SHS_CONFIG::__anon110::__anon111
shscfg	xmc_vadc.h	/^    uint32_t shscfg;$/;"	m	union:XMC_VADC_GLOBAL_SHS_CONFIG::__anon110
sign_source	xmc_dsd.h	/^      uint32_t sign_source: 2; \/**< Can take a value of XMC_DSD_CH_SIGN_SOURCE_t.Bitfields \\a SSRC of \\a RECTCFG.*\/$/;"	m	struct:XMC_DSD_CH_RECTIFY_CONFIG::__anon199::__anon200
size	xmc_common.h	/^  int32_t size;$/;"	m	struct:XMC_PRIOARRAY
sjw	xmc_can.h	/^  uint16_t sjw;               \/**< (Re) Synchronization Jump Width. Range:0-3 *\/$/;"	m	struct:XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG
sleep_state_resumeok	xmc_usbd_regs.h	/^		unsigned sleep_state_resumeok:1;$/;"	m	struct:glpmctl_data::__anon25
slice_status	xmc_ccu8.h	/^      uint32_t slice_status : 2;       \/**< Which of the two channels drives the slice status output.$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
slope_ref_val_mode	xmc_hrpwm.h	/^      uint32_t slope_ref_val_mode: 2;        \/**< Slope reference value mode *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
snak	xmc_usbd_regs.h	/^		unsigned snak:1;$/;"	m	struct:depctl_data::__anon36
snp	xmc_usbd_regs.h	/^		unsigned snp:1;$/;"	m	struct:depctl_data::__anon36
soffn	xmc_usbd_regs.h	/^		unsigned soffn:14;$/;"	m	struct:dsts_data::__anon29
sofintr	xmc_usbd_regs.h	/^		unsigned sofintr:1;$/;"	m	struct:gintmsk_data::__anon9
sofintr	xmc_usbd_regs.h	/^		unsigned sofintr:1;$/;"	m	struct:gintsts_data::__anon10
source	xmc_eru.h	/^      uint32_t source: 4;                 \/**< Input path combination along with polarity for event generation.$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
sp	xmc_usbd_regs.h	/^		unsigned sp:1;$/;"	m	struct:dev_dma_desc_sts::__anon39
sp	xmc_usbd_regs.h	/^		unsigned sp:1;$/;"	m	struct:dev_dma_desc_sts::__anon40
sp	xmc_usbd_regs.h	/^		unsigned sp:1;$/;"	m	struct:dev_dma_desc_sts::__anon41
spd	xmc_usbd_regs.h	/^	uint32_t spd;$/;"	m	struct:dwc_otg_dev_if
speed	xmc_eth_phy.h	/^  XMC_ETH_LINK_SPEED_t speed;         \/**< ETH speed: 100M or 10M? *\/$/;"	m	struct:XMC_ETH_PHY_CONFIG
speed	xmc_usbd.h	/^  uint32_t speed       : 2;        								\/**< USB Device speed *\/$/;"	m	struct:XMC_USBD_STATE
speed	xmc_usbd_regs.h	/^	uint8_t speed;				 \/**< Device Speed	0: Unknown, 1: LS, 2:FS, 3: HS *\/$/;"	m	struct:dwc_otg_dev_if
speed	xmc_usbh.h	/^  uint32_t speed       : 2;             \/**< USB Host Port speed setting (ARM_USB_SPEED_xxx) *\/$/;"	m	struct:XMC_USBH_PORT_STATE
spltena	xmc_usbd_regs.h	/^		unsigned spltena:1;$/;"	m	struct:hcsplt_data::__anon52
sr	xmc_usbd_regs.h	/^		unsigned sr:1;$/;"	m	struct:dev_dma_desc_sts::__anon39
src_addr	xmc_dma.h	/^  uint32_t src_addr;                            \/**< Source address *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
src_addr	xmc_dma.h	/^  uint32_t src_addr;                            \/**< Source address *\/$/;"	m	struct:XMC_DMA_LLI
src_address_count_mode	xmc_dma.h	/^      uint32_t src_address_count_mode: 2;       \/**< Source address count mode (:: XMC_DMA_CH_ADDRESS_COUNT_MODE_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
src_address_count_mode	xmc_dma.h	/^      uint32_t src_address_count_mode: 2;       \/**< Source address count mode (:: XMC_DMA_CH_ADDRESS_COUNT_MODE_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
src_burst_length	xmc_dma.h	/^      uint32_t src_burst_length: 3;             \/**< Source burst length (:: XMC_DMA_CH_BURST_LENGTH_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
src_burst_length	xmc_dma.h	/^      uint32_t src_burst_length: 3;             \/**< Source burst length (:: XMC_DMA_CH_BURST_LENGTH_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
src_gather_control	xmc_dma.h	/^    uint32_t src_gather_control;$/;"	m	union:XMC_DMA_CH_CONFIG::__anon181
src_gather_count	xmc_dma.h	/^      uint32_t src_gather_count: 12;            \/**< Source gather count *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon181::__anon182
src_gather_interval	xmc_dma.h	/^      uint32_t src_gather_interval: 20;         \/**< Source gather interval *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon181::__anon182
src_handshaking	xmc_dma.h	/^  XMC_DMA_CH_SRC_HANDSHAKING_t src_handshaking; \/**< DMA source handshaking interface (:: XMC_DMA_CH_SRC_HANDSHAKING_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
src_peripheral_request	xmc_dma.h	/^  uint8_t src_peripheral_request;               \/**< Source peripheral request. See xmc_dma_map.h *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
src_specific_result_reg	xmc_vadc.h	/^          uint32_t src_specific_result_reg : 4;  \/**< Use any one Group related result register as the destination$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
src_specific_result_reg	xmc_vadc.h	/^          uint32_t src_specific_result_reg : 4;  \/**< Uses any one Group related result register as the destination$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
src_status	xmc_dma.h	/^  uint32_t src_status;                          \/**< Source status *\/$/;"	m	struct:XMC_DMA_LLI
src_transfer_width	xmc_dma.h	/^      uint32_t src_transfer_width: 3;           \/**< Source transfer width (:: XMC_DMA_CH_TRANSFER_WIDTH_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
src_transfer_width	xmc_dma.h	/^      uint32_t src_transfer_width: 3;           \/**< Source transfer width (:: XMC_DMA_CH_TRANSFER_WIDTH_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
src_trap_enable	xmc_hrpwm.h	/^  XMC_HRPWM_FUNC_STATUS_t       src_trap_enable;    \/**< Selection of source for trap signal generation *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
srp_det	xmc_usbd_regs.h	/^		unsigned srp_det:1;$/;"	m	struct:gpwrdn_data::__anon62
srp_det_msk	xmc_usbd_regs.h	/^		unsigned srp_det_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
srpcap	xmc_usbd_regs.h	/^		unsigned srpcap:1;$/;"	m	struct:gusbcfg_data::__anon7
stall	xmc_usbd_regs.h	/^		unsigned stall:1;$/;"	m	struct:depctl_data::__anon36
stall	xmc_usbd_regs.h	/^		unsigned stall:1;$/;"	m	struct:hcint_data::__anon53
stall	xmc_usbd_regs.h	/^		unsigned stall:1;$/;"	m	struct:hcintmsk_data::__anon54
start_condition	xmc_dsd.h	/^	  uint32_t start_condition: 2; \/**<  Can take a value of XMC_DSD_CH_INTEGRATOR_START_t.Bitfields \\a ITRMODE of \\a DICFG.*\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191::__anon192
start_mode	xmc_hrpwm.h	/^  XMC_HRPWM_CSG_SWSM_t     start_mode;  \/**< Initial DAC start mode *\/$/;"	m	struct:XMC_HRPWM_CSG_DAC
startaddr	xmc_usbd_regs.h	/^		unsigned startaddr:16;$/;"	m	struct:fifosize_data::__anon13
starting_external_channel	xmc_vadc.h	/^          uint32_t starting_external_channel : 3;  \/**< External channel number to which the VADC will$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
static_mode_ist_enable	xmc_hrpwm.h	/^      uint32_t static_mode_ist_enable: 1;    \/**< Immediate shadow transfer in static mode enabled. Accepts enum XMC_HRPWM_FUNC_STATUS_t *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
station_alias	xmc_ecat.h	/^    uint16_t station_alias; \/**< Initialization value for Configured Station Alias Address register *\/$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
status	xmc_eth_mac.h	/^  uint32_t status;                 \/**< DMA descriptor status *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
status	xmc_usbd_regs.h	/^	dev_dma_desc_sts_t status;$/;"	m	struct:dwc_otg_dev_dma_desc
status	xmc_usbd_regs.h	/^	host_dma_desc_sts_t status;$/;"	m	struct:dwc_otg_host_dma_desc
status_flag_mode	xmc_eru.h	/^      uint32_t status_flag_mode: 1;       \/**< Enables the status flag auto clear(LD), for the opposite edge of the $/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
stce_usage	xmc_vadc.h	/^          uint32_t stce_usage                : 1;  \/**< Use STCE for each conversion of an external channel *\/$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
step_gain	xmc_hrpwm.h	/^      uint32_t step_gain: 2;                 \/**< Slope step gain configuration *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
stepcfg	xmc_vadc.h	/^    uint32_t stepcfg;$/;"	m	union:XMC_VADC_GLOBAL_SHS_STEP_CONFIG::__anon108
stop_bits	xmc_uart.h	/^  uint8_t stop_bits;                         \/**< Number of stop bits. \\b Range: minimum= 1, maximum= 2 *\/$/;"	m	struct:XMC_UART_CH_CONFIG
stop_condition	xmc_dsd.h	/^	uint32_t stop_condition;	   \/**< Integrator stop condition. Can take a value of XMC_DSD_CH_INTEGRATOR_STOP_t.Bitfields \\a IWS of \\a IWCTR.*\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG
stoppclk	xmc_usbd_regs.h	/^		unsigned stoppclk:1;$/;"	m	struct:pcgcctl_data::__anon60
strobe	xmc_dsd.h	/^      uint32_t strobe: 4;		\/**< This parameter can take a value of XMC_DSD_CH_STROBE_t *\/$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon187::__anon188
sts	xmc_usbd_regs.h	/^		unsigned sts:2;$/;"	m	struct:dev_dma_desc_sts::__anon39
sts	xmc_usbd_regs.h	/^		unsigned sts:2;$/;"	m	struct:host_dma_desc_sts::__anon58
sts	xmc_usbd_regs.h	/^		unsigned sts:2;$/;"	m	struct:host_dma_desc_sts::__anon59
sts_chngint	xmc_usbd_regs.h	/^		unsigned sts_chngint:1;$/;"	m	struct:gpwrdn_data::__anon62
sts_chngint_msk	xmc_usbd_regs.h	/^		unsigned sts_chngint_msk:1;$/;"	m	struct:gpwrdn_data::__anon62
stsphsercvd	xmc_usbd_regs.h	/^		unsigned stsphsercvd:1;$/;"	m	struct:doepint_data::__anon31
sup	xmc_usbd_regs.h	/^		unsigned sup:1;$/;"	m	struct:host_dma_desc_sts::__anon58
supcnt	xmc_usbd_regs.h	/^		unsigned supcnt:2;$/;"	m	struct:deptsiz0_data::__anon38
suspend_response	xmc_ledts.h	/^      uint32_t suspend_response:1;          \/**< Suspend request configuration(SUSCFG).$/;"	m	struct:XMC_LEDTS_GLOBAL_CONFIG::__anon223::__anon224
suspsts	xmc_usbd_regs.h	/^		unsigned suspsts:1;$/;"	m	struct:dsts_data::__anon29
sync_conversion	xmc_vadc.h	/^          uint32_t sync_conversion            : 1;  \/**< Enables synchronous conversion for the configured channel*\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
sync_pulse_length	xmc_ecat.h	/^    uint16_t sync_pulse_length; \/**< Initialization value for Pulse Length of SYNC Signals register*\/$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
synch_reset_type	xmc_usbd_regs.h	/^		unsigned synch_reset_type:1;$/;"	m	struct:hwcfg3_data::__anon23
syspll_config	xmc4_scu.h	/^  XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      \/**< PLL configuration *\/$/;"	m	struct:XMC_SCU_CLOCK_CONFIG
tc	xmc_ccu4.h	/^    uint32_t tc;$/;"	m	union:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152
tc	xmc_ccu4.h	/^    uint32_t tc;$/;"	m	union:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150
tc	xmc_ccu8.h	/^    uint32_t tc;$/;"	m	union:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166
tc	xmc_ccu8.h	/^    uint32_t tc;$/;"	m	union:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160
term_sel_dl_pulse	xmc_usbd_regs.h	/^		unsigned term_sel_dl_pulse:1;$/;"	m	struct:gusbcfg_data::__anon7
time	xmc_rtc.h	/^  XMC_RTC_TIME_t    time;$/;"	m	struct:XMC_RTC_CONFIG
time_frame_validation	xmc_ledts.h	/^      uint32_t time_frame_validation:1; \/**< Disable or enable (extended) time frame validation(FENVAL).$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon229::__anon230
time_stamp_nanoseconds	xmc_eth_mac.h	/^  uint32_t time_stamp_nanoseconds; \/**< Time stamp low *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
time_stamp_seconds	xmc_eth_mac.h	/^  uint32_t time_stamp_seconds;     \/**< Time stamp high *\/$/;"	m	struct:XMC_ETH_MAC_DMA_DESC
timeout	xmc_usbd_regs.h	/^		unsigned timeout:1;$/;"	m	struct:diepint_data::__anon30
timer_clear_mode	xmc_ccu4.h	/^      uint32_t timer_clear_mode : 2; \/**< How should the timer register be cleared upon detection of capture event?$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
timer_clear_mode	xmc_ccu8.h	/^      uint32_t timer_clear_mode : 2; \/**< How should the timer register be cleared upon detection of capture event?$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
timer_concatenation	xmc_ccu4.h	/^  uint32_t timer_concatenation : 1;    \/**< Enables the concatenation of the timer if true.*\/$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG
timer_concatenation	xmc_ccu4.h	/^  uint32_t timer_concatenation : 1;  \/**< Enables the concatenation of the timer *\/$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG
timer_concatenation	xmc_ccu8.h	/^  uint32_t timer_concatenation : 1;    \/**< Enables the concatenation of the timer *\/$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG
timer_concatenation	xmc_ccu8.h	/^  uint32_t timer_concatenation : 1;    \/**< Enables the concatenation of the timer if true*\/$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG
timer_mode	xmc_ccu4.h	/^      uint32_t timer_mode : 1;         \/**< Edge aligned or Centre Aligned.$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
timer_mode	xmc_ccu8.h	/^      uint32_t timer_mode : 1;         \/**< Edge aligned or Centre Aligned.$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
timer_mode	xmc_vadc.h	/^          uint32_t timer_mode              : 1;  \/**< Decides whether timer mode for equi-distant sampling shall be$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
timer_mode	xmc_vadc.h	/^          uint32_t timer_mode              : 1;  \/**< Timer mode for equi-distant sampling shall be activated or not?  *\/$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
timer_sel	xmc_hrpwm.h	/^  XMC_HRPWM_HRC_TIMER_SEL_t     timer_sel;          \/**< Selection of timer *\/$/;"	m	struct:XMC_HRPWM_HRC_SRC_CONFIG
timestamp	xmc_dsd.h	/^  XMC_DSD_CH_TIMESTAMP_CONFIG_t  *const timestamp;   \/**< Pointer to the time stamp configuration*\/$/;"	m	struct:XMC_DSD_CONFIG
timestamp_conf	xmc_dsd.h	/^    uint32_t timestamp_conf;$/;"	m	union:XMC_DSD_CH_TIMESTAMP_CONFIG::__anon193
toutcal	xmc_usbd_regs.h	/^		unsigned toutcal:3;$/;"	m	struct:gusbcfg_data::__anon7
transfer_active	xmc_usbh.h	/^  uint8_t   transfer_active;        \/**< Set to true when a transfer has been initiated and reset when event for transfer complete occurs*\/$/;"	m	struct:XMC_USBH0_pipe
transfer_flow	xmc_dma.h	/^      uint32_t transfer_flow: 3;                \/**< DMA transfer flow (:: XMC_DMA_CH_TRANSFER_FLOW_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
transfer_flow	xmc_dma.h	/^      uint32_t transfer_flow: 3;                \/**< DMA transfer flow (:: XMC_DMA_CH_TRANSFER_FLOW_t) *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
transfer_type	xmc_dma.h	/^  XMC_DMA_CH_TRANSFER_TYPE_t transfer_type;     \/**< DMA transfer type (:: XMC_DMA_CH_TRANSFER_TYPE_t) *\/$/;"	m	struct:XMC_DMA_CH_CONFIG
trigger_edge	xmc_vadc.h	/^          uint32_t trigger_edge            : 2;  \/**< Edge selection for trigger signal. Uses @ref$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
trigger_edge	xmc_vadc.h	/^          uint32_t trigger_edge            : 2;  \/**< Edge selection for trigger signal.$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
trigger_mode	xmc_dsd.h	/^      uint32_t trigger_mode:2; \/**<  This parameter can take a value of XMC_DSD_CH_TIMESTAMP_TRIGGER_t *\/$/;"	m	struct:XMC_DSD_CH_TIMESTAMP_CONFIG::__anon193::__anon194
trigger_signal	xmc_vadc.h	/^          uint32_t trigger_signal          : 4;  \/**< Select one of the 16 possibilities for trigger. Uses @ref$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
trigger_signal	xmc_vadc.h	/^          uint32_t trigger_signal          : 4;  \/**< Select one of the 16 possibilities for trigger.$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
trigger_source	xmc_dsd.h	/^	  uint32_t trigger_source: 3;  \/**<  Can take a value of XMC_DSD_CH_TRIGGER_SOURCE_t.Bitfields \\a TRSEL of \\a DICFG. *\/$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191::__anon192
trigger_source	xmc_dsd.h	/^      uint32_t trigger_source: 3; \/**<  This parameter can take a value of XMC_DSD_CH_TRIGGER_SOURCE_t *\/$/;"	m	struct:XMC_DSD_CH_TIMESTAMP_CONFIG::__anon193::__anon194
tstctl	xmc_usbd_regs.h	/^		unsigned tstctl:3;$/;"	m	struct:dctl_data::__anon28
txFifoNum	xmc_usbd.h	/^  uint32_t txFifoNum            : 4;     						\/**< Endpoint transmit Fifo Number *\/$/;"	m	struct:__anon1
tx_buf	xmc_eth_mac.h	/^  uint8_t *tx_buf;                \/**< TX buffer *\/$/;"	m	struct:XMC_ETH_MAC
tx_clk	xmc_ecat.h	/^      uint32_t tx_clk: 2;   \/**< TX Clock (::XMC_ECAT_PORT0_CTRL_TX_CLK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
tx_clk	xmc_ecat.h	/^      uint32_t tx_clk: 2;   \/**< TX Clock (::XMC_ECAT_PORT_CTRL_TX_CLK_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
tx_desc	xmc_eth_mac.h	/^  XMC_ETH_MAC_DMA_DESC_t *tx_desc; \/**< DMA descriptor: TX *\/$/;"	m	struct:XMC_ETH_MAC
tx_end_delay	xmc_usbd_regs.h	/^		unsigned tx_end_delay:1;$/;"	m	struct:gusbcfg_data::__anon7
tx_fifo_size	xmc_usbd_regs.h	/^	uint16_t tx_fifo_size[MAX_TX_FIFOS];$/;"	m	struct:dwc_otg_dev_if
tx_index	xmc_eth_mac.h	/^  uint8_t tx_index;                \/**< Transmit descriptor index *\/$/;"	m	struct:XMC_ETH_MAC
tx_shift	xmc_ecat.h	/^      uint32_t tx_shift: 2; \/**< TX signal delay (::XMC_ECAT_PORT0_CTRL_TX_SHIFT_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
tx_shift	xmc_ecat.h	/^      uint32_t tx_shift: 2; \/**< TX signal delay (::XMC_ECAT_PORT1_CTRL_TX_SHIFT_t) *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
tx_thr_len	xmc_usbd_regs.h	/^		unsigned tx_thr_len:9;$/;"	m	struct:dthrctl_data::__anon35
tx_thr_length	xmc_usbd_regs.h	/^	uint16_t tx_thr_length;$/;"	m	struct:dwc_otg_dev_if
tx_ts_index	xmc_eth_mac.h	/^  uint8_t tx_ts_index;             \/**< Transmit time-stamp descriptor index *\/$/;"	m	struct:XMC_ETH_MAC
txbytes	xmc_usbd_regs.h	/^		unsigned txbytes:12;$/;"	m	struct:dev_dma_desc_sts::__anon41
txfflsh	xmc_usbd_regs.h	/^		unsigned txfflsh:1;$/;"	m	struct:grstctl_data::__anon8
txfifomsk	xmc_usbd.h	/^  uint16_t txfifomsk;                                                      	\/**< Mask of used TX fifos *\/$/;"	m	struct:XMC_USBD_DEVICE
txfifoundrn	xmc_usbd_regs.h	/^		unsigned txfifoundrn:1;$/;"	m	struct:diepint_data::__anon30
txfnum	xmc_usbd_regs.h	/^		unsigned txfnum:4;$/;"	m	struct:depctl_data::__anon36
txfnum	xmc_usbd_regs.h	/^		unsigned txfnum:5;$/;"	m	struct:grstctl_data::__anon8
txfspcavail	xmc_usbd_regs.h	/^		unsigned txfspcavail:16;$/;"	m	struct:dtxfsts_data::__anon15
txsts	xmc_usbd_regs.h	/^		unsigned txsts:2;$/;"	m	struct:dev_dma_desc_sts::__anon41
type	xmc_sdmmc.h	/^  XMC_SDMMC_TRANSFER_MODE_TYPE_t type;$/;"	m	struct:__anon266
type	xmc_usbd.h	/^  uint32_t type                 : 2;     						\/**< The endpoint type *\/$/;"	m	struct:__anon1
uint16_t	xmc_ecat.h	/^    uint16_t : 16;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
uint16_t	xmc_sdmmc.h	/^    uint16_t                   : 1;$/;"	m	struct:__anon267::__anon268
uint16_t	xmc_sdmmc.h	/^    uint16_t                   : 2;$/;"	m	struct:__anon267::__anon268
uint32_t	xmc_can.h	/^      uint32_t : 11;$/;"	m	struct:XMC_CAN_NODE_FRAME_COUNTER::__anon143::__anon144
uint32_t	xmc_can.h	/^      uint32_t : 16;$/;"	m	struct:XMC_CAN_NODE_FRAME_COUNTER::__anon143::__anon144
uint32_t	xmc_ccu4.h	/^      uint32_t : 10;$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
uint32_t	xmc_ccu4.h	/^      uint32_t : 15;$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
uint32_t	xmc_ccu4.h	/^      uint32_t : 1;$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
uint32_t	xmc_ccu4.h	/^      uint32_t : 3;$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
uint32_t	xmc_ccu4.h	/^      uint32_t : 4;$/;"	m	struct:XMC_CCU4_SLICE_CAPTURE_CONFIG::__anon152::__anon153
uint32_t	xmc_ccu4.h	/^      uint32_t : 6;$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
uint32_t	xmc_ccu4.h	/^      uint32_t : 8;$/;"	m	struct:XMC_CCU4_SLICE_COMPARE_CONFIG::__anon150::__anon151
uint32_t	xmc_ccu8.h	/^      uint32_t : 10;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
uint32_t	xmc_ccu8.h	/^      uint32_t : 14;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
uint32_t	xmc_ccu8.h	/^      uint32_t : 15;$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
uint32_t	xmc_ccu8.h	/^      uint32_t : 16;$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon156::__anon157
uint32_t	xmc_ccu8.h	/^      uint32_t : 16;$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon158::__anon159
uint32_t	xmc_ccu8.h	/^      uint32_t : 1;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
uint32_t	xmc_ccu8.h	/^      uint32_t : 24;$/;"	m	struct:XMC_CCU8_SLICE_DEAD_TIME_CONFIG::__anon154::__anon155
uint32_t	xmc_ccu8.h	/^      uint32_t : 27;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
uint32_t	xmc_ccu8.h	/^      uint32_t : 28;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon162::__anon163
uint32_t	xmc_ccu8.h	/^      uint32_t : 2;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
uint32_t	xmc_ccu8.h	/^      uint32_t : 2;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
uint32_t	xmc_ccu8.h	/^      uint32_t : 3;$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
uint32_t	xmc_ccu8.h	/^      uint32_t : 3;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon164::__anon165
uint32_t	xmc_ccu8.h	/^      uint32_t : 4;$/;"	m	struct:XMC_CCU8_SLICE_CAPTURE_CONFIG::__anon166::__anon167
uint32_t	xmc_ccu8.h	/^      uint32_t : 8;$/;"	m	struct:XMC_CCU8_SLICE_COMPARE_CONFIG::__anon160::__anon161
uint32_t	xmc_dac.h	/^    uint32_t :20;$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon173::__anon174
uint32_t	xmc_dac.h	/^    uint32_t :23;                \/**< Not used bits *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon171::__anon172
uint32_t	xmc_dac.h	/^    uint32_t :3;$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon171::__anon172
uint32_t	xmc_dac.h	/^    uint32_t :4;                 \/**< Not used bits *\/$/;"	m	struct:XMC_DAC_CH_CONFIG::__anon171::__anon172
uint32_t	xmc_dma.h	/^      uint32_t : 1;                             $/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
uint32_t	xmc_dma.h	/^      uint32_t : 1;                             \/**< Reserved bits *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
uint32_t	xmc_dma.h	/^      uint32_t : 3;                             \/**< Reserved bits *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
uint32_t	xmc_dma.h	/^      uint32_t : 4;                             \/**< Reserved bits *\/$/;"	m	struct:XMC_DMA_LLI::__anon177::__anon178
uint32_t	xmc_dma.h	/^      uint32_t : 9;                             $/;"	m	struct:XMC_DMA_CH_CONFIG::__anon179::__anon180
uint32_t	xmc_dsd.h	/^	  uint32_t :17;$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191::__anon192
uint32_t	xmc_dsd.h	/^	  uint32_t :2;$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191::__anon192
uint32_t	xmc_dsd.h	/^	  uint32_t :8;$/;"	m	struct:XMC_DSD_CH_INTEGRATOR_CONFIG::__anon191::__anon192
uint32_t	xmc_dsd.h	/^      uint32_t                            : 17;$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195::__anon196
uint32_t	xmc_dsd.h	/^      uint32_t : 12;$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon187::__anon188
uint32_t	xmc_dsd.h	/^      uint32_t : 17;$/;"	m	struct:XMC_DSD_CH_TIMESTAMP_CONFIG::__anon193::__anon194
uint32_t	xmc_dsd.h	/^      uint32_t : 4;$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon189::__anon190
uint32_t	xmc_dsd.h	/^      uint32_t : 8;                             \/**< This parameter can be in range of 4 - 256[dec] *\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon195::__anon196
uint32_t	xmc_dsd.h	/^      uint32_t : 8;$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon189::__anon190
uint32_t	xmc_dsd.h	/^      uint32_t :10;$/;"	m	struct:XMC_DSD_CH_TIMESTAMP_CONFIG::__anon193::__anon194
uint32_t	xmc_dsd.h	/^      uint32_t :24;$/;"	m	struct:XMC_DSD_GENERATOR_CONFIG::__anon185::__anon186
uint32_t	xmc_dsd.h	/^      uint32_t :26;$/;"	m	struct:XMC_DSD_CH_RECTIFY_CONFIG::__anon199::__anon200
uint32_t	xmc_dsd.h	/^      uint32_t :4;$/;"	m	struct:XMC_DSD_CH_RECTIFY_CONFIG::__anon199::__anon200
uint32_t	xmc_dsd.h	/^      uint32_t :8;$/;"	m	struct:XMC_DSD_CH_FILTER_CONFIG::__anon187::__anon188
uint32_t	xmc_ebu.h	/^      uint32_t                                               : 12;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
uint32_t	xmc_ebu.h	/^      uint32_t                                               : 1;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
uint32_t	xmc_ebu.h	/^      uint32_t                                               : 1;$/;"	m	struct:XMC_EBU_BUS_WRITE_CONFIG::__anon211::__anon212
uint32_t	xmc_ebu.h	/^      uint32_t                                               : 8;$/;"	m	struct:XMC_EBU_BUS_READ_CONFIG::__anon207::__anon208
uint32_t	xmc_ebu.h	/^      uint32_t                                            : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
uint32_t	xmc_ebu.h	/^      uint32_t                                            : 1;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
uint32_t	xmc_ebu.h	/^      uint32_t                                            : 8;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon217::__anon218
uint32_t	xmc_ebu.h	/^      uint32_t                        : 12;$/;"	m	struct:XMC_EBU_CLK_CONFIG::__anon201::__anon202
uint32_t	xmc_ebu.h	/^      uint32_t                        : 16;$/;"	m	struct:XMC_EBU_CLK_CONFIG::__anon201::__anon202
uint32_t	xmc_ebu.h	/^      uint32_t                      : 15;$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
uint32_t	xmc_ebu.h	/^      uint32_t                      : 1;$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
uint32_t	xmc_ebu.h	/^      uint32_t                      : 2;$/;"	m	struct:XMC_EBU_MODE_CONFIG::__anon203::__anon204
uint32_t	xmc_ebu.h	/^      uint32_t                   : 16;$/;"	m	struct:XMC_EBU_FREE_PINS_TO_GPIO::__anon205::__anon206
uint32_t	xmc_ebu.h	/^      uint32_t                   : 6;$/;"	m	struct:XMC_EBU_FREE_PINS_TO_GPIO::__anon205::__anon206
uint32_t	xmc_ebu.h	/^      uint32_t : 4;$/;"	m	struct:XMC_EBU_SDRAM_CONFIG::__anon219::__anon220
uint32_t	xmc_ecat.h	/^      uint32_t: 10;         \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
uint32_t	xmc_ecat.h	/^      uint32_t: 10;         \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
uint32_t	xmc_ecat.h	/^      uint32_t: 1;                   \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
uint32_t	xmc_ecat.h	/^      uint32_t: 2;                   \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
uint32_t	xmc_ecat.h	/^      uint32_t: 2;          \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon65::__anon66
uint32_t	xmc_ecat.h	/^      uint32_t: 2;          \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon67::__anon68
uint32_t	xmc_ecat.h	/^      uint32_t: 7;                   \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
uint32_t	xmc_ecat.h	/^      uint32_t: 8;                   \/**< Reserved bits *\/$/;"	m	struct:XMC_ECAT_PORT_CTRL::__anon63::__anon64
uint32_t	xmc_ecat.h	/^    uint32_t : 16;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
uint32_t	xmc_ecat.h	/^    uint32_t : 2;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
uint32_t	xmc_ecat.h	/^    uint32_t : 8;$/;"	m	struct:XMC_ECAT_CONFIG::__anon69
uint32_t	xmc_eru.h	/^           uint32_t             :  6;$/;"	m	struct:__anon130::__anon135::__anon136
uint32_t	xmc_eru.h	/^      uint32_t : 16;$/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
uint32_t	xmc_eru.h	/^      uint32_t : 1;$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
uint32_t	xmc_eru.h	/^      uint32_t : 1;$/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
uint32_t	xmc_eru.h	/^      uint32_t : 20;$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon139::__anon140
uint32_t	xmc_eru.h	/^      uint32_t : 28;$/;"	m	struct:XMC_ERU_ETL_CONFIG::__anon137::__anon138
uint32_t	xmc_eru.h	/^      uint32_t : 6;$/;"	m	struct:XMC_ERU_OGU_CONFIG::__anon141
uint32_t	xmc_eth_mac.h	/^    uint32_t: 2;          \/**< Reserved bits *\/$/;"	m	struct:XMC_ETH_MAC_PORT_CTRL::__anon142
uint32_t	xmc_fce.h	/^	  uint32_t               : 8;$/;"	m	struct:XMC_FCE_CONFIG::__anon118::__anon119
uint32_t	xmc_fce.h	/^      uint32_t               : 21; \/**< Reserved bits *\/	  $/;"	m	struct:XMC_FCE_CONFIG::__anon118::__anon119
uint32_t	xmc_hrpwm.h	/^      uint32_t : 15;$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
uint32_t	xmc_hrpwm.h	/^      uint32_t : 16;$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
uint32_t	xmc_hrpwm.h	/^      uint32_t : 1;                      \/*Enable Comparator output synchronization *\/$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
uint32_t	xmc_hrpwm.h	/^      uint32_t : 1;$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
uint32_t	xmc_hrpwm.h	/^      uint32_t : 1;$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
uint32_t	xmc_hrpwm.h	/^      uint32_t : 2; \/* start_mode *\/$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
uint32_t	xmc_hrpwm.h	/^      uint32_t : 2;$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
uint32_t	xmc_hrpwm.h	/^      uint32_t : 2;$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
uint32_t	xmc_hrpwm.h	/^      uint32_t : 2;$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
uint32_t	xmc_hrpwm.h	/^      uint32_t : 30;$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon122::__anon123
uint32_t	xmc_hrpwm.h	/^      uint32_t : 4;$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
uint32_t	xmc_hrpwm.h	/^      uint32_t : 4;$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon126::__anon127
uint32_t	xmc_hrpwm.h	/^      uint32_t : 4;$/;"	m	struct:XMC_HRPWM_HRC_CONFIG::__anon120::__anon121
uint32_t	xmc_hrpwm.h	/^      uint32_t : 6;$/;"	m	struct:XMC_HRPWM_CSG_CMP::__anon124::__anon125
uint32_t	xmc_hrpwm.h	/^      uint32_t : 6;$/;"	m	struct:XMC_HRPWM_CSG_SGEN::__anon128::__anon129
uint32_t	xmc_ledts.h	/^      uint32_t : 16;$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon231::__anon232
uint32_t	xmc_ledts.h	/^      uint32_t : 16;$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
uint32_t	xmc_ledts.h	/^      uint32_t : 1;$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon229::__anon230
uint32_t	xmc_ledts.h	/^      uint32_t : 28;$/;"	m	struct:XMC_LEDTS_LED_CONFIG::__anon225::__anon226
uint32_t	xmc_ledts.h	/^      uint32_t : 2;$/;"	m	struct:XMC_LEDTS_GLOBAL_CONFIG::__anon223::__anon224
uint32_t	xmc_ledts.h	/^      uint32_t : 2;$/;"	m	struct:XMC_LEDTS_TS_CONFIG_BASIC::__anon227::__anon228
uint32_t	xmc_ledts.h	/^      uint32_t : 4;$/;"	m	struct:XMC_LEDTS_GLOBAL_CONFIG::__anon223::__anon224
uint32_t	xmc_ledts.h	/^      uint32_t : 9;$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon229::__anon230
uint32_t	xmc_posif.h	/^	  uint32_t : 6;$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
uint32_t	xmc_posif.h	/^      uint32_t : 11;$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
uint32_t	xmc_posif.h	/^      uint32_t : 12;$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
uint32_t	xmc_posif.h	/^      uint32_t : 1;$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
uint32_t	xmc_posif.h	/^      uint32_t : 26;$/;"	m	struct:XMC_POSIF_QD_CONFIG::__anon233::__anon234
uint32_t	xmc_posif.h	/^      uint32_t : 4;$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
uint32_t	xmc_posif.h	/^      uint32_t : 5;$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
uint32_t	xmc_posif.h	/^      uint32_t : 8;$/;"	m	struct:XMC_POSIF_MCM_CONFIG::__anon237::__anon238
uint32_t	xmc_posif.h	/^      uint32_t :14;$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
uint32_t	xmc_posif.h	/^      uint32_t :6;$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
uint32_t	xmc_posif.h	/^      uint32_t: 1;$/;"	m	struct:XMC_POSIF_CONFIG::__anon239::__anon240
uint32_t	xmc_posif.h	/^      uint32_t: 4;$/;"	m	struct:XMC_POSIF_HSC_CONFIG::__anon235::__anon236
uint32_t	xmc_rtc.h	/^	    uint32_t             : 4;$/;"	m	struct:XMC_RTC_TIME::__anon247::__anon248
uint32_t	xmc_rtc.h	/^	    uint32_t             : 5;$/;"	m	struct:XMC_RTC_TIME::__anon247::__anon248
uint32_t	xmc_rtc.h	/^	    uint32_t          : 2; $/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
uint32_t	xmc_rtc.h	/^	    uint32_t          : 2; $/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
uint32_t	xmc_rtc.h	/^	    uint32_t          : 2;$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
uint32_t	xmc_rtc.h	/^	    uint32_t          : 2;$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
uint32_t	xmc_rtc.h	/^	    uint32_t          : 3;$/;"	m	struct:XMC_RTC_ALARM::__anon241::__anon242
uint32_t	xmc_rtc.h	/^	    uint32_t          : 3;$/;"	m	struct:XMC_RTC_TIME::__anon245::__anon246
uint32_t	xmc_rtc.h	/^	    uint32_t          : 4;$/;"	m	struct:XMC_RTC_ALARM::__anon243::__anon244
uint32_t	xmc_rtc.h	/^	    uint32_t          : 8;$/;"	m	struct:XMC_RTC_ALARM::__anon243::__anon244
uint32_t	xmc_sdmmc.h	/^	uint32_t 						 : 4;$/;"	m	struct:__anon264::__anon265
uint32_t	xmc_sdmmc.h	/^	uint32_t 						 : 5;$/;"	m	struct:__anon264::__anon265
uint32_t	xmc_sdmmc.h	/^	uint32_t                         : 3;$/;"	m	struct:__anon264::__anon265
uint32_t	xmc_vadc.h	/^          uint32_t                                 : 16;$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
uint32_t	xmc_vadc.h	/^          uint32_t                                 : 3;$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
uint32_t	xmc_vadc.h	/^          uint32_t                                 : 3;$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
uint32_t	xmc_vadc.h	/^          uint32_t                                 : 5;$/;"	m	struct:XMC_VADC_GLOBAL_CLASS::__anon88::__anon89
uint32_t	xmc_vadc.h	/^          uint32_t                                 : 5;$/;"	m	struct:XMC_VADC_GROUP_CLASS::__anon98::__anon99
uint32_t	xmc_vadc.h	/^          uint32_t                             : 28;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon96::__anon97
uint32_t	xmc_vadc.h	/^          uint32_t                             : 2;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon96::__anon97
uint32_t	xmc_vadc.h	/^          uint32_t                            : 2;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
uint32_t	xmc_vadc.h	/^          uint32_t                            : 4;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
uint32_t	xmc_vadc.h	/^          uint32_t                            : 6;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
uint32_t	xmc_vadc.h	/^          uint32_t                           : 12;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
uint32_t	xmc_vadc.h	/^          uint32_t                           : 13;$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
uint32_t	xmc_vadc.h	/^          uint32_t                           : 1;$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
uint32_t	xmc_vadc.h	/^          uint32_t                           : 2;$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
uint32_t	xmc_vadc.h	/^          uint32_t                           : 4;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
uint32_t	xmc_vadc.h	/^          uint32_t                           : 5;$/;"	m	struct:XMC_VADC_GROUP_EMUXCFG::__anon100::__anon101
uint32_t	xmc_vadc.h	/^          uint32_t                           : 8;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon78::__anon79
uint32_t	xmc_vadc.h	/^          uint32_t                          : 17;$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
uint32_t	xmc_vadc.h	/^          uint32_t                          : 1;$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon104::__anon105
uint32_t	xmc_vadc.h	/^          uint32_t                          : 24;$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon104::__anon105
uint32_t	xmc_vadc.h	/^          uint32_t                          : 2;$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
uint32_t	xmc_vadc.h	/^          uint32_t                          : 4;$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon104::__anon105
uint32_t	xmc_vadc.h	/^          uint32_t                          : 5;$/;"	m	struct:XMC_VADC_GLOBAL_CLOCK::__anon90::__anon91
uint32_t	xmc_vadc.h	/^          uint32_t                         : 16;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
uint32_t	xmc_vadc.h	/^          uint32_t                         : 16;$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
uint32_t	xmc_vadc.h	/^          uint32_t                         : 1;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
uint32_t	xmc_vadc.h	/^          uint32_t                         : 1;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
uint32_t	xmc_vadc.h	/^          uint32_t                         : 2;$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
uint32_t	xmc_vadc.h	/^          uint32_t                         : 3;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
uint32_t	xmc_vadc.h	/^          uint32_t                         : 3;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
uint32_t	xmc_vadc.h	/^          uint32_t                         : 4;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
uint32_t	xmc_vadc.h	/^          uint32_t                         : 4;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
uint32_t	xmc_vadc.h	/^          uint32_t                         : 4;$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
uint32_t	xmc_vadc.h	/^          uint32_t                         : 4;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
uint32_t	xmc_vadc.h	/^          uint32_t                         : 6;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
uint32_t	xmc_vadc.h	/^          uint32_t                         : 8;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon84::__anon85
uint32_t	xmc_vadc.h	/^          uint32_t                         : 8;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon72::__anon73
uint32_t	xmc_vadc.h	/^          uint32_t                    : 24;$/;"	m	struct:XMC_VADC_QUEUE_ENTRY::__anon82::__anon83
uint32_t	xmc_vadc.h	/^          uint32_t                    : 26;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
uint32_t	xmc_vadc.h	/^          uint32_t                    : 2;$/;"	m	struct:XMC_VADC_SCAN_CONFIG::__anon74::__anon75
uint32_t	xmc_vadc.h	/^          uint32_t                   : 29;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon86::__anon87
uint32_t	xmc_vadc.h	/^          uint32_t                   : 2;$/;"	m	struct:XMC_VADC_QUEUE_CONFIG::__anon86::__anon87
uint32_t	xmc_vadc.h	/^          uint32_t            : 4;$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon92::__anon93
uint32_t	xmc_vadc.h	/^          uint32_t            : 4;$/;"	m	struct:XMC_VADC_GROUP_CONFIG::__anon102::__anon103
uint32_t	xmc_vadc.h	/^         uint32_t                           : 16;$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon80::__anon81
uint32_t	xmc_vadc.h	/^      uint32_t                          :20;$/;"	m	struct:XMC_VADC_GLOBAL_SHS_CONFIG::__anon110::__anon111
uint32_t	xmc_vadc.h	/^      uint32_t                          :6;$/;"	m	struct:XMC_VADC_GLOBAL_SHS_CONFIG::__anon110::__anon111
uint32_t	xmc_wdt.h	/^      uint32_t : 16;$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
uint32_t	xmc_wdt.h	/^      uint32_t : 1;$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
uint32_t	xmc_wdt.h	/^      uint32_t : 2;$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
uint32_t	xmc_wdt.h	/^      uint32_t : 3;$/;"	m	struct:XMC_WDT_CONFIG::__anon116::__anon117
ulpi_auto_res	xmc_usbd_regs.h	/^		unsigned ulpi_auto_res:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_clk_sus_m	xmc_usbd_regs.h	/^		unsigned ulpi_clk_sus_m:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_ext_vbus_drv	xmc_usbd_regs.h	/^		unsigned ulpi_ext_vbus_drv:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_fsls	xmc_usbd_regs.h	/^		unsigned ulpi_fsls:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_int_prot_dis	xmc_usbd_regs.h	/^		unsigned ulpi_int_prot_dis:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_int_vbus_indicator	xmc_usbd_regs.h	/^		unsigned ulpi_int_vbus_indicator:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpi_utmi_sel	xmc_usbd_regs.h	/^		unsigned ulpi_utmi_sel:1;$/;"	m	struct:gusbcfg_data::__anon7
ulpickint	xmc_usbd_regs.h	/^		unsigned ulpickint:1;$/;"	m	struct:gintmsk_data::__anon9
ulpickint	xmc_usbd_regs.h	/^		unsigned ulpickint:1;$/;"	m	struct:gintsts_data::__anon10
unused	xmc_usbd_regs.h	/^	uint32_t unused;$/;"	m	struct:dwc_otg_dev_global_regs
unused	xmc_usbd_regs.h	/^	uint32_t unused;$/;"	m	struct:dwc_otg_dev_out_ep_regs
upper_boundary	xmc_dsd.h	/^      uint32_t upper_boundary             : 16; \/**< This parameter can take a value of int16_t *\/$/;"	m	struct:XMC_DSD_CH_AUX_FILTER_CONFIG::__anon197::__anon198
upper_boundary_select	xmc_vadc.h	/^          uint32_t upper_boundary_select      : 2;  \/**< Which boundary register serves as upper bound?$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
usb_serial_no	xmc4_flash.h	/^  uint8_t usb_serial_no[4]; \/**< USB Serial Number *\/$/;"	m	struct:XMC_FLASH_BMI_STRING
usbactep	xmc_usbd_regs.h	/^		unsigned usbactep:1;$/;"	m	struct:depctl_data::__anon36
usbd	xmc_usbd.h	/^  USB0_GLOBAL_TypeDef *const usbd;                   						\/**< USB Module Pointer. The USB0 module base address. *\/$/;"	m	struct:XMC_USBD_OBJ
usbd_max_num_eps	xmc_usbd.h	/^  XMC_USBD_MAX_NUM_EPS_t usbd_max_num_eps;           						\/**< Maximum number of end points used. The maximum range can be 7.*\/$/;"	m	struct:XMC_USBD_OBJ
usbd_transfer_mode	xmc_usbd.h	/^  XMC_USBD_TRANSFER_MODE_t usbd_transfer_mode;       						\/**< USB data transfer mode.Use ::XMC_USBD_TRANSFER_MODE_t type to specify the transfer mode. *\/$/;"	m	struct:XMC_USBD_OBJ
usbreset	xmc_usbd_regs.h	/^		unsigned usbreset:1;$/;"	m	struct:gintmsk_data::__anon9
usbreset	xmc_usbd_regs.h	/^		unsigned usbreset:1;$/;"	m	struct:gintsts_data::__anon10
usbsuspend	xmc_usbd_regs.h	/^		unsigned usbsuspend:1;$/;"	m	struct:gintmsk_data::__anon9
usbsuspend	xmc_usbd_regs.h	/^		unsigned usbsuspend:1;$/;"	m	struct:gintsts_data::__anon10
usbtrdtim	xmc_usbd_regs.h	/^		unsigned usbtrdtim:4;$/;"	m	struct:gusbcfg_data::__anon7
use_global_result	xmc_vadc.h	/^          uint32_t use_global_result          : 1;  \/**< Use global result register for background request source channels *\/$/;"	m	struct:XMC_VADC_CHANNEL_CONFIG::__anon76::__anon77
utmi_phy_data_width	xmc_usbd_regs.h	/^		unsigned utmi_phy_data_width:2;$/;"	m	struct:hwcfg4_data::__anon24
vaild_result	xmc_vadc.h	/^      uint32_t vaild_result             :1;   \/**< Valid flag is set when a new result is available*\/$/;"	m	struct:XMC_VADC_DETAILED_RESULT::__anon114::__anon115
vaild_result	xmc_vadc.h	/^      uint32_t vaild_result             :1;   \/**< Valid flag is set when a new result is available*\/$/;"	m	struct:XMC_VADC_GLOBAL_DETAILED_RESULT::__anon112::__anon113
validation_mask	xmc_ledts.h	/^      uint32_t validation_mask:3;       \/**< This bit-field defines number of LSB bits to mask for TS counter and shadow$/;"	m	struct:XMC_LEDTS_TS_CONFIG_ADVANCED::__anon229::__anon230
vbus_valid_filt_en	xmc_usbd_regs.h	/^		unsigned vbus_valid_filt_en:1;$/;"	m	struct:hwcfg4_data::__anon24
vbvalidoven	xmc_usbd_regs.h	/^		unsigned vbvalidoven:1;$/;"	m	struct:gotgctl_data::__anon4
vbvalidovval	xmc_usbd_regs.h	/^		unsigned vbvalidovval:1;$/;"	m	struct:gotgctl_data::__anon4
vctrl	xmc_usbd_regs.h	/^		unsigned vctrl:8;$/;"	m	struct:gpvndctl_data::__anon17
vendor_ctrl_if	xmc_usbd_regs.h	/^		unsigned vendor_ctrl_if:1;$/;"	m	struct:hwcfg3_data::__anon23
vstsbsy	xmc_usbd_regs.h	/^		unsigned vstsbsy:1;$/;"	m	struct:gpvndctl_data::__anon17
vstsdone	xmc_usbd_regs.h	/^		unsigned vstsdone:1;$/;"	m	struct:gpvndctl_data::__anon17
wa_inversion	xmc_i2s.h	/^  XMC_I2S_CH_WA_POLARITY_t wa_inversion;   \/**< Enable inversion of Slave select signal relative to the internal WA *\/$/;"	m	struct:XMC_I2S_CH_CONFIG
wait_for_read_mode	xmc_vadc.h	/^          uint32_t wait_for_read_mode      : 1;  \/**< Allow the conversion only after previous results are read*\/$/;"	m	struct:XMC_VADC_RESULT_CONFIG::__anon106::__anon107
wait_for_read_mode	xmc_vadc.h	/^          uint32_t wait_for_read_mode      : 1;  \/**< Results of the next conversion will not be overwritten in the$/;"	m	struct:XMC_VADC_GLOBAL_CONFIG::__anon94::__anon95
wdt_ctr	xmc_wdt.h	/^    uint32_t wdt_ctr; \/* Value of operation mode control register (CTR). Its bit fields are represented by above $/;"	m	union:XMC_WDT_CONFIG::__anon116
window_lower_bound	xmc_wdt.h	/^  uint32_t window_lower_bound; \/**< Lower bound for servicing window (WLB). Setting the lower bound to 0H disables the $/;"	m	struct:XMC_WDT_CONFIG
window_upper_bound	xmc_wdt.h	/^  uint32_t window_upper_bound; \/**< Upper bound for service window (WUB). Reset request is generated up on overflow of $/;"	m	struct:XMC_WDT_CONFIG
wkupintr	xmc_usbd_regs.h	/^		unsigned wkupintr:1;$/;"	m	struct:gintmsk_data::__anon9
wkupintr	xmc_usbd_regs.h	/^		unsigned wkupintr:1;$/;"	m	struct:gintsts_data::__anon10
wrap_bit	xmc_usbd_regs.h	/^		unsigned wrap_bit:1;$/;"	m	struct:dtknq1_data::__anon34
write_config	xmc_ebu.h	/^  XMC_EBU_REGION_WRITE_CONFIG_t write_config;$/;"	m	struct:XMC_EBU_REGION
write_protect_pin_level	xmc_sdmmc.h	/^	uint32_t write_protect_pin_level : 1; \/**< Write protect pin level *\/$/;"	m	struct:__anon264::__anon265
write_transfer_active	xmc_sdmmc.h	/^	uint32_t write_transfer_active 	 : 1; \/**< Write transfer active *\/$/;"	m	struct:__anon264::__anon265
xacterr	xmc_usbd_regs.h	/^		unsigned xacterr:1;$/;"	m	struct:hcint_data::__anon53
xacterr	xmc_usbd_regs.h	/^		unsigned xacterr:1;$/;"	m	struct:hcintmsk_data::__anon54
xactpos	xmc_usbd_regs.h	/^		unsigned xactpos:2;$/;"	m	struct:hcsplt_data::__anon52
xcs_xact	xmc_usbd_regs.h	/^		unsigned xcs_xact:1;$/;"	m	struct:hcint_data::__anon53
xcs_xact	xmc_usbd_regs.h	/^		unsigned xcs_xact:1;$/;"	m	struct:hcintmsk_data::__anon54
xferBuffer	xmc_usbd.h	/^  uint8_t *xferBuffer;                   						\/**< The buffer of the current transfer *\/$/;"	m	struct:__anon1
xferCount	xmc_usbd.h	/^  uint32_t xferCount;                    						\/**< Bytes transfered of the current USB data transfer *\/$/;"	m	struct:__anon1
xferLength	xmc_usbd.h	/^  uint32_t xferLength;                   						\/**< The length of the current transfer *\/$/;"	m	struct:__anon1
xferTotal	xmc_usbd.h	/^  uint32_t xferTotal;                    						\/**< The length of total data in buffer *\/$/;"	m	struct:__anon1
xfer_size_cntr_width	xmc_usbd_regs.h	/^		unsigned xfer_size_cntr_width:4;$/;"	m	struct:hwcfg3_data::__anon23
xfercomp	xmc_usbd_regs.h	/^		unsigned xfercomp:1;$/;"	m	struct:hcint_data::__anon53
xfercompl	xmc_usbd_regs.h	/^		unsigned xfercompl:1;$/;"	m	struct:diepint_data::__anon30
xfercompl	xmc_usbd_regs.h	/^		unsigned xfercompl:1;$/;"	m	struct:doepint_data::__anon31
xfercompl	xmc_usbd_regs.h	/^		unsigned xfercompl:1;$/;"	m	struct:hcintmsk_data::__anon54
xfersize	xmc_usbd_regs.h	/^		unsigned xfersize:19;$/;"	m	struct:deptsiz_data::__anon37
xfersize	xmc_usbd_regs.h	/^		unsigned xfersize:19;$/;"	m	struct:hctsiz_data::__anon55
xfersize	xmc_usbd_regs.h	/^		unsigned xfersize:7;$/;"	m	struct:deptsiz0_data::__anon38
xmc_usb_host_device	xmc_usbh.h	/^typedef struct xmc_usb_host_device {$/;"	s
year	xmc_rtc.h	/^	    uint32_t year        : 16; \/**< Year time value *\/$/;"	m	struct:XMC_RTC_TIME::__anon247::__anon248
year	xmc_rtc.h	/^	    uint32_t year     : 16; \/**< Alarm year compare value *\/ $/;"	m	struct:XMC_RTC_ALARM::__anon243::__anon244
