# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do final_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Jun 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/clk.v 
# -- Compiling module clk
# 
# Top level modules:
# 	clk
# End time: 18:38:16 on Jun 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/LED7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Jun 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/LED7.v 
# -- Compiling module LED7
# 
# Top level modules:
# 	LED7
# End time: 18:38:16 on Jun 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/LED7_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Jun 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/LED7_5bit.v 
# -- Compiling module LED7_5bit
# 
# Top level modules:
# 	LED7_5bit
# End time: 18:38:16 on Jun 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:16 on Jun 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:38:16 on Jun 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:38:17 on Jun 22,2018
# Loading work.testbench
# ** Error: (vsim-3033) D:/FPGA_WORK/final_project/testbench.v(17): Instantiation of 'finalproject' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/FPGA_WORK/final_project/testbench.v
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cycloneive
#             D:/FPGA_WORK/final_project/simulation/modelsim/rtl_work
#             D:/FPGA_WORK/final_project/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./final_project_run_msim_rtl_verilog.do PAUSED at line 14
# End time: 18:38:35 on Jun 22,2018, Elapsed time: 0:00:18
# Errors: 1, Warnings: 0
