/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [12:0] _01_;
  reg [6:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  reg [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [18:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_57z;
  wire [10:0] celloutsig_0_61z;
  wire [25:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_77z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_8z[6] & celloutsig_1_0z[5]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[5] | celloutsig_0_0z[5]) & celloutsig_0_2z[16]);
  assign celloutsig_0_13z = ~((celloutsig_0_7z[1] | celloutsig_0_10z[4]) & celloutsig_0_2z[13]);
  assign celloutsig_0_36z = ~((celloutsig_0_12z | celloutsig_0_9z[2]) & (celloutsig_0_11z | celloutsig_0_9z[2]));
  assign celloutsig_0_57z = ~((celloutsig_0_50z | celloutsig_0_24z) & (celloutsig_0_1z[6] | celloutsig_0_38z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[5] | in_data[163]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[8] | celloutsig_1_0z[2]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z[4] | celloutsig_0_1z[6]) & (celloutsig_0_4z | celloutsig_0_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_2z) & (celloutsig_1_11z | celloutsig_1_4z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z[0] | celloutsig_0_10z[1]) & (in_data[33] | celloutsig_0_3z[4]));
  assign celloutsig_0_17z = ~((celloutsig_0_10z[0] | celloutsig_0_3z[5]) & (celloutsig_0_9z[0] | celloutsig_0_9z[2]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[7] | celloutsig_0_19z) & (celloutsig_0_4z | celloutsig_0_8z));
  assign celloutsig_0_34z = celloutsig_0_18z[2] | celloutsig_0_20z[6];
  assign celloutsig_1_19z = celloutsig_1_2z | celloutsig_1_3z;
  assign celloutsig_0_7z = _00_ + celloutsig_0_3z[2:0];
  reg [12:0] _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 13'h0000;
    else _18_ <= { in_data[30:19], celloutsig_0_4z };
  assign { _01_[12:3], _00_ } = _18_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_0z[6:0];
  assign celloutsig_0_42z = celloutsig_0_30z[19:17] & { celloutsig_0_30z[19:18], celloutsig_0_13z };
  assign celloutsig_0_9z = celloutsig_0_0z[9:7] & celloutsig_0_2z[18:16];
  assign celloutsig_0_18z = { in_data[8], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_12z } & { celloutsig_0_7z[1], celloutsig_0_9z };
  assign celloutsig_0_38z = { celloutsig_0_3z[5:2], celloutsig_0_34z } >= celloutsig_0_3z[4:0];
  assign celloutsig_0_45z = { celloutsig_0_6z[3:1], celloutsig_0_14z, celloutsig_0_8z } >= { celloutsig_0_9z[2:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_1_15z = celloutsig_1_1z > { celloutsig_1_8z[9:4], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_28z = { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_17z } && { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_6z[3:1], celloutsig_0_8z } || celloutsig_0_20z[3:0];
  assign celloutsig_1_2z = in_data[120:106] || { in_data[150:146], celloutsig_1_0z };
  assign celloutsig_0_11z = in_data[60:27] || { celloutsig_0_2z[16:6], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_10z[3:1], celloutsig_0_0z, celloutsig_0_13z } || in_data[14:1];
  assign celloutsig_0_35z = { celloutsig_0_14z[3:2], celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z } < { celloutsig_0_15z[12:7], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_50z = celloutsig_0_46z[14] & ~(celloutsig_0_16z);
  assign celloutsig_0_76z = _02_[6] & ~(celloutsig_0_23z);
  assign celloutsig_1_10z = celloutsig_1_8z[0] & ~(celloutsig_1_8z[6]);
  assign celloutsig_0_23z = celloutsig_0_17z & ~(celloutsig_0_16z);
  assign celloutsig_0_77z = { celloutsig_0_64z[5:4], celloutsig_0_35z, celloutsig_0_57z } % { 1'h1, celloutsig_0_30z[12:10] };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] % { 1'h1, in_data[89:83] };
  assign celloutsig_0_25z = { celloutsig_0_2z[18:14], celloutsig_0_7z, celloutsig_0_24z } % { 1'h1, celloutsig_0_21z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:1] * celloutsig_0_2z[9:3];
  assign celloutsig_0_6z = _01_[11] ? { in_data[22:19], celloutsig_0_4z } : _01_[8:4];
  assign celloutsig_0_10z = celloutsig_0_4z ? { celloutsig_0_6z[3:1], celloutsig_0_6z } : in_data[35:28];
  assign celloutsig_0_2z = celloutsig_0_0z[9] ? in_data[49:28] : in_data[62:41];
  assign celloutsig_0_30z = ~ { in_data[88:85], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_0_61z = ~ { celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_57z, celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_8z = ~ { in_data[127:119], celloutsig_1_4z };
  assign celloutsig_0_19z = ^ { celloutsig_0_9z[2:1], celloutsig_0_12z };
  assign celloutsig_0_24z = ^ celloutsig_0_2z[13:5];
  assign celloutsig_0_46z = { celloutsig_0_15z[12:4], celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_45z, celloutsig_0_3z } >> { celloutsig_0_25z[6:0], celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[126:117] >> in_data[166:157];
  assign celloutsig_0_0z = in_data[82:73] - in_data[44:35];
  assign celloutsig_0_14z = { celloutsig_0_6z[2:0], celloutsig_0_11z } - celloutsig_0_6z[3:0];
  assign celloutsig_0_21z = { _01_[7], celloutsig_0_3z } - celloutsig_0_10z;
  assign celloutsig_1_1z = in_data[130:122] ~^ celloutsig_1_0z[9:1];
  assign celloutsig_0_64z = { celloutsig_0_46z[16:5], celloutsig_0_15z } ^ { celloutsig_0_1z[5:0], celloutsig_0_57z, _02_, celloutsig_0_16z, celloutsig_0_61z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z } ^ { celloutsig_0_2z[19:16], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_16z };
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 14'h0000;
    else if (clkin_data[160]) celloutsig_0_15z = { celloutsig_0_10z[1], _01_[12:3], _00_ };
  assign _01_[2:0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
