<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p422" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_422{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_422{left:426px;bottom:1124px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t3_422{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_422{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t5_422{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6_422{left:138px;bottom:981px;letter-spacing:0.13px;}
#t7_422{left:206px;bottom:981px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_422{left:784px;bottom:981px;letter-spacing:-0.14px;}
#t9_422{left:138px;bottom:946px;letter-spacing:0.12px;}
#ta_422{left:206px;bottom:946px;letter-spacing:0.09px;word-spacing:0.02px;}
#tb_422{left:138px;bottom:920px;letter-spacing:0.09px;}
#tc_422{left:138px;bottom:886px;letter-spacing:0.11px;}
#td_422{left:138px;bottom:860px;letter-spacing:0.1px;word-spacing:0.38px;}
#te_422{left:138px;bottom:842px;letter-spacing:0.12px;word-spacing:3.68px;}
#tf_422{left:138px;bottom:824px;letter-spacing:0.1px;word-spacing:1.77px;}
#tg_422{left:138px;bottom:805px;letter-spacing:0.11px;word-spacing:-0.03px;}
#th_422{left:137px;bottom:779px;letter-spacing:0.1px;word-spacing:1.33px;}
#ti_422{left:138px;bottom:761px;letter-spacing:0.11px;word-spacing:0.25px;}
#tj_422{left:138px;bottom:743px;letter-spacing:0.11px;word-spacing:2.09px;}
#tk_422{left:137px;bottom:724px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tl_422{left:138px;bottom:698px;letter-spacing:0.12px;word-spacing:2.03px;}
#tm_422{left:138px;bottom:680px;letter-spacing:0.11px;word-spacing:0.55px;}
#tn_422{left:137px;bottom:662px;letter-spacing:0.11px;word-spacing:-0.01px;}
#to_422{left:137px;bottom:636px;letter-spacing:0.11px;word-spacing:0.13px;}
#tp_422{left:137px;bottom:617px;letter-spacing:0.11px;word-spacing:0.5px;}
#tq_422{left:137px;bottom:599px;letter-spacing:0.09px;}
#tr_422{left:137px;bottom:573px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_422{left:137px;bottom:555px;letter-spacing:0.11px;word-spacing:0.51px;}
#tt_422{left:137px;bottom:537px;letter-spacing:0.08px;word-spacing:0.06px;}
#tu_422{left:137px;bottom:510px;letter-spacing:0.12px;word-spacing:0.11px;}
#tv_422{left:137px;bottom:492px;letter-spacing:0.07px;word-spacing:0.04px;}
#tw_422{left:137px;bottom:459px;letter-spacing:0.11px;}
#tx_422{left:137px;bottom:433px;letter-spacing:0.11px;word-spacing:0.68px;}
#ty_422{left:346px;bottom:433px;letter-spacing:0.08px;}
#tz_422{left:482px;bottom:433px;letter-spacing:0.1px;word-spacing:0.67px;}
#t10_422{left:137px;bottom:414px;letter-spacing:0.12px;word-spacing:-0.23px;}
#t11_422{left:137px;bottom:396px;letter-spacing:0.1px;}
#t12_422{left:137px;bottom:370px;letter-spacing:0.11px;word-spacing:0.2px;}
#t13_422{left:137px;bottom:352px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t14_422{left:137px;bottom:333px;letter-spacing:0.12px;}
#t15_422{left:137px;bottom:307px;letter-spacing:0.12px;word-spacing:1.85px;}
#t16_422{left:137px;bottom:289px;letter-spacing:0.1px;word-spacing:2.53px;}
#t17_422{left:677px;bottom:289px;letter-spacing:0.08px;}
#t18_422{left:815px;bottom:289px;letter-spacing:0.08px;word-spacing:2.52px;}
#t19_422{left:138px;bottom:271px;letter-spacing:0.11px;}
#t1a_422{left:138px;bottom:245px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1b_422{left:138px;bottom:219px;letter-spacing:0.11px;word-spacing:1.21px;}
#t1c_422{left:137px;bottom:200px;letter-spacing:0.11px;word-spacing:0.33px;}
#t1d_422{left:137px;bottom:182px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1e_422{left:137px;bottom:156px;letter-spacing:0.12px;word-spacing:2.42px;}
#t1f_422{left:137px;bottom:138px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1g_422{left:154px;bottom:1047px;letter-spacing:-0.15px;}
#t1h_422{left:161px;bottom:1030px;letter-spacing:-0.13px;}
#t1i_422{left:282px;bottom:1047px;letter-spacing:-0.16px;}
#t1j_422{left:286px;bottom:1030px;letter-spacing:-0.26px;}
#t1k_422{left:400px;bottom:1038px;letter-spacing:-0.1px;}
#t1l_422{left:628px;bottom:1038px;letter-spacing:-0.14px;}
#t1m_422{left:178px;bottom:1010px;}
#t1n_422{left:300px;bottom:1010px;}
#t1o_422{left:410px;bottom:1009px;}
#t1p_422{left:638px;bottom:1010px;letter-spacing:-0.16px;}

.s1_422{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_422{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_422{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_422{font-size:14px;font-family:Courier_rz;color:#000;}
.s5_422{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_422{font-size:15px;font-family:Palatino-Bold_sb;color:#000;}
.s7_422{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_422{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_422{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.sa_422{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts422" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_sb;
	src: url("fonts/Palatino-Bold_sb.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg422Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg422" style="-webkit-user-select: none;"><object width="935" height="1210" data="422/422.svg" type="image/svg+xml" id="pdf422" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_422" class="t s1_422">SYNCI </span><span id="t2_422" class="t s1_422">Synchronize Caches to Make Instruction Writes Effective </span>
<span id="t3_422" class="t s2_422">422 </span><span id="t4_422" class="t s2_422">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_422" class="t s2_422">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t6_422" class="t s3_422">Format: </span><span id="t7_422" class="t s4_422">SYNCI offset(base) </span><span id="t8_422" class="t s5_422">microMIPS </span>
<span id="t9_422" class="t s6_422">Purpose: </span><span id="ta_422" class="t s7_422">Synchronize Caches to Make Instruction Writes Effective </span>
<span id="tb_422" class="t s7_422">To synchronize all caches to make instruction writes effective. </span>
<span id="tc_422" class="t s3_422">Description: </span>
<span id="td_422" class="t s7_422">This instruction is used after a new instruction stream is written to make the new instructions effective relative to an </span>
<span id="te_422" class="t s7_422">instruction fetch, when used in conjunction with the SYNC and JALR.HB, JR.HB, or ERET instructions, as </span>
<span id="tf_422" class="t s7_422">described below. Unlike the CACHE instruction, the SYNCI instruction is available in all operating modes in an </span>
<span id="tg_422" class="t s7_422">implementation of Release 2 of the architecture. </span>
<span id="th_422" class="t s7_422">The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The </span>
<span id="ti_422" class="t s7_422">effective address is used to address the cache line in all caches which may need to be synchronized with the write of </span>
<span id="tj_422" class="t s7_422">the new instructions. The operation occurs only on the cache line which may contain the effective address. One </span>
<span id="tk_422" class="t s7_422">SYNCI instruction is required for every cache line that was written. See the Programming Notes below. </span>
<span id="tl_422" class="t s7_422">A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur as a by product of this </span>
<span id="tm_422" class="t s7_422">instruction. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of </span>
<span id="tn_422" class="t s7_422">TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit exceptions. </span>
<span id="to_422" class="t s7_422">A Cache Error exception may occur as a by product of this instruction. For example, if a writeback operation detects </span>
<span id="tp_422" class="t s7_422">a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Simi- </span>
<span id="tq_422" class="t s7_422">larly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. </span>
<span id="tr_422" class="t s7_422">An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of </span>
<span id="ts_422" class="t s7_422">the kernel address space which would normally result in such an exception. It is implementation dependent whether </span>
<span id="tt_422" class="t s7_422">such an exception does occur. </span>
<span id="tu_422" class="t s7_422">It is implementation dependent whether a data watch is triggered by a SYNCI instruction whose address matches the </span>
<span id="tv_422" class="t s7_422">Watch register address match conditions. </span>
<span id="tw_422" class="t s3_422">Restrictions: </span>
<span id="tx_422" class="t s7_422">The operation of the processor is </span><span id="ty_422" class="t s3_422">UNPREDICTABLE </span><span id="tz_422" class="t s7_422">if the effective address references any instruction cache line </span>
<span id="t10_422" class="t s7_422">that contains instructions to be executed between the SYNCI and the subsequent JALR.HB, JR.HB, or ERET instruc- </span>
<span id="t11_422" class="t s7_422">tion required to clear the instruction hazard. </span>
<span id="t12_422" class="t s7_422">The SYNCI instruction has no effect on cache lines that were previously locked with the CACHE instruction. If cor- </span>
<span id="t13_422" class="t s7_422">rect software operation depends on the state of a locked line, the CACHE instruction must be used to synchronize the </span>
<span id="t14_422" class="t s7_422">caches. </span>
<span id="t15_422" class="t s7_422">Full visibility of the new instruction stream requires execution of a subsequent SYNC instruction, followed by a </span>
<span id="t16_422" class="t s7_422">JALR.HB, JR.HB, DERET, or ERET instruction. The operation of the processor is </span><span id="t17_422" class="t s3_422">UNPREDICTABLE </span><span id="t18_422" class="t s7_422">if this </span>
<span id="t19_422" class="t s7_422">sequence is not followed. </span>
<span id="t1a_422" class="t s8_422">SYNCI globalization: </span>
<span id="t1b_422" class="t s7_422">The SYNCI instruction acts on the current processor at a minimum. Implementations are required to affect caches </span>
<span id="t1c_422" class="t s7_422">outside the current processor to perform the operation on the current processor (as might be the case if multiple pro- </span>
<span id="t1d_422" class="t s7_422">cessors share an L2 or L3 cache). </span>
<span id="t1e_422" class="t s7_422">In multiprocessor implementations where instruction caches are coherently maintained by hardware, the SYNCI </span>
<span id="t1f_422" class="t s7_422">instruction should behave as a NOP instruction. </span>
<span id="t1g_422" class="t s9_422">POOL32I </span>
<span id="t1h_422" class="t s9_422">010000 </span>
<span id="t1i_422" class="t s9_422">SYNCI </span>
<span id="t1j_422" class="t s9_422">01100 </span>
<span id="t1k_422" class="t s9_422">base </span><span id="t1l_422" class="t s9_422">offset </span>
<span id="t1m_422" class="t sa_422">6 </span><span id="t1n_422" class="t sa_422">5 </span><span id="t1o_422" class="t sa_422">5 </span><span id="t1p_422" class="t sa_422">16 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
