
*** Running vivado
    with args -log fisr_rtl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fisr_rtl.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fisr_rtl.tcl -notrace
Command: synth_design -top fisr_rtl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14628 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.320 ; gain = 100.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fisr_rtl' [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:23]
	Parameter MODULE_START bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter FLOAT_TO_FIXED bound to: 4'b0010 
	Parameter WAIT_FOR_RESULT bound to: 4'b0011 
	Parameter MAGIC_SUB bound to: 4'b0100 
	Parameter FLOAT_TO_FIXED2 bound to: 4'b0101 
	Parameter WAIT_FOR_RESULT2 bound to: 4'b0110 
	Parameter FIRST_NEWTON_STEP bound to: 4'b0111 
	Parameter SECOND_NEWTON_STEP bound to: 4'b1000 
	Parameter DATA_OUTPUT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed' [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed' (1#1) [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:23]
WARNING: [Synth 8-350] instance 'converter' of module 'float_to_fixed' requires 7 connections, but only 6 given [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'fisr_rtl' (2#1) [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:23]
WARNING: [Synth 8-3331] design float_to_fixed has unconnected port float_in[31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.852 ; gain = 156.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 418.852 ; gain = 156.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 418.852 ; gain = 156.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv:55]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_to_fixed'
INFO: [Synth 8-5545] ROM "complete" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'float_in_copy_reg' and it is trimmed from '32' to '31' bits. [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:94]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fisr_rtl'
INFO: [Synth 8-5544] ROM "converter_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_representation" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mul_reg_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "converter_input" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
              SHIFT_CALC |                              001 | 00000000000000000000000000000001
              SHIFT_LEFT |                              010 | 00000000000000000000000000000010
             SHIFT_RIGHT |                              011 | 00000000000000000000000000000011
             DATA_OUTPUT |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'float_to_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            MODULE_START |                             0000 |                             0000
                    INIT |                             0001 |                             0001
          FLOAT_TO_FIXED |                             0010 |                             0010
         WAIT_FOR_RESULT |                             0011 |                             0011
               MAGIC_SUB |                             0100 |                             0100
         FLOAT_TO_FIXED2 |                             0101 |                             0101
        WAIT_FOR_RESULT2 |                             0110 |                             0110
       FIRST_NEWTON_STEP |                             0111 |                             0111
      SECOND_NEWTON_STEP |                             1000 |                             1000
             DATA_OUTPUT |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fisr_rtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 429.883 ; gain = 167.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	  10 Input     31 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fisr_rtl 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  10 Input     31 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module float_to_fixed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     31 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'converter_input_reg' and it is trimmed from '32' to '31' bits. [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:53]
WARNING: [Synth 8-3331] design fisr_rtl has unconnected port float_in[31]
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[31]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[32]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[33]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[34]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[35]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[36]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[37]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[38]' (FDE) to 'mul_reg_temp_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[0]' (FDE) to 'temp_fixed_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[1]' (FDE) to 'temp_fixed_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[2]' (FDE) to 'temp_fixed_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[3]' (FDE) to 'temp_fixed_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[4]' (FDE) to 'temp_fixed_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[5]' (FDE) to 'temp_fixed_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[6]' (FDE) to 'temp_fixed_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[7]' (FDE) to 'temp_fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[8]' (FDE) to 'mul_reg_temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[9]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[9]' (FDE) to 'mul_reg_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[10]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[10]' (FDE) to 'mul_reg_temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[11]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[11]' (FDE) to 'mul_reg_temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[12]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[12]' (FDE) to 'mul_reg_temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[13]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[13]' (FDE) to 'mul_reg_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[14]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[14]' (FDE) to 'mul_reg_temp_reg[15]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[15]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[15]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[16]' (FDE) to 'mul_reg_temp_reg[17]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[17]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[17]' (FDE) to 'mul_reg_temp_reg[18]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[18]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[18]' (FDE) to 'mul_reg_temp_reg[19]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[19]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[19]' (FDE) to 'mul_reg_temp_reg[20]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[20]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[20]' (FDE) to 'mul_reg_temp_reg[21]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[21]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[21]' (FDE) to 'mul_reg_temp_reg[22]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[22]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[22]' (FDE) to 'mul_reg_temp_reg[23]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[23]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[23]' (FDE) to 'mul_reg_temp_reg[24]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[24]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[24]' (FDE) to 'mul_reg_temp_reg[25]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[25]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[25]' (FDE) to 'mul_reg_temp_reg[26]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[26]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[26]' (FDE) to 'mul_reg_temp_reg[27]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[27]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[27]' (FDE) to 'mul_reg_temp_reg[28]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[28]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[28]' (FDE) to 'mul_reg_temp_reg[29]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[29]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[29]' (FDE) to 'mul_reg_temp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[29] )
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[30]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_reg_temp_reg[30] )
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[0]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[1]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[2]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[3]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[4]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[5]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[6]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[7]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[29]' (FDE) to 'half_input_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[28] )
INFO: [Synth 8-3886] merging instance 'mul_reg_temp_reg[30]' (FDE) to 'temp_fixed_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_fixed_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/shift_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[24]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[25]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[26]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[27]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[28]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[29]' (FDE) to 'converter/fixed_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/fixed_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'converter/FSM_sequential_state_reg[0]' (FDRE) to 'converter/FSM_sequential_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'converter/FSM_sequential_state_reg[1]' (FDRE) to 'converter/FSM_sequential_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/FSM_sequential_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'temp_fixed_out_reg[16]' (FDE) to 'temp_fixed_out_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_fixed_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'half_input_reg[28]' (FDE) to 'half_input_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[27] )
INFO: [Synth 8-3886] merging instance 'converter/complete_reg' (FDRE) to 'converter/FSM_sequential_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[27]' (FDE) to 'half_input_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/FSM_sequential_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[24] )
INFO: [Synth 8-3886] merging instance 'converter/fixed_out_reg[30]' (FDE) to 'half_input_reg[25]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[25]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[26]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'int_representation_reg[30]' (FDE) to 'int_representation_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[29] )
INFO: [Synth 8-3886] merging instance 'half_input_reg[1]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[2]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[3]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[4]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[5]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[6]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[7]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[8]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[9]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[10]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[11]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[12]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[13]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[14]' (FDE) to 'half_input_reg[0]'
INFO: [Synth 8-3886] merging instance 'half_input_reg[15]' (FDE) to 'half_input_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\half_input_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_representation_reg[0] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'converter_start_reg__0/Q' [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv:54]
WARNING: [Synth 8-3332] Sequential element (converter/FSM_sequential_state_reg[2]) is unused and will be removed from module fisr_rtl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 573.598 ; gain = 311.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 573.598 ; gain = 311.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module fisr_rtl.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module fisr_rtl.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     3|
|3     |FDRE |    66|
|4     |IBUF |    34|
|5     |OBUF |    38|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   142|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 582.656 ; gain = 320.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 8 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 685.895 ; gain = 434.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 685.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/fast_inverse_square_root_K_B/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.runs/synth_1/fisr_rtl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fisr_rtl_utilization_synth.rpt -pb fisr_rtl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 13 21:51:36 2021...
