{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714420907717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714420907726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 15:01:47 2024 " "Processing started: Mon Apr 29 15:01:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714420907726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420907726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420907726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714420908618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714420908618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "one ONE OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"one\" differs only in case from object \"ONE\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714420918035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/ou8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/ou8.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU8 " "Found entity 1: OU8" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/iu/iu8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/iu/iu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 IU8 " "Found entity 1: IU8" {  } { { "../IU/IU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/au/au8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/au/au8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU8 " "Found entity 1: AU8" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918068 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1714420918068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/four2seventen.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/four2seventen.v" { { "Info" "ISGN_ENTITY_NAME" "1 four2sevenTen " "Found entity 1: four2sevenTen" {  } { { "../OU/four2sevenTen.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/four2sevenTen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/four2sevenhun.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/four2sevenhun.v" { { "Info" "ISGN_ENTITY_NAME" "1 four2sevenHun " "Found entity 1: four2sevenHun" {  } { { "../OU/four2sevenHun.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/four2sevenHun.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auchain.v 1 1 " "Found 1 design units, including 1 entities, in source file auchain.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUChain " "Found entity 1: AUChain" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420918084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 AU8.v(63) " "Verilog HDL Implicit Net warning at AU8.v(63): created implicit net for \"HEX1\"" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 AU8.v(69) " "Verilog HDL Implicit Net warning at AU8.v(69): created implicit net for \"HEX0\"" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 AUChain.v(63) " "Verilog HDL Implicit Net warning at AUChain.v(63): created implicit net for \"HEX1\"" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 AUChain.v(69) " "Verilog HDL Implicit Net warning at AUChain.v(69): created implicit net for \"HEX0\"" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714420918391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_input.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:keypad_input_inst\"" {  } { { "Calculator.v" "keypad_input_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_base.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_base.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "keypad_input.v" "keypad_base" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/clock_div.v 1 1 " "Using design file /mycse2441labs/term_project/iu/clock_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "d:/mycse2441labs/term_project/iu/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.v" "keypad_clock_divider" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918487 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_fsm.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.v" "keypad_fsm" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_decoder.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.v" "keypad_key_decoder" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/shift_reg.v 1 1 " "Using design file /mycse2441labs/term_project/iu/shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "d:/mycse2441labs/term_project/iu/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "keypad_input.v" "shift_reg" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cu8.v 1 1 " "Using design file cu8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CU8 " "Found entity 1: CU8" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918584 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CU8 cu8.v(16) " "Verilog HDL Parameter Declaration warning at cu8.v(16): Parameter Declaration in module \"CU8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714420918592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU8 CU8:CU8_inst " "Elaborating entity \"CU8\" for hierarchy \"CU8:CU8_inst\"" {  } { { "Calculator.v" "CU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IU8 IU8:IU8_inst " "Elaborating entity \"IU8\" for hierarchy \"IU8:IU8_inst\"" {  } { { "Calculator.v" "IU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/validity_checker.v 1 1 " "Using design file /mycse2441labs/term_project/iu/validity_checker.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 validity_checker " "Found entity 1: validity_checker" {  } { { "validity_checker.v" "" { Text "d:/mycse2441labs/term_project/iu/validity_checker.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validity_checker IU8:IU8_inst\|validity_checker:validity_checker_inst " "Elaborating entity \"validity_checker\" for hierarchy \"IU8:IU8_inst\|validity_checker:validity_checker_inst\"" {  } { { "../IU/IU8.v" "validity_checker_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/bcd2binarysm.v 1 1 " "Using design file /mycse2441labs/term_project/iu/bcd2binarysm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../IU/IU8.v" "BCD2BinarySM_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/signtotwoc.v 1 1 " "Using design file /mycse2441labs/term_project/iu/signtotwoc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignToTwoC " "Found entity 1: SignToTwoC" {  } { { "signtotwoc.v" "" { Text "d:/mycse2441labs/term_project/iu/signtotwoc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignToTwoC IU8:IU8_inst\|SignToTwoC:SignToTwoC_inst " "Elaborating entity \"SignToTwoC\" for hierarchy \"IU8:IU8_inst\|SignToTwoC:SignToTwoC_inst\"" {  } { { "../IU/IU8.v" "SignToTwoC_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU8 AU8:AU8_inst " "Elaborating entity \"AU8\" for hierarchy \"AU8:AU8_inst\"" {  } { { "Calculator.v" "AU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/nbitregister.v 1 1 " "Using design file /mycse2441labs/term_project/au/nbitregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "nbitregister.v" "" { Text "d:/mycse2441labs/term_project/au/nbitregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU8:AU8_inst\|NBitRegister:Register_A " "Elaborating entity \"NBitRegister\" for hierarchy \"AU8:AU8_inst\|NBitRegister:Register_A\"" {  } { { "../AU/AU8.v" "Register_A" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/ripplecarryadderstructural.v 1 1 " "Using design file /mycse2441labs/term_project/au/ripplecarryadderstructural.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdderStructural " "Found entity 1: RippleCarryAdderStructural" {  } { { "ripplecarryadderstructural.v" "" { Text "d:/mycse2441labs/term_project/au/ripplecarryadderstructural.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdderStructural AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst " "Elaborating entity \"RippleCarryAdderStructural\" for hierarchy \"AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\"" {  } { { "../AU/AU8.v" "RippleCarryAdderStructural_inst" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/fabehav.v 1 1 " "Using design file /mycse2441labs/term_project/au/fabehav.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "fabehav.v" "" { Text "d:/mycse2441labs/term_project/au/fabehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\|FAbehav:s0\"" {  } { { "ripplecarryadderstructural.v" "s0" { Text "d:/mycse2441labs/term_project/au/ripplecarryadderstructural.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/four2seven.v 1 1 " "Using design file /mycse2441labs/term_project/ou/four2seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four2seven " "Found entity 1: four2seven" {  } { { "four2seven.v" "" { Text "d:/mycse2441labs/term_project/ou/four2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2seven AU8:AU8_inst\|four2seven:MSB " "Elaborating entity \"four2seven\" for hierarchy \"AU8:AU8_inst\|four2seven:MSB\"" {  } { { "../AU/AU8.v" "MSB" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OU8 OU8:OU8_inst " "Elaborating entity \"OU8\" for hierarchy \"OU8:OU8_inst\"" {  } { { "Calculator.v" "OU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/twoctosign.v 1 1 " "Using design file /mycse2441labs/term_project/ou/twoctosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TwoCToSign " "Found entity 1: TwoCToSign" {  } { { "twoctosign.v" "" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoCToSign OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst " "Elaborating entity \"TwoCToSign\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\"" {  } { { "../OU/OU8.v" "TwoCToSign_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/halfadder.v 1 1 " "Using design file /mycse2441labs/term_project/ou/halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "d:/mycse2441labs/term_project/ou/halfadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twoctosign.v" "twosFor\[0\].halfADDER_inst1" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/binary2bcd.v 1 1 " "Using design file /mycse2441labs/term_project/ou/binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OU8:OU8_inst\|binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\"" {  } { { "../OU/OU8.v" "binary2bcd_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918930 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/add3.v 1 1 " "Using design file /mycse2441labs/term_project/ou/add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "d:/mycse2441labs/term_project/ou/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420918963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420918963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2sevenTen OU8:OU8_inst\|four2sevenTen:four2sevenTen_inst " "Elaborating entity \"four2sevenTen\" for hierarchy \"OU8:OU8_inst\|four2sevenTen:four2sevenTen_inst\"" {  } { { "../OU/OU8.v" "four2sevenTen_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2sevenHun OU8:OU8_inst\|four2sevenHun:four2sevenHun_inst " "Elaborating entity \"four2sevenHun\" for hierarchy \"OU8:OU8_inst\|four2sevenHun:four2sevenHun_inst\"" {  } { { "../OU/OU8.v" "four2sevenHun_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420918996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/displaynegative.v 1 1 " "Using design file /mycse2441labs/term_project/ou/displaynegative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displayNegative " "Found entity 1: displayNegative" {  } { { "displaynegative.v" "" { Text "d:/mycse2441labs/term_project/ou/displaynegative.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420919021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420919021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNegative OU8:OU8_inst\|displayNegative:displayNegative_inst " "Elaborating entity \"displayNegative\" for hierarchy \"OU8:OU8_inst\|displayNegative:displayNegative_inst\"" {  } { { "../OU/OU8.v" "displayNegative_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420919021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[3\] " "Net \"OU8:OU8_inst\|hun\[3\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[3\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714420919512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[2\] " "Net \"OU8:OU8_inst\|hun\[2\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[2\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714420919512 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714420919512 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_decoder.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714420920545 "|Calculator|IU8:IU8_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714420920545 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "bcd2binarysm.v" "Mult0" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714420920586 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714420920586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420920703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420920703 ""}  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714420920703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420920760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420920785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420920827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714420921149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420921408 "|Calculator|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714420921408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714420921491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714420922117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420922244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714420923514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420923514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714420924283 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714420924283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714420924283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714420924283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714420925000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 15:02:05 2024 " "Processing ended: Mon Apr 29 15:02:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714420925000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714420925000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714420925000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420925000 ""}
