LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity Key_reader_tb is
end Key_reader_tb;

architecture behavioral of Key_reader_tb is

    component Key_reader is
        port (
            Kack   : in std_logic;
            Liness : in std_logic_vector(3 downto 0);
            CLK    : in std_logic;
            Reset  : in std_logic;
            Colss  : out std_logic_vector(3 downto 0);
            Kout   : out std_logic_vector(3 downto 0);
            Kval   : out std_logic
        );
    end component;
    
    constant clk_period       : TIME := 10 ns;
    constant half_clk_period  : TIME := clk_period / 2;
    
    signal Kack_tb   : std_logic;
    signal Liness_tb : std_logic_vector(3 downto 0);
    signal clk_tb    : std_logic;
    signal reset_tb  : std_logic;
    signal Colss_tb  : std_logic_vector(3 downto 0);
    signal Kout_tb   : std_logic_vector(3 downto 0);
    signal Kval_tb   : std_logic;
    
begin
    
    UUT : Key_reader 
        port map (
            Kack   => Kack_tb, 
            Liness => Liness_tb, 
            CLK    => clk_tb, 
            Reset  => reset_tb, 
            Colss  => Colss_tb, 
            Kout   => Kout_tb, 
            Kval   => Kval_tb
        );
    
    clk_gen: process
    begin
        clk_tb <= '0';
        wait for half_clk_period;
        clk_tb <= '1';
        wait for half_clk_period;
    end process;
    
    stimulus: process
    begin
        reset_tb  <= '1';
        Kack_tb   <= '0';
        Liness_tb <= "0000";
        wait for clk_period;
        
        reset_tb  <= '0';
        wait for clk_period;
        
        Liness_tb <= "0001";
        wait for clk_period;
        
        Liness_tb <= "0010";
        Kack_tb   <= '1';
        wait for clk_period;
        
        Liness_tb <= "0100";
        Kack_tb   <= '0';
        wait for clk_period;
        
        Liness_tb <= "1000";
        Kack_tb   <= '1';
        wait for clk_period;
        
        Liness_tb <= "0000";
        Kack_tb   <= '0';
        wait for clk_period * 2;
        
        wait;
    end process;
    
end behavioral;
