Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f4a8ec1273c46769adddb11960ddd75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_btn_tb_behav xil_defaultlib.led_btn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_btn_ctrl_default
Compiling module xil_defaultlib.led_btn_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.led_btn_ip_v1_0
Compiling module xil_defaultlib.led_btn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_btn_tb_behav
