INFO-FLOW: Workspace D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1 opened at Thu May 26 18:27:26 +0800 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.813 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.913 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file 'src/normal_rng.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/normal_rng.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/normal_rng.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.err.log 
Command       ap_eval done; 1.254 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.808 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.033 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.638 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.044 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.202 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.554 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.768 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.832 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1450:39)
INFO: [HLS 200-10] Analyzing design file 'src/aes.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/aes.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/aes.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.cpp.clang.err.log 
Command       ap_eval done; 0.366 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.409 sec.
WARNING: [HLS 207-5543] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, use style=flp instead (src/aes.cpp:523:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.224 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.205 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.243 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.44 sec.
Command       clang_tidy done; 0.466 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.198 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.42 sec.
INFO: [HLS 200-10] Analyzing design file 'src/Rayleigh.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/Rayleigh.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/Rayleigh.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.err.log 
Command       ap_eval done; 0.409 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.851 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.748 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.724 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.135 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.785 sec.
Command       clang_tidy done; 4.095 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.644 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.909 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1450:39)
INFO: [HLS 200-10] Analyzing design file 'src/QRD.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/QRD.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/QRD.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.cpp.clang.err.log 
Command       ap_eval done; 0.344 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.787 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.595 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.085 sec.
Command       clang_tidy done; 1.162 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.57 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.843 sec.
INFO: [HLS 200-10] Analyzing design file 'src/Modulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/Modulation.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/Modulation.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.482 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.281 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.335 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.643 sec.
Command       clang_tidy done; 0.661 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.274 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.503 sec.
INFO: [HLS 200-10] Analyzing design file 'src/DeModulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/DeModulation.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/DeModulation.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.err.log 
Command       ap_eval done; 0.309 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.504 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.311 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.302 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.369 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.671 sec.
Command       clang_tidy done; 0.694 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.294 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.534 sec.
INFO: [HLS 200-10] Analyzing design file 'src/AWGN.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/AWGN.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/AWGN.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.err.log 
Command       ap_eval done; 0.322 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.859 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.735 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.719 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.116 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.577 sec.
Command       clang_tidy done; 3.881 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.645 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.919 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1450:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 63.872 seconds; current allocated memory: 1.256 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.g.bc" "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/normal_rng.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/aes.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Rayleigh.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/QRD.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/Modulation.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/DeModulation.g.bc D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/AWGN.g.bc -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.25 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.335 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.337 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.851 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.852 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.61 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.611 sec.
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.146 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.147 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=TOP -mllvm -hls-db-dir -mllvm D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; error code: 1; 1.388 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:22:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:23:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:24:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:25:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:26:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:27:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:28:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:29:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:30:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:31:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (src/QRD.h:32:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'AES_En_De(my_stream_type*, my_stream_type*, int*, char*)' (src/aes.cpp:582:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'AES_En_De(my_stream_type*, my_stream_type*, int*, char*)' (src/aes.cpp:583:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1656:1317)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1656:1356)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1544:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<10, false>::ap_bit_ref(ap_int_base<10, false>*, int)' into 'ap_int_base<10, false>::operator[](int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<10, false>::operator bool() const' into 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:605:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:636:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:624:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator[](int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:624:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:623:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:623:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64>(ap_uint<64> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:622:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:35)
INFO: [HLS 214-131] Inlining function 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:614:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:614:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator><32, false>(ap_int_base<32, false> const&) const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:611:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:608:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:608:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:607:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:606:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:422:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:422:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_int_base<1, false>::ap_int_base<32, false>(ap_bit_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:409:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, false>(ap_bit_ref<32, false> const&)' into 'ap_uint<1>::ap_uint<32, false>(ap_bit_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:258:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1542:555)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1644:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1683:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:347:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_int_base<32, false> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:348:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:700:30)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:750:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:750:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:750:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:748:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:748:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:747:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:747:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:747:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:746:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:746:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:746:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:745:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:745:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:741:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:740:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:739:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:737:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:736:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:735:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:734:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator[](int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:734:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:732:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:732:50)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:731:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:731:56)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:730:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:730:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:725:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:723:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:722:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:721:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<32, false>(ap_bit_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:719:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:719:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:718:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:718:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:718:25)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:717:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:717:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:717:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:715:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:714:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:714:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<34>(ap_int<34> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:713:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:713:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:713:39)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:712:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:712:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:702:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:701:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1241:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros() const' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'hls::log(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/logdouble.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:446:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:540:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:540:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:528:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:509:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:486:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:469:20)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:457:13)
INFO: [HLS 214-131] Inlining function 'hls::log(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:453:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:450:26)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937::next()' into 'xf::fintech::MT19937IcnRng<double>::next()' (src/rng.hpp:1160:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'xf::fintech::MT19937IcnRng<double>::next()' (src/rng.hpp:1160:23)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (src/Rayleigh.cpp:30:38)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (src/Rayleigh.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'double operator*<32, false>(double, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1617:192)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'AWGN' (src/AWGN.cpp:13:35)
INFO: [HLS 214-131] Inlining function 'double operator*<32, false>(double, ap_int_base<32, false> const&)' into 'AWGN' (src/AWGN.cpp:19:44)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'AWGN' (src/AWGN.cpp:19:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:550:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:10565)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:10554)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1305:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1644:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1674:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::to_uint64() const' into 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:567:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(unsigned long long)' into 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:323:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros() const' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<17, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1241:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::countLeadingZeros() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:62:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:110:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:106:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:106:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:105:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:105:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:104:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:101:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:101:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:100:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:99:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:43)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:87:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:86:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:85:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:63:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:76:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:75:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:75:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:73:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:70:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:70:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:65:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:65:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:63:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:9:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:12:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:50:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:50:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:40:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:40:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:39:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:38:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:37:11)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:40)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:26:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:25:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:21:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:21:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1197:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<25, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1230:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:134:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:322:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:322:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:322:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:320:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:308:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:308:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:308:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:307:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:307:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:307:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:306:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:306:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:306:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:305:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:305:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:305:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:304:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:304:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:304:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:303:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:303:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:303:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:302:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:302:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:302:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:301:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:301:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:301:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:298:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:298:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:298:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:297:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:297:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:297:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:296:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:296:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:296:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:295:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:295:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:295:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:294:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:294:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:293:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:293:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:293:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:292:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:292:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:292:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:291:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:291:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:291:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:288:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:288:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:287:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:287:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:286:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:286:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:285:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:285:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:284:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:284:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:283:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:283:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:282:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:282:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:281:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:281:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:278:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:278:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:277:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:277:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:276:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:275:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:275:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:274:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:274:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:273:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:273:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:272:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:271:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:263:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:262:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:261:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:260:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:259:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:258:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:257:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:256:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:244:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:244:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:231:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:135:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:136:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:137:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:138:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:138:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:139:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:140:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:140:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:141:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:141:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:146:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:230:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:226:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:147:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:148:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:149:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:150:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:151:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:152:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:153:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:153:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:226:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:154:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:154:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:155:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:155:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:156:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:156:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:157:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:157:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:158:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:158:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:159:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:159:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:162:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:225:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:163:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:164:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:165:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:166:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:167:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:168:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:169:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:169:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:225:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:170:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:171:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:171:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:172:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:172:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:173:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:173:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:174:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:174:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:175:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:175:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:181:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:224:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:224:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:182:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:183:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:184:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:184:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:185:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:185:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:186:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:186:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:189:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:223:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:190:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:191:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:192:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:193:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:194:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:194:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:195:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:196:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:196:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:197:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:197:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:198:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:198:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:200:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:222:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:201:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:202:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:203:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:204:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:205:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:206:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:207:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:208:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:208:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:209:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:215:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:221:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:218:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:216:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:217:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:217:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (src/QRD.cpp:218:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:434:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:436:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:436:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:436:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<34, 18, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<17, 9, true>::mult ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, true>::operator++()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>& ap_int_base<8, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, true>::operator++()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator++()' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_int() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1095:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:335:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:339:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:421:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:401:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:399:22)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:393:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:386:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:386:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:383:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:383:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:381:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<17, 9, true>::mult ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:381:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:381:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:381:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:378:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:378:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:375:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:375:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:372:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:356:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:355:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:354:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:353:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:348:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:348:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:342:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:342:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:339:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:339:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:339:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1547:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<9>(ap_uint<9> const&)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:37:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:33:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:28:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:25:18)
INFO: [HLS 214-131] Inlining function 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:18:16)
INFO: [HLS 214-131] Inlining function 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:17:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:43)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:40)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' (src/DeModulation.cpp:11:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:447:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:531:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:530:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:522:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:456:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:468:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<8>(ap_uint<8> const&)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:473:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:476:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:477:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:489:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:507:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:497:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:502:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::mod operator%<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1559:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::mod operator%<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::div operator/<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1558:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::div operator/<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' into 'Modulation' (src/Modulation.cpp:12:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'Modulation' (src/Modulation.cpp:26:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'Modulation' (src/Modulation.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<9>(ap_int<9> const&)' into 'Modulation' (src/Modulation.cpp:13:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' into 'Modulation' (src/Modulation.cpp:13:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<8>(ap_uint<8> const&)' into 'Modulation' (src/Modulation.cpp:12:13)
INFO: [HLS 214-210] Disaggregating variable 'output' (src/aes.cpp:535:24)
INFO: [HLS 214-210] Disaggregating variable 'input' (src/aes.cpp:535:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_578_4' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:578:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_579_5' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:579:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_553_3' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:553:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_1' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:541:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_543_2' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:543:21)
INFO: [HLS 214-291] Loop 'deAes_return_label24' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:454:23)
INFO: [HLS 214-291] Loop 'deAes_return_label22' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:461:24)
INFO: [HLS 214-291] Loop 'addRoundTowArray_label2' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:425:26)
INFO: [HLS 214-291] Loop 'addRoundTowArray_label20' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:426:28)
INFO: [HLS 214-291] Loop 'getArrayFrom4W_label21' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:439:25)
INFO: [HLS 214-291] Loop 'deMixColumns_label6' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:412:2)
INFO: [HLS 214-291] Loop 'deMixColumns_label3' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:414:23)
INFO: [HLS 214-291] Loop 'deMixColumns_label5' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:407:22)
INFO: [HLS 214-291] Loop 'deMixColumns_label18' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:408:24)
INFO: [HLS 214-291] Loop 'deShiftRows_label17' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:391:22)
INFO: [HLS 214-291] Loop 'deShiftRows_label16' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:381:22)
INFO: [HLS 214-291] Loop 'rightLoop4int_label15' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:370:24)
INFO: [HLS 214-291] Loop 'rightLoop4int_label14' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:365:24)
INFO: [HLS 214-291] Loop 'deSubBytes_label1' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:356:20)
INFO: [HLS 214-291] Loop 'deSubBytes_label13' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:357:22)
INFO: [HLS 214-291] Loop 'aes_return_label23' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:318:21)
INFO: [HLS 214-291] Loop 'aes_return_label12' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:323:22)
INFO: [HLS 214-291] Loop 'convertArrayToStr_label2' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:305:27)
INFO: [HLS 214-291] Loop 'convertArrayToStr_label11' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:306:29)
INFO: [HLS 214-291] Loop 'mixColumns_label3' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:296:20)
INFO: [HLS 214-291] Loop 'mixColumns_label10' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:297:22)
INFO: [HLS 214-291] Loop 'mixColumns_label4' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:292:20)
INFO: [HLS 214-291] Loop 'mixColumns_label9' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:293:21)
INFO: [HLS 214-291] Loop 'shiftRows_label8' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:209:19)
INFO: [HLS 214-291] Loop 'shiftRows_label1' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:199:19)
INFO: [HLS 214-291] Loop 'subBytes_label0' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:190:18)
INFO: [HLS 214-291] Loop 'subBytes_label7' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:191:19)
INFO: [HLS 214-291] Loop 'addRoundKey_label0' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:177:21)
INFO: [HLS 214-291] Loop 'addRoundKey_label6' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:181:22)
INFO: [HLS 214-291] Loop 'convertToIntArray_label0' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:71:27)
INFO: [HLS 214-291] Loop 'convertToIntArray_label1' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:72:28)
INFO: [HLS 214-291] Loop 'extendKey_label0' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:162:2)
INFO: [HLS 214-291] Loop 'extendKey_label5' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:158:19)
INFO: [HLS 214-291] Loop 'T_label4' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:144:11)
INFO: [HLS 214-291] Loop 'leftLoop4int_label2' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:113:22)
INFO: [HLS 214-291] Loop 'leftLoop4int_label3' is marked as complete unroll implied by the pipeline pragma (src/aes.cpp:109:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_579_5' (src/aes.cpp:579:21) in function 'AES_En_De' completely with a factor of 16 (src/aes.cpp:519:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_553_3' (src/aes.cpp:553:20) in function 'AES_En_De' completely with a factor of 16 (src/aes.cpp:519:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_553_3' (src/aes.cpp:553:20) in function 'AES_En_De' has been removed because the loop is unrolled completely (src/aes.cpp:519:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_543_2' (src/aes.cpp:543:21) in function 'AES_En_De' completely with a factor of 16 (src/aes.cpp:519:0)
INFO: [HLS 214-186] Unrolling loop 'deAes_return_label22' (src/aes.cpp:461:24) in function 'deAes_return' completely with a factor of 9 (src/aes.cpp:449:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundTowArray_label2' (src/aes.cpp:425:26) in function 'addRoundTowArray' completely with a factor of 4 (src/aes.cpp:423:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundTowArray_label20' (src/aes.cpp:426:28) in function 'addRoundTowArray' completely with a factor of 4 (src/aes.cpp:423:0)
INFO: [HLS 214-186] Unrolling loop 'getArrayFrom4W_label21' (src/aes.cpp:439:25) in function 'getArrayFrom4W' completely with a factor of 4 (src/aes.cpp:430:0)
INFO: [HLS 214-186] Unrolling loop 'deMixColumns_label6' (src/aes.cpp:412:2) in function 'deMixColumns' completely with a factor of 4 (src/aes.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'deMixColumns_label3' (src/aes.cpp:414:23) in function 'deMixColumns' completely with a factor of 4 (src/aes.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'deMixColumns_label5' (src/aes.cpp:407:22) in function 'deMixColumns' completely with a factor of 4 (src/aes.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'deMixColumns_label18' (src/aes.cpp:408:24) in function 'deMixColumns' completely with a factor of 4 (src/aes.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'deShiftRows_label17' (src/aes.cpp:391:22) in function 'deShiftRows' completely with a factor of 4 (src/aes.cpp:378:0)
INFO: [HLS 214-186] Unrolling loop 'deShiftRows_label16' (src/aes.cpp:381:22) in function 'deShiftRows' completely with a factor of 4 (src/aes.cpp:378:0)
INFO: [HLS 214-186] Unrolling loop 'rightLoop4int_label15' (src/aes.cpp:370:24) in function 'rightLoop4int' completely with a factor of 4 (src/aes.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'rightLoop4int_label14' (src/aes.cpp:365:24) in function 'rightLoop4int' completely with a factor of 4 (src/aes.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'deSubBytes_label1' (src/aes.cpp:356:20) in function 'deSubBytes' completely with a factor of 4 (src/aes.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'deSubBytes_label13' (src/aes.cpp:357:22) in function 'deSubBytes' completely with a factor of 4 (src/aes.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'aes_return_label12' (src/aes.cpp:323:22) in function 'aes_return' completely with a factor of 9 (src/aes.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'convertArrayToStr_label2' (src/aes.cpp:305:27) in function 'convertArrayToStr' completely with a factor of 4 (src/aes.cpp:303:0)
INFO: [HLS 214-186] Unrolling loop 'convertArrayToStr_label11' (src/aes.cpp:306:29) in function 'convertArrayToStr' completely with a factor of 4 (src/aes.cpp:303:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumns_label3' (src/aes.cpp:296:20) in function 'mixColumns' completely with a factor of 4 (src/aes.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumns_label10' (src/aes.cpp:297:22) in function 'mixColumns' completely with a factor of 4 (src/aes.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumns_label4' (src/aes.cpp:292:20) in function 'mixColumns' completely with a factor of 4 (src/aes.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'mixColumns_label9' (src/aes.cpp:293:21) in function 'mixColumns' completely with a factor of 4 (src/aes.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRows_label8' (src/aes.cpp:209:19) in function 'shiftRows' completely with a factor of 4 (src/aes.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'shiftRows_label1' (src/aes.cpp:199:19) in function 'shiftRows' completely with a factor of 4 (src/aes.cpp:196:0)
INFO: [HLS 214-186] Unrolling loop 'subBytes_label0' (src/aes.cpp:190:18) in function 'subBytes' completely with a factor of 4 (src/aes.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'subBytes_label7' (src/aes.cpp:191:19) in function 'subBytes' completely with a factor of 4 (src/aes.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundKey_label0' (src/aes.cpp:177:21) in function 'addRoundKey' completely with a factor of 4 (src/aes.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'addRoundKey_label6' (src/aes.cpp:181:22) in function 'addRoundKey' completely with a factor of 4 (src/aes.cpp:174:0)
INFO: [HLS 214-186] Unrolling loop 'convertToIntArray_label0' (src/aes.cpp:71:27) in function 'convertToIntArray' completely with a factor of 4 (src/aes.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'convertToIntArray_label1' (src/aes.cpp:72:28) in function 'convertToIntArray' completely with a factor of 4 (src/aes.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'extendKey_label0' (src/aes.cpp:162:2) in function 'extendKey' completely with a factor of 40 (src/aes.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'extendKey_label5' (src/aes.cpp:158:19) in function 'extendKey' completely with a factor of 4 (src/aes.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'T_label4' (src/aes.cpp:144:11) in function 'T' completely with a factor of 4 (src/aes.cpp:136:0)
INFO: [HLS 214-186] Unrolling loop 'leftLoop4int_label2' (src/aes.cpp:113:22) in function 'leftLoop4int' completely with a factor of 4 (src/aes.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'leftLoop4int_label3' (src/aes.cpp:109:22) in function 'leftLoop4int' completely with a factor of 4 (src/aes.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'getIntFromChar(char)' into 'getWordFromStr(char*)' (src/aes.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'leftLoop4int(int*, int)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'getNumFromSBox(char)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'mergeArrayToInt(int*)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'getWordFromStr(char*)' into 'extendKey(char*)' (src/aes.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'getIntFromChar(char)' into 'convertToIntArray(char*, int (*) [4])' (src/aes.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'addRoundKey(int (*) [4], int)' (src/aes.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'getNumFromSBox(char)' into 'subBytes(int (*) [4])' (src/aes.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul3(int)' (src/aes.cpp:234:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul4(int)' (src/aes.cpp:238:0)
INFO: [HLS 214-178] Inlining function 'GFMul4(int)' into 'GFMul8(int)' (src/aes.cpp:242:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul8(int)' (src/aes.cpp:242:0)
INFO: [HLS 214-178] Inlining function 'GFMul8(int)' into 'GFMul9(int)' (src/aes.cpp:246:0)
INFO: [HLS 214-178] Inlining function 'GFMul9(int)' into 'GFMul11(int)' (src/aes.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul11(int)' (src/aes.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'GFMul8(int)' into 'GFMul12(int)' (src/aes.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'GFMul4(int)' into 'GFMul12(int)' (src/aes.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'GFMul12(int)' into 'GFMul13(int)' (src/aes.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'GFMul12(int)' into 'GFMul14(int)' (src/aes.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul14(int)' (src/aes.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'GFMul3(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'GFMul9(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'GFMul11(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'GFMul13(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'GFMul14(int)' into 'GFMul(int, int)' (src/aes.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'convertToIntArray(char*, int (*) [4])' into 'aes_return(char*, int)' (src/aes.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'convertArrayToStr(int (*) [4], char*)' into 'aes_return(char*, int)' (src/aes.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'getNumFromS1Box(char)' into 'deSubBytes(int (*) [4])' (src/aes.cpp:354:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'getArrayFrom4W(int, int (*) [4])' (src/aes.cpp:430:0)
INFO: [HLS 214-178] Inlining function 'convertToIntArray(char*, int (*) [4])' into 'deAes_return(char*, int)' (src/aes.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'convertArrayToStr(int (*) [4], char*)' into 'deAes_return(char*, int)' (src/aes.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'extendKey(char*)' into 'AES_En_De(my_stream_type*, my_stream_type*, int*, char*)' (src/aes.cpp:519:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'Rayleigh' (src/Rayleigh.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'AWGN' (src/AWGN.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'KBEST(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/QRD.cpp:334:0)
INFO: [HLS 214-178] Inlining function 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'DeModulation(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<8>*)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)' (src/QRD.cpp:446:0)
ERROR: [HLS 214-136] in function 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], char*)': Function prototype does not match the calling site (src/QRD.cpp:473:3)
ERROR: [HLS 214-135] Syn check fail!
Execute       send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
Command     elaborate done; error code: 2; 80.198 sec.
Command   csynth_design done; error code: 2; 80.201 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 80.201 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 81.294 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 15:34:53 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.58 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.72 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.74 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.65 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.98 seconds. CPU system time: 1.89 seconds. Elapsed time: 25.65 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 27.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 15:46:00 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.63 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.81 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.49 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.56 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 4.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 15:46:26 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.7 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.89 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.65 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.46 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.65 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 4.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 15:59:45 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.68 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.86 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.65 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.72 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 4.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:03:56 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.75 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.91 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.9 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.97 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 6.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:04:40 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.69 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.82 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.84 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.96 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.12 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:05:06 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.67 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.86 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.07 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.97 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.07 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:05:30 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.69 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.89 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.43 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.55 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.43 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 4.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:06:03 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.6 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.77 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.89 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.06 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:06:27 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.72 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.89 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.01 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.2 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:08:11 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.63 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.84 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.52 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.44 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 4.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:10:54 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.64 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.84 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.58 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.58 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 4.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:11:41 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.67 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.55 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.49 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 4.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:11:59 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.7 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.88 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.87 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.12 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 7.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:19:22 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.65 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.81 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.11 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.35 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:28:42 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.64 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.77 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.79 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.01 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.06 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:54:10 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.62 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.76 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.77 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.96 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.89 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.96 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:56:39 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.68 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.89 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.22 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.98 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.22 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:58:10 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.61 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.76 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.78 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.26 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.03 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.26 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:59:17 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.64 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.82 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.97 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.12 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 16:59:44 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.77 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.93 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.88 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.95 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:00:42 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.65 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.97 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.21 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:02:03 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.68 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.84 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.98 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.06 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:21:57 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.74 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.95 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.97 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.63 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.28 seconds. CPU system time: 0.75 seconds. Elapsed time: 5.63 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 7.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:23:37 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.63 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.96 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.1 seconds. CPU system time: 0.46 seconds. Elapsed time: 0.96 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 3.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:24:25 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.7 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.87 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.06 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.24 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064521/HLS_Final_KBEST/CHANNEL_KBEST_ver2/MIMO/solution1 opened at Fri May 27 17:25:43 CST 2022
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.63 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.81 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.18 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.98 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.18 seconds; current allocated memory: -937.109 MB.
Command ap_source done; 6.23 sec.
Execute cleanup_all 
