# Building Isle Book

As I build each new component, I introduce it in its own chapter with a dedicated Verilog design. There's a separate section for [book software](../../software/).

* Chapter 1 - **Display**: [Design](ch01) - [Blog](http://projectf.io/isle/display.html)
* Chapter 2 - **Bitmap Graphics**: [Design](ch02) - [Blog](http://projectf.io/isle/bitmap-graphics.html)
* Chapter 3 - **2D Drawing**: [Design](ch03) - [Blog](http://projectf.io/isle/2d-drawing.html)
* Chapter 4 - **Text Mode**: [Design](ch04) - [Blog](http://projectf.io/isle/text-mode.html)
* Chapter 5 - **RISC-V CPU**: [Design](ch05) - [Blog](http://projectf.io/isle/riscv-cpu.html)
* Chapter 6 - Input (forthcoming)

For build instructions see [dev boards](../../boards/). Isle supports Lattice ECP5, Xilinx XC7, and Verilator/SDL simulation on Linux/Mac/Windows.

![](../../docs/img/text-mode-verilator-sim.png?raw=true "")
