Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Dec 11 16:30:40 2020
| Host         : abraracoucix.etis-lab.fr running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.666    -1247.553                     65                  220       -0.863       -7.584                     16                  220        2.775        0.000                       0                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {0.000 6.250}        12.500          80.000          
clk                                            {0.000 3.125}        6.250           160.000         
  Concurrent_loop_for_pixels[0].U1/flag        {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                          -34.666    -1099.888                     36                  156        0.212        0.000                      0                  156        2.775        0.000                       0                    65  
  Concurrent_loop_for_pixels[0].U1/flag                                                                                                                                                   12.150        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Concurrent_loop_for_pixels[0].U1/flag          VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag       -9.321     -147.240                     16                   16        9.389        0.000                      0                   16  
Concurrent_loop_for_pixels[0].U1/flag          clk                                                  5.191        0.000                      0                    1        0.198        0.000                      0                    1  
clk                                            Concurrent_loop_for_pixels[0].U1/flag                0.000        0.000                      0                   16       -0.863       -7.584                     16                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     -0.070       -0.426                     13                   32        2.574        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack      -34.666ns,  Total Violation    -1099.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.666ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.267ns  (logic 13.080ns (34.180%)  route 25.187ns (65.820%))
  Logic Levels:           97  (CARRY4=64 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 10.573 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    44.603 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.545    45.147    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_4
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.120    45.267 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_1/O
                         net (fo=1, routed)           0.000    45.267    Concurrent_loop_for_pixels[0].U1/result[23]
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.395    10.573    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[23]/C
                         clock pessimism              0.000    10.573    
                         clock uncertainty           -0.035    10.537    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.064    10.601    Concurrent_loop_for_pixels[0].U1/result_reg[23]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -45.267    
  -------------------------------------------------------------------
                         slack                                -34.666    

Slack (VIOLATED) :        -34.657ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.260ns  (logic 13.150ns (34.370%)  route 25.110ns (65.630%))
  Logic Levels:           99  (CARRY4=66 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 10.573 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.507 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.507    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.560 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.560    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    44.671 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.467    45.138    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_5
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.122    45.260 r  Concurrent_loop_for_pixels[0].U1/result[30]_i_1/O
                         net (fo=1, routed)           0.000    45.260    Concurrent_loop_for_pixels[0].U1/result[30]
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.395    10.573    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
                         clock pessimism              0.000    10.573    
                         clock uncertainty           -0.035    10.537    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.066    10.603    Concurrent_loop_for_pixels[0].U1/result_reg[30]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -45.260    
  -------------------------------------------------------------------
                         slack                                -34.657    

Slack (VIOLATED) :        -34.616ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.219ns  (logic 13.206ns (34.553%)  route 25.013ns (65.447%))
  Logic Levels:           99  (CARRY4=66 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 10.573 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.507 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.507    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.560 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.560    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    44.726 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.371    45.096    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_6
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.123    45.219 r  Concurrent_loop_for_pixels[0].U1/result[29]_i_1/O
                         net (fo=1, routed)           0.000    45.219    Concurrent_loop_for_pixels[0].U1/result[29]
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.395    10.573    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/C
                         clock pessimism              0.000    10.573    
                         clock uncertainty           -0.035    10.537    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.066    10.603    Concurrent_loop_for_pixels[0].U1/result_reg[29]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -45.219    
  -------------------------------------------------------------------
                         slack                                -34.616    

Slack (VIOLATED) :        -34.615ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.221ns  (logic 13.133ns (34.361%)  route 25.088ns (65.639%))
  Logic Levels:           98  (CARRY4=65 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 10.576 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.507 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.507    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    44.656 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.445    45.101    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_4
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.120    45.221 r  Concurrent_loop_for_pixels[0].U1/result[27]_i_1/O
                         net (fo=1, routed)           0.000    45.221    Concurrent_loop_for_pixels[0].U1/result[27]
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.398    10.576    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000    10.576    
                         clock uncertainty           -0.035    10.540    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.066    10.606    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -45.221    
  -------------------------------------------------------------------
                         slack                                -34.615    

Slack (VIOLATED) :        -34.592ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.196ns  (logic 13.097ns (34.289%)  route 25.099ns (65.711%))
  Logic Levels:           98  (CARRY4=65 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 10.574 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.507 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.507    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    44.618 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.457    45.074    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_5
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.122    45.196 r  Concurrent_loop_for_pixels[0].U1/result[26]_i_1/O
                         net (fo=1, routed)           0.000    45.196    Concurrent_loop_for_pixels[0].U1/result[26]
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.396    10.574    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/C
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.035    10.538    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.066    10.604    Concurrent_loop_for_pixels[0].U1/result_reg[26]
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -45.196    
  -------------------------------------------------------------------
                         slack                                -34.592    

Slack (VIOLATED) :        -34.589ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.194ns  (logic 13.100ns (34.299%)  route 25.094ns (65.702%))
  Logic Levels:           97  (CARRY4=64 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 10.576 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    44.620 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.452    45.071    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_6
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.123    45.194 r  Concurrent_loop_for_pixels[0].U1/result[21]_i_1/O
                         net (fo=1, routed)           0.000    45.194    Concurrent_loop_for_pixels[0].U1/result[21]
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.398    10.576    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
                         clock pessimism              0.000    10.576    
                         clock uncertainty           -0.035    10.540    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.065    10.605    Concurrent_loop_for_pixels[0].U1/result_reg[21]
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                         -45.194    
  -------------------------------------------------------------------
                         slack                                -34.589    

Slack (VIOLATED) :        -34.586ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.190ns  (logic 13.044ns (34.156%)  route 25.146ns (65.844%))
  Logic Levels:           97  (CARRY4=64 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 10.574 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    44.565 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.503    45.068    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_5
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.122    45.190 r  Concurrent_loop_for_pixels[0].U1/result[22]_i_1/O
                         net (fo=1, routed)           0.000    45.190    Concurrent_loop_for_pixels[0].U1/result[22]
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.396    10.574    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/C
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.035    10.538    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.066    10.604    Concurrent_loop_for_pixels[0].U1/result_reg[22]
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -45.190    
  -------------------------------------------------------------------
                         slack                                -34.586    

Slack (VIOLATED) :        -34.567ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.150ns  (logic 12.941ns (33.921%)  route 25.209ns (66.079%))
  Logic Levels:           94  (CARRY4=61 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 10.585 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.477 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[0]
                         net (fo=1, routed)           0.427    43.904    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_7
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    44.028 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_12/O
                         net (fo=1, routed)           0.000    44.028    Concurrent_loop_for_pixels[0].U1/result[7]_i_12_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.295 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.295    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    44.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.566    45.027    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_6
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.123    45.150 r  Concurrent_loop_for_pixels[0].U1/result[9]_i_1/O
                         net (fo=1, routed)           0.000    45.150    Concurrent_loop_for_pixels[0].U1/result[9]
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407    10.585    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                         clock pessimism              0.000    10.585    
                         clock uncertainty           -0.035    10.549    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.034    10.583    Concurrent_loop_for_pixels[0].U1/result_reg[9]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                         -45.150    
  -------------------------------------------------------------------
                         slack                                -34.567    

Slack (VIOLATED) :        -34.535ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.145ns  (logic 12.974ns (34.013%)  route 25.171ns (65.987%))
  Logic Levels:           95  (CARRY4=62 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 10.581 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.530 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/O[0]
                         net (fo=1, routed)           0.427    43.957    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_7
    SLICE_X5Y67          LUT3 (Prop_lut3_I0_O)        0.124    44.081 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_12/O
                         net (fo=1, routed)           0.000    44.081    Concurrent_loop_for_pixels[0].U1/result[11]_i_12_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.348 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.348    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    44.497 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.528    45.025    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_4
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.120    45.145 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_2/O
                         net (fo=1, routed)           0.000    45.145    Concurrent_loop_for_pixels[0].U1/result[15]
    SLICE_X0Y69          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.403    10.581    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y69          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
                         clock pessimism              0.000    10.581    
                         clock uncertainty           -0.035    10.545    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.064    10.609    Concurrent_loop_for_pixels[0].U1/result_reg[15]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                         -45.145    
  -------------------------------------------------------------------
                         slack                                -34.535    

Slack (VIOLATED) :        -34.513ns  (required time - arrival time)
  Source:                 weight[8]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        38.119ns  (logic 13.153ns (34.505%)  route 24.966ns (65.495%))
  Logic Levels:           98  (CARRY4=65 IBUF=1 LUT2=26 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 10.576 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AJ15                                              0.000     7.000 r  weight[8] (IN)
                         net (fo=0)                   0.000     7.000    weight[8]
    AJ15                 IBUF (Prop_ibuf_I_O)         0.861     7.861 r  weight_IBUF[8]_inst/O
                         net (fo=1, routed)           1.320     9.181    Concurrent_loop_for_pixels[0].U1/weight[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.043     9.224 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_17/O
                         net (fo=1, routed)           0.000     9.224    Concurrent_loop_for_pixels[0].U1/result[11]_i_17_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.470 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.470    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.582 f  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.872    10.454    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.127    10.581 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_55/O
                         net (fo=1, routed)           0.000    10.581    Concurrent_loop_for_pixels[0].U1/result[15]_i_55_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.774 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.913 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.876    11.789    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X3Y65          LUT4 (Prop_lut4_I2_O)        0.131    11.920 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    11.920    Concurrent_loop_for_pixels[0].U1/result[3]_i_7_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.187 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.187    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_3_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.240 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.240    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.293 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.293    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.346 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.346    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.399 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.452 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.452    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.505 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.505    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.654 f  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_3/O[3]
                         net (fo=35, routed)          0.683    13.337    Concurrent_loop_for_pixels[0].U1/p_0_in[31]
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.120    13.457 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_89/O
                         net (fo=1, routed)           0.000    13.457    Concurrent_loop_for_pixels[0].U1/result[23]_i_89_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.637 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.698    14.334    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I1_O)        0.043    14.377 f  Concurrent_loop_for_pixels[0].U1/result[23]_i_118/O
                         net (fo=2, routed)           0.384    14.762    Concurrent_loop_for_pixels[0].U1/result[23]_i_118_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.043    14.805 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_100/O
                         net (fo=1, routed)           0.000    14.805    Concurrent_loop_for_pixels[0].U1/result[23]_i_100_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.985 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.985    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78/CO[0]
                         net (fo=2, routed)           0.302    15.419    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_78_n_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.419    15.838 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.791    16.629    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y72          LUT4 (Prop_lut4_I0_O)        0.129    16.758 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_52/O
                         net (fo=1, routed)           0.000    16.758    Concurrent_loop_for_pixels[0].U1/result[23]_i_52_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.004 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.004    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.058 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.741    17.799    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.043    17.842 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_40/O
                         net (fo=1, routed)           0.000    17.842    Concurrent_loop_for_pixels[0].U1/result[23]_i_40_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.109    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.843    19.005    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043    19.048 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_56/O
                         net (fo=1, routed)           0.000    19.048    Concurrent_loop_for_pixels[0].U1/result[23]_i_56_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.315 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.315    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.368 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.743    20.110    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.043    20.153 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_61/O
                         net (fo=1, routed)           0.000    20.153    Concurrent_loop_for_pixels[0].U1/result[23]_i_61_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.409 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.409    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          1.230    21.694    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.043    21.737 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_17/O
                         net (fo=1, routed)           0.000    21.737    Concurrent_loop_for_pixels[0].U1/result[19]_i_17_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.917 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.760    22.677    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.043    22.720 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_43/O
                         net (fo=1, routed)           0.000    22.720    Concurrent_loop_for_pixels[0].U1/result[19]_i_43_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.976 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.976    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.141 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/O[1]
                         net (fo=2, routed)           0.604    23.745    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_6
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.125    23.870 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_28/O
                         net (fo=1, routed)           0.000    23.870    Concurrent_loop_for_pixels[0].U1/result[19]_i_28_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    24.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.808    24.873    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.043    24.916 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_31/O
                         net (fo=1, routed)           0.000    24.916    Concurrent_loop_for_pixels[0].U1/result[19]_i_31_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    25.109 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.804    25.912    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X16Y72         LUT2 (Prop_lut2_I0_O)        0.043    25.955 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_65/O
                         net (fo=1, routed)           0.000    25.955    Concurrent_loop_for_pixels[0].U1/result[15]_i_65_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    26.135 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.620    26.755    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X17Y70         LUT2 (Prop_lut2_I0_O)        0.043    26.798 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_109/O
                         net (fo=1, routed)           0.000    26.798    Concurrent_loop_for_pixels[0].U1/result[15]_i_109_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.065 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.065    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.118 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.747    27.865    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X16Y68         LUT2 (Prop_lut2_I0_O)        0.043    27.908 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_114/O
                         net (fo=1, routed)           0.000    27.908    Concurrent_loop_for_pixels[0].U1/result[15]_i_114_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.164 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    28.164    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.218 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.757    28.975    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X15Y68         LUT2 (Prop_lut2_I0_O)        0.043    29.018 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_119/O
                         net (fo=1, routed)           0.000    29.018    Concurrent_loop_for_pixels[0].U1/result[15]_i_119_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.285 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    29.285    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.338 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.748    30.086    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.043    30.129 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    30.129    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.375 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.375    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.429 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.721    31.151    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X17Y66         LUT2 (Prop_lut2_I0_O)        0.043    31.194 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_55/O
                         net (fo=1, routed)           0.000    31.194    Concurrent_loop_for_pixels[0].U1/result[11]_i_55_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.461 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.461    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.514 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.708    32.222    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X19Y65         LUT2 (Prop_lut2_I0_O)        0.043    32.265 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_58/O
                         net (fo=1, routed)           0.000    32.265    Concurrent_loop_for_pixels[0].U1/result[11]_i_58_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.458 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.458    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    32.569 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/O[0]
                         net (fo=2, routed)           0.532    33.101    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_7
    SLICE_X16Y65         LUT2 (Prop_lut2_I1_O)        0.124    33.225 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_45/O
                         net (fo=1, routed)           0.000    33.225    Concurrent_loop_for_pixels[0].U1/result[11]_i_45_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.481 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.860    34.341    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X17Y64         LUT2 (Prop_lut2_I0_O)        0.043    34.384 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_26/O
                         net (fo=1, routed)           0.000    34.384    Concurrent_loop_for_pixels[0].U1/result[7]_i_26_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.745    35.396    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X16Y61         LUT2 (Prop_lut2_I0_O)        0.043    35.439 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_55/O
                         net (fo=1, routed)           0.000    35.439    Concurrent_loop_for_pixels[0].U1/result[7]_i_55_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.695    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.705    36.454    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.043    36.497 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_34/O
                         net (fo=1, routed)           0.000    36.497    Concurrent_loop_for_pixels[0].U1/result[7]_i_34_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    36.690 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.773    37.463    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.043    37.506 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_65/O
                         net (fo=1, routed)           0.000    37.506    Concurrent_loop_for_pixels[0].U1/result[7]_i_65_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    37.762 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.762    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.816 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          1.095    38.911    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.043    38.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_46/O
                         net (fo=1, routed)           0.000    38.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_46_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    39.149 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.149    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.709    39.911    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.043    39.954 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_42/O
                         net (fo=1, routed)           0.000    39.954    Concurrent_loop_for_pixels[0].U1/result[3]_i_42_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.210 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.210    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.264 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.718    40.982    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.043    41.025 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_37/O
                         net (fo=1, routed)           0.000    41.025    Concurrent_loop_for_pixels[0].U1/result[3]_i_37_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.292 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.292    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.345 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.882    42.227    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.043    42.270 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_51/O
                         net (fo=1, routed)           0.000    42.270    Concurrent_loop_for_pixels[0].U1/result[3]_i_51_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.453 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.453    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.561 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.438    42.999    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.367    43.366 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.366    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.419 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.419    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.472 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.472    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_48_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.525 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.525    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_44_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.636 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14/O[0]
                         net (fo=1, routed)           0.427    44.063    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_14_n_7
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    44.187 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_10/O
                         net (fo=1, routed)           0.000    44.187    Concurrent_loop_for_pixels[0].U1/result[19]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.454 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.454    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.507 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.507    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    44.673 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.324    44.996    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_6
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.123    45.119 r  Concurrent_loop_for_pixels[0].U1/result[25]_i_1/O
                         net (fo=1, routed)           0.000    45.119    Concurrent_loop_for_pixels[0].U1/result[25]
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.398    10.576    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000    10.576    
                         clock uncertainty           -0.035    10.540    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.066    10.606    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -45.119    
  -------------------------------------------------------------------
                         slack                                -34.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.137%)  route 0.144ns (52.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.686     1.874    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.100     1.974 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.144     2.117    Concurrent_loop_for_pixels[0].U1/cnt[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.028     2.145 r  Concurrent_loop_for_pixels[0].U1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    Concurrent_loop_for_pixels[0].U1/cnt[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.909     2.425    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
                         clock pessimism             -0.552     1.874    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.060     1.934    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.682     1.870    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.118     1.988 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.115     2.102    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.177 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.177    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_5
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.904     2.420    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                         clock pessimism             -0.551     1.870    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.092     1.962    Concurrent_loop_for_pixels[0].U1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     1.869    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.118     1.987 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.101    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.176 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.176    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_5
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.903     2.419    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                         clock pessimism             -0.551     1.869    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.092     1.961    Concurrent_loop_for_pixels[0].U1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.683     1.871    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.118     1.989 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.104    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.179 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_5
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.906     2.422    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                         clock pessimism             -0.552     1.871    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.092     1.963    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.683     1.871    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y61          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.118     1.989 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.116     2.105    Concurrent_loop_for_pixels[0].U1/cnt[19]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.180 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.180    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1_n_5
    SLICE_X4Y61          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.906     2.422    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y61          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                         clock pessimism             -0.552     1.871    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.092     1.963    Concurrent_loop_for_pixels[0].U1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.193ns (60.870%)  route 0.124ns (39.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684     1.872    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y58          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.118     1.990 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/Q
                         net (fo=5, routed)           0.124     2.114    Concurrent_loop_for_pixels[0].U1/cnt[7]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.189 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1_n_5
    SLICE_X4Y58          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.907     2.423    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y58          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                         clock pessimism             -0.552     1.872    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.092     1.964    Concurrent_loop_for_pixels[0].U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.193ns (59.417%)  route 0.132ns (40.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684     1.872    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.118     1.990 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/Q
                         net (fo=8, routed)           0.132     2.121    Concurrent_loop_for_pixels[0].U1/cnt[11]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.196 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.196    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]_i_1_n_5
    SLICE_X4Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.907     2.423    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y59          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
                         clock pessimism             -0.552     1.872    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.092     1.964    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.682     1.870    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.118     1.988 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.115     2.102    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.203 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.203    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_4
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.904     2.420    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/C
                         clock pessimism             -0.551     1.870    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.092     1.962    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.681     1.869    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.118     1.987 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.101    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.202 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_4
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.903     2.419    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y63          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/C
                         clock pessimism             -0.551     1.869    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.092     1.961    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.683     1.871    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.118     1.989 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.104    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.205 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.205    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_4
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.906     2.422    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y60          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/C
                         clock pessimism             -0.552     1.871    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.092     1.963    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.250       4.841      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X3Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X3Y62    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X3Y73    Concurrent_loop_for_pixels[0].U1/result_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X3Y73    Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X6Y71    Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X6Y71    Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X3Y73    Concurrent_loop_for_pixels[0].U1/result_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X6Y71    Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X6Y71    Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X0Y67    Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X0Y67    Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X0Y68    Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y60    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y59    Concurrent_loop_for_pixels[0].U1/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X3Y62    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X3Y64    Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X8Y68    Concurrent_loop_for_pixels[0].U1/result_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Concurrent_loop_for_pixels[0].U1/flag
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[10]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X1Y63  U2/mux_table_output_reg[11]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[12]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[6]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[8]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X3Y65  U2/mux_table_output_reg[13]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X2Y65  U2/mux_table_output_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X2Y65  U2/mux_table_output_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[10]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X1Y63  U2/mux_table_output_reg[11]/G



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag

Setup :           16  Failing Endpoints,  Worst Slack       -9.321ns,  Total Violation     -147.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.321ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[3]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.008ns  (logic 2.607ns (65.049%)  route 1.401ns (34.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 17.853 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.438    17.853    U2/flag
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.435    24.288    
    SLICE_X2Y65                                       0.000    24.288 r  U2/mux_table_output_reg[3]/D
    SLICE_X2Y65          LDCE (DToQ_ldce_D_Q)         0.213    24.501 r  U2/mux_table_output_reg[3]/Q
                         net (fo=1, routed)           1.401    25.902    VecOut_mux_OBUF[3]
    AC16                 OBUF (Prop_obuf_I_O)         2.394    28.296 r  VecOut_mux_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.296    VecOut_mux[3]
    AC16                                                              r  VecOut_mux[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.296    
  -------------------------------------------------------------------
                         slack                                 -9.321    

Slack (VIOLATED) :        -9.315ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[0]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.101ns  (logic 2.622ns (63.928%)  route 1.479ns (36.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.257ns = ( 17.757 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.342    17.757    U2/flag
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.432    24.189    
    SLICE_X2Y63                                       0.000    24.189 r  U2/mux_table_output_reg[0]/D
    SLICE_X2Y63          LDCE (DToQ_ldce_D_Q)         0.240    24.429 r  U2/mux_table_output_reg[0]/Q
                         net (fo=1, routed)           1.479    25.908    VecOut_mux_OBUF[0]
    AA17                 OBUF (Prop_obuf_I_O)         2.382    28.290 r  VecOut_mux_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.290    VecOut_mux[0]
    AA17                                                              r  VecOut_mux[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.290    
  -------------------------------------------------------------------
                         slack                                 -9.315    

Slack (VIOLATED) :        -9.294ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[1]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.039ns  (logic 2.641ns (65.385%)  route 1.398ns (34.615%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.257ns = ( 17.757 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.342    17.757    U2/flag
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.472    24.229    
    SLICE_X2Y63                                       0.000    24.229 r  U2/mux_table_output_reg[1]/D
    SLICE_X2Y63          LDCE (DToQ_ldce_D_Q)         0.248    24.477 r  U2/mux_table_output_reg[1]/Q
                         net (fo=1, routed)           1.398    25.875    VecOut_mux_OBUF[1]
    AB16                 OBUF (Prop_obuf_I_O)         2.393    28.269 r  VecOut_mux_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.269    VecOut_mux[1]
    AB16                                                              r  VecOut_mux[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.269    
  -------------------------------------------------------------------
                         slack                                 -9.294    

Slack (VIOLATED) :        -9.270ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[4]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.040ns  (logic 2.631ns (65.123%)  route 1.409ns (34.877%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 18.151 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735    18.151    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.054    24.205    
    SLICE_X0Y65                                       0.000    24.205 r  U2/mux_table_output_reg[4]/D
    SLICE_X0Y65          LDCE (DToQ_ldce_D_Q)         0.238    24.443 r  U2/mux_table_output_reg[4]/Q
                         net (fo=1, routed)           1.409    25.852    VecOut_mux_OBUF[4]
    AC17                 OBUF (Prop_obuf_I_O)         2.393    28.245 r  VecOut_mux_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.245    VecOut_mux[4]
    AC17                                                              r  VecOut_mux[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.245    
  -------------------------------------------------------------------
                         slack                                 -9.270    

Slack (VIOLATED) :        -9.255ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[15]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[15]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.786ns  (logic 2.630ns (69.479%)  route 1.155ns (30.521%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 18.151 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735    18.151    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.293    24.444    
    SLICE_X0Y65                                       0.000    24.444 r  U2/mux_table_output_reg[15]/D
    SLICE_X0Y65          LDCE (DToQ_ldce_D_Q)         0.248    24.692 r  U2/mux_table_output_reg[15]/Q
                         net (fo=1, routed)           1.155    25.848    VecOut_mux_OBUF[15]
    AE17                 OBUF (Prop_obuf_I_O)         2.382    28.230 r  VecOut_mux_OBUF[15]_inst/O
                         net (fo=0)                   0.000    28.230    VecOut_mux[15]
    AE17                                                              r  VecOut_mux[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.230    
  -------------------------------------------------------------------
                         slack                                 -9.255    

Slack (VIOLATED) :        -9.241ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[2]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.020ns  (logic 2.612ns (64.988%)  route 1.407ns (35.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 17.853 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.438    17.853    U2/flag
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.343    24.196    
    SLICE_X2Y65                                       0.000    24.196 r  U2/mux_table_output_reg[2]/D
    SLICE_X2Y65          LDCE (DToQ_ldce_D_Q)         0.218    24.414 r  U2/mux_table_output_reg[2]/Q
                         net (fo=1, routed)           1.407    25.821    VecOut_mux_OBUF[2]
    AB17                 OBUF (Prop_obuf_I_O)         2.394    28.216 r  VecOut_mux_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.216    VecOut_mux[2]
    AB17                                                              r  VecOut_mux[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.216    
  -------------------------------------------------------------------
                         slack                                 -9.241    

Slack (VIOLATED) :        -9.226ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[7]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[7]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        4.027ns  (logic 2.667ns (66.232%)  route 1.360ns (33.768%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 18.151 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735    18.151    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[7]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.024    24.174    
    SLICE_X0Y65                                       0.000    24.174 r  U2/mux_table_output_reg[7]/D
    SLICE_X0Y65          LDCE (DToQ_ldce_D_Q)         0.238    24.412 r  U2/mux_table_output_reg[7]/Q
                         net (fo=1, routed)           1.360    25.772    VecOut_mux_OBUF[7]
    AC12                 OBUF (Prop_obuf_I_O)         2.429    28.201 r  VecOut_mux_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.201    VecOut_mux[7]
    AC12                                                              r  VecOut_mux[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.201    
  -------------------------------------------------------------------
                         slack                                 -9.226    

Slack (VIOLATED) :        -9.215ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[13]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[13]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.809ns  (logic 2.595ns (68.127%)  route 1.214ns (31.873%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 17.853 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.438    17.853    U2/flag
    SLICE_X3Y65          LDCE                                         r  U2/mux_table_output_reg[13]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.528    24.381    
    SLICE_X3Y65                                       0.000    24.381 r  U2/mux_table_output_reg[13]/D
    SLICE_X3Y65          LDCE (DToQ_ldce_D_Q)         0.210    24.591 r  U2/mux_table_output_reg[13]/Q
                         net (fo=1, routed)           1.214    25.805    VecOut_mux_OBUF[13]
    AD15                 OBUF (Prop_obuf_I_O)         2.385    28.190 r  VecOut_mux_OBUF[13]_inst/O
                         net (fo=0)                   0.000    28.190    VecOut_mux[13]
    AD15                                                              r  VecOut_mux[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.190    
  -------------------------------------------------------------------
                         slack                                 -9.215    

Slack (VIOLATED) :        -9.203ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[10]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[10]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.826ns  (logic 2.632ns (68.792%)  route 1.194ns (31.208%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 17.722 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.307    17.722    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[10]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.629    24.351    
    SLICE_X0Y63                                       0.000    24.351 r  U2/mux_table_output_reg[10]/D
    SLICE_X0Y63          LDCE (DToQ_ldce_D_Q)         0.240    24.591 r  U2/mux_table_output_reg[10]/Q
                         net (fo=1, routed)           1.194    25.786    VecOut_mux_OBUF[10]
    AA15                 OBUF (Prop_obuf_I_O)         2.392    28.178 r  VecOut_mux_OBUF[10]_inst/O
                         net (fo=0)                   0.000    28.178    VecOut_mux[10]
    AA15                                                              r  VecOut_mux[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.178    
  -------------------------------------------------------------------
                         slack                                 -9.203    

Slack (VIOLATED) :        -9.173ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[14]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[14]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.759ns  (logic 2.633ns (70.038%)  route 1.126ns (29.962%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 18.151 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735    18.151    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[14]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.238    24.389    
    SLICE_X0Y65                                       0.000    24.389 r  U2/mux_table_output_reg[14]/D
    SLICE_X0Y65          LDCE (DToQ_ldce_D_Q)         0.240    24.629 r  U2/mux_table_output_reg[14]/Q
                         net (fo=1, routed)           1.126    25.755    VecOut_mux_OBUF[14]
    AD16                 OBUF (Prop_obuf_I_O)         2.393    28.148 r  VecOut_mux_OBUF[14]_inst/O
                         net (fo=0)                   0.000    28.148    VecOut_mux[14]
    AD16                                                              r  VecOut_mux[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -28.148    
  -------------------------------------------------------------------
                         slack                                 -9.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.389ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[11]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[11]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.783ns  (logic 1.457ns (81.714%)  route 0.326ns (18.286%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.131ns = ( 14.631 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X1Y63          LDCE                                         r  U2/mux_table_output_reg[11]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          LDCE (EnToQ_ldce_G_Q)        0.128    14.759 r  U2/mux_table_output_reg[11]/Q
                         net (fo=1, routed)           0.326    15.085    VecOut_mux_OBUF[11]
    AC13                 OBUF (Prop_obuf_I_O)         1.329    16.414 r  VecOut_mux_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.414    VecOut_mux[11]
    AC13                                                              r  VecOut_mux[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.414    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.401ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[12]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[12]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.794ns  (logic 1.468ns (81.791%)  route 0.327ns (18.209%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.131ns = ( 14.631 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[12]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.774 r  U2/mux_table_output_reg[12]/Q
                         net (fo=1, routed)           0.327    15.101    VecOut_mux_OBUF[12]
    AC14                 OBUF (Prop_obuf_I_O)         1.325    16.426 r  VecOut_mux_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.426    VecOut_mux[12]
    AC14                                                              r  VecOut_mux[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.426    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.431ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[10]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[10]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.824ns  (logic 1.459ns (79.983%)  route 0.365ns (20.017%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.131ns = ( 14.631 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[10]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.774 r  U2/mux_table_output_reg[10]/Q
                         net (fo=1, routed)           0.365    15.139    VecOut_mux_OBUF[10]
    AA15                 OBUF (Prop_obuf_I_O)         1.316    16.456 r  VecOut_mux_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.456    VecOut_mux[10]
    AA15                                                              r  VecOut_mux[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.456    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.460ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[6]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[6]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.854ns  (logic 1.458ns (78.644%)  route 0.396ns (21.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.131ns = ( 14.631 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.774 r  U2/mux_table_output_reg[6]/Q
                         net (fo=1, routed)           0.396    15.170    VecOut_mux_OBUF[6]
    AB15                 OBUF (Prop_obuf_I_O)         1.315    16.485 r  VecOut_mux_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.485    VecOut_mux[6]
    AB15                                                              r  VecOut_mux[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.485    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.483ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[9]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[9]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.846ns  (logic 1.443ns (78.150%)  route 0.403ns (21.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.162ns = ( 14.662 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X3Y63          LDCE                                         r  U2/mux_table_output_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          LDCE (EnToQ_ldce_G_Q)        0.128    14.790 r  U2/mux_table_output_reg[9]/Q
                         net (fo=1, routed)           0.403    15.193    VecOut_mux_OBUF[9]
    AA14                 OBUF (Prop_obuf_I_O)         1.315    16.508 r  VecOut_mux_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.508    VecOut_mux[9]
    AA14                                                              r  VecOut_mux[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.508    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.483ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[13]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[13]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.798ns  (logic 1.437ns (79.917%)  route 0.361ns (20.083%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.210ns = ( 14.710 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.239    14.710    U2/flag
    SLICE_X3Y65          LDCE                                         r  U2/mux_table_output_reg[13]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          LDCE (EnToQ_ldce_G_Q)        0.128    14.838 r  U2/mux_table_output_reg[13]/Q
                         net (fo=1, routed)           0.361    15.199    VecOut_mux_OBUF[13]
    AD15                 OBUF (Prop_obuf_I_O)         1.309    16.508 r  VecOut_mux_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.508    VecOut_mux[13]
    AD15                                                              r  VecOut_mux[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.508    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.504ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[8]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[8]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.898ns  (logic 1.494ns (78.732%)  route 0.404ns (21.268%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.131ns = ( 14.631 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.774 r  U2/mux_table_output_reg[8]/Q
                         net (fo=1, routed)           0.404    15.178    VecOut_mux_OBUF[8]
    AB12                 OBUF (Prop_obuf_I_O)         1.351    16.529 r  VecOut_mux_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.529    VecOut_mux[8]
    AB12                                                              r  VecOut_mux[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.529    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.535ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[5]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[5]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.899ns  (logic 1.446ns (76.186%)  route 0.452ns (23.814%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.162ns = ( 14.662 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X3Y63          LDCE                                         r  U2/mux_table_output_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          LDCE (EnToQ_ldce_G_Q)        0.128    14.790 r  U2/mux_table_output_reg[5]/Q
                         net (fo=1, routed)           0.452    15.242    VecOut_mux_OBUF[5]
    AB14                 OBUF (Prop_obuf_I_O)         1.318    16.560 r  VecOut_mux_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.560    VecOut_mux[5]
    AB14                                                              r  VecOut_mux[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.560    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.560ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[1]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[1]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.923ns  (logic 1.460ns (75.914%)  route 0.463ns (24.086%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.162ns = ( 14.662 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.805 r  U2/mux_table_output_reg[1]/Q
                         net (fo=1, routed)           0.463    15.268    VecOut_mux_OBUF[1]
    AB16                 OBUF (Prop_obuf_I_O)         1.317    16.585 r  VecOut_mux_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.585    VecOut_mux[1]
    AB16                                                              r  VecOut_mux[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.585    
  -------------------------------------------------------------------
                         slack                                  9.560    

Slack (MET) :             9.609ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[3]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[3]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.923ns  (logic 1.461ns (75.943%)  route 0.463ns (24.057%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.210ns = ( 14.710 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.239    14.710    U2/flag
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          LDCE (EnToQ_ldce_G_Q)        0.143    14.853 r  U2/mux_table_output_reg[3]/Q
                         net (fo=1, routed)           0.463    15.316    VecOut_mux_OBUF[3]
    AC16                 OBUF (Prop_obuf_I_O)         1.318    16.634 r  VecOut_mux_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.634    VecOut_mux[3]
    AC16                                                              r  VecOut_mux[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.634    
  -------------------------------------------------------------------
                         slack                                  9.609    





---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@18.750ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        0.697ns  (logic 0.043ns (6.169%)  route 0.654ns (93.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 23.086 - 18.750 ) 
    Source Clock Delay      (SCD):    4.915ns = ( 17.415 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546    17.192    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223    17.415 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.654    18.069    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.043    18.112 r  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000    18.112    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    19.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    21.595    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    21.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.408    23.086    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism              0.219    23.304    
                         clock uncertainty           -0.035    23.269    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.034    23.303    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                         23.303    
                         arrival time                         -18.112    
  -------------------------------------------------------------------
                         slack                                  5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        0.380ns  (logic 0.028ns (7.369%)  route 0.352ns (92.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 14.922 - 12.500 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 14.472 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.352    14.824    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.028    14.852 r  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000    14.852    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    12.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    13.986    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.906    14.922    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism             -0.329    14.594    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.060    14.654    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.654    
                         arrival time                          14.852    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.863ns,  Total Violation       -7.584ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[10]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.683ns  (logic 0.259ns (37.919%)  route 0.424ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 17.271 - 12.500 ) 
    Source Clock Delay      (SCD):    4.686ns = ( 23.436 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      6.665ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.540    23.436    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y67          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.259    23.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[10]/Q
                         net (fo=3, routed)           0.424    24.119    U2/mux_table_input[499][10]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.408    16.836    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.178    17.014 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.258    17.271    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[10]/G
                         clock pessimism              0.219    17.490    
                         clock uncertainty           -0.035    17.455    
                         time borrowed                6.665    24.119    
  -------------------------------------------------------------------
                         required time                         24.119    
                         arrival time                         -24.119    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.679ns  (logic 0.259ns (38.142%)  route 0.420ns (61.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 17.271 - 12.500 ) 
    Source Clock Delay      (SCD):    4.686ns = ( 23.436 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.005ns
    Computed max time borrow:         12.505ns
    Time borrowed from endpoint:      6.661ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.540    23.436    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y67          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.259    23.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/Q
                         net (fo=3, routed)           0.420    24.115    U2/mux_table_input[499][11]
    SLICE_X1Y63          LDCE                                         r  U2/mux_table_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.408    16.836    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.178    17.014 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.258    17.271    U2/flag
    SLICE_X1Y63          LDCE                                         r  U2/mux_table_output_reg[11]/G
                         clock pessimism              0.219    17.490    
                         clock uncertainty           -0.035    17.455    
                         time borrowed                6.661    24.115    
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[12]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.677ns  (logic 0.259ns (38.269%)  route 0.418ns (61.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 17.271 - 12.500 ) 
    Source Clock Delay      (SCD):    4.685ns = ( 23.435 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.017ns
    Computed max time borrow:         12.517ns
    Time borrowed from endpoint:      6.658ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.539    23.435    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y68          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.259    23.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/Q
                         net (fo=3, routed)           0.418    24.112    U2/mux_table_input[499][12]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.408    16.836    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.178    17.014 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.258    17.271    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[12]/G
                         clock pessimism              0.219    17.490    
                         clock uncertainty           -0.035    17.455    
                         time borrowed                6.658    24.112    
  -------------------------------------------------------------------
                         required time                         24.112    
                         arrival time                         -24.112    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[13]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.469ns  (logic 0.147ns (31.325%)  route 0.322ns (68.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 14.710 - 12.500 ) 
    Source Clock Delay      (SCD):    2.384ns = ( 21.134 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.014ns
    Computed max time borrow:         12.514ns
    Time borrowed from endpoint:      6.600ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868    21.134    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X8Y68          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.147    21.281 r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/Q
                         net (fo=3, routed)           0.322    21.604    U2/mux_table_input[499][13]
    SLICE_X3Y65          LDCE                                         r  U2/mux_table_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.239    14.710    U2/flag
    SLICE_X3Y65          LDCE                                         r  U2/mux_table_output_reg[13]/G
                         clock pessimism              0.329    15.039    
                         clock uncertainty           -0.035    15.004    
                         time borrowed                6.600    21.604    
  -------------------------------------------------------------------
                         required time                         21.604    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.304ns  (logic 0.124ns (40.838%)  route 0.180ns (59.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 14.631 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.002ns
    Computed max time borrow:         12.502ns
    Time borrowed from endpoint:      6.550ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.124    21.295 r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/Q
                         net (fo=3, routed)           0.180    21.475    U2/mux_table_input[499][6]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[6]/G
                         clock pessimism              0.329    14.960    
                         clock uncertainty           -0.035    14.925    
                         time borrowed                6.550    21.475    
  -------------------------------------------------------------------
                         required time                         21.475    
                         arrival time                         -21.475    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.332ns  (logic 0.147ns (44.303%)  route 0.185ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.662 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.008ns
    Computed max time borrow:         12.492ns
    Time borrowed from endpoint:      6.548ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.147    21.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/Q
                         net (fo=3, routed)           0.185    21.503    U2/mux_table_input[499][1]
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[1]/G
                         clock pessimism              0.329    14.990    
                         clock uncertainty           -0.035    14.955    
                         time borrowed                6.548    21.503    
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                         -21.503    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[9]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.315ns  (logic 0.124ns (39.364%)  route 0.191ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.662 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.011ns
    Computed max time borrow:         12.511ns
    Time borrowed from endpoint:      6.531ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.124    21.295 r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/Q
                         net (fo=3, routed)           0.191    21.486    U2/mux_table_input[499][9]
    SLICE_X3Y63          LDCE                                         r  U2/mux_table_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X3Y63          LDCE                                         r  U2/mux_table_output_reg[9]/G
                         clock pessimism              0.329    14.990    
                         clock uncertainty           -0.035    14.955    
                         time borrowed                6.531    21.486    
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                         -21.486    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.356ns  (logic 0.147ns (41.313%)  route 0.209ns (58.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 14.710 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.031ns
    Computed max time borrow:         12.531ns
    Time borrowed from endpoint:      6.523ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.147    21.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/Q
                         net (fo=3, routed)           0.209    21.527    U2/mux_table_input[499][3]
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.239    14.710    U2/flag
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[3]/G
                         clock pessimism              0.329    15.039    
                         clock uncertainty           -0.035    15.004    
                         time borrowed                6.523    21.527    
  -------------------------------------------------------------------
                         required time                         21.527    
                         arrival time                         -21.527    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.305ns  (logic 0.124ns (40.601%)  route 0.181ns (59.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 14.662 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.003ns
    Computed max time borrow:         12.497ns
    Time borrowed from endpoint:      6.522ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.124    21.295 r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/Q
                         net (fo=3, routed)           0.181    21.477    U2/mux_table_input[499][0]
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.190    14.662    U2/flag
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[0]/G
                         clock pessimism              0.329    14.990    
                         clock uncertainty           -0.035    14.955    
                         time borrowed                6.522    21.477    
  -------------------------------------------------------------------
                         required time                         21.477    
                         arrival time                         -21.477    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[8]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        0.273ns  (logic 0.147ns (53.825%)  route 0.126ns (46.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 14.631 - 12.500 ) 
    Source Clock Delay      (SCD):    2.421ns = ( 21.171 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.002ns
    Computed max time borrow:         12.502ns
    Time borrowed from endpoint:      6.520ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312    19.062 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174    20.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    20.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905    21.171    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.147    21.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/Q
                         net (fo=3, routed)           0.126    21.444    U2/mux_table_input[499][8]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.684    14.372    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100    14.472 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.160    14.631    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[8]/G
                         clock pessimism              0.329    14.960    
                         clock uncertainty           -0.035    14.925    
                         time borrowed                6.520    21.444    
  -------------------------------------------------------------------
                         required time                         21.444    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.863ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[7]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.206ns (55.387%)  route 0.166ns (44.613%))
  Logic Levels:           0  
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405     4.333    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y66          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.206     4.539 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/Q
                         net (fo=3, routed)           0.166     4.705    U2/mux_table_input[499][7]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735     5.651    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[7]/G
                         clock pessimism             -0.219     5.432    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.136     5.568    U2/mux_table_output_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.568    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.838ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.206ns (51.820%)  route 0.192ns (48.180%))
  Logic Levels:           0  
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.405     4.333    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y66          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.206     4.539 r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/Q
                         net (fo=3, routed)           0.192     4.730    U2/mux_table_input[499][4]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735     5.651    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[4]/G
                         clock pessimism             -0.219     5.432    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.136     5.568    U2/mux_table_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.568    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.684ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[14]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.206ns (37.266%)  route 0.347ns (62.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.403     4.331    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y68          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.206     4.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/Q
                         net (fo=3, routed)           0.347     4.883    U2/mux_table_input[499][14]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735     5.651    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[14]/G
                         clock pessimism             -0.219     5.432    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.135     5.567    U2/mux_table_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.567    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                 -0.684    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[15]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.206ns (34.344%)  route 0.394ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.403     4.331    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y69          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.206     4.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/Q
                         net (fo=3, routed)           0.394     4.930    U2/mux_table_input[499][15]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.735     5.651    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[15]/G
                         clock pessimism             -0.219     5.432    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.128     5.560    U2/mux_table_output_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.560    
                         arrival time                           4.930    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.537ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.206ns (49.922%)  route 0.207ns (50.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.206     4.541 r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/Q
                         net (fo=3, routed)           0.207     4.747    U2/mux_table_input[499][2]
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.438     5.353    U2/flag
    SLICE_X2Y65          LDCE                                         f  U2/mux_table_output_reg[2]/G
                         clock pessimism             -0.219     5.134    
    SLICE_X2Y65          LDCE (Hold_ldce_G_D)         0.150     5.284    U2/mux_table_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.284    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                 -0.537    

Slack (VIOLATED) :        -0.468ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.178ns (51.719%)  route 0.166ns (48.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.178     4.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/Q
                         net (fo=3, routed)           0.166     4.679    U2/mux_table_input[499][5]
    SLICE_X3Y63          LDCE                                         r  U2/mux_table_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.342     5.257    U2/flag
    SLICE_X3Y63          LDCE                                         f  U2/mux_table_output_reg[5]/G
                         clock pessimism             -0.219     5.039    
    SLICE_X3Y63          LDCE (Hold_ldce_G_D)         0.108     5.147    U2/mux_table_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.147    
                         arrival time                           4.679    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.461ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.206ns (41.885%)  route 0.286ns (58.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.206     4.541 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/Q
                         net (fo=3, routed)           0.286     4.826    U2/mux_table_input[499][3]
    SLICE_X2Y65          LDCE                                         r  U2/mux_table_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.438     5.353    U2/flag
    SLICE_X2Y65          LDCE                                         f  U2/mux_table_output_reg[3]/G
                         clock pessimism             -0.219     5.134    
    SLICE_X2Y65          LDCE (Hold_ldce_G_D)         0.153     5.287    U2/mux_table_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           4.826    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.427ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[8]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.206ns (54.482%)  route 0.172ns (45.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.206     4.541 r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/Q
                         net (fo=3, routed)           0.172     4.713    U2/mux_table_input[499][8]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.307     5.222    U2/flag
    SLICE_X0Y63          LDCE                                         f  U2/mux_table_output_reg[8]/G
                         clock pessimism             -0.219     5.003    
    SLICE_X0Y63          LDCE (Hold_ldce_G_D)         0.136     5.139    U2/mux_table_output_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.139    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.414ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.178ns (41.941%)  route 0.246ns (58.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.178     4.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/Q
                         net (fo=3, routed)           0.246     4.759    U2/mux_table_input[499][0]
    SLICE_X2Y63          LDCE                                         r  U2/mux_table_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.342     5.257    U2/flag
    SLICE_X2Y63          LDCE                                         f  U2/mux_table_output_reg[0]/G
                         clock pessimism             -0.219     5.039    
    SLICE_X2Y63          LDCE (Hold_ldce_G_D)         0.135     5.174    U2/mux_table_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.174    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.382ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.178ns (42.116%)  route 0.245ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     0.648 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     2.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.407     4.335    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.178     4.513 r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/Q
                         net (fo=3, routed)           0.245     4.757    U2/mux_table_input[499][6]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.546     4.692    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.915 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.307     5.222    U2/flag
    SLICE_X0Y63          LDCE                                         f  U2/mux_table_output_reg[6]/G
                         clock pessimism             -0.219     5.003    
    SLICE_X0Y63          LDCE (Hold_ldce_G_D)         0.136     5.139    U2/mux_table_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.139    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                 -0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           13  Failing Endpoints,  Worst Slack       -0.070ns,  Total Violation       -0.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.305ns (14.746%)  route 1.762ns (85.254%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 8.112 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.762     8.067    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y72          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     8.112    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y72          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/C
                         clock pessimism              0.000     8.112    
                         clock uncertainty           -0.035     8.076    
    SLICE_X6Y72          FDCE (Recov_fdce_C_CLR)     -0.079     7.997    Concurrent_loop_for_pixels[0].U1/result_reg[31]
  -------------------------------------------------------------------
                         required time                          7.997    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.305ns (14.815%)  route 1.753ns (85.185%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.111 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.753     8.057    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y73          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     8.111    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[19]/C
                         clock pessimism              0.000     8.111    
                         clock uncertainty           -0.035     8.075    
    SLICE_X4Y73          FDCE (Recov_fdce_C_CLR)     -0.079     7.996    Concurrent_loop_for_pixels[0].U1/result_reg[19]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.305ns (14.815%)  route 1.753ns (85.185%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.111 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.753     8.057    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y73          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     8.111    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[20]/C
                         clock pessimism              0.000     8.111    
                         clock uncertainty           -0.035     8.075    
    SLICE_X4Y73          FDCE (Recov_fdce_C_CLR)     -0.079     7.996    Concurrent_loop_for_pixels[0].U1/result_reg[20]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.305ns (14.815%)  route 1.753ns (85.185%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.111 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.753     8.057    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y73          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     8.111    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[22]/C
                         clock pessimism              0.000     8.111    
                         clock uncertainty           -0.035     8.075    
    SLICE_X4Y73          FDCE (Recov_fdce_C_CLR)     -0.079     7.996    Concurrent_loop_for_pixels[0].U1/result_reg[22]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.305ns (14.815%)  route 1.753ns (85.185%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.111 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.753     8.057    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y73          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.673     8.111    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/C
                         clock pessimism              0.000     8.111    
                         clock uncertainty           -0.035     8.075    
    SLICE_X4Y73          FDCE (Recov_fdce_C_CLR)     -0.079     7.996    Concurrent_loop_for_pixels[0].U1/result_reg[26]
  -------------------------------------------------------------------
                         required time                          7.996    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.130%)  route 1.710ns (84.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.113 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.710     8.015    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y71          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     8.113    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
                         clock pessimism              0.000     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X6Y71          FDCE (Recov_fdce_C_CLR)     -0.079     7.998    Concurrent_loop_for_pixels[0].U1/result_reg[18]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.130%)  route 1.710ns (84.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.113 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.710     8.015    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y71          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     8.113    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
                         clock pessimism              0.000     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X6Y71          FDCE (Recov_fdce_C_CLR)     -0.079     7.998    Concurrent_loop_for_pixels[0].U1/result_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.130%)  route 1.710ns (84.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.113 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.710     8.015    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y71          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     8.113    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X6Y71          FDCE (Recov_fdce_C_CLR)     -0.079     7.998    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.130%)  route 1.710ns (84.870%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.113 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.710     8.015    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y71          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.675     8.113    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y71          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X6Y71          FDCE (Recov_fdce_C_CLR)     -0.079     7.998    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.305ns (15.186%)  route 1.702ns (84.814%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 8.110 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.702     8.007    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y74          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.672     8.110    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[23]/C
                         clock pessimism              0.000     8.110    
                         clock uncertainty           -0.035     8.074    
    SLICE_X4Y74          FDCE (Recov_fdce_C_CLR)     -0.079     7.995    Concurrent_loop_for_pixels[0].U1/result_reg[23]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.574ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X2Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X2Y64          FDCE (Remov_fdce_C_CLR)     -0.106     4.619    Concurrent_loop_for_pixels[0].U1/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.574ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X2Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X2Y64          FDCE (Remov_fdce_C_CLR)     -0.106     4.619    Concurrent_loop_for_pixels[0].U1/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.574ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X2Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X2Y64          FDCE (Remov_fdce_C_CLR)     -0.106     4.619    Concurrent_loop_for_pixels[0].U1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.574ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X2Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X2Y64          FDCE (Remov_fdce_C_CLR)     -0.106     4.619    Concurrent_loop_for_pixels[0].U1/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.608ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X3Y64          FDCE (Remov_fdce_C_CLR)     -0.140     4.585    Concurrent_loop_for_pixels[0].U1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.608ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X3Y64          FDCE (Remov_fdce_C_CLR)     -0.140     4.585    Concurrent_loop_for_pixels[0].U1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.608ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X3Y64          FDCE (Remov_fdce_C_CLR)     -0.140     4.585    Concurrent_loop_for_pixels[0].U1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.608ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.640ns (29.194%)  route 1.553ns (70.806%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.553     7.193    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y64          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.543     4.689    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y64          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
                         clock pessimism              0.000     4.689    
                         clock uncertainty            0.035     4.725    
    SLICE_X3Y64          FDCE (Remov_fdce_C_CLR)     -0.140     4.585    Concurrent_loop_for_pixels[0].U1/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.640ns (26.637%)  route 1.763ns (73.363%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.763     7.404    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X0Y66          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.541     4.687    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y66          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                         clock pessimism              0.000     4.687    
                         clock uncertainty            0.035     4.723    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.106     4.617    Concurrent_loop_for_pixels[0].U1/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           7.404    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.640ns (26.637%)  route 1.763ns (73.363%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.763     7.404    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X0Y66          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.541     4.687    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X0Y66          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                         clock pessimism              0.000     4.687    
                         clock uncertainty            0.035     4.723    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.106     4.617    Concurrent_loop_for_pixels[0].U1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           7.404    
  -------------------------------------------------------------------
                         slack                                  2.787    





