Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/ipcore_dir/my_bram8x8.vhd" into library work
Parsing entity <my_bram8x8>.
Parsing architecture <my_bram8x8_a> of entity <my_bram8x8>.
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/my_modules.vhd" into library work
Parsing entity <rom8x8>.
Parsing architecture <behav> of entity <rom8x8>.
Parsing entity <ck_divider>.
Parsing architecture <Behavioral> of entity <ck_divider>.
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <Structural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <Structural>) from library <work>.
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 71: Using initial value '1' for ena since it is never assigned
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 79: Using initial value "00000000" for bram_dina since it is never assigned
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 80: Using initial value "0" for wea since it is never assigned
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 104: bram_dout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 111. Case statement is complete. others clause is never selected

Elaborating entity <ck_divider> (architecture <Behavioral>) from library <work>.

Elaborating entity <rom8x8> (architecture <behav>) from library <work>.
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/my_modules.vhd" Line 31. Case statement is complete. others clause is never selected

Elaborating entity <my_bram8x8> (architecture <my_bram8x8_a>) from library <work>.
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" Line 143. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" line 120. All outputs of instance <memory1> of block <rom8x8> are unconnected in block <top_level>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd".
WARNING:Xst:647 - Input <sw_i<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" line 120: Output port <dout> of the instance <memory1> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <leds>.
    Found 1-bit register for signal <stateR_PS_v>.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <templateArray<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Latch(s).
Unit <top_level> synthesized.

Synthesizing Unit <ck_divider>.
    Related source file is "/home/cccitron/mastersThesis/lab5_files/mem_internal/my_modules.vhd".
    Found 10-bit register for signal <count1>.
    Found 10-bit register for signal <count2>.
    Found 10-bit register for signal <count3>.
    Found 1-bit register for signal <D>.
    Found 10-bit register for signal <count0>.
    Found 10-bit adder for signal <count0[9]_GND_461_o_add_0_OUT> created at line 56.
    Found 10-bit adder for signal <count1[9]_GND_461_o_add_2_OUT> created at line 59.
    Found 10-bit adder for signal <count2[9]_GND_461_o_add_4_OUT> created at line 62.
    Found 10-bit adder for signal <count3[9]_GND_461_o_add_6_OUT> created at line 65.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
Unit <ck_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 4
# Registers                                            : 7
 1-bit register                                        : 2
 10-bit register                                       : 4
 8-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/my_bram8x8.ngc>.
Loading core <my_bram8x8> for timing and area information for instance <memory2>.
WARNING:Xst:1426 - The value init of the FF/Latch stateR_PS_v hinder the constant cleaning in the block top_level.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <ck_divider>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
Unit <ck_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch stateR_PS_v hinder the constant cleaning in the block top_level.
   You should achieve better results by setting this init to 1.

Optimizing unit <top_level> ...

Optimizing unit <ck_divider> ...
WARNING:Xst:1293 - FF/Latch <clock_divider/count1_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_divider/count1_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_divider/count1_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_divider/count0_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_divider/count0_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_divider/count0_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 30
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 8
#      LUT6                        : 30
#      MUXCY                       : 30
#      VCC                         : 2
#      XORCY                       : 34
# FlipFlops/Latches                : 52
#      FD                          : 29
#      FDR                         : 15
#      LD_1                        : 8
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              44  out of  54576     0%  
 Number of Slice LUTs:                   77  out of  27288     0%  
    Number used as Logic:                77  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     86
   Number with an unused Flip Flop:      42  out of     86    48%  
   Number with an unused LUT:             9  out of     86    10%  
   Number of fully used LUT-FF pairs:    35  out of     86    40%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  10  out of    218     4%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                         | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clk_100MHz                         | BUFGP                                                                                                                         | 44    |
stateR_PS_v                        | NONE(templateArray<0>_6)                                                                                                      | 8     |
clock_divider/D                    | NONE(memory2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram)| 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.950ns (Maximum Frequency: 202.016MHz)
   Minimum input arrival time before clock: 3.238ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 4.950ns (frequency: 202.016MHz)
  Total number of paths / destination ports: 1300 / 42
-------------------------------------------------------------------------
Delay:               4.950ns (Levels of Logic = 4)
  Source:            clock_divider/count2_0 (FF)
  Destination:       clock_divider/count3_9 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: clock_divider/count2_0 to clock_divider/count3_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  clock_divider/count2_0 (clock_divider/count2_0)
     LUT5:I0->O            2   0.203   0.617  clock_divider/GND_461_o_count2[9]_equal_6_o<9>_SW0 (N2)
     LUT6:I5->O           21   0.205   1.114  clock_divider/GND_461_o_count2[9]_equal_6_o<9> (clock_divider/GND_461_o_count2[9]_equal_6_o)
     LUT5:I4->O           10   0.205   0.857  clock_divider/_n00663 (clock_divider/_n0066)
     LUT6:I5->O            1   0.205   0.000  clock_divider/count3_9_rstpot1 (clock_divider/count3_9_rstpot1)
     FD:D                      0.102          clock_divider/count3_9
    ----------------------------------------
    Total                      4.950ns (1.367ns logic, 3.583ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.238ns (Levels of Logic = 2)
  Source:            sw_i<7> (PAD)
  Destination:       leds_0 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: sw_i<7> to leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_i_7_IBUF (sw_i_7_IBUF)
     INV:I->O              8   0.206   0.802  sw_i<7>_inv1_INV_0 (sw_i<7>_inv)
     FDR:R                     0.430          leds_0
    ----------------------------------------
    Total                      3.238ns (1.858ns logic, 1.380ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  leds_7 (leds_7)
     OBUF:I->O                 2.571          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    4.950|         |         |         |
stateR_PS_v    |    1.179|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock stateR_PS_v
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_divider/D|    2.266|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.16 secs
 
--> 


Total memory usage is 389248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    2 (   0 filtered)

