Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: stage2/product_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: stage3/C_reg[21]/D
    (Clocked by sysclk F)
Path Group: default
Data required time: 709.1
    (Clock shift: 750.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.9)
Data arrival time: 575.3
Slack: 133.8
Logic depth: 13
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   116,   74                       
stage2/clk_gate_product_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     30    57,   51  /PD_TOP        (1.10)
stage2/product_reg[1]/CK->Q
                         DFF_X2#*                rf    112.8    112.8    112.8      0.0      0.0      5.2     37.3      3    57,   51  /PD_TOP        (1.10)
stage3/i_1/i_107/A->ZN   INV_X8                  fr    125.9     12.6     12.6      0.0     15.3      0.6      4.5      1    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_105/A2->ZN  NAND2_X4*               rf    153.3     27.4     27.4      0.0      5.3      1.3     30.9      2    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_104/A->ZN   INV_X8                  fr    167.8     14.5     14.5      0.0     15.3      1.3      8.9      2    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_103/A1->ZN  NAND2_X4*               rf    194.0     26.2     26.2      0.0      6.4      1.3     30.9      2    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_102/A->ZN   INV_X8                  fr    208.5     14.5     14.5      0.0     15.3      1.3      8.9      2    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_101/A1->ZN  NAND2_X4*               rf    240.0     31.5     31.5      0.0      6.4      2.5     40.5      4    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_100/A->ZN   INV_X8                  fr    256.8     16.8     16.8      0.0     15.3      2.0     14.2      3    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_89/A3->ZN   NAND3_X4*               rf    304.9     48.1     48.1      0.0      7.8      3.2     45.4      5    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_88/A2->ZN   NOR2_X4*                fr    372.2     67.3     67.2      0.1     15.3      2.7     39.4      4    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_66/A1->ZN   NAND2_X4*               rf    407.1     34.9     34.9      0.0     15.3      2.6     40.3      4    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_49/A3->ZN   NOR3_X4*                fr    508.9    101.8    101.8      0.0     15.3      1.4     30.7      2    75,   74  /PD_TOP        (1.10)
stage3/i_1/i_44/A->ZN    AOI21_X2                rf    522.2     13.3     13.3      0.0     15.3      0.7      2.1      1    75,   74  /PD_TOP        (1.10)
stage3/i_0_20/B->Z       MUX2_X2                 ff    575.3     53.6     53.1      0.5      6.7      0.7      1.9      1    75,   74  /PD_TOP        (1.10)
stage3/C_reg[21]/D       DFF_X1#                  f    575.3      0.0               0.0     10.3                             75,   74  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: enable
    (Clocked by rtDefaultClock R)
Endpoint: stage1/operand2_reg[14]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1466.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.9)
Data arrival time: 1354.5
Slack: 111.6
Logic depth: 18
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
enable                   {set_input_delay}        f    700.0    700.0    700.0                        6.5     15.2      3    40,  116                       
stage1/i_0_0_39/A2->ZN   NAND2_X4*               fr    777.1     77.1     76.6      0.5    100.0      2.7     40.2      4    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_40/A->ZN    INV_X32                 rf    787.9     10.8     10.8      0.0     15.3      7.8     53.0     11    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_43/A->ZN    OAI21_X4*               fr    824.9     37.0     36.8      0.2      5.1      1.9     34.2      3    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_49/A1->ZN   NAND2_X4                rf    841.7     16.8     16.8      0.0     15.3      1.3      8.5      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_51/A->ZN    AOI21_X4*               fr    911.8     70.1     70.1      0.0      8.6      1.3     29.8      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_53/A->ZN    INV_X8                  rf    918.8      7.0      7.0      0.0     15.3      0.6      4.5      1    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_54/A->ZN    AOI21_X4*               fr    986.7     67.9     67.9      0.0      3.5      1.3     29.8      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_56/A->ZN    INV_X8                  rf    993.7      7.0      7.0      0.0     15.3      0.6      4.5      1    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_57/A->ZN    AOI21_X4*               fr   1061.6     67.9     67.9      0.0      3.5      1.3     29.8      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_59/A->ZN    INV_X8                  rf   1068.6      7.0      7.0      0.0     15.3      0.6      4.5      1    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_60/A->ZN    AOI21_X4                fr   1110.4     41.8     41.8      0.0      3.5      1.4      8.4      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_63/A->ZN    OAI21_X4                rf   1135.6     25.2     25.2      0.0     26.5      1.4      8.5      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_65/A->ZN    AOI21_X4                fr   1180.8     45.2     45.2      0.0     11.1      1.4      8.4      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_68/A->ZN    OAI21_X4                rf   1206.0     25.2     25.2      0.0     26.5      1.4      8.5      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_70/A->ZN    AOI21_X4                fr   1251.2     45.2     45.2      0.0     11.1      1.4      8.4      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_73/A->ZN    OAI21_X4                rf   1276.4     25.2     25.2      0.0     26.5      1.4      8.5      2    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_75/A->ZN    AOI21_X4                fr   1315.5     39.1     39.1      0.0     11.1      0.7      3.8      1    40,   75  /PD_TOP        (1.10)
stage1/i_0_0_76/A->ZN    XNOR2_X2                rr   1354.5     39.0     39.0      0.0     21.0      0.7      1.8      1    40,   75  /PD_TOP        (1.10)
stage1/operand2_reg[14]/D
                         DFF_X1                   r   1354.5      0.0               0.0     17.6                             40,   75  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: stage3/C_reg[29]/Q
    (Clocked by sysclk F)
Endpoint: C[29]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -50.0
    (Clock shift: 250.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 116.6
Slack: -166.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      4   116,   74                       
stage3/i_0_29/A->ZN      INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     31    75,   74  /PD_TOP        (1.10)
stage3/C_reg[29]/CK->Q   DFF_X1#                 rr    116.1    116.1    116.1      0.0      0.0      5.6     15.6      1    75,   74  /PD_TOP        (1.10)
C[29]                                             r    116.6      0.5               0.5     38.4                            116,   72                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
