Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RX_ctl_behav xil_defaultlib.UART_RX_ctl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg9
Compiling module xil_defaultlib.CNT_542
Compiling module xil_defaultlib.CNT_11
Compiling module xil_defaultlib.my_fsm
Compiling module xil_defaultlib.UART_RX_ctl
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RX_ctl_behav
