Loading plugins phase: Elapsed time ==> 0s.288ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s \\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.552ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 01 00:53:57 2024


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 01 00:53:57 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Design01.v (line 1657, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 01 00:53:59 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 01 00:54:00 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\TIMER:Net_260\
	Net_2782
	\TIMER:Net_53\
	\TIMER:TimerUDB:ctrl_ten\
	\TIMER:TimerUDB:ctrl_tmode_1\
	\TIMER:TimerUDB:ctrl_tmode_0\
	Net_2780
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:lt\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:gt\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:gte\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:lte\
	\TIMER:TimerUDB:sIntCapCount:MODULE_1:neq\
	\TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\TIMER:TimerUDB:zeros_3\
	\TIMER:TimerUDB:zeros_2\
	\TIMER:Net_102\
	\TIMER:Net_266\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_5910
	Net_5911
	\PWM:PWMUDB:MODULE_3:b_31\
	\PWM:PWMUDB:MODULE_3:b_30\
	\PWM:PWMUDB:MODULE_3:b_29\
	\PWM:PWMUDB:MODULE_3:b_28\
	\PWM:PWMUDB:MODULE_3:b_27\
	\PWM:PWMUDB:MODULE_3:b_26\
	\PWM:PWMUDB:MODULE_3:b_25\
	\PWM:PWMUDB:MODULE_3:b_24\
	\PWM:PWMUDB:MODULE_3:b_23\
	\PWM:PWMUDB:MODULE_3:b_22\
	\PWM:PWMUDB:MODULE_3:b_21\
	\PWM:PWMUDB:MODULE_3:b_20\
	\PWM:PWMUDB:MODULE_3:b_19\
	\PWM:PWMUDB:MODULE_3:b_18\
	\PWM:PWMUDB:MODULE_3:b_17\
	\PWM:PWMUDB:MODULE_3:b_16\
	\PWM:PWMUDB:MODULE_3:b_15\
	\PWM:PWMUDB:MODULE_3:b_14\
	\PWM:PWMUDB:MODULE_3:b_13\
	\PWM:PWMUDB:MODULE_3:b_12\
	\PWM:PWMUDB:MODULE_3:b_11\
	\PWM:PWMUDB:MODULE_3:b_10\
	\PWM:PWMUDB:MODULE_3:b_9\
	\PWM:PWMUDB:MODULE_3:b_8\
	\PWM:PWMUDB:MODULE_3:b_7\
	\PWM:PWMUDB:MODULE_3:b_6\
	\PWM:PWMUDB:MODULE_3:b_5\
	\PWM:PWMUDB:MODULE_3:b_4\
	\PWM:PWMUDB:MODULE_3:b_3\
	\PWM:PWMUDB:MODULE_3:b_2\
	\PWM:PWMUDB:MODULE_3:b_1\
	\PWM:PWMUDB:MODULE_3:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5906
	Net_5912
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\UART:BUART:reset_sr\
	Net_32
	Net_27
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_23
	\UART:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_8:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_8:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_8:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_8:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_8:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_8:lt\
	\UART:BUART:sRX:MODULE_8:eq\
	\UART:BUART:sRX:MODULE_8:gt\
	\UART:BUART:sRX:MODULE_8:gte\
	\UART:BUART:sRX:MODULE_8:lte\
	\SERVO_PWM:PWMUDB:km_run\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode2_2\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode2_1\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode2_0\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode1_2\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode1_1\
	\SERVO_PWM:PWMUDB:ctrl_cmpmode1_0\
	\SERVO_PWM:PWMUDB:capt_rising\
	\SERVO_PWM:PWMUDB:capt_falling\
	\SERVO_PWM:PWMUDB:trig_rise\
	\SERVO_PWM:PWMUDB:trig_fall\
	\SERVO_PWM:PWMUDB:sc_kill\
	\SERVO_PWM:PWMUDB:min_kill\
	\SERVO_PWM:PWMUDB:km_tc\
	\SERVO_PWM:PWMUDB:db_tc\
	\SERVO_PWM:PWMUDB:dith_sel\
	\SERVO_PWM:PWMUDB:compare2\
	\SERVO_PWM:Net_101\
	Net_5921
	Net_5922
	\SERVO_PWM:PWMUDB:MODULE_9:b_31\
	\SERVO_PWM:PWMUDB:MODULE_9:b_30\
	\SERVO_PWM:PWMUDB:MODULE_9:b_29\
	\SERVO_PWM:PWMUDB:MODULE_9:b_28\
	\SERVO_PWM:PWMUDB:MODULE_9:b_27\
	\SERVO_PWM:PWMUDB:MODULE_9:b_26\
	\SERVO_PWM:PWMUDB:MODULE_9:b_25\
	\SERVO_PWM:PWMUDB:MODULE_9:b_24\
	\SERVO_PWM:PWMUDB:MODULE_9:b_23\
	\SERVO_PWM:PWMUDB:MODULE_9:b_22\
	\SERVO_PWM:PWMUDB:MODULE_9:b_21\
	\SERVO_PWM:PWMUDB:MODULE_9:b_20\
	\SERVO_PWM:PWMUDB:MODULE_9:b_19\
	\SERVO_PWM:PWMUDB:MODULE_9:b_18\
	\SERVO_PWM:PWMUDB:MODULE_9:b_17\
	\SERVO_PWM:PWMUDB:MODULE_9:b_16\
	\SERVO_PWM:PWMUDB:MODULE_9:b_15\
	\SERVO_PWM:PWMUDB:MODULE_9:b_14\
	\SERVO_PWM:PWMUDB:MODULE_9:b_13\
	\SERVO_PWM:PWMUDB:MODULE_9:b_12\
	\SERVO_PWM:PWMUDB:MODULE_9:b_11\
	\SERVO_PWM:PWMUDB:MODULE_9:b_10\
	\SERVO_PWM:PWMUDB:MODULE_9:b_9\
	\SERVO_PWM:PWMUDB:MODULE_9:b_8\
	\SERVO_PWM:PWMUDB:MODULE_9:b_7\
	\SERVO_PWM:PWMUDB:MODULE_9:b_6\
	\SERVO_PWM:PWMUDB:MODULE_9:b_5\
	\SERVO_PWM:PWMUDB:MODULE_9:b_4\
	\SERVO_PWM:PWMUDB:MODULE_9:b_3\
	\SERVO_PWM:PWMUDB:MODULE_9:b_2\
	\SERVO_PWM:PWMUDB:MODULE_9:b_1\
	\SERVO_PWM:PWMUDB:MODULE_9:b_0\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_31\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_30\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_29\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_28\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_27\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_26\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_25\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_24\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_31\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_30\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_29\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_28\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_27\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_26\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_25\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_24\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_23\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_22\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_21\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_20\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_19\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_18\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_17\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_16\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_15\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_14\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_13\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_12\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_11\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_10\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_9\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_8\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_7\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_6\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_5\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_4\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_3\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_2\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_1\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:b_0\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_31\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_30\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_29\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_28\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_27\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_26\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_25\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_24\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_23\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_22\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_21\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_20\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_19\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_18\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_17\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_16\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_15\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_14\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_13\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_12\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_11\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_10\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_9\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_8\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_7\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_6\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_5\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_4\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_3\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_2\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5917
	Net_5923
	\SERVO_PWM:Net_113\
	\SERVO_PWM:Net_107\
	\SERVO_PWM:Net_114\
	\COUNTER:MODULE_10:b_31\
	\COUNTER:MODULE_10:b_30\
	\COUNTER:MODULE_10:b_29\
	\COUNTER:MODULE_10:b_28\
	\COUNTER:MODULE_10:b_27\
	\COUNTER:MODULE_10:b_26\
	\COUNTER:MODULE_10:b_25\
	\COUNTER:MODULE_10:b_24\
	\COUNTER:MODULE_10:b_23\
	\COUNTER:MODULE_10:b_22\
	\COUNTER:MODULE_10:b_21\
	\COUNTER:MODULE_10:b_20\
	\COUNTER:MODULE_10:b_19\
	\COUNTER:MODULE_10:b_18\
	\COUNTER:MODULE_10:b_17\
	\COUNTER:MODULE_10:b_16\
	\COUNTER:MODULE_10:b_15\
	\COUNTER:MODULE_10:b_14\
	\COUNTER:MODULE_10:b_13\
	\COUNTER:MODULE_10:b_12\
	\COUNTER:MODULE_10:b_11\
	\COUNTER:MODULE_10:b_10\
	\COUNTER:MODULE_10:b_9\
	\COUNTER:MODULE_10:b_8\
	\COUNTER:MODULE_10:b_7\
	\COUNTER:MODULE_10:b_6\
	\COUNTER:MODULE_10:b_5\
	\COUNTER:MODULE_10:b_4\
	\COUNTER:MODULE_10:b_3\
	\COUNTER:MODULE_10:b_2\
	\COUNTER:MODULE_10:b_1\
	\COUNTER:MODULE_10:b_0\
	\COUNTER:MODULE_10:g2:a0:a_31\
	\COUNTER:MODULE_10:g2:a0:a_30\
	\COUNTER:MODULE_10:g2:a0:a_29\
	\COUNTER:MODULE_10:g2:a0:a_28\
	\COUNTER:MODULE_10:g2:a0:a_27\
	\COUNTER:MODULE_10:g2:a0:a_26\
	\COUNTER:MODULE_10:g2:a0:a_25\
	\COUNTER:MODULE_10:g2:a0:a_24\
	\COUNTER:MODULE_10:g2:a0:b_31\
	\COUNTER:MODULE_10:g2:a0:b_30\
	\COUNTER:MODULE_10:g2:a0:b_29\
	\COUNTER:MODULE_10:g2:a0:b_28\
	\COUNTER:MODULE_10:g2:a0:b_27\
	\COUNTER:MODULE_10:g2:a0:b_26\
	\COUNTER:MODULE_10:g2:a0:b_25\
	\COUNTER:MODULE_10:g2:a0:b_24\
	\COUNTER:MODULE_10:g2:a0:b_23\
	\COUNTER:MODULE_10:g2:a0:b_22\
	\COUNTER:MODULE_10:g2:a0:b_21\
	\COUNTER:MODULE_10:g2:a0:b_20\
	\COUNTER:MODULE_10:g2:a0:b_19\
	\COUNTER:MODULE_10:g2:a0:b_18\
	\COUNTER:MODULE_10:g2:a0:b_17\
	\COUNTER:MODULE_10:g2:a0:b_16\
	\COUNTER:MODULE_10:g2:a0:b_15\
	\COUNTER:MODULE_10:g2:a0:b_14\
	\COUNTER:MODULE_10:g2:a0:b_13\
	\COUNTER:MODULE_10:g2:a0:b_12\
	\COUNTER:MODULE_10:g2:a0:b_11\
	\COUNTER:MODULE_10:g2:a0:b_10\
	\COUNTER:MODULE_10:g2:a0:b_9\
	\COUNTER:MODULE_10:g2:a0:b_8\
	\COUNTER:MODULE_10:g2:a0:b_7\
	\COUNTER:MODULE_10:g2:a0:b_6\
	\COUNTER:MODULE_10:g2:a0:b_5\
	\COUNTER:MODULE_10:g2:a0:b_4\
	\COUNTER:MODULE_10:g2:a0:b_3\
	\COUNTER:MODULE_10:g2:a0:b_2\
	\COUNTER:MODULE_10:g2:a0:b_1\
	\COUNTER:MODULE_10:g2:a0:b_0\
	\COUNTER:MODULE_10:g2:a0:s_31\
	\COUNTER:MODULE_10:g2:a0:s_30\
	\COUNTER:MODULE_10:g2:a0:s_29\
	\COUNTER:MODULE_10:g2:a0:s_28\
	\COUNTER:MODULE_10:g2:a0:s_27\
	\COUNTER:MODULE_10:g2:a0:s_26\
	\COUNTER:MODULE_10:g2:a0:s_25\
	\COUNTER:MODULE_10:g2:a0:s_24\
	\COUNTER:MODULE_10:g2:a0:s_23\
	\COUNTER:MODULE_10:g2:a0:s_22\
	\COUNTER:MODULE_10:g2:a0:s_21\
	\COUNTER:MODULE_10:g2:a0:s_20\
	\COUNTER:MODULE_10:g2:a0:s_19\
	\COUNTER:MODULE_10:g2:a0:s_18\
	\COUNTER:MODULE_10:g2:a0:s_17\
	\COUNTER:MODULE_10:g2:a0:s_16\
	\COUNTER:MODULE_10:g2:a0:s_15\
	\COUNTER:MODULE_10:g2:a0:s_14\
	\COUNTER:MODULE_10:g2:a0:s_13\
	\COUNTER:MODULE_10:g2:a0:s_12\
	\COUNTER:MODULE_10:g2:a0:s_11\
	\COUNTER:MODULE_10:g2:a0:s_10\
	\COUNTER:MODULE_10:g2:a0:s_9\
	\COUNTER:MODULE_10:g2:a0:s_8\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	\VID_TIMER:Net_260\
	Net_3986
	\VID_TIMER:Net_53\
	\VID_TIMER:TimerUDB:ctrl_ten\
	\VID_TIMER:TimerUDB:ctrl_tmode_1\
	\VID_TIMER:TimerUDB:ctrl_tmode_0\
	Net_3981
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:lt\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:gt\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:gte\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:lte\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:neq\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\VID_TIMER:TimerUDB:zeros_3\
	\VID_TIMER:TimerUDB:zeros_2\
	\VID_TIMER:Net_102\
	\VID_TIMER:Net_266\
	\MODULE_13:g1:a0:gx:u0:albi_3\
	\MODULE_13:g1:a0:gx:u0:agbi_3\
	\MODULE_13:g1:a0:gx:u0:albi_2\
	\MODULE_13:g1:a0:gx:u0:agbi_2\
	\MODULE_13:g1:a0:gx:u0:albi_1\
	\MODULE_13:g1:a0:gx:u0:agbi_1\
	\MODULE_13:g1:a0:gx:u0:albi_0\
	\MODULE_13:g1:a0:gx:u0:agbi_0\
	\MODULE_13:g1:a0:xneq\
	\MODULE_13:g1:a0:xlt\
	\MODULE_13:g1:a0:xlte\
	\MODULE_13:g1:a0:xgt\
	\MODULE_13:g1:a0:xgte\
	\MODULE_13:lt\
	\MODULE_13:gt\
	\MODULE_13:gte\
	\MODULE_13:lte\
	\MODULE_13:neq\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_31\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_30\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_29\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_28\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_27\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_26\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_25\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_24\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_23\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_22\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_21\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_20\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_19\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_18\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_17\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_16\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_15\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_14\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_13\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_12\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_11\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_10\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_9\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_8\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_7\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_6\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_5\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_4\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_3\
	\SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_2\
	\COUNTER:add_vi_vv_MODGEN_10_31\
	\COUNTER:add_vi_vv_MODGEN_10_30\
	\COUNTER:add_vi_vv_MODGEN_10_29\
	\COUNTER:add_vi_vv_MODGEN_10_28\
	\COUNTER:add_vi_vv_MODGEN_10_27\
	\COUNTER:add_vi_vv_MODGEN_10_26\
	\COUNTER:add_vi_vv_MODGEN_10_25\
	\COUNTER:add_vi_vv_MODGEN_10_24\
	\COUNTER:add_vi_vv_MODGEN_10_23\
	\COUNTER:add_vi_vv_MODGEN_10_22\
	\COUNTER:add_vi_vv_MODGEN_10_21\
	\COUNTER:add_vi_vv_MODGEN_10_20\
	\COUNTER:add_vi_vv_MODGEN_10_19\
	\COUNTER:add_vi_vv_MODGEN_10_18\
	\COUNTER:add_vi_vv_MODGEN_10_17\
	\COUNTER:add_vi_vv_MODGEN_10_16\
	\COUNTER:add_vi_vv_MODGEN_10_15\
	\COUNTER:add_vi_vv_MODGEN_10_14\
	\COUNTER:add_vi_vv_MODGEN_10_13\
	\COUNTER:add_vi_vv_MODGEN_10_12\
	\COUNTER:add_vi_vv_MODGEN_10_11\
	\COUNTER:add_vi_vv_MODGEN_10_10\
	\COUNTER:add_vi_vv_MODGEN_10_9\
	\COUNTER:add_vi_vv_MODGEN_10_8\

Deleted 482 User equations/components.
Deleted 84 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TIMER:TimerUDB:ctrl_cmode_1\ to one
Aliasing \TIMER:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \TIMER:TimerUDB:trigger_enable\ to one
Aliasing Net_2767 to zero
Aliasing \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \TIMER:TimerUDB:status_6\ to zero
Aliasing \TIMER:TimerUDB:status_5\ to zero
Aliasing \TIMER:TimerUDB:status_4\ to zero
Aliasing \TIMER:TimerUDB:status_0\ to \TIMER:TimerUDB:tc_i\
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing Net_16 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__motor_net_0 to one
Aliasing tmpOE__HE_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SERVO_net_0 to one
Aliasing tmpOE__RAW_VIDEO_net_0 to one
Aliasing tmpOE__CSYNC_IN_net_0 to one
Aliasing tmpOE__VSYNC_IN_net_0 to one
Aliasing \SERVO_PWM:PWMUDB:hwCapture\ to zero
Aliasing \SERVO_PWM:PWMUDB:trig_out\ to one
Aliasing Net_2753 to zero
Aliasing \SERVO_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:ltch_kill_reg\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:min_kill_reg\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:final_kill\ to one
Aliasing \SERVO_PWM:PWMUDB:dith_count_1\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:dith_count_0\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:status_6\ to zero
Aliasing \SERVO_PWM:PWMUDB:status_4\ to zero
Aliasing \SERVO_PWM:PWMUDB:cmp2\ to zero
Aliasing \SERVO_PWM:PWMUDB:cmp1_status_reg\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:cmp2_status_reg\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:final_kill_reg\\R\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \SERVO_PWM:PWMUDB:cs_addr_0\ to \SERVO_PWM:PWMUDB:runmode_enable\\R\
Aliasing \SERVO_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \SERVO_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \COMP:clock\ to zero
Aliasing \VDAC:Net_83\ to zero
Aliasing \VDAC:Net_81\ to zero
Aliasing \VDAC:Net_82\ to zero
Aliasing Net_2127 to zero
Aliasing Net_3039 to one
Aliasing \COUNTER:MODULE_10:g2:a0:a_23\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_22\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_21\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_20\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_19\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_18\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_17\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_16\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_15\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_14\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_13\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_12\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_11\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_10\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_9\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:a_8\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_3649_7 to zero
Aliasing Net_3649_6 to one
Aliasing Net_3649_5 to one
Aliasing Net_3649_4 to zero
Aliasing Net_3649_3 to zero
Aliasing Net_3649_2 to one
Aliasing Net_3649_1 to zero
Aliasing Net_3649_0 to zero
Aliasing \VID_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \VID_TIMER:TimerUDB:ctrl_cmode_0\ to one
Aliasing \VID_TIMER:TimerUDB:trigger_enable\ to one
Aliasing \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \VID_TIMER:TimerUDB:sIntCapCount:MODIN13_1\ to \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_1\
Aliasing \VID_TIMER:TimerUDB:sIntCapCount:MODIN13_0\ to \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_0\
Aliasing \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \VID_TIMER:TimerUDB:status_6\ to zero
Aliasing \VID_TIMER:TimerUDB:status_5\ to zero
Aliasing \VID_TIMER:TimerUDB:status_4\ to zero
Aliasing \VID_TIMER:TimerUDB:status_0\ to \VID_TIMER:TimerUDB:tc_i\
Aliasing MODIN14_7 to \COUNTER:MODIN10_7\
Aliasing MODIN14_6 to \COUNTER:MODIN10_6\
Aliasing MODIN14_5 to \COUNTER:MODIN10_5\
Aliasing MODIN14_4 to \COUNTER:MODIN10_4\
Aliasing MODIN14_3 to \COUNTER:MODIN10_3\
Aliasing MODIN14_2 to \COUNTER:MODIN10_2\
Aliasing MODIN14_1 to \COUNTER:MODIN10_1\
Aliasing MODIN14_0 to \COUNTER:MODIN10_0\
Aliasing \MODULE_13:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \TIMER:TimerUDB:hwEnable_reg\\D\ to \TIMER:TimerUDB:run_mode\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \SERVO_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \SERVO_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \SERVO_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \SERVO_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \SERVO_PWM:PWMUDB:prevCompare1\\D\ to \SERVO_PWM:PWMUDB:pwm_temp\
Aliasing \SERVO_PWM:PWMUDB:tc_i_reg\\D\ to \SERVO_PWM:PWMUDB:status_2\
Aliasing \VID_TIMER:TimerUDB:hwEnable_reg\\D\ to \VID_TIMER:TimerUDB:run_mode\
Removing Rhs of wire Net_2766[1] = \TIMER:Net_55\[2]
Removing Lhs of wire \TIMER:TimerUDB:ctrl_enable\[21] = \TIMER:TimerUDB:control_7\[13]
Removing Lhs of wire \TIMER:TimerUDB:ctrl_cmode_1\[23] = one[7]
Removing Lhs of wire \TIMER:TimerUDB:ctrl_cmode_0\[24] = zero[12]
Removing Lhs of wire \TIMER:TimerUDB:ctrl_ic_1\[27] = \TIMER:TimerUDB:control_1\[19]
Removing Lhs of wire \TIMER:TimerUDB:ctrl_ic_0\[28] = \TIMER:TimerUDB:control_0\[20]
Removing Rhs of wire \TIMER:TimerUDB:timer_enable\[33] = \TIMER:TimerUDB:runmode_enable\[107]
Removing Rhs of wire \TIMER:TimerUDB:run_mode\[34] = \TIMER:TimerUDB:hwEnable\[35]
Removing Lhs of wire \TIMER:TimerUDB:run_mode\[34] = \TIMER:TimerUDB:control_7\[13]
Removing Lhs of wire \TIMER:TimerUDB:trigger_enable\[37] = one[7]
Removing Lhs of wire \TIMER:TimerUDB:tc_i\[39] = \TIMER:TimerUDB:status_tc\[36]
Removing Lhs of wire Net_2767[45] = zero[12]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[46] = \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[85]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[47] = \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[102]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[49] = \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[103]
Removing Lhs of wire \TIMER:TimerUDB:capt_fifo_load_int\[51] = \TIMER:TimerUDB:capt_int_temp\[50]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[52] = MODIN1_1[53]
Removing Rhs of wire MODIN1_1[53] = \TIMER:TimerUDB:int_capt_count_1\[44]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[54] = MODIN1_0[55]
Removing Rhs of wire MODIN1_0[55] = \TIMER:TimerUDB:int_capt_count_0\[48]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[56] = MODIN2_1[57]
Removing Rhs of wire MODIN2_1[57] = \TIMER:TimerUDB:control_1\[19]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[58] = MODIN2_0[59]
Removing Rhs of wire MODIN2_0[59] = \TIMER:TimerUDB:control_0\[20]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[60] = MODIN1_1[53]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[61] = MODIN1_0[55]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[62] = MODIN2_1[57]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[63] = MODIN2_0[59]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[64] = MODIN1_1[53]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[65] = MODIN1_0[55]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[66] = MODIN2_1[57]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[67] = MODIN2_0[59]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[70] = one[7]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[71] = \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[69]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[73] = \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[72]
Removing Rhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[85] = \TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[74]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[96] = MODIN1_1[53]
Removing Lhs of wire MODIN3_1[97] = MODIN1_1[53]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[98] = MODIN1_0[55]
Removing Lhs of wire MODIN3_0[99] = MODIN1_0[55]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[105] = one[7]
Removing Lhs of wire \TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[106] = one[7]
Removing Lhs of wire \TIMER:TimerUDB:status_6\[109] = zero[12]
Removing Lhs of wire \TIMER:TimerUDB:status_5\[110] = zero[12]
Removing Lhs of wire \TIMER:TimerUDB:status_4\[111] = zero[12]
Removing Lhs of wire \TIMER:TimerUDB:status_0\[112] = \TIMER:TimerUDB:status_tc\[36]
Removing Lhs of wire \TIMER:TimerUDB:status_1\[113] = \TIMER:TimerUDB:capt_int_temp\[50]
Removing Rhs of wire \TIMER:TimerUDB:status_2\[114] = \TIMER:TimerUDB:fifo_full\[115]
Removing Rhs of wire \TIMER:TimerUDB:status_3\[116] = \TIMER:TimerUDB:fifo_nempty\[117]
Removing Lhs of wire \TIMER:TimerUDB:cs_addr_2\[119] = zero[12]
Removing Lhs of wire \TIMER:TimerUDB:cs_addr_1\[120] = \TIMER:TimerUDB:trig_reg\[108]
Removing Lhs of wire \TIMER:TimerUDB:cs_addr_0\[121] = \TIMER:TimerUDB:per_zero\[38]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[217] = \PWM:PWMUDB:control_7\[209]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[227] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[228] = \PWM:PWMUDB:control_7\[209]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[232] = one[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[234] = zero[12]
Removing Lhs of wire Net_16[235] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[236] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[237] = \PWM:PWMUDB:runmode_enable\[233]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[241] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[242] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[243] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[244] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[247] = one[7]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[251] = \PWM:PWMUDB:MODULE_3:g2:a0:s_1\[538]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[253] = \PWM:PWMUDB:MODULE_3:g2:a0:s_0\[539]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[254] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[255] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[256] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[257] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:status_6\[260] = zero[12]
Removing Rhs of wire \PWM:PWMUDB:status_5\[261] = \PWM:PWMUDB:final_kill_reg\[275]
Removing Lhs of wire \PWM:PWMUDB:status_4\[262] = zero[12]
Removing Rhs of wire \PWM:PWMUDB:status_3\[263] = \PWM:PWMUDB:fifo_full\[282]
Removing Rhs of wire \PWM:PWMUDB:status_1\[265] = \PWM:PWMUDB:cmp2_status_reg\[274]
Removing Rhs of wire \PWM:PWMUDB:status_0\[266] = \PWM:PWMUDB:cmp1_status_reg\[273]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[271] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[272] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[276] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[277] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[278] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[279] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[280] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[281] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[283] = \PWM:PWMUDB:tc_i\[239]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[284] = \PWM:PWMUDB:runmode_enable\[233]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[285] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:compare1\[366] = \PWM:PWMUDB:cmp1_less\[337]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[371] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[373] = zero[12]
Removing Rhs of wire \PWM:Net_96\[376] = \PWM:PWMUDB:pwm_i_reg\[368]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[379] = \PWM:PWMUDB:cmp1\[269]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_23\[420] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_22\[421] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_21\[422] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_20\[423] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_19\[424] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_18\[425] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_17\[426] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_16\[427] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_15\[428] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_14\[429] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_13\[430] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_12\[431] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_11\[432] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_10\[433] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_9\[434] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_8\[435] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_7\[436] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_6\[437] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_5\[438] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_4\[439] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_3\[440] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_2\[441] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_1\[442] = \PWM:PWMUDB:MODIN4_1\[443]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_1\[443] = \PWM:PWMUDB:dith_count_1\[250]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_0\[444] = \PWM:PWMUDB:MODIN4_0\[445]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_0\[445] = \PWM:PWMUDB:dith_count_0\[252]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[577] = one[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[578] = one[7]
Removing Rhs of wire Net_2768[579] = \PWM:Net_96\[376]
Removing Lhs of wire tmpOE__motor_net_0[587] = one[7]
Removing Lhs of wire tmpOE__HE_net_0[593] = one[7]
Removing Lhs of wire \UART:Net_61\[600] = \UART:Net_9\[599]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[604] = zero[12]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[605] = zero[12]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[606] = zero[12]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[607] = zero[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[608] = zero[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[609] = zero[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[610] = zero[12]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[611] = zero[12]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[623] = \UART:BUART:tx_bitclk_dp\[659]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[669] = \UART:BUART:tx_counter_dp\[660]
Removing Lhs of wire \UART:BUART:tx_status_6\[670] = zero[12]
Removing Lhs of wire \UART:BUART:tx_status_5\[671] = zero[12]
Removing Lhs of wire \UART:BUART:tx_status_4\[672] = zero[12]
Removing Lhs of wire \UART:BUART:tx_status_1\[674] = \UART:BUART:tx_fifo_empty\[637]
Removing Lhs of wire \UART:BUART:tx_status_3\[676] = \UART:BUART:tx_fifo_notfull\[636]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[736] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_1\[744] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\[755]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_0\[746] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\[756]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[747] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[772]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[748] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[786]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_1\[749] = \UART:BUART:sRX:s23Poll:MODIN5_1\[750]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[750] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_0\[751] = \UART:BUART:sRX:s23Poll:MODIN5_0\[752]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[752] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[758] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[759] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[760] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_1\[761] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[762] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_0\[763] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[764] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[765] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[766] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[767] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[768] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[769] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[774] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_1\[775] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[776] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_0\[777] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[778] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[779] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[780] = \UART:BUART:pollcount_1\[742]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[781] = \UART:BUART:pollcount_0\[745]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[782] = one[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[783] = zero[12]
Removing Lhs of wire \UART:BUART:rx_status_1\[790] = zero[12]
Removing Rhs of wire \UART:BUART:rx_status_2\[791] = \UART:BUART:rx_parity_error_status\[792]
Removing Rhs of wire \UART:BUART:rx_status_3\[793] = \UART:BUART:rx_stop_bit_error\[794]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[804] = \UART:BUART:sRX:MODULE_7:g2:a0:lta_0\[853]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\[808] = \UART:BUART:sRX:MODULE_8:g1:a0:xneq\[875]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\[809] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\[810] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\[811] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\[812] = \UART:BUART:sRX:MODIN8_6\[813]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_6\[813] = \UART:BUART:rx_count_6\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_2\[814] = \UART:BUART:sRX:MODIN8_5\[815]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_5\[815] = \UART:BUART:rx_count_5\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_1\[816] = \UART:BUART:sRX:MODIN8_4\[817]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_4\[817] = \UART:BUART:rx_count_4\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_0\[818] = \UART:BUART:sRX:MODIN8_3\[819]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_3\[819] = \UART:BUART:rx_count_3\[734]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\[820] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\[821] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\[822] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\[823] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\[824] = one[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\[825] = one[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\[826] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_6\[827] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_5\[828] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_4\[829] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_3\[830] = \UART:BUART:rx_count_6\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_2\[831] = \UART:BUART:rx_count_5\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_1\[832] = \UART:BUART:rx_count_4\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_0\[833] = \UART:BUART:rx_count_3\[734]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_6\[834] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_5\[835] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_4\[836] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_3\[837] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_2\[838] = one[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_1\[839] = one[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_0\[840] = zero[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:newa_0\[855] = \UART:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:newb_0\[856] = \UART:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:dataa_0\[857] = \UART:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:datab_0\[858] = \UART:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[859] = \UART:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[860] = \UART:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[862] = one[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[863] = \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[864] = \UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire tmpOE__Rx_1_net_0[886] = one[7]
Removing Lhs of wire tmpOE__Tx_1_net_0[891] = one[7]
Removing Lhs of wire tmpOE__SERVO_net_0[897] = one[7]
Removing Rhs of wire Net_1457[898] = \SERVO_PWM:Net_96\[1096]
Removing Rhs of wire Net_1457[898] = \SERVO_PWM:PWMUDB:pwm_i_reg\[1088]
Removing Lhs of wire tmpOE__RAW_VIDEO_net_0[904] = one[7]
Removing Lhs of wire tmpOE__CSYNC_IN_net_0[913] = one[7]
Removing Lhs of wire tmpOE__VSYNC_IN_net_0[919] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:ctrl_enable\[937] = \SERVO_PWM:PWMUDB:control_7\[929]
Removing Lhs of wire \SERVO_PWM:PWMUDB:hwCapture\[947] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:hwEnable\[948] = \SERVO_PWM:PWMUDB:control_7\[929]
Removing Lhs of wire \SERVO_PWM:PWMUDB:trig_out\[952] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:runmode_enable\\R\[954] = zero[12]
Removing Lhs of wire Net_2753[955] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:runmode_enable\\S\[956] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_enable\[957] = \SERVO_PWM:PWMUDB:runmode_enable\[953]
Removing Lhs of wire \SERVO_PWM:PWMUDB:ltch_kill_reg\\R\[961] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:ltch_kill_reg\\S\[962] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:min_kill_reg\\R\[963] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:min_kill_reg\\S\[964] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_kill\[967] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_1\[971] = \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_1\[1258]
Removing Lhs of wire \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_9_0\[973] = \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_0\[1259]
Removing Lhs of wire \SERVO_PWM:PWMUDB:dith_count_1\\R\[974] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:dith_count_1\\S\[975] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:dith_count_0\\R\[976] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:dith_count_0\\S\[977] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:status_6\[980] = zero[12]
Removing Rhs of wire \SERVO_PWM:PWMUDB:status_5\[981] = \SERVO_PWM:PWMUDB:final_kill_reg\[995]
Removing Lhs of wire \SERVO_PWM:PWMUDB:status_4\[982] = zero[12]
Removing Rhs of wire \SERVO_PWM:PWMUDB:status_3\[983] = \SERVO_PWM:PWMUDB:fifo_full\[1002]
Removing Rhs of wire \SERVO_PWM:PWMUDB:status_1\[985] = \SERVO_PWM:PWMUDB:cmp2_status_reg\[994]
Removing Rhs of wire \SERVO_PWM:PWMUDB:status_0\[986] = \SERVO_PWM:PWMUDB:cmp1_status_reg\[993]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp2_status\[991] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp2\[992] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp1_status_reg\\R\[996] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp1_status_reg\\S\[997] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp2_status_reg\\R\[998] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp2_status_reg\\S\[999] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_kill_reg\\R\[1000] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_kill_reg\\S\[1001] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cs_addr_2\[1003] = \SERVO_PWM:PWMUDB:tc_i\[959]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cs_addr_1\[1004] = \SERVO_PWM:PWMUDB:runmode_enable\[953]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cs_addr_0\[1005] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:compare1\[1086] = \SERVO_PWM:PWMUDB:cmp1_less\[1057]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm1_i\[1091] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm2_i\[1093] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm_temp\[1099] = \SERVO_PWM:PWMUDB:cmp1\[989]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_23\[1140] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_22\[1141] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_21\[1142] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_20\[1143] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_19\[1144] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_18\[1145] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_17\[1146] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_16\[1147] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_15\[1148] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_14\[1149] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_13\[1150] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_12\[1151] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_11\[1152] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_10\[1153] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_9\[1154] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_8\[1155] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_7\[1156] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_6\[1157] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_5\[1158] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_4\[1159] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_3\[1160] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_2\[1161] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_1\[1162] = \SERVO_PWM:PWMUDB:MODIN9_1\[1163]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODIN9_1\[1163] = \SERVO_PWM:PWMUDB:dith_count_1\[970]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:a_0\[1164] = \SERVO_PWM:PWMUDB:MODIN9_0\[1165]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODIN9_0\[1165] = \SERVO_PWM:PWMUDB:dith_count_0\[972]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1297] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1298] = one[7]
Removing Lhs of wire \COMP:clock\[1306] = zero[12]
Removing Rhs of wire Net_2152[1308] = \COMP:Net_9\[1309]
Removing Lhs of wire \VDAC:Net_83\[1311] = zero[12]
Removing Lhs of wire \VDAC:Net_81\[1312] = zero[12]
Removing Lhs of wire \VDAC:Net_82\[1313] = zero[12]
Removing Lhs of wire Net_2127[1323] = zero[12]
Removing Rhs of wire Net_3790[1325] = \GLITCHFILTER:genblk1[0]:last_state\[1324]
Removing Lhs of wire Net_3039[1329] = one[7]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_7\[1330] = \COUNTER:MODULE_10:g2:a0:s_7\[1497]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_6\[1332] = \COUNTER:MODULE_10:g2:a0:s_6\[1498]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_5\[1334] = \COUNTER:MODULE_10:g2:a0:s_5\[1499]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_4\[1336] = \COUNTER:MODULE_10:g2:a0:s_4\[1500]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_3\[1338] = \COUNTER:MODULE_10:g2:a0:s_3\[1501]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_2\[1340] = \COUNTER:MODULE_10:g2:a0:s_2\[1502]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_1\[1342] = \COUNTER:MODULE_10:g2:a0:s_1\[1503]
Removing Lhs of wire \COUNTER:add_vi_vv_MODGEN_10_0\[1344] = \COUNTER:MODULE_10:g2:a0:s_0\[1504]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_23\[1385] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_22\[1386] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_21\[1387] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_20\[1388] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_19\[1389] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_18\[1390] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_17\[1391] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_16\[1392] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_15\[1393] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_14\[1394] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_13\[1395] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_12\[1396] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_11\[1397] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_10\[1398] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_9\[1399] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_8\[1400] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_7\[1401] = \COUNTER:MODIN10_7\[1402]
Removing Lhs of wire \COUNTER:MODIN10_7\[1402] = Net_3647_7[1327]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_6\[1403] = \COUNTER:MODIN10_6\[1404]
Removing Lhs of wire \COUNTER:MODIN10_6\[1404] = Net_3647_6[1331]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_5\[1405] = \COUNTER:MODIN10_5\[1406]
Removing Lhs of wire \COUNTER:MODIN10_5\[1406] = Net_3647_5[1333]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_4\[1407] = \COUNTER:MODIN10_4\[1408]
Removing Lhs of wire \COUNTER:MODIN10_4\[1408] = Net_3647_4[1335]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_3\[1409] = \COUNTER:MODIN10_3\[1410]
Removing Lhs of wire \COUNTER:MODIN10_3\[1410] = Net_3647_3[1337]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_2\[1411] = \COUNTER:MODIN10_2\[1412]
Removing Lhs of wire \COUNTER:MODIN10_2\[1412] = Net_3647_2[1339]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_1\[1413] = \COUNTER:MODIN10_1\[1414]
Removing Lhs of wire \COUNTER:MODIN10_1\[1414] = Net_3647_1[1341]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:a_0\[1415] = \COUNTER:MODIN10_0\[1416]
Removing Lhs of wire \COUNTER:MODIN10_0\[1416] = Net_3647_0[1343]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1542] = one[7]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1543] = one[7]
Removing Rhs of wire Net_3791[1544] = cmp_vv_vv_MODGEN_11[1545]
Removing Rhs of wire Net_3791[1544] = \MODULE_13:g1:a0:xeq\[1876]
Removing Rhs of wire Net_3791[1544] = \MODULE_13:g1:a0:gx:u0:aeqb_1\[1839]
Removing Lhs of wire Net_3649_7[1546] = zero[12]
Removing Lhs of wire Net_3649_6[1547] = one[7]
Removing Lhs of wire Net_3649_5[1548] = one[7]
Removing Lhs of wire Net_3649_4[1549] = zero[12]
Removing Lhs of wire Net_3649_3[1550] = zero[12]
Removing Lhs of wire Net_3649_2[1551] = one[7]
Removing Lhs of wire Net_3649_1[1552] = zero[12]
Removing Lhs of wire Net_3649_0[1553] = zero[12]
Removing Rhs of wire Net_4080[1557] = \VID_TIMER:Net_55\[1558]
Removing Lhs of wire \VID_TIMER:TimerUDB:ctrl_enable\[1574] = \VID_TIMER:TimerUDB:control_7\[1566]
Removing Lhs of wire \VID_TIMER:TimerUDB:ctrl_cmode_1\[1576] = zero[12]
Removing Lhs of wire \VID_TIMER:TimerUDB:ctrl_cmode_0\[1577] = one[7]
Removing Lhs of wire \VID_TIMER:TimerUDB:ctrl_ic_1\[1580] = \VID_TIMER:TimerUDB:control_1\[1572]
Removing Lhs of wire \VID_TIMER:TimerUDB:ctrl_ic_0\[1581] = \VID_TIMER:TimerUDB:control_0\[1573]
Removing Rhs of wire \VID_TIMER:TimerUDB:timer_enable\[1585] = \VID_TIMER:TimerUDB:runmode_enable\[1658]
Removing Rhs of wire \VID_TIMER:TimerUDB:run_mode\[1586] = \VID_TIMER:TimerUDB:hwEnable\[1587]
Removing Lhs of wire \VID_TIMER:TimerUDB:run_mode\[1586] = \VID_TIMER:TimerUDB:control_7\[1566]
Removing Lhs of wire \VID_TIMER:TimerUDB:trigger_enable\[1589] = one[7]
Removing Lhs of wire \VID_TIMER:TimerUDB:tc_i\[1591] = \VID_TIMER:TimerUDB:status_tc\[1588]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_12\[1597] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[1636]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_1\[1598] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[1653]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_13_0\[1600] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[1654]
Removing Lhs of wire \VID_TIMER:TimerUDB:capt_fifo_load_int\[1602] = \VID_TIMER:TimerUDB:capt_int_temp\[1601]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[1603] = \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_1\[1604]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_1\[1604] = \VID_TIMER:TimerUDB:int_capt_count_1\[1596]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[1605] = \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_0\[1606]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN11_0\[1606] = \VID_TIMER:TimerUDB:int_capt_count_0\[1599]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[1607] = \VID_TIMER:TimerUDB:sIntCapCount:MODIN12_1\[1608]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN12_1\[1608] = \VID_TIMER:TimerUDB:control_1\[1572]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[1609] = \VID_TIMER:TimerUDB:sIntCapCount:MODIN12_0\[1610]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN12_0\[1610] = \VID_TIMER:TimerUDB:control_0\[1573]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[1611] = \VID_TIMER:TimerUDB:int_capt_count_1\[1596]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[1612] = \VID_TIMER:TimerUDB:int_capt_count_0\[1599]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[1613] = \VID_TIMER:TimerUDB:control_1\[1572]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[1614] = \VID_TIMER:TimerUDB:control_0\[1573]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[1615] = \VID_TIMER:TimerUDB:int_capt_count_1\[1596]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[1616] = \VID_TIMER:TimerUDB:int_capt_count_0\[1599]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[1617] = \VID_TIMER:TimerUDB:control_1\[1572]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[1618] = \VID_TIMER:TimerUDB:control_0\[1573]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[1621] = one[7]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[1622] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1620]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[1624] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[1623]
Removing Rhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[1636] = \VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[1625]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[1647] = \VID_TIMER:TimerUDB:int_capt_count_1\[1596]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN13_1\[1648] = \VID_TIMER:TimerUDB:int_capt_count_1\[1596]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[1649] = \VID_TIMER:TimerUDB:int_capt_count_0\[1599]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODIN13_0\[1650] = \VID_TIMER:TimerUDB:int_capt_count_0\[1599]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1656] = one[7]
Removing Lhs of wire \VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1657] = one[7]
Removing Lhs of wire \VID_TIMER:TimerUDB:status_6\[1660] = zero[12]
Removing Lhs of wire \VID_TIMER:TimerUDB:status_5\[1661] = zero[12]
Removing Lhs of wire \VID_TIMER:TimerUDB:status_4\[1662] = zero[12]
Removing Lhs of wire \VID_TIMER:TimerUDB:status_0\[1663] = \VID_TIMER:TimerUDB:status_tc\[1588]
Removing Lhs of wire \VID_TIMER:TimerUDB:status_1\[1664] = \VID_TIMER:TimerUDB:capt_int_temp\[1601]
Removing Rhs of wire \VID_TIMER:TimerUDB:status_2\[1665] = \VID_TIMER:TimerUDB:fifo_full\[1666]
Removing Rhs of wire \VID_TIMER:TimerUDB:status_3\[1667] = \VID_TIMER:TimerUDB:fifo_nempty\[1668]
Removing Lhs of wire \VID_TIMER:TimerUDB:cs_addr_2\[1670] = Net_3863[1326]
Removing Lhs of wire \VID_TIMER:TimerUDB:cs_addr_1\[1671] = \VID_TIMER:TimerUDB:trig_reg\[1659]
Removing Lhs of wire \VID_TIMER:TimerUDB:cs_addr_0\[1672] = \VID_TIMER:TimerUDB:per_zero\[1590]
Removing Lhs of wire \MODULE_13:g1:a0:newa_7\[1757] = Net_3647_7[1327]
Removing Lhs of wire MODIN14_7[1758] = Net_3647_7[1327]
Removing Lhs of wire \MODULE_13:g1:a0:newa_6\[1759] = Net_3647_6[1331]
Removing Lhs of wire MODIN14_6[1760] = Net_3647_6[1331]
Removing Lhs of wire \MODULE_13:g1:a0:newa_5\[1761] = Net_3647_5[1333]
Removing Lhs of wire MODIN14_5[1762] = Net_3647_5[1333]
Removing Lhs of wire \MODULE_13:g1:a0:newa_4\[1763] = Net_3647_4[1335]
Removing Lhs of wire MODIN14_4[1764] = Net_3647_4[1335]
Removing Lhs of wire \MODULE_13:g1:a0:newa_3\[1765] = Net_3647_3[1337]
Removing Lhs of wire MODIN14_3[1766] = Net_3647_3[1337]
Removing Lhs of wire \MODULE_13:g1:a0:newa_2\[1767] = Net_3647_2[1339]
Removing Lhs of wire MODIN14_2[1768] = Net_3647_2[1339]
Removing Lhs of wire \MODULE_13:g1:a0:newa_1\[1769] = Net_3647_1[1341]
Removing Lhs of wire MODIN14_1[1770] = Net_3647_1[1341]
Removing Lhs of wire \MODULE_13:g1:a0:newa_0\[1771] = Net_3647_0[1343]
Removing Lhs of wire MODIN14_0[1772] = Net_3647_0[1343]
Removing Lhs of wire \MODULE_13:g1:a0:newb_7\[1773] = MODIN15_7[1774]
Removing Lhs of wire MODIN15_7[1774] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:newb_6\[1775] = MODIN15_6[1776]
Removing Lhs of wire MODIN15_6[1776] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:newb_5\[1777] = MODIN15_5[1778]
Removing Lhs of wire MODIN15_5[1778] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:newb_4\[1779] = MODIN15_4[1780]
Removing Lhs of wire MODIN15_4[1780] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:newb_3\[1781] = MODIN15_3[1782]
Removing Lhs of wire MODIN15_3[1782] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:newb_2\[1783] = MODIN15_2[1784]
Removing Lhs of wire MODIN15_2[1784] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:newb_1\[1785] = MODIN15_1[1786]
Removing Lhs of wire MODIN15_1[1786] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:newb_0\[1787] = MODIN15_0[1788]
Removing Lhs of wire MODIN15_0[1788] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_7\[1789] = Net_3647_7[1327]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_6\[1790] = Net_3647_6[1331]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_5\[1791] = Net_3647_5[1333]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_4\[1792] = Net_3647_4[1335]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_3\[1793] = Net_3647_3[1337]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_2\[1794] = Net_3647_2[1339]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_1\[1795] = Net_3647_1[1341]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_0\[1796] = Net_3647_0[1343]
Removing Lhs of wire \MODULE_13:g1:a0:datab_7\[1797] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:datab_6\[1798] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:datab_5\[1799] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:datab_4\[1800] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:datab_3\[1801] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:datab_2\[1802] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:datab_1\[1803] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:datab_0\[1804] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_7\[1805] = Net_3647_7[1327]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_6\[1806] = Net_3647_6[1331]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_5\[1807] = Net_3647_5[1333]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_4\[1808] = Net_3647_4[1335]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_3\[1809] = Net_3647_3[1337]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_2\[1810] = Net_3647_2[1339]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_1\[1811] = Net_3647_1[1341]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_0\[1812] = Net_3647_0[1343]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_7\[1813] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_6\[1814] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_5\[1815] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_4\[1816] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_3\[1817] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_2\[1818] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_1\[1819] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_0\[1820] = zero[12]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:aeqb_0\[1829] = one[7]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eq_0\[1830] = \MODULE_13:g1:a0:gx:u0:xnor_array_0\[1828]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eqi_0\[1838] = \MODULE_13:g1:a0:gx:u0:eq_7\[1837]
Removing Lhs of wire \TIMER:TimerUDB:capture_last\\D\[1887] = Net_2752[30]
Removing Lhs of wire \TIMER:TimerUDB:tc_reg_i\\D\[1888] = \TIMER:TimerUDB:status_tc\[36]
Removing Lhs of wire \TIMER:TimerUDB:hwEnable_reg\\D\[1889] = \TIMER:TimerUDB:control_7\[13]
Removing Lhs of wire \TIMER:TimerUDB:capture_out_reg_i\\D\[1890] = \TIMER:TimerUDB:capt_fifo_load\[32]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1894] = one[7]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1895] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1896] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1899] = one[7]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1902] = \PWM:PWMUDB:cmp1\[269]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1903] = \PWM:PWMUDB:cmp1_status\[270]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1904] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1906] = \PWM:PWMUDB:pwm_i\[369]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1907] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1908] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1909] = \PWM:PWMUDB:status_2\[264]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1910] = zero[12]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1925] = \UART:BUART:rx_bitclk_pre\[725]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1934] = \UART:BUART:rx_parity_error_pre\[802]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1935] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:min_kill_reg\\D\[1939] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:prevCapture\\D\[1940] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:trig_last\\D\[1941] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:ltch_kill_reg\\D\[1944] = one[7]
Removing Lhs of wire \SERVO_PWM:PWMUDB:prevCompare1\\D\[1947] = \SERVO_PWM:PWMUDB:cmp1\[989]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp1_status_reg\\D\[1948] = \SERVO_PWM:PWMUDB:cmp1_status\[990]
Removing Lhs of wire \SERVO_PWM:PWMUDB:cmp2_status_reg\\D\[1949] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm_i_reg\\D\[1951] = \SERVO_PWM:PWMUDB:pwm_i\[1089]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm1_i_reg\\D\[1952] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:pwm2_i_reg\\D\[1953] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:tc_i_reg\\D\[1954] = \SERVO_PWM:PWMUDB:status_2\[984]
Removing Lhs of wire \VID_TIMER:TimerUDB:capture_last\\D\[1967] = Net_3980[1554]
Removing Lhs of wire \VID_TIMER:TimerUDB:tc_reg_i\\D\[1968] = \VID_TIMER:TimerUDB:status_tc\[1588]
Removing Lhs of wire \VID_TIMER:TimerUDB:hwEnable_reg\\D\[1969] = \VID_TIMER:TimerUDB:control_7\[1566]
Removing Lhs of wire \VID_TIMER:TimerUDB:capture_out_reg_i\\D\[1970] = \VID_TIMER:TimerUDB:capt_fifo_load\[1584]

------------------------------------------------------
Aliased 0 equations, 506 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\TIMER:TimerUDB:fifo_load_polarized\' (cost = 1):
\TIMER:TimerUDB:fifo_load_polarized\ <= ((not Net_2752 and \TIMER:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\TIMER:TimerUDB:timer_enable\' (cost = 0):
\TIMER:TimerUDB:timer_enable\ <= (\TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TIMER:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN1_1 and not MODIN2_1)
	OR (MODIN1_1 and MODIN2_1));

Note:  Expanding virtual equation for '\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN1_0 and not MODIN2_0)
	OR (MODIN1_0 and MODIN2_0));

Note:  Expanding virtual equation for '\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not MODIN1_1 and not MODIN1_0 and not MODIN2_1 and not MODIN2_0)
	OR (not MODIN1_1 and not MODIN2_1 and MODIN1_0 and MODIN2_0)
	OR (not MODIN1_0 and not MODIN2_0 and MODIN1_1 and MODIN2_1)
	OR (MODIN1_1 and MODIN1_0 and MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\TIMER:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not MODIN1_1 and not MODIN1_0 and not MODIN2_1 and not MODIN2_0)
	OR (not MODIN1_1 and not MODIN2_1 and MODIN1_0 and MODIN2_0)
	OR (not MODIN1_0 and not MODIN2_0 and MODIN1_1 and MODIN2_1)
	OR (MODIN1_1 and MODIN1_0 and MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:cmp1\' (cost = 0):
\SERVO_PWM:PWMUDB:cmp1\ <= (\SERVO_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SERVO_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \SERVO_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\SERVO_PWM:PWMUDB:dith_count_1\ and \SERVO_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_2152' (cost = 0):
Net_2152 <= (not \COMP:Net_1\);

Note:  Expanding virtual equation for '\GLITCHFILTER:genblk1[0]:or_term\' (cost = 4):
\GLITCHFILTER:genblk1[0]:or_term\ <= (\GLITCHFILTER:genblk1[0]:samples_0\
	OR \GLITCHFILTER:genblk1[0]:samples_1\
	OR \GLITCHFILTER:genblk1[0]:samples_2\
	OR not \COMP:Net_1\);

Note:  Expanding virtual equation for '\GLITCHFILTER:genblk1[0]:and_term\' (cost = 1):
\GLITCHFILTER:genblk1[0]:and_term\ <= ((not \COMP:Net_1\ and \GLITCHFILTER:genblk1[0]:samples_2\ and \GLITCHFILTER:genblk1[0]:samples_1\ and \GLITCHFILTER:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for 'Net_3863' (cost = 0):
Net_3863 <= (not Net_3862);

Note:  Expanding virtual equation for 'Net_3041' (cost = 0):
Net_3041 <= (not Net_3229);

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_3647_0);

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_0\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:s_0\ <= (not Net_3647_0);

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:timer_enable\' (cost = 0):
\VID_TIMER:TimerUDB:timer_enable\ <= (\VID_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not \VID_TIMER:TimerUDB:control_1\ and not \VID_TIMER:TimerUDB:int_capt_count_1\)
	OR (\VID_TIMER:TimerUDB:control_1\ and \VID_TIMER:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \VID_TIMER:TimerUDB:control_0\ and not \VID_TIMER:TimerUDB:int_capt_count_0\)
	OR (\VID_TIMER:TimerUDB:control_0\ and \VID_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not \VID_TIMER:TimerUDB:control_1\ and not \VID_TIMER:TimerUDB:control_0\ and not \VID_TIMER:TimerUDB:int_capt_count_1\ and not \VID_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \VID_TIMER:TimerUDB:control_1\ and not \VID_TIMER:TimerUDB:int_capt_count_1\ and \VID_TIMER:TimerUDB:control_0\ and \VID_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \VID_TIMER:TimerUDB:control_0\ and not \VID_TIMER:TimerUDB:int_capt_count_0\ and \VID_TIMER:TimerUDB:control_1\ and \VID_TIMER:TimerUDB:int_capt_count_1\)
	OR (\VID_TIMER:TimerUDB:control_1\ and \VID_TIMER:TimerUDB:control_0\ and \VID_TIMER:TimerUDB:int_capt_count_1\ and \VID_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not \VID_TIMER:TimerUDB:control_1\ and not \VID_TIMER:TimerUDB:control_0\ and not \VID_TIMER:TimerUDB:int_capt_count_1\ and not \VID_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \VID_TIMER:TimerUDB:control_1\ and not \VID_TIMER:TimerUDB:int_capt_count_1\ and \VID_TIMER:TimerUDB:control_0\ and \VID_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \VID_TIMER:TimerUDB:control_0\ and not \VID_TIMER:TimerUDB:int_capt_count_0\ and \VID_TIMER:TimerUDB:control_1\ and \VID_TIMER:TimerUDB:int_capt_count_1\)
	OR (\VID_TIMER:TimerUDB:control_1\ and \VID_TIMER:TimerUDB:control_0\ and \VID_TIMER:TimerUDB:int_capt_count_1\ and \VID_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VID_TIMER:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\' (cost = 0):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ <= (not \VID_TIMER:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_7\ <= (not Net_3647_7);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_6\ <= (Net_3647_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= (Net_3647_5);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= (not Net_3647_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_3\ <= (not Net_3647_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= (Net_3647_2);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= (not Net_3647_1);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= (not Net_3647_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not Net_3647_1 and not Net_3647_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_2\ <= ((not Net_3647_1 and not Net_3647_0 and Net_3647_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_3\ <= ((not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_4\ <= ((not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_5\ <= ((not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_5 and Net_3647_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_6\ <= ((not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_6 and Net_3647_5 and Net_3647_2));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_6\ <= (not Net_3647_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_3\ <= (Net_3647_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_4\ <= (Net_3647_3
	OR Net_3647_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_0\ <= (Net_3647_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_1\ <= (Net_3647_0
	OR Net_3647_1);


Substituting virtuals - pass 2:

Note:  Virtual signal \TIMER:TimerUDB:capt_fifo_load\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\TIMER:TimerUDB:capt_fifo_load\ <= ((not Net_2752 and \TIMER:TimerUDB:control_7\ and \TIMER:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 8):
add_vv_vv_MODGEN_2_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \SERVO_PWM:PWMUDB:dith_count_0\ and \SERVO_PWM:PWMUDB:dith_count_1\)
	OR (not \SERVO_PWM:PWMUDB:dith_count_1\ and \SERVO_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_1\' (cost = 2):
\COUNTER:MODULE_10:g2:a0:s_1\ <= ((not Net_3647_0 and Net_3647_1)
	OR (not Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_7\ <= ((not Net_3647_7 and not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_6 and Net_3647_5 and Net_3647_2));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\' (cost = 8):
\VID_TIMER:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ <= ((not \VID_TIMER:TimerUDB:int_capt_count_0\ and \VID_TIMER:TimerUDB:int_capt_count_1\)
	OR (not \VID_TIMER:TimerUDB:int_capt_count_1\ and \VID_TIMER:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_24 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_24 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_24 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_24 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_24 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_2\' (cost = 3):
\COUNTER:MODULE_10:g2:a0:s_2\ <= ((not Net_3647_1 and Net_3647_2)
	OR (not Net_3647_0 and Net_3647_2)
	OR (not Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_3791' (cost = 1):
Net_3791 <= ((not Net_3647_7 and not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3647_6 and Net_3647_5 and Net_3647_2));

Note:  Expanding virtual equation for 'Net_3980' (cost = 1):
Net_3980 <= ((not Net_3647_7 and not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and Net_3790 and Net_3647_6 and Net_3647_5 and Net_3647_2));

Note:  Expanding virtual equation for '\VID_TIMER:TimerUDB:fifo_load_polarized\' (cost = 1):
\VID_TIMER:TimerUDB:fifo_load_polarized\ <= ((not Net_3647_7 and not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and not \VID_TIMER:TimerUDB:capture_last\ and Net_3790 and Net_3647_6 and Net_3647_5 and Net_3647_2));

Note:  Virtual signal \VID_TIMER:TimerUDB:capt_fifo_load\ with ( cost: 186 or cost_inv: 11)  > 90 or with size: 1 > 102 has been made a (soft) node.
\VID_TIMER:TimerUDB:capt_fifo_load\ <= ((not Net_3647_7 and not Net_3647_4 and not Net_3647_3 and not Net_3647_1 and not Net_3647_0 and not \VID_TIMER:TimerUDB:capture_last\ and Net_3790 and Net_3647_6 and Net_3647_5 and Net_3647_2 and \VID_TIMER:TimerUDB:control_7\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_3\' (cost = 4):
\COUNTER:MODULE_10:g2:a0:s_3\ <= ((not Net_3647_2 and Net_3647_3)
	OR (not Net_3647_1 and Net_3647_3)
	OR (not Net_3647_0 and Net_3647_3)
	OR (not Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_4\' (cost = 5):
\COUNTER:MODULE_10:g2:a0:s_4\ <= ((not Net_3647_3 and Net_3647_4)
	OR (not Net_3647_2 and Net_3647_4)
	OR (not Net_3647_1 and Net_3647_4)
	OR (not Net_3647_0 and Net_3647_4)
	OR (not Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_3647_5 and Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_5\' (cost = 6):
\COUNTER:MODULE_10:g2:a0:s_5\ <= ((not Net_3647_4 and Net_3647_5)
	OR (not Net_3647_3 and Net_3647_5)
	OR (not Net_3647_2 and Net_3647_5)
	OR (not Net_3647_1 and Net_3647_5)
	OR (not Net_3647_0 and Net_3647_5)
	OR (not Net_3647_5 and Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_3647_6 and Net_3647_5 and Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_6\' (cost = 7):
\COUNTER:MODULE_10:g2:a0:s_6\ <= ((not Net_3647_5 and Net_3647_6)
	OR (not Net_3647_4 and Net_3647_6)
	OR (not Net_3647_3 and Net_3647_6)
	OR (not Net_3647_2 and Net_3647_6)
	OR (not Net_3647_1 and Net_3647_6)
	OR (not Net_3647_0 and Net_3647_6)
	OR (not Net_3647_6 and Net_3647_5 and Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\COUNTER:MODULE_10:g2:a0:s_7\' (cost = 8):
\COUNTER:MODULE_10:g2:a0:s_7\ <= ((not Net_3647_6 and Net_3647_7)
	OR (not Net_3647_5 and Net_3647_7)
	OR (not Net_3647_4 and Net_3647_7)
	OR (not Net_3647_3 and Net_3647_7)
	OR (not Net_3647_2 and Net_3647_7)
	OR (not Net_3647_1 and Net_3647_7)
	OR (not Net_3647_0 and Net_3647_7)
	OR (not Net_3647_7 and Net_3647_6 and Net_3647_5 and Net_3647_4 and Net_3647_3 and Net_3647_2 and Net_3647_1 and Net_3647_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 160 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \SERVO_PWM:PWMUDB:final_capture\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \SERVO_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \TIMER:TimerUDB:trig_reg\[108] = \TIMER:TimerUDB:control_7\[13]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[287] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[548] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[558] = zero[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[568] = zero[12]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[689] = \UART:BUART:rx_bitclk\[737]
Removing Lhs of wire \UART:BUART:rx_status_0\[788] = zero[12]
Removing Lhs of wire \UART:BUART:rx_status_6\[797] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_capture\[1007] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1268] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1278] = zero[12]
Removing Lhs of wire \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1288] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1513] = zero[12]
Removing Lhs of wire \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1523] = zero[12]
Removing Lhs of wire \VID_TIMER:TimerUDB:trig_reg\[1659] = \VID_TIMER:TimerUDB:control_7\[1566]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:gt_7\[1845] = Net_3647_7[1327]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1897] = \PWM:PWMUDB:control_7\[209]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1905] = zero[12]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1917] = \UART:BUART:tx_ctrl_mark_last\[680]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1929] = zero[12]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1930] = zero[12]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1932] = zero[12]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1933] = \UART:BUART:rx_markspace_pre\[801]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1938] = \UART:BUART:rx_parity_bit\[807]
Removing Lhs of wire \SERVO_PWM:PWMUDB:runmode_enable\\D\[1942] = \SERVO_PWM:PWMUDB:control_7\[929]
Removing Lhs of wire \SERVO_PWM:PWMUDB:final_kill_reg\\D\[1950] = zero[12]
Removing Lhs of wire \GLITCHFILTER:genblk1[0]:samples_2\\D\[1955] = \GLITCHFILTER:genblk1[0]:samples_1\[1320]
Removing Lhs of wire \GLITCHFILTER:genblk1[0]:samples_1\\D\[1956] = \GLITCHFILTER:genblk1[0]:samples_0\[1321]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_24 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_24 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 13s.628ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 01 November 2024 00:54:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files\wj8091\ClusterDownloads\ECE302_NavCode-main\ECE302_NavCode-main\ECE302_NavProject\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \SERVO_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \COUNTER:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_2\ kept \MODULE_13:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_2\ kept Net_3647_7
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_1\ kept \MODULE_13:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_1\ kept \MODULE_13:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_0\ kept \MODULE_13:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_0\ kept \MODULE_13:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SERVO_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_333
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=4, Signal=Net_4754
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SERVO_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \GLITCHFILTER:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \VID_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \SYNC:genblk1[0]:INST\:synccell.out
        Effective Clock: Clock_2
        Enable Signal: \SYNC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor(0)__PA ,
            pin_input => Net_2768 ,
            pad => motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HE(0)__PA ,
            fb => Net_2752 ,
            pad => HE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_24 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_28 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SERVO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SERVO(0)__PA ,
            pin_input => Net_1457 ,
            pad => SERVO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RAW_VIDEO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RAW_VIDEO(0)__PA ,
            analog_term => Net_1582 ,
            pad => RAW_VIDEO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSYNC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSYNC_IN(0)__PA ,
            fb => Net_5925 ,
            pad => CSYNC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC_IN(0)__PA ,
            fb => Net_3229 ,
            pad => VSYNC_IN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER:TimerUDB:control_7\ * !Net_2752 * 
              \TIMER:TimerUDB:capture_last\
        );
        Output = \TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER:TimerUDB:control_7\ * \TIMER:TimerUDB:per_zero\
        );
        Output = \TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_28, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_28 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_24 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SERVO_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:runmode_enable\ * \SERVO_PWM:PWMUDB:tc_i\
        );
        Output = \SERVO_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_3863, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3862
        );
        Output = Net_3863 (fanout=2)

    MacroCell: Name=\VID_TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3790 * !Net_3647_7 * Net_3647_6 * Net_3647_5 * !Net_3647_4 * 
              !Net_3647_3 * Net_3647_2 * !Net_3647_1 * !Net_3647_0 * 
              \VID_TIMER:TimerUDB:control_7\ * 
              !\VID_TIMER:TimerUDB:capture_last\
        );
        Output = \VID_TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VID_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VID_TIMER:TimerUDB:control_7\ * \VID_TIMER:TimerUDB:per_zero\
        );
        Output = \VID_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TIMER:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2752
        );
        Output = \TIMER:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN2_1 * 
              !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_0 * MODIN2_1
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_0 * !MODIN2_0
        );
        Output = MODIN1_1 (fanout=3)

    MacroCell: Name=MODIN1_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TIMER:TimerUDB:capt_fifo_load\
            + !MODIN1_1 * !MODIN1_0 * !MODIN2_1 * !MODIN2_0
            + MODIN1_1 * !MODIN1_0 * MODIN2_1 * !MODIN2_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \TIMER:TimerUDB:capt_fifo_load\ * !MODIN1_1 * !MODIN1_0 * 
              !MODIN2_1 * !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * !MODIN1_1 * MODIN1_0 * 
              !MODIN2_1 * MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * !MODIN1_0 * 
              MODIN2_1 * !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0 * 
              MODIN2_1 * MODIN2_0
        );
        Output = \TIMER:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2768, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_2768 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_24 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_24 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_24 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_24 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SERVO_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:control_7\
        );
        Output = \SERVO_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\SERVO_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = \SERVO_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\SERVO_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERVO_PWM:PWMUDB:prevCompare1\ * \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = \SERVO_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1457, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:runmode_enable\ * 
              \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1457 (fanout=1)

    MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GLITCHFILTER:genblk1[0]:samples_1\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GLITCHFILTER:genblk1[0]:samples_0\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\COMP:Net_1\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_3790, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\COMP:Net_1\ * \GLITCHFILTER:genblk1[0]:samples_2\ * 
              \GLITCHFILTER:genblk1[0]:samples_1\ * 
              \GLITCHFILTER:genblk1[0]:samples_0\ * !Net_3790
            + \COMP:Net_1\ * !\GLITCHFILTER:genblk1[0]:samples_2\ * 
              !\GLITCHFILTER:genblk1[0]:samples_1\ * 
              !\GLITCHFILTER:genblk1[0]:samples_0\ * Net_3790
        );
        Output = Net_3790 (fanout=3)

    MacroCell: Name=Net_3647_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_7
            + Net_3229 * Net_3647_6 * Net_3647_5 * Net_3647_4 * Net_3647_3 * 
              Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_7 (fanout=3)

    MacroCell: Name=Net_3647_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_6
            + Net_3229 * Net_3647_5 * Net_3647_4 * Net_3647_3 * Net_3647_2 * 
              Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_6 (fanout=4)

    MacroCell: Name=Net_3647_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_5
            + Net_3229 * Net_3647_4 * Net_3647_3 * Net_3647_2 * Net_3647_1 * 
              Net_3647_0
        );
        Output = Net_3647_5 (fanout=5)

    MacroCell: Name=Net_3647_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_4
            + Net_3229 * Net_3647_3 * Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_4 (fanout=6)

    MacroCell: Name=Net_3647_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_3
            + Net_3229 * Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_3 (fanout=7)

    MacroCell: Name=Net_3647_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_2
            + Net_3229 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_2 (fanout=8)

    MacroCell: Name=Net_3647_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              Net_3229 * !Net_3647_1 * Net_3647_0
            + Net_3229 * Net_3647_1 * !Net_3647_0
        );
        Output = Net_3647_1 (fanout=9)

    MacroCell: Name=Net_3647_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 1 pterm
        (
              Net_3229 * !Net_3647_0
        );
        Output = Net_3647_0 (fanout=10)

    MacroCell: Name=\VID_TIMER:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3790 * !Net_3647_7 * Net_3647_6 * Net_3647_5 * !Net_3647_4 * 
              !Net_3647_3 * Net_3647_2 * !Net_3647_1 * !Net_3647_0
        );
        Output = \VID_TIMER:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\VID_TIMER:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\
        );
        Output = \VID_TIMER:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\VID_TIMER:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \VID_TIMER:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\VID_TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \VID_TIMER:TimerUDB:capt_int_temp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TIMER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_1 => \TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER:TimerUDB:per_zero\ ,
            f0_load => \TIMER:TimerUDB:capt_fifo_load\ ,
            chain_out => \TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TIMER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\TIMER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_1 => \TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \TIMER:TimerUDB:per_zero\ ,
            f0_load => \TIMER:TimerUDB:capt_fifo_load\ ,
            z0_comb => \TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TIMER:TimerUDB:status_2\ ,
            chain_in => \TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TIMER:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_2 => \SERVO_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \SERVO_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \SERVO_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_333 ,
            cs_addr_2 => \SERVO_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \SERVO_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \SERVO_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \SERVO_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \SERVO_PWM:PWMUDB:status_3\ ,
            chain_in => \SERVO_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\VID_TIMER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_4754 ,
            cs_addr_2 => Net_3863 ,
            cs_addr_1 => \VID_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \VID_TIMER:TimerUDB:per_zero\ ,
            f0_load => \VID_TIMER:TimerUDB:capt_fifo_load\ ,
            chain_out => \VID_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \VID_TIMER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\VID_TIMER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_4754 ,
            cs_addr_2 => Net_3863 ,
            cs_addr_1 => \VID_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \VID_TIMER:TimerUDB:per_zero\ ,
            f0_load => \VID_TIMER:TimerUDB:capt_fifo_load\ ,
            z0_comb => \VID_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \VID_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \VID_TIMER:TimerUDB:status_2\ ,
            chain_in => \VID_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \VID_TIMER:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_333 ,
            status_3 => \TIMER:TimerUDB:status_3\ ,
            status_2 => \TIMER:TimerUDB:status_2\ ,
            status_1 => \TIMER:TimerUDB:capt_int_temp\ ,
            status_0 => \TIMER:TimerUDB:status_tc\ ,
            interrupt => Net_2766 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_333 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SERVO_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_333 ,
            status_3 => \SERVO_PWM:PWMUDB:status_3\ ,
            status_2 => \SERVO_PWM:PWMUDB:status_2\ ,
            status_0 => \SERVO_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\VID_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3862 ,
            clock => Net_4754 ,
            status_3 => \VID_TIMER:TimerUDB:status_3\ ,
            status_2 => \VID_TIMER:TimerUDB:status_2\ ,
            status_1 => \VID_TIMER:TimerUDB:capt_int_temp\ ,
            status_0 => \VID_TIMER:TimerUDB:status_tc\ ,
            interrupt => Net_4080 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SYNC:genblk1[0]:INST\
        PORT MAP (
            clock => Net_4754 ,
            in => Net_5925 ,
            out => Net_3862 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_333 ,
            control_7 => \TIMER:TimerUDB:control_7\ ,
            control_6 => \TIMER:TimerUDB:control_6\ ,
            control_5 => \TIMER:TimerUDB:control_5\ ,
            control_4 => \TIMER:TimerUDB:control_4\ ,
            control_3 => \TIMER:TimerUDB:control_3\ ,
            control_2 => \TIMER:TimerUDB:control_2\ ,
            control_1 => MODIN2_1 ,
            control_0 => MODIN2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_333 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SERVO_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_333 ,
            control_7 => \SERVO_PWM:PWMUDB:control_7\ ,
            control_6 => \SERVO_PWM:PWMUDB:control_6\ ,
            control_5 => \SERVO_PWM:PWMUDB:control_5\ ,
            control_4 => \SERVO_PWM:PWMUDB:control_4\ ,
            control_3 => \SERVO_PWM:PWMUDB:control_3\ ,
            control_2 => \SERVO_PWM:PWMUDB:control_2\ ,
            control_1 => \SERVO_PWM:PWMUDB:control_1\ ,
            control_0 => \SERVO_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_4754 ,
            control_7 => \VID_TIMER:TimerUDB:control_7\ ,
            control_6 => \VID_TIMER:TimerUDB:control_6\ ,
            control_5 => \VID_TIMER:TimerUDB:control_5\ ,
            control_4 => \VID_TIMER:TimerUDB:control_4\ ,
            control_3 => \VID_TIMER:TimerUDB:control_3\ ,
            control_2 => \VID_TIMER:TimerUDB:control_2\ ,
            control_1 => \VID_TIMER:TimerUDB:control_1\ ,
            control_0 => \VID_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =HE_ISR
        PORT MAP (
            interrupt => Net_2766 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =INT_SAMPLE
        PORT MAP (
            interrupt => Net_4080 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   59 :  133 :  192 : 30.73 %
  Unique P-terms              :  105 :  279 :  384 : 27.34 %
  Total P-terms               :  114 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 61s.543ms
Tech Mapping phase: Elapsed time ==> 61s.620ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : CSYNC_IN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HE(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : RAW_VIDEO(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Rx_1(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SERVO(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Tx_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : VSYNC_IN(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : motor(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \COMP:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 36% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : CSYNC_IN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HE(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : RAW_VIDEO(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Rx_1(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SERVO(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Tx_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : VSYNC_IN(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : motor(0) (fixed)
Comparator[0]@[FFB(Comparator,0)] : \COMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1582 {
    comp_0_vplus
    agl5_x_comp_0_vplus
    agl5
    agl5_x_p4_5
    p4_5
  }
  Net: Net_1594 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \VDAC:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_1582
  agl5_x_comp_0_vplus                              -> Net_1582
  agl5                                             -> Net_1582
  agl5_x_p4_5                                      -> Net_1582
  p4_5                                             -> Net_1582
  vidac_2_vout                                     -> Net_1594
  agl4_x_vidac_2_vout                              -> Net_1594
  agl4                                             -> Net_1594
  agl4_x_comp_0_vminus                             -> Net_1594
  comp_0_vminus                                    -> Net_1594
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.81
                   Pterms :            3.56
               Macrocells :            1.84
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       9.94 :       3.69
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GLITCHFILTER:genblk1[0]:samples_0\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\COMP:Net_1\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3790, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\COMP:Net_1\ * \GLITCHFILTER:genblk1[0]:samples_2\ * 
              \GLITCHFILTER:genblk1[0]:samples_1\ * 
              \GLITCHFILTER:genblk1[0]:samples_0\ * !Net_3790
            + \COMP:Net_1\ * !\GLITCHFILTER:genblk1[0]:samples_2\ * 
              !\GLITCHFILTER:genblk1[0]:samples_1\ * 
              !\GLITCHFILTER:genblk1[0]:samples_0\ * Net_3790
        );
        Output = Net_3790 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GLITCHFILTER:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GLITCHFILTER:genblk1[0]:samples_1\
        );
        Output = \GLITCHFILTER:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_24 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_24 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN2_1 * 
              !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_0 * MODIN2_1
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_0 * !MODIN2_0
        );
        Output = MODIN1_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\TIMER:TimerUDB:capt_fifo_load\
            + !MODIN1_1 * !MODIN1_0 * !MODIN2_1 * !MODIN2_0
            + MODIN1_1 * !MODIN1_0 * MODIN2_1 * !MODIN2_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_1 => \TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER:TimerUDB:per_zero\ ,
        f0_load => \TIMER:TimerUDB:capt_fifo_load\ ,
        chain_out => \TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TIMER:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_333 ,
        control_7 => \TIMER:TimerUDB:control_7\ ,
        control_6 => \TIMER:TimerUDB:control_6\ ,
        control_5 => \TIMER:TimerUDB:control_5\ ,
        control_4 => \TIMER:TimerUDB:control_4\ ,
        control_3 => \TIMER:TimerUDB:control_3\ ,
        control_2 => \TIMER:TimerUDB:control_2\ ,
        control_1 => MODIN2_1 ,
        control_0 => MODIN2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3647_5, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_5
            + Net_3229 * Net_3647_4 * Net_3647_3 * Net_3647_2 * Net_3647_1 * 
              Net_3647_0
        );
        Output = Net_3647_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_333 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_333 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=9, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VID_TIMER:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3790 * !Net_3647_7 * Net_3647_6 * Net_3647_5 * !Net_3647_4 * 
              !Net_3647_3 * Net_3647_2 * !Net_3647_1 * !Net_3647_0
        );
        Output = \VID_TIMER:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3647_3, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_3
            + Net_3229 * Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VID_TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3790 * !Net_3647_7 * Net_3647_6 * Net_3647_5 * !Net_3647_4 * 
              !Net_3647_3 * Net_3647_2 * !Net_3647_1 * !Net_3647_0 * 
              \VID_TIMER:TimerUDB:control_7\ * 
              !\VID_TIMER:TimerUDB:capture_last\
        );
        Output = \VID_TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_3647_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 1 pterm
        (
              Net_3229 * !Net_3647_0
        );
        Output = Net_3647_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\VID_TIMER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_4754 ,
        cs_addr_2 => Net_3863 ,
        cs_addr_1 => \VID_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \VID_TIMER:TimerUDB:per_zero\ ,
        f0_load => \VID_TIMER:TimerUDB:capt_fifo_load\ ,
        z0_comb => \VID_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \VID_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \VID_TIMER:TimerUDB:status_2\ ,
        chain_in => \VID_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \VID_TIMER:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3863, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3862
        );
        Output = Net_3863 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VID_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VID_TIMER:TimerUDB:control_7\ * \VID_TIMER:TimerUDB:per_zero\
        );
        Output = \VID_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SERVO_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SERVO_PWM:PWMUDB:prevCompare1\ * \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = \SERVO_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SERVO_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = \SERVO_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VID_TIMER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_4754 ,
        cs_addr_2 => Net_3863 ,
        cs_addr_1 => \VID_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \VID_TIMER:TimerUDB:per_zero\ ,
        f0_load => \VID_TIMER:TimerUDB:capt_fifo_load\ ,
        chain_out => \VID_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \VID_TIMER:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\VID_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3862 ,
        clock => Net_4754 ,
        status_3 => \VID_TIMER:TimerUDB:status_3\ ,
        status_2 => \VID_TIMER:TimerUDB:status_2\ ,
        status_1 => \VID_TIMER:TimerUDB:capt_int_temp\ ,
        status_0 => \VID_TIMER:TimerUDB:status_tc\ ,
        interrupt => Net_4080 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VID_TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \VID_TIMER:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_24 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_24 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_24 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_24
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SERVO_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:runmode_enable\ * \SERVO_PWM:PWMUDB:tc_i\
        );
        Output = \SERVO_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_2 => \SERVO_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \SERVO_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \SERVO_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SERVO_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_333 ,
        status_3 => \SERVO_PWM:PWMUDB:status_3\ ,
        status_2 => \SERVO_PWM:PWMUDB:status_2\ ,
        status_0 => \SERVO_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER:TimerUDB:control_7\ * !Net_2752 * 
              \TIMER:TimerUDB:capture_last\
        );
        Output = \TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \TIMER:TimerUDB:capt_fifo_load\ * !MODIN1_1 * !MODIN1_0 * 
              !MODIN2_1 * !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * !MODIN1_1 * MODIN1_0 * 
              !MODIN2_1 * MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * !MODIN1_0 * 
              MODIN2_1 * !MODIN2_0
            + \TIMER:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0 * 
              MODIN2_1 * MODIN2_0
        );
        Output = \TIMER:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TIMER:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2752
        );
        Output = \TIMER:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TIMER:TimerUDB:control_7\ * \TIMER:TimerUDB:per_zero\
        );
        Output = \TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TIMER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_1 => \TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \TIMER:TimerUDB:per_zero\ ,
        f0_load => \TIMER:TimerUDB:capt_fifo_load\ ,
        z0_comb => \TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TIMER:TimerUDB:status_2\ ,
        chain_in => \TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TIMER:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_333 ,
        status_3 => \TIMER:TimerUDB:status_3\ ,
        status_2 => \TIMER:TimerUDB:status_2\ ,
        status_1 => \TIMER:TimerUDB:capt_int_temp\ ,
        status_0 => \TIMER:TimerUDB:status_tc\ ,
        interrupt => Net_2766 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2768, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_2768 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3647_2, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_2
            + Net_3229 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3647_6, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_6
            + Net_3229 * Net_3647_5 * Net_3647_4 * Net_3647_3 * Net_3647_2 * 
              Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3647_7, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_7
            + Net_3229 * Net_3647_6 * Net_3647_5 * Net_3647_4 * Net_3647_3 * 
              Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3647_4, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              !Net_3229 * Net_3647_4
            + Net_3229 * Net_3647_3 * Net_3647_2 * Net_3647_1 * Net_3647_0
        );
        Output = Net_3647_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3647_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: NegEdge(Net_3862)
        Main Equation            : 2 pterms
        (
              Net_3229 * !Net_3647_1 * Net_3647_0
            + Net_3229 * Net_3647_1 * !Net_3647_0
        );
        Output = Net_3647_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SERVO_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:control_7\
        );
        Output = \SERVO_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1457, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_333) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SERVO_PWM:PWMUDB:runmode_enable\ * 
              \SERVO_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1457 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_28, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_28 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SERVO_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_333 ,
        control_7 => \SERVO_PWM:PWMUDB:control_7\ ,
        control_6 => \SERVO_PWM:PWMUDB:control_6\ ,
        control_5 => \SERVO_PWM:PWMUDB:control_5\ ,
        control_4 => \SERVO_PWM:PWMUDB:control_4\ ,
        control_3 => \SERVO_PWM:PWMUDB:control_3\ ,
        control_2 => \SERVO_PWM:PWMUDB:control_2\ ,
        control_1 => \SERVO_PWM:PWMUDB:control_1\ ,
        control_0 => \SERVO_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\VID_TIMER:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\
        );
        Output = \VID_TIMER:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\VID_TIMER:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4754) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_3862 * !\VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_1\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_1\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * \VID_TIMER:TimerUDB:control_0\ * 
              \VID_TIMER:TimerUDB:capt_fifo_load\ * 
              !\VID_TIMER:TimerUDB:int_capt_count_0\
            + Net_3862 * !\VID_TIMER:TimerUDB:capt_fifo_load\ * 
              \VID_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \VID_TIMER:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_333 ,
        cs_addr_2 => \SERVO_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \SERVO_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \SERVO_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \SERVO_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \SERVO_PWM:PWMUDB:status_3\ ,
        chain_in => \SERVO_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_4754 ,
        control_7 => \VID_TIMER:TimerUDB:control_7\ ,
        control_6 => \VID_TIMER:TimerUDB:control_6\ ,
        control_5 => \VID_TIMER:TimerUDB:control_5\ ,
        control_4 => \VID_TIMER:TimerUDB:control_4\ ,
        control_3 => \VID_TIMER:TimerUDB:control_3\ ,
        control_2 => \VID_TIMER:TimerUDB:control_2\ ,
        control_1 => \VID_TIMER:TimerUDB:control_1\ ,
        control_0 => \VID_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SYNC:genblk1[0]:INST\
    PORT MAP (
        clock => Net_4754 ,
        in => Net_5925 ,
        out => Net_3862 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =HE_ISR
        PORT MAP (
            interrupt => Net_2766 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =INT_SAMPLE
        PORT MAP (
            interrupt => Net_4080 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_28 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor(0)__PA ,
        pin_input => Net_2768 ,
        pad => motor(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = HE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HE(0)__PA ,
        fb => Net_2752 ,
        pad => HE(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = CSYNC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CSYNC_IN(0)__PA ,
        fb => Net_5925 ,
        pad => CSYNC_IN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_24 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VSYNC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC_IN(0)__PA ,
        fb => Net_3229 ,
        pad => VSYNC_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RAW_VIDEO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RAW_VIDEO(0)__PA ,
        analog_term => Net_1582 ,
        pad => RAW_VIDEO(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SERVO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SERVO(0)__PA ,
        pin_input => Net_1457 ,
        pad => SERVO(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_333 ,
            dclk_0 => Net_333_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_4754 ,
            dclk_2 => Net_4754_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\COMP:ctComp\
        PORT MAP (
            vplus => Net_1582 ,
            vminus => Net_1594 ,
            out => \COMP:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC:viDAC8\
        PORT MAP (
            vout => Net_1594 ,
            iout => \VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_28)
     |   1 |     * |      NONE |         CMOS_OUT |     motor(0) | In(Net_2768)
-----+-----+-------+-----------+------------------+--------------+-----------------
   3 |   4 |     * |      NONE |     HI_Z_DIGITAL |        HE(0) | FB(Net_2752)
-----+-----+-------+-----------+------------------+--------------+-----------------
   4 |   1 |     * |      NONE |     HI_Z_DIGITAL |  CSYNC_IN(0) | FB(Net_5925)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_24)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  VSYNC_IN(0) | FB(Net_3229)
     |   5 |     * |      NONE |      HI_Z_ANALOG | RAW_VIDEO(0) | Analog(Net_1582)
     |   7 |     * |      NONE |         CMOS_OUT |     SERVO(0) | In(Net_1457)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 52s.372ms
Digital Placement phase: Elapsed time ==> 55s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 10s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.763ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.272ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 131s.768ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 131s.768ms
API generation phase: Elapsed time ==> 4s.582ms
Dependency generation phase: Elapsed time ==> 0s.100ms
Cleanup phase: Elapsed time ==> 0s.042ms
