{"vcs1":{"timestamp_begin":1737630062.809331672, "rt":0.12, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737630062.577760642}
{"VCS_COMP_START_TIME": 1737630062.577760642}
{"VCS_COMP_END_TIME": 1737630062.966145014}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
