// Seed: 486910122
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd91
) (
    output wand id_0,
    input supply0 _id_1,
    input tri0 _id_2,
    output uwire id_3
    , id_8,
    output wire id_4,
    output supply0 id_5,
    input uwire id_6
);
  wire id_9;
  ;
  assign id_8 = -1'd0;
  logic [-1 'd0 : id_2] id_10;
  assign id_4 = id_2;
  assign id_3 = 1;
  logic [id_1 : -1] id_11 = id_8.id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  logic id_12;
endmodule
