<stg><name>adpcm_main_Pipeline_adpcm_main_label12</name>


<trans_list>

<trans id="434" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln771 = store i13 0, i13 %i_4

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i13 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:1 %icmp_ln778 = icmp_ult  i13 %i, i13 8000

]]></Node>
<StgValue><ssdm name="icmp_ln778"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln778 = br i1 %icmp_ln778, void %for.inc17.preheader.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:0 %zext_ln778 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln778"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %input_samples_addr = getelementptr i32 %input_samples, i64 0, i64 %zext_ln778

]]></Node>
<StgValue><ssdm name="input_samples_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:5 %input_samples_load = load i13 %input_samples_addr

]]></Node>
<StgValue><ssdm name="input_samples_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:6 %or_ln780 = or i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="or_ln780"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:7 %zext_ln780 = zext i13 %or_ln780

]]></Node>
<StgValue><ssdm name="zext_ln780"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %input_samples_addr_1 = getelementptr i32 %input_samples, i64 0, i64 %zext_ln780

]]></Node>
<StgValue><ssdm name="input_samples_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:9 %input_samples_load_1 = load i13 %input_samples_addr_1

]]></Node>
<StgValue><ssdm name="input_samples_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:5 %input_samples_load = load i13 %input_samples_addr

]]></Node>
<StgValue><ssdm name="input_samples_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:9 %input_samples_load_1 = load i13 %input_samples_addr_1

]]></Node>
<StgValue><ssdm name="input_samples_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="120" st_id="3" stage="98" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="97" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="96" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="123" st_id="6" stage="95" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="124" st_id="7" stage="94" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="125" st_id="8" stage="93" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="126" st_id="9" stage="92" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="127" st_id="10" stage="91" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="128" st_id="11" stage="90" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="129" st_id="12" stage="89" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="130" st_id="13" stage="88" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="131" st_id="14" stage="87" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="132" st_id="15" stage="86" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="133" st_id="16" stage="85" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="134" st_id="17" stage="84" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="135" st_id="18" stage="83" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="136" st_id="19" stage="82" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="137" st_id="20" stage="81" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="138" st_id="21" stage="80" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="139" st_id="22" stage="79" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="140" st_id="23" stage="78" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="141" st_id="24" stage="77" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="142" st_id="25" stage="76" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="143" st_id="26" stage="75" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="144" st_id="27" stage="74" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="145" st_id="28" stage="73" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="146" st_id="29" stage="72" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="147" st_id="30" stage="71" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="148" st_id="31" stage="70" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="149" st_id="32" stage="69" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="150" st_id="33" stage="68" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="151" st_id="34" stage="67" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="152" st_id="35" stage="66" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="153" st_id="36" stage="65" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="154" st_id="37" stage="64" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="155" st_id="38" stage="63" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="156" st_id="39" stage="62" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="157" st_id="40" stage="61" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="158" st_id="41" stage="60" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="159" st_id="42" stage="59" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="160" st_id="43" stage="58" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="161" st_id="44" stage="57" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="162" st_id="45" stage="56" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="163" st_id="46" stage="55" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="164" st_id="47" stage="54" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="165" st_id="48" stage="53" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="166" st_id="49" stage="52" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="167" st_id="50" stage="51" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="168" st_id="51" stage="50" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="169" st_id="52" stage="49" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="170" st_id="53" stage="48" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="171" st_id="54" stage="47" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="172" st_id="55" stage="46" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="173" st_id="56" stage="45" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="174" st_id="57" stage="44" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="175" st_id="58" stage="43" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="176" st_id="59" stage="42" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="177" st_id="60" stage="41" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="178" st_id="61" stage="40" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="179" st_id="62" stage="39" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="180" st_id="63" stage="38" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="181" st_id="64" stage="37" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="182" st_id="65" stage="36" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="183" st_id="66" stage="35" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="184" st_id="67" stage="34" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="185" st_id="68" stage="33" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="186" st_id="69" stage="32" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="187" st_id="70" stage="31" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="188" st_id="71" stage="30" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="189" st_id="72" stage="29" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="190" st_id="73" stage="28" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="191" st_id="74" stage="27" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="192" st_id="75" stage="26" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="193" st_id="76" stage="25" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="194" st_id="77" stage="24" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="195" st_id="78" stage="23" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="196" st_id="79" stage="22" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="197" st_id="80" stage="21" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="198" st_id="81" stage="20" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="199" st_id="82" stage="19" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="200" st_id="83" stage="18" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="201" st_id="84" stage="17" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="202" st_id="85" stage="16" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="203" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:16 %add_ln778 = add i13 %i, i13 2

]]></Node>
<StgValue><ssdm name="add_ln778"/></StgValue>
</operation>

<operation id="205" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln771 = store i13 %add_ln778, i13 %i_4

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="206" st_id="86" stage="15" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="207" st_id="87" stage="14" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="208" st_id="88" stage="13" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="209" st_id="89" stage="12" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="210" st_id="90" stage="11" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="211" st_id="91" stage="10" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="212" st_id="92" stage="9" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="213" st_id="93" stage="8" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="214" st_id="94" stage="7" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="215" st_id="95" stage="6" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="216" st_id="96" stage="5" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="217" st_id="97" stage="4" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="218" st_id="98" stage="3" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="219" st_id="99" stage="2" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="220" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln771"/></StgValue>
</operation>

<operation id="221" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln771"/></StgValue>
</operation>

<operation id="222" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln778 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln778"/></StgValue>
</operation>

<operation id="223" st_id="100" stage="1" lat="98">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="224" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:11 %tmp_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="225" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:13 %zext_ln780_1 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln780_1"/></StgValue>
</operation>

<operation id="226" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln780_1

]]></Node>
<StgValue><ssdm name="compressed_addr"/></StgValue>
</operation>

<operation id="227" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.split:15 %store_ln780 = store i32 %tmp_cast, i12 %compressed_addr

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>

<operation id="228" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln778 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
