// Seed: 1448638258
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  initial begin
    if (id_7) begin
      case (id_7)
        id_1 !== 1: begin
          id_3 <= id_7;
        end
        default: id_3 <= 1;
      endcase
    end else begin
      id_3 <= id_1;
    end
  end
  assign id_0 = id_1;
endmodule
