{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623230176145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:46:15 2021 " "Processing started: Wed Jun 09 14:46:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPDDR2/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPDDR2/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1 " "Found entity 1: LPDDR2_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "LPDDR2/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux_001 " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_002_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router_002 " "Found entity 2: LPDDR2_mm_interconnect_1_router_002" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router " "Found entity 2: LPDDR2_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster " "Found entity 1: LPDDR2_dmaster" {  } { { "LPDDR2/LPDDR2_dmaster.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_p2b_adapter " "Found entity 1: LPDDR2_dmaster_p2b_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_b2p_adapter " "Found entity 1: LPDDR2_dmaster_b2p_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lpddr2/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPDDR2/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPDDR2/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_timing_adt " "Found entity 1: LPDDR2_dmaster_timing_adt" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPDDR2/altera_avalon_st_idle_remover.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPDDR2/altera_avalon_st_idle_inserter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPDDR2/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_software/core_debug.sv 1 0 " "Found 1 design units, including 0 entities, in source file lpddr2/lpddr2_s0_software/core_debug.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2) " "Found design unit 1: LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2)" {  } { { "LPDDR2/LPDDR2_s0_software/core_debug.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_software/core_debug.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_004_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_004 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_004" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_007_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_007 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_007" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_008_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_008 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_008" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_009_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_009 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_009" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_010_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_010_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_010 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_010" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_init-logic " "Found design unit 1: ram_init-logic" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_init " "Found entity 1: ram_init" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_op-logic " "Found design unit 1: mem_op-logic" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_op " "Found entity 1: mem_op" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623230212884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_0 top.vhd(80) " "Verilog HDL or VHDL warning at top.vhd(80): object \"full_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_done_0 top.vhd(82) " "Verilog HDL or VHDL warning at top.vhd(82): object \"rd_done_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked top.vhd(91) " "Verilog HDL or VHDL warning at top.vhd(91): object \"pll_locked\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_clk " "Elaborating entity \"pll\" for hierarchy \"pll:pll_clk\"" {  } { { "top.vhd" "pll_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_clk\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623230213523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""}  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230213876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_init ram_init:ram_init_inst " "Elaborating entity \"ram_init\" for hierarchy \"ram_init:ram_init_inst\"" {  } { { "top.vhd" "ram_init_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail ram_init.vhd(118) " "Verilog HDL or VHDL warning at ram_init.vhd(118): object \"local_cal_fail\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done ram_init.vhd(120) " "Verilog HDL or VHDL warning at ram_init.vhd(120): object \"local_init_done\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\"" {  } { { "ram_init.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214295 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214337 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214347 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230217095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230217300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230217300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230218873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230220516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230220516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230223141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230223141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223296 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223298 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223300 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223303 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223306 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223307 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223308 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223316 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223317 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223321 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5j1 " "Found entity 1: altsyncram_s5j1" {  } { { "db/altsyncram_s5j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_s5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230224103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230224103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5j1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated " "Elaborating entity \"altsyncram_s5j1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_007" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_008" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_009" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_010" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster " "Elaborating entity \"LPDDR2_dmaster\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dmaster" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""}  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230228873 ""}  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230228873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230229058 ""}  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_remover" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_inserter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_timing_adt ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt " "Elaborating entity \"LPDDR2_dmaster_timing_adt\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "timing_adt" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPDDR2_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "transacto" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "p2m" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_b2p_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"LPDDR2_dmaster_b2p_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPDDR2_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPDDR2_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPDDR2_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_p2b_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"LPDDR2_dmaster_p2b_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229684 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230230970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_0002.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_mm_interconnect_1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_0002.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rdata_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_mm_interconnect_1_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|altera_reset_controller:rst_controller\"" {  } { { "ram_init.vhd" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_op mem_op:mem_op_inst_0 " "Elaborating entity \"mem_op\" for hierarchy \"mem_op:mem_op_inst_0\"" {  } { { "top.vhd" "mem_op_inst_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lat mem_op.vhd(69) " "VHDL Process Statement warning at mem_op.vhd(69): signal \"data_lat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW mem_op.vhd(71) " "VHDL Process Statement warning at mem_op.vhd(71): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en mem_op.vhd(74) " "VHDL Process Statement warning at mem_op.vhd(74): signal \"wr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr mem_op.vhd(75) " "VHDL Process Statement warning at mem_op.vhd(75): signal \"wr_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data mem_op.vhd(76) " "VHDL Process Statement warning at mem_op.vhd(76): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en mem_op.vhd(79) " "VHDL Process Statement warning at mem_op.vhd(79): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr mem_op.vhd(80) " "VHDL Process Statement warning at mem_op.vhd(80): signal \"rd_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "av1_addr mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"av1_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"wr_data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[8\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[9\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[10\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[11\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[12\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[13\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[14\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[15\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[16\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[17\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[18\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[19\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[20\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[21\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[22\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[23\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[24\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[25\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[26\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[27\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[28\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[29\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[30\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[31\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[0\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[1\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[2\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[3\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[4\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[5\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[6\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[7\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[8\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[9\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[10\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[11\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[12\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[13\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[14\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[15\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[16\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[17\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[18\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[19\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[20\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[21\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[22\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[23\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[24\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[25\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[26\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] mem_op.vhd(67) " "Inferred latch for \"data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] mem_op.vhd(67) " "Inferred latch for \"data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] mem_op.vhd(67) " "Inferred latch for \"data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] mem_op.vhd(67) " "Inferred latch for \"data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] mem_op.vhd(67) " "Inferred latch for \"data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] mem_op.vhd(67) " "Inferred latch for \"data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] mem_op.vhd(67) " "Inferred latch for \"data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] mem_op.vhd(67) " "Inferred latch for \"data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] mem_op.vhd(67) " "Inferred latch for \"data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] mem_op.vhd(67) " "Inferred latch for \"data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] mem_op.vhd(67) " "Inferred latch for \"data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] mem_op.vhd(67) " "Inferred latch for \"data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] mem_op.vhd(67) " "Inferred latch for \"data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] mem_op.vhd(67) " "Inferred latch for \"data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] mem_op.vhd(67) " "Inferred latch for \"data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] mem_op.vhd(67) " "Inferred latch for \"data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] mem_op.vhd(67) " "Inferred latch for \"data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] mem_op.vhd(67) " "Inferred latch for \"data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] mem_op.vhd(67) " "Inferred latch for \"data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] mem_op.vhd(67) " "Inferred latch for \"data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] mem_op.vhd(67) " "Inferred latch for \"data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] mem_op.vhd(67) " "Inferred latch for \"data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] mem_op.vhd(67) " "Inferred latch for \"data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] mem_op.vhd(67) " "Inferred latch for \"data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] mem_op.vhd(67) " "Inferred latch for \"data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] mem_op.vhd(67) " "Inferred latch for \"data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] mem_op.vhd(67) " "Inferred latch for \"data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] mem_op.vhd(67) " "Inferred latch for \"data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] mem_op.vhd(67) " "Inferred latch for \"data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] mem_op.vhd(67) " "Inferred latch for \"data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] mem_op.vhd(67) " "Inferred latch for \"data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] mem_op.vhd(67) " "Inferred latch for \"data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236385 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236724 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236726 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236738 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230238859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl " "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230245951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230263292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6939449/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230263846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230263846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623230268444 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623230268444 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623230282575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230282834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230282834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230291339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "217 " "217 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623230301774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230303643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "861 241 7 0 5 " "Adding 861 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 5 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623230310254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230310254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230314777 "|top|CPU_RESET_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623230314777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5410 " "Implemented 5410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4564 " "Implemented 4564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1623230314822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623230314822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:48:35 2021 " "Processing ended: Wed Jun 09 14:48:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230315123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 69 s " "Quartus Prime Flow was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230317889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623230327977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623230327995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:48:41 2021 " "Processing started: Wed Jun 09 14:48:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623230327995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623230327995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623230327996 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623230331658 ""}
{ "Info" "0" "" "Project  = SDRAM" {  } {  } 0 0 "Project  = SDRAM" 0 0 "Fitter" 0 0 1623230331660 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1623230331660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623230332378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623230332379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623230332562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1623230333410 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623230335583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623230336119 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623230343595 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623230344021 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 87 " "No exact pin location assignment(s) for 1 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623230344749 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623230370553 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1623230373442 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1623230373442 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 2094 global CLKCTRL_G10 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 2094 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G11 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 40 global CLKCTRL_G13 " "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623230374330 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230374333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623230401272 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1623230401296 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_reset_controller.sdc " "Reading SDC File: 'LPDDR2/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401432 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401485 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401512 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1623230401602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623230402814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230402978 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1623230402978 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402998 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030    mem_ck\[0\] " "   3.030    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  mem_ck_n\[0\] " "   3.030  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_IN " "   3.030 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_OUT " "   3.030 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_IN " "   3.030 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_OUT " "   3.030 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_IN " "   3.030 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_OUT " "   3.030 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_IN " "   3.030 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_OUT " "   3.030 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[0\]_OUT " "   3.030 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[1\]_OUT " "   3.030 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[2\]_OUT " "   3.030 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[3\]_OUT " "   3.030 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623230403985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230403997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230404035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623230404095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623230406443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623230406463 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ck_n\[0\](n) " "Node \"mem_ck_n\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ck_n\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[0\](n) " "Node \"mem_dqs_n\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[1\](n) " "Node \"mem_dqs_n\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[2\](n) " "Node \"mem_dqs_n\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[3\](n) " "Node \"mem_dqs_n\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1623230408455 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:06 " "Fitter preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230408455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623230417029 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1623230421988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230439256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623230461779 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623230476476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230476476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623230492101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/Workspace/SDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623230512392 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623230512392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623230176145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:46:15 2021 " "Processing started: Wed Jun 09 14:46:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPDDR2/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPDDR2/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1 " "Found entity 1: LPDDR2_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "LPDDR2/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux_001 " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_002_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router_002 " "Found entity 2: LPDDR2_mm_interconnect_1_router_002" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router " "Found entity 2: LPDDR2_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster " "Found entity 1: LPDDR2_dmaster" {  } { { "LPDDR2/LPDDR2_dmaster.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_p2b_adapter " "Found entity 1: LPDDR2_dmaster_p2b_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_b2p_adapter " "Found entity 1: LPDDR2_dmaster_b2p_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lpddr2/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPDDR2/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPDDR2/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_timing_adt " "Found entity 1: LPDDR2_dmaster_timing_adt" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPDDR2/altera_avalon_st_idle_remover.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPDDR2/altera_avalon_st_idle_inserter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPDDR2/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_software/core_debug.sv 1 0 " "Found 1 design units, including 0 entities, in source file lpddr2/lpddr2_s0_software/core_debug.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2) " "Found design unit 1: LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2)" {  } { { "LPDDR2/LPDDR2_s0_software/core_debug.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_software/core_debug.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_004_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_004 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_004" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_007_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_007 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_007" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_008_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_008 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_008" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_009_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_009 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_009" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_010_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_010_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_010 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_010" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_init-logic " "Found design unit 1: ram_init-logic" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_init " "Found entity 1: ram_init" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_op-logic " "Found design unit 1: mem_op-logic" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_op " "Found entity 1: mem_op" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623230212884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_0 top.vhd(80) " "Verilog HDL or VHDL warning at top.vhd(80): object \"full_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_done_0 top.vhd(82) " "Verilog HDL or VHDL warning at top.vhd(82): object \"rd_done_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked top.vhd(91) " "Verilog HDL or VHDL warning at top.vhd(91): object \"pll_locked\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_clk " "Elaborating entity \"pll\" for hierarchy \"pll:pll_clk\"" {  } { { "top.vhd" "pll_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_clk\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623230213523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""}  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230213876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_init ram_init:ram_init_inst " "Elaborating entity \"ram_init\" for hierarchy \"ram_init:ram_init_inst\"" {  } { { "top.vhd" "ram_init_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail ram_init.vhd(118) " "Verilog HDL or VHDL warning at ram_init.vhd(118): object \"local_cal_fail\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done ram_init.vhd(120) " "Verilog HDL or VHDL warning at ram_init.vhd(120): object \"local_init_done\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\"" {  } { { "ram_init.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214295 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214337 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214347 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230217095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230217300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230217300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230218873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230220516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230220516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230223141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230223141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223296 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223298 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223300 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223303 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223306 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223307 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223308 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223316 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223317 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223321 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5j1 " "Found entity 1: altsyncram_s5j1" {  } { { "db/altsyncram_s5j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_s5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230224103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230224103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5j1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated " "Elaborating entity \"altsyncram_s5j1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_007" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_008" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_009" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_010" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster " "Elaborating entity \"LPDDR2_dmaster\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dmaster" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""}  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230228873 ""}  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230228873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230229058 ""}  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_remover" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_inserter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_timing_adt ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt " "Elaborating entity \"LPDDR2_dmaster_timing_adt\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "timing_adt" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPDDR2_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "transacto" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "p2m" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_b2p_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"LPDDR2_dmaster_b2p_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPDDR2_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPDDR2_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPDDR2_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_p2b_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"LPDDR2_dmaster_p2b_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229684 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230230970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_0002.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_mm_interconnect_1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_0002.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rdata_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_mm_interconnect_1_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|altera_reset_controller:rst_controller\"" {  } { { "ram_init.vhd" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_op mem_op:mem_op_inst_0 " "Elaborating entity \"mem_op\" for hierarchy \"mem_op:mem_op_inst_0\"" {  } { { "top.vhd" "mem_op_inst_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lat mem_op.vhd(69) " "VHDL Process Statement warning at mem_op.vhd(69): signal \"data_lat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW mem_op.vhd(71) " "VHDL Process Statement warning at mem_op.vhd(71): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en mem_op.vhd(74) " "VHDL Process Statement warning at mem_op.vhd(74): signal \"wr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr mem_op.vhd(75) " "VHDL Process Statement warning at mem_op.vhd(75): signal \"wr_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data mem_op.vhd(76) " "VHDL Process Statement warning at mem_op.vhd(76): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en mem_op.vhd(79) " "VHDL Process Statement warning at mem_op.vhd(79): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr mem_op.vhd(80) " "VHDL Process Statement warning at mem_op.vhd(80): signal \"rd_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "av1_addr mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"av1_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"wr_data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[8\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[9\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[10\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[11\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[12\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[13\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[14\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[15\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[16\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[17\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[18\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[19\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[20\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[21\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[22\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[23\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[24\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[25\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[26\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[27\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[28\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[29\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[30\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[31\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[0\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[1\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[2\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[3\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[4\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[5\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[6\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[7\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[8\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[9\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[10\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[11\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[12\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[13\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[14\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[15\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[16\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[17\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[18\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[19\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[20\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[21\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[22\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[23\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[24\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[25\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[26\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] mem_op.vhd(67) " "Inferred latch for \"data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] mem_op.vhd(67) " "Inferred latch for \"data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] mem_op.vhd(67) " "Inferred latch for \"data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] mem_op.vhd(67) " "Inferred latch for \"data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] mem_op.vhd(67) " "Inferred latch for \"data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] mem_op.vhd(67) " "Inferred latch for \"data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] mem_op.vhd(67) " "Inferred latch for \"data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] mem_op.vhd(67) " "Inferred latch for \"data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] mem_op.vhd(67) " "Inferred latch for \"data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] mem_op.vhd(67) " "Inferred latch for \"data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] mem_op.vhd(67) " "Inferred latch for \"data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] mem_op.vhd(67) " "Inferred latch for \"data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] mem_op.vhd(67) " "Inferred latch for \"data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] mem_op.vhd(67) " "Inferred latch for \"data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] mem_op.vhd(67) " "Inferred latch for \"data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] mem_op.vhd(67) " "Inferred latch for \"data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] mem_op.vhd(67) " "Inferred latch for \"data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] mem_op.vhd(67) " "Inferred latch for \"data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] mem_op.vhd(67) " "Inferred latch for \"data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] mem_op.vhd(67) " "Inferred latch for \"data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] mem_op.vhd(67) " "Inferred latch for \"data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] mem_op.vhd(67) " "Inferred latch for \"data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] mem_op.vhd(67) " "Inferred latch for \"data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] mem_op.vhd(67) " "Inferred latch for \"data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] mem_op.vhd(67) " "Inferred latch for \"data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] mem_op.vhd(67) " "Inferred latch for \"data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] mem_op.vhd(67) " "Inferred latch for \"data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] mem_op.vhd(67) " "Inferred latch for \"data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] mem_op.vhd(67) " "Inferred latch for \"data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] mem_op.vhd(67) " "Inferred latch for \"data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] mem_op.vhd(67) " "Inferred latch for \"data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] mem_op.vhd(67) " "Inferred latch for \"data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236385 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236724 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236726 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236738 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230238859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl " "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230245951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230263292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6939449/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230263846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230263846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623230268444 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623230268444 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623230282575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230282834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230282834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230291339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "217 " "217 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623230301774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230303643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "861 241 7 0 5 " "Adding 861 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 5 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623230310254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230310254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230314777 "|top|CPU_RESET_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623230314777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5410 " "Implemented 5410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4564 " "Implemented 4564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1623230314822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623230314822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:48:35 2021 " "Processing ended: Wed Jun 09 14:48:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230315123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623230332378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623230332379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623230332562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1623230333410 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623230335583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623230336119 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623230343595 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623230344021 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 87 " "No exact pin location assignment(s) for 1 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623230344749 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623230370553 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1623230373442 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1623230373442 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 2094 global CLKCTRL_G10 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 2094 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G11 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 40 global CLKCTRL_G13 " "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623230374330 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230374333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623230401272 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1623230401296 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_reset_controller.sdc " "Reading SDC File: 'LPDDR2/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401432 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401485 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401512 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1623230401602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623230402814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230402978 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1623230402978 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402998 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030    mem_ck\[0\] " "   3.030    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  mem_ck_n\[0\] " "   3.030  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_IN " "   3.030 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_OUT " "   3.030 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_IN " "   3.030 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_OUT " "   3.030 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_IN " "   3.030 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_OUT " "   3.030 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_IN " "   3.030 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_OUT " "   3.030 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[0\]_OUT " "   3.030 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[1\]_OUT " "   3.030 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[2\]_OUT " "   3.030 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[3\]_OUT " "   3.030 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623230403985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230403997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230404035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623230404095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623230406443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623230406463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623230527697 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623230527697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230527707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.17 " "Total time spent on timing analysis during the Fitter is 24.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623230552344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623230552674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623230557606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623230557615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623230569024 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230602331 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623230603792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623230605273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7633 " "Peak virtual memory: 7633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:53:31 2021 " "Processing ended: Wed Jun 09 14:53:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:50 " "Elapsed time: 00:04:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:43 " "Total CPU time (on all processors): 00:06:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623230611628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623230176145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:46:15 2021 " "Processing started: Wed Jun 09 14:46:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623230176167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230176168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623230186111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPDDR2/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPDDR2/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1 " "Found entity 1: LPDDR2_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230204966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230204966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "LPDDR2/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux_001 " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_002_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router_002 " "Found entity 2: LPDDR2_mm_interconnect_1_router_002" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230205591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_mm_interconnect_1_router " "Found entity 2: LPDDR2_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230205974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230205974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster " "Found entity 1: LPDDR2_dmaster" {  } { { "LPDDR2/LPDDR2_dmaster.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_p2b_adapter " "Found entity 1: LPDDR2_dmaster_p2b_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_b2p_adapter " "Found entity 1: LPDDR2_dmaster_b2p_adapter" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lpddr2/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPDDR2/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPDDR2/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_dmaster_timing_adt " "Found entity 1: LPDDR2_dmaster_timing_adt" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPDDR2/altera_avalon_st_idle_remover.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPDDR2/altera_avalon_st_idle_inserter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPDDR2/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_software/core_debug.sv 1 0 " "Found 1 design units, including 0 entities, in source file lpddr2/lpddr2_s0_software/core_debug.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2) " "Found design unit 1: LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2)" {  } { { "LPDDR2/LPDDR2_s0_software/core_debug.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_software/core_debug.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230206992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230206992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230207995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230207997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230207997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_004_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_004 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_004" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_007_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_007 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_007" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_008_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_008 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_008" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_009_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_009 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_009" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623230208276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_010_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_010_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_010 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_010" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230208909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230208909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230209964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230209964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_init-logic " "Found design unit 1: ram_init-logic" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_init " "Found entity 1: ram_init" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_op-logic " "Found design unit 1: mem_op-logic" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_op " "Found entity 1: mem_op" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230210408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230210408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623230212884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_0 top.vhd(80) " "Verilog HDL or VHDL warning at top.vhd(80): object \"full_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_done_0 top.vhd(82) " "Verilog HDL or VHDL warning at top.vhd(82): object \"rd_done_0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked top.vhd(91) " "Verilog HDL or VHDL warning at top.vhd(91): object \"pll_locked\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230212940 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_clk " "Elaborating entity \"pll\" for hierarchy \"pll:pll_clk\"" {  } { { "top.vhd" "pll_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_clk\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623230213523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230213876 ""}  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230213876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_init ram_init:ram_init_inst " "Elaborating entity \"ram_init\" for hierarchy \"ram_init:ram_init_inst\"" {  } { { "top.vhd" "ram_init_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail ram_init.vhd(118) " "Verilog HDL or VHDL warning at ram_init.vhd(118): object \"local_cal_fail\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done ram_init.vhd(120) " "Verilog HDL or VHDL warning at ram_init.vhd(120): object \"local_init_done\" assigned a value but never read" {  } { { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230213907 "|top|ram_init:ram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\"" {  } { { "ram_init.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230213999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214295 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214337 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230214347 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230214476 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230214917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215187 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623230215190 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230215955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230217095 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230217095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230217300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230217300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230217396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230218873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230219433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230220314 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230220314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230220516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230220516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230220756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230221980 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230221980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230222809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230222809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230222975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223008 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230223141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230223141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223296 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223297 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223298 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223300 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223301 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223303 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223306 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223307 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223308 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223309 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223311 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223313 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223314 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223316 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223317 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223319 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230223321 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230223952 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230223952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5j1 " "Found entity 1: altsyncram_s5j1" {  } { { "db/altsyncram_s5j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_s5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230224103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230224103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5j1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated " "Elaborating entity \"altsyncram_s5j1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_s5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230224648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230225839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_004_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_004:router_004\|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_007" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_007_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_007:router_007\|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_008" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_008_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_008:router_008\|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_009" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_009_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_009:router_009\|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_010" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_010_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_010_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_010:router_010\|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_demux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster " "Elaborating entity \"LPDDR2_dmaster\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dmaster" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230227740 ""}  } { { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230227740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPDDR2/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230227763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230228873 ""}  } { { "LPDDR2/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230228873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230228878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230229058 ""}  } { { "LPDDR2/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230229058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_remover" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPDDR2/altera_jtag_streaming.v" "idle_inserter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPDDR2/altera_jtag_dc_streaming.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_timing_adt ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt " "Elaborating entity \"LPDDR2_dmaster_timing_adt\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_timing_adt:timing_adt\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "timing_adt" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPDDR2_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_timing_adt.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229243 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "transacto" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPDDR2/altera_avalon_packets_to_master.v" "p2m" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_b2p_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"LPDDR2_dmaster_b2p_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "b2p_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPDDR2_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPDDR2_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPDDR2_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPDDR2_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229482 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_dmaster_p2b_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"LPDDR2_dmaster_p2b_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|LPDDR2_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "p2b_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "LPDDR2/LPDDR2_dmaster.v" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPDDR2/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230229583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229684 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229686 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623230229687 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230230970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_simple_avalon_mm_bridge:seq_bridge\"" {  } { { "LPDDR2/LPDDR2_0002.v" "seq_bridge" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_mm_interconnect_1\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_0002.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dmaster_master_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "dmaster_master_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "seq_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:s0_seq_debug_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "s0_seq_debug_agent_rdata_fifo" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_mm_interconnect_1_router\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router:router\|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_router_002_default_decode ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_mm_interconnect_1_router_002_default_decode\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_router_002:router_002\|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_demux_001 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_demux_001\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_cmd_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_cmd_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230231938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_demux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_demux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_rsp_mux ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_mm_interconnect_1_rsp_mux\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "crosser" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "LPDDR2/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "LPDDR2/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_mm_interconnect_1:mm_interconnect_1\|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ram_init:ram_init_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ram_init:ram_init_inst\|altera_reset_controller:rst_controller\"" {  } { { "ram_init.vhd" "rst_controller" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_op mem_op:mem_op_inst_0 " "Elaborating entity \"mem_op\" for hierarchy \"mem_op:mem_op_inst_0\"" {  } { { "top.vhd" "mem_op_inst_0" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230232648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lat mem_op.vhd(69) " "VHDL Process Statement warning at mem_op.vhd(69): signal \"data_lat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW mem_op.vhd(71) " "VHDL Process Statement warning at mem_op.vhd(71): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en mem_op.vhd(74) " "VHDL Process Statement warning at mem_op.vhd(74): signal \"wr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_addr mem_op.vhd(75) " "VHDL Process Statement warning at mem_op.vhd(75): signal \"wr_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data mem_op.vhd(76) " "VHDL Process Statement warning at mem_op.vhd(76): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en mem_op.vhd(79) " "VHDL Process Statement warning at mem_op.vhd(79): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr mem_op.vhd(80) " "VHDL Process Statement warning at mem_op.vhd(80): signal \"rd_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623230232649 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "av1_addr mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"av1_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data mem_op.vhd(67) " "VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable \"wr_data\", which holds its previous value in one or more paths through the process" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623230232650 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232659 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[8\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[9\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[10\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[11\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[12\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[13\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232660 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[14\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[15\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[16\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[17\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[18\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[19\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[20\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[21\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[22\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[23\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[24\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[25\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[26\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[27\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[28\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[29\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[30\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[31\] mem_op.vhd(67) " "Inferred latch for \"wr_data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[0\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[1\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232661 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[2\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[3\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232662 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[4\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[5\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[6\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[7\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[8\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[9\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[10\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[11\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[12\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[13\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[14\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[15\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[16\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232663 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[17\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[18\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[19\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[20\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[21\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[22\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[23\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[24\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[25\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av1_addr\[26\] mem_op.vhd(67) " "Inferred latch for \"av1_addr\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232664 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] mem_op.vhd(67) " "Inferred latch for \"data\[0\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] mem_op.vhd(67) " "Inferred latch for \"data\[1\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] mem_op.vhd(67) " "Inferred latch for \"data\[2\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] mem_op.vhd(67) " "Inferred latch for \"data\[3\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] mem_op.vhd(67) " "Inferred latch for \"data\[4\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] mem_op.vhd(67) " "Inferred latch for \"data\[5\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] mem_op.vhd(67) " "Inferred latch for \"data\[6\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] mem_op.vhd(67) " "Inferred latch for \"data\[7\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] mem_op.vhd(67) " "Inferred latch for \"data\[8\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] mem_op.vhd(67) " "Inferred latch for \"data\[9\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232665 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] mem_op.vhd(67) " "Inferred latch for \"data\[10\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] mem_op.vhd(67) " "Inferred latch for \"data\[11\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] mem_op.vhd(67) " "Inferred latch for \"data\[12\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] mem_op.vhd(67) " "Inferred latch for \"data\[13\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] mem_op.vhd(67) " "Inferred latch for \"data\[14\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] mem_op.vhd(67) " "Inferred latch for \"data\[15\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] mem_op.vhd(67) " "Inferred latch for \"data\[16\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] mem_op.vhd(67) " "Inferred latch for \"data\[17\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] mem_op.vhd(67) " "Inferred latch for \"data\[18\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] mem_op.vhd(67) " "Inferred latch for \"data\[19\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] mem_op.vhd(67) " "Inferred latch for \"data\[20\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] mem_op.vhd(67) " "Inferred latch for \"data\[21\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] mem_op.vhd(67) " "Inferred latch for \"data\[22\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232666 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] mem_op.vhd(67) " "Inferred latch for \"data\[23\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] mem_op.vhd(67) " "Inferred latch for \"data\[24\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] mem_op.vhd(67) " "Inferred latch for \"data\[25\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] mem_op.vhd(67) " "Inferred latch for \"data\[26\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] mem_op.vhd(67) " "Inferred latch for \"data\[27\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] mem_op.vhd(67) " "Inferred latch for \"data\[28\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] mem_op.vhd(67) " "Inferred latch for \"data\[29\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] mem_op.vhd(67) " "Inferred latch for \"data\[30\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] mem_op.vhd(67) " "Inferred latch for \"data\[31\]\" at mem_op.vhd(67)" {  } { { "mem_op.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230232667 "|top|mem_op:mem_op_inst_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "LPDDR2/altera_avalon_st_jtag_interface.v" "node" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236385 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236720 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623230236724 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236726 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1623230236738 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230238859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl " "2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230245951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230254569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230261904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230262198 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623230263292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6939449/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230263846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230263846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230264452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230264452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v" 226 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd" 232 0 0 } } { "ram_init.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd" 373 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230268444 "|top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623230268444 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623230268444 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623230282575 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623230282575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623230282732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623230282732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623230282834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230282834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230291339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "217 " "217 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623230301774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230303643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "861 241 7 0 5 " "Adding 861 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 5 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623230310254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623230310254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SDRAM/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623230314777 "|top|CPU_RESET_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623230314777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5410 " "Implemented 5410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4564 " "Implemented 4564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623230314822 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1623230314822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623230314822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:48:35 2021 " "Processing ended: Wed Jun 09 14:48:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230315123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623230315123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623230332378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623230332379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623230332562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623230332679 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1623230333410 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623230335583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623230336119 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623230343595 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623230344021 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 87 " "No exact pin location assignment(s) for 1 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623230344749 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623230370553 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1623230373442 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1623230373442 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 2094 global CLKCTRL_G10 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 2094 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G11 " "ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 40 global CLKCTRL_G13 " "pll:pll_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623230374330 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623230374330 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230374333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623230401272 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230401296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1623230401296 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_reset_controller.sdc " "Reading SDC File: 'LPDDR2/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401432 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401485 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401512 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623230401584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1623230401602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230402794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623230402794 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230402814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623230402814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402968 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230402978 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1623230402978 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230402998 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1623230402998 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030    mem_ck\[0\] " "   3.030    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  mem_ck_n\[0\] " "   3.030  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_IN " "   3.030 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[0\]_OUT " "   3.030 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_IN " "   3.030 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[1\]_OUT " "   3.030 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_IN " "   3.030 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[2\]_OUT " "   3.030 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_IN " "   3.030 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs\[3\]_OUT " "   3.030 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[0\]_OUT " "   3.030 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[1\]_OUT " "   3.030 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[2\]_OUT " "   3.030 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 mem_dqs_n\[3\]_OUT " "   3.030 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.151 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  45.454 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.030 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623230403007 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1623230403007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623230403980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623230403985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230403997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623230404035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623230404075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623230404095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623230406443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623230406463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623230406463 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ck_n\[0\](n) " "Node \"mem_ck_n\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ck_n\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[0\](n) " "Node \"mem_dqs_n\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[1\](n) " "Node \"mem_dqs_n\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[2\](n) " "Node \"mem_dqs_n\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs_n\[3\](n) " "Node \"mem_dqs_n\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623230408455 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1623230408455 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:06 " "Fitter preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230408455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623230417029 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1623230421988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230439256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623230461779 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623230476476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230476476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623230492101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/Workspace/SDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623230512392 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623230512392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623230527697 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623230527697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230527707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.17 " "Total time spent on timing analysis during the Fitter is 24.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623230552344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623230552674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623230557606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623230557615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623230569024 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623230602331 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623230603792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623230605273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7633 " "Peak virtual memory: 7633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:53:31 2021 " "Processing ended: Wed Jun 09 14:53:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:50 " "Elapsed time: 00:04:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:43 " "Total CPU time (on all processors): 00:06:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230611628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623230611628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 88 s " "Quartus Prime Flow was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623230614868 ""}
