#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 26 21:30:15 2018
# Process ID: 7812
# Current directory: C:/Users/Iulia/Desktop/TDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11804 C:\Users\Iulia\Desktop\TDC\tdc.xpr
# Log file: C:/Users/Iulia/Desktop/TDC/vivado.log
# Journal file: C:/Users/Iulia/Desktop/TDC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Iulia/Desktop/TDC/tdc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 665.902 ; gain = 31.672
update_compile_order -fileset sources_1
set_property top nand9_gate [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] pr_encoder_32bit remains a black-box since it has no binding entity [C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or9_gate [\or9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or4_gate [\or4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 744.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_encoders_behav -key {Behavioral:sim_1:Functional:test_encoders} -tclbatch {test_encoders.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_encoders.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 765.516 ; gain = 14.020
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_encoders_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 765.516 ; gain = 20.859
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
export_ip_user_files -of_objects  [get_files C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bits.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bits.vhd
file delete -force C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bits.vhd
close [ open C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bit.vhd w ]
add_files C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bit.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_encoders' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_encoders_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/repository/src/PEGates/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sources_1/new/pr_encoder_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pr_encoder_32bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Iulia/Desktop/TDC/tdc.srcs/sim_1/new/test_encoders.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_encoders
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or9_gate [\or9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or4_gate [\or4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture primitive of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or4_gate [or4_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_32bit [pr_encoder_32bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Iulia/Desktop/TDC/tdc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_encoders_behav -key {Behavioral:sim_1:Functional:test_encoders} -tclbatch {test_encoders.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_encoders.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_encoders_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 784.223 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 22:06:12 2018...
