// Seed: 780277100
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri1 id_2;
  inout wire id_1;
  assign id_1 = id_3;
  logic id_4[-1 : (  1  )];
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output uwire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_7 = -1 ? id_4 : -1;
  xnor primCall (id_5, id_10, id_6, id_4, id_1, id_3);
  module_0 modCall_1 (
      id_10,
      id_2,
      id_10
  );
endmodule
