
*** Running vivado
    with args -log mips_single_cycle.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_single_cycle.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mips_single_cycle.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.070 ; gain = 118.000
Command: synth_design -top mips_single_cycle -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 7 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7608
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.816 ; gain = 413.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_single_cycle' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:15]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:6' bound to instance 'mux_io_attached_adder' of component 'mux_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:198]
INFO: [Synth 8-638] synthesizing module 'mux_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_second' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:16]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:6' bound to instance 'mux_io_attached_mux' of component 'mux_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:206]
INFO: [Synth 8-3491] module 'ALU_controller' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu_controller.vhd:6' bound to instance 'ALU_controller_io' of component 'ALU_controller' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ALU_controller' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu_controller.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU_controller' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu_controller.vhd:15]
INFO: [Synth 8-3491] module 'DM' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/dm_4byte_wide.vhd:5' bound to instance 'DM_io' of component 'DM' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:219]
INFO: [Synth 8-638] synthesizing module 'DM' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/dm_4byte_wide.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DM' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/dm_4byte_wide.vhd:18]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:6' bound to instance 'mux_io_bw_dm_regFile' of component 'mux_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:229]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_second.vhd:6' bound to instance 'mux_io_bw_regFile_alu' of component 'mux_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:236]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:6' bound to instance 'ALU_io' of component 'ALU' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:17]
WARNING: [Synth 8-614] signal 'ALU_result_internal' is read in the process but is not in the sensitivity list [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:17]
INFO: [Synth 8-3491] module 'First_Shift_Left_2' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/first_shift_left_2.vhd:6' bound to instance 'First_Shift_Left_2_io' of component 'First_Shift_Left_2' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:252]
INFO: [Synth 8-638] synthesizing module 'First_Shift_Left_2' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/first_shift_left_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'First_Shift_Left_2' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/first_shift_left_2.vhd:14]
INFO: [Synth 8-3491] module 'IM' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/im_4byte_wide.vhd:6' bound to instance 'IM_io' of component 'IM' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:257]
INFO: [Synth 8-638] synthesizing module 'IM' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/im_4byte_wide.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'IM' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/im_4byte_wide.vhd:15]
INFO: [Synth 8-3491] module 'Main_Control_Unit' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mips_cu_behav.vhd:6' bound to instance 'Main_Control_Unit_io' of component 'Main_Control_Unit' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Main_Control_Unit' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mips_cu_behav.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Main_Control_Unit' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mips_cu_behav.vhd:22]
INFO: [Synth 8-3491] module 'PC_register' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/pc_register.vhd:7' bound to instance 'PC_register_io' of component 'PC_register' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:276]
INFO: [Synth 8-638] synthesizing module 'PC_register' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/pc_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC_register' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/pc_register.vhd:17]
INFO: [Synth 8-3491] module 'RegFile' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/regfile.vhd:5' bound to instance 'RegFile_io' of component 'RegFile' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:283]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/regfile.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/regfile.vhd:19]
INFO: [Synth 8-3491] module 'Second_Shift_Left_2' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/second_shift_left_2.vhd:6' bound to instance 'Second_Shift_Left_2_io' of component 'Second_Shift_Left_2' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:295]
INFO: [Synth 8-638] synthesizing module 'Second_Shift_Left_2' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/second_shift_left_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Second_Shift_Left_2' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/second_shift_left_2.vhd:14]
INFO: [Synth 8-3491] module 'adder_first' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_first.vhd:6' bound to instance 'adder_first_io' of component 'adder_first' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:300]
INFO: [Synth 8-638] synthesizing module 'adder_first' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_first.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'adder_first' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_first.vhd:14]
INFO: [Synth 8-3491] module 'adder_second' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_second.vhd:6' bound to instance 'adder_second_io' of component 'adder_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:305]
INFO: [Synth 8-638] synthesizing module 'adder_second' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_second.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'adder_second' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/adder_second.vhd:15]
INFO: [Synth 8-3491] module 'mux_first' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_first.vhd:6' bound to instance 'mux_first_io' of component 'mux_first' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:311]
INFO: [Synth 8-638] synthesizing module 'mux_first' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_first.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_first' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/complete/mux_first.vhd:16]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:6' bound to instance 'sign_extend_io' of component 'sign_extend' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:318]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mips_single_cycle' (0#1) [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/mips_single_cycle_struct.vhd:15]
WARNING: [Synth 8-7129] Port Instruction_15_0_Sign_Extended[31] in module Second_Shift_Left_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction_15_0_Sign_Extended[30] in module Second_Shift_Left_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[31] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[30] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[29] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[28] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[27] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[26] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[25] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[24] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[23] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[22] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[21] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[20] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[19] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[18] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[17] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[16] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[15] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[14] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[13] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[12] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[11] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[10] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[9] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[8] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[7] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[6] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[5] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadAddress[4] in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module IM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[31] in module DM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.824 ; gain = 517.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.824 ; gain = 517.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1544.824 ; gain = 517.891
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALU_control_reg' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu_controller.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'Instruction_15_0_Sign_Extended_reg' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'Instruction_15_0_Sign_Extended_reg' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.008 ; gain = 578.074
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 161   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Address[31] in module DM is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (ALU_controller_io/ALU_control_reg[3]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (ALU_controller_io/ALU_control_reg[2]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (ALU_controller_io/ALU_control_reg[1]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (ALU_controller_io/ALU_control_reg[0]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (ALU_io/zero_reg) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ALU_io/zero_reg/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:78]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/alu.vhd:78]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[31]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[31]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[30]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[30]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[29]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[29]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[28]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[28]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[27]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[27]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[26]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[26]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[25]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[25]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[24]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[24]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[23]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[23]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[22]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[22]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[21]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[21]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[20]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[20]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[19]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[19]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[18]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[18]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[17]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[17]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[16]) is unused and will be removed from module mips_single_cycle.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sign_extend_io/Instruction_15_0_Sign_Extended_reg[16]/Q' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/16593/MIPS/MIPS.srcs/sources_1/imports/design_sources/incomplete/sign_extend.vhd:19]
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[15]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[14]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[13]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[12]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[11]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[10]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[9]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[8]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[7]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[6]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[5]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[4]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[3]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[2]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[1]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[0]) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[15]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[14]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[13]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[12]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[11]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[10]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[9]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[8]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[7]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[6]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[5]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[4]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[3]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[2]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[1]__0) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (sign_extend_io/Instruction_15_0_Sign_Extended_reg[0]__0) is unused and will be removed from module mips_single_cycle.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1898.344 ; gain = 871.410
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1898.344 ; gain = 871.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1898.344 ; gain = 871.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
