// Seed: 3844841055
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    output supply0 id_9
);
  logic id_11;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    output wand id_11,
    output supply0 id_12,
    input wire id_13
    , id_15
);
  wire  id_16;
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_4,
      id_5,
      id_8,
      id_1,
      id_8,
      id_4
  );
  wire id_18, id_19, id_20, id_21;
  assign id_20 = id_5;
endmodule
