// Seed: 4244883583
`define pp_0 0
module module_0;
  logic id_0, id_1 = id_0, id_2, id_3;
  always id_2 = 1'b0;
  always id_3 = id_0;
  logic id_4;
endmodule
`timescale 1ps / 1ps
`define pp_1 0
