# TCL File Generated by Component Editor 12.1sp1
# Fri Feb 03 15:20:26 MST 2017
# DO NOT MODIFY


# 
# dm9000a "dm9000a" v1.0
# null 2017.02.03.15:20:26
# 
# 

# 
# request TCL package from ACDS 12.1
# 
package require -exact qsys 12.1


# 
# module dm9000a
# 
set_module_property NAME dm9000a
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME dm9000a
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dm9000a
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file dm9000a.vhd VHDL PATH ../../FinalProjectFiles/StereoCameraServer/dm9000a.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL dm9000a
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file dm9000a.vhd VHDL PATH ../../FinalProjectFiles/StereoCameraServer/dm9000a.vhd

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL dm9000a
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file dm9000a.vhd VHDL PATH ../../FinalProjectFiles/StereoCameraServer/dm9000a.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock ""
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 iCMD beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 iRD_N beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 iWR_N beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 iCS_N beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 iRST_N beginbursttransfer_n Input 1
add_interface_port avalon_slave_0 iDATA writebyteenable_n Input 16
add_interface_port avalon_slave_0 oDATA readdata Output 16
add_interface_port avalon_slave_0 oINT readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_DATA export Bidir 16
add_interface_port avalon_slave_0 ENET_CMD readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_RD_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_WR_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_CS_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_RST_N readdatavalid_n Output 1
add_interface_port avalon_slave_0 ENET_INT beginbursttransfer_n Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0

