V1 36
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_timer.vhd 2004/08/09.09:56:16
EN work/TRI_LEVEL_TIMER \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_timer.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_TIMER/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_timer.vhd \
      EN work/TRI_LEVEL_TIMER CP SYNC_STATEMACHINE CP WITH
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../sync_statemachine.vhd 2005/05/26.15:17:29
EN work/SYNC_STATEMACHINE \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../sync_statemachine.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SYNC_STATEMACHINE/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../sync_statemachine.vhd \
      EN work/SYNC_STATEMACHINE CP ANALOG_LEVELS
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../phasedelay_count.vhd 2004/04/15.12:17:16
EN work/PHASEDELAY_COUNT \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../phasedelay_count.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/PHASEDELAY_COUNT/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../phasedelay_count.vhd \
      EN work/PHASEDELAY_COUNT
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd 2005/05/26.14:24:03
EN work/TRI_LEVEL_SYNC_GENERATOR \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd \
      EN work/TRI_LEVEL_SYNC_GENERATOR CP SYNCGENERATOR CP BUFGMUX
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../genlock_timing.vhd 2005/05/26.14:26:33
EN work/GENLOCK_TIMING \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../genlock_timing.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../genlock_timing.vhd \
      EN work/GENLOCK_TIMING CP PHASEDELAY_COUNT CP GENLOCK_RESET
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../syncgenerator.vhd 2005/05/26.13:32:53
EN work/SYNCGENERATOR \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../syncgenerator.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/SYNCGENERATOR/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../syncgenerator.vhd \
      EN work/SYNCGENERATOR CP GENLOCK_TIMING CP SERIAL_INTERFACE \
      CP TRI_LEVEL_TIMER CP WITH          CP TSG_RESET
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../analog_levels.vhd 2005/05/26.15:18:28
EN work/ANALOG_LEVELS \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../analog_levels.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/ANALOG_LEVELS/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../analog_levels.vhd \
      EN work/ANALOG_LEVELS
FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../serial_interface.vhd 2004/07/08.12:29:08
EN work/SERIAL_INTERFACE \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../serial_interface.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE/BEHAVIORAL \
      FL F:/PT8611/Xilinx/fpga_version/v5_debug/v5.01_debug/Tri_level_sync_generator/../serial_interface.vhd \
      EN work/SERIAL_INTERFACE CP FREERUN_RESET
