<stg><name>top_kernel_Pipeline_VITIS_LOOP_103_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln103 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln103 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln103 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln103 = br i1 %icmp_ln103, void %for.inc.split, void %VITIS_LOOP_109_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="7">
<![CDATA[
for.inc.split:0 %trunc_ln103 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_7, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="2">
<![CDATA[
for.inc.split:5 %zext_ln103 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_4_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_7_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_8_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_9_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_10_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_11_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_12_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_13_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_14_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_15_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.split:22 %switch_ln105 = switch i4 %trunc_ln103, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.14:0 %store_ln105 = store i24 0, i2 %col_sums_14_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.14:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.13:0 %store_ln105 = store i24 0, i2 %col_sums_13_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.12:0 %store_ln105 = store i24 0, i2 %col_sums_12_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.11:0 %store_ln105 = store i24 0, i2 %col_sums_11_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.10:0 %store_ln105 = store i24 0, i2 %col_sums_10_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.9:0 %store_ln105 = store i24 0, i2 %col_sums_9_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.8:0 %store_ln105 = store i24 0, i2 %col_sums_8_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.7:0 %store_ln105 = store i24 0, i2 %col_sums_7_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.6:0 %store_ln105 = store i24 0, i2 %col_sums_6_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.5:0 %store_ln105 = store i24 0, i2 %col_sums_5_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.4:0 %store_ln105 = store i24 0, i2 %col_sums_4_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.3:0 %store_ln105 = store i24 0, i2 %col_sums_3_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.2:0 %store_ln105 = store i24 0, i2 %col_sums_2_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.1:0 %store_ln105 = store i24 0, i2 %col_sums_1_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.0:0 %store_ln105 = store i24 0, i2 %col_sums_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx.case.15:0 %store_ln105 = store i24 0, i2 %col_sums_15_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.exit:0 %store_ln103 = store i7 %add_ln103, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit:1 %br_ln103 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
VITIS_LOOP_109_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="col_sums_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="col_sums_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="col_sums_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="col_sums_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="col_sums_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="col_sums_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="col_sums_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="col_sums_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="col_sums_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="col_sums_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="col_sums_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="col_sums_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="col_sums_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="col_sums_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="col_sums_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="col_sums" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sums"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="j" fromId="91" toId="4">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln103" fromId="93" toId="5">
</dataflow>
<dataflow id="95" from="j" to="store_ln103" fromId="4" toId="5">
</dataflow>
<dataflow id="96" from="j" to="j_7" fromId="4" toId="7">
</dataflow>
<dataflow id="97" from="j_7" to="icmp_ln103" fromId="7" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln103" fromId="98" toId="8">
</dataflow>
<dataflow id="100" from="j_7" to="add_ln103" fromId="7" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_101" to="add_ln103" fromId="101" toId="9">
</dataflow>
<dataflow id="103" from="icmp_ln103" to="br_ln103" fromId="8" toId="10">
</dataflow>
<dataflow id="104" from="j_7" to="trunc_ln103" fromId="7" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln104" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_91" to="specpipeline_ln104" fromId="91" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln104" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specpipeline_ln104" fromId="108" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specpipeline_ln104" fromId="108" toId="12">
</dataflow>
<dataflow id="113" from="empty_1" to="specpipeline_ln104" fromId="112" toId="12">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln103" fromId="114" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_116" to="speclooptripcount_ln103" fromId="116" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_116" to="speclooptripcount_ln103" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_116" to="speclooptripcount_ln103" fromId="116" toId="13">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln103" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="empty_7" to="specloopname_ln103" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="_ssdm_op_PartSelect.i2.i7.i32.i32" to="lshr_ln" fromId="124" toId="15">
</dataflow>
<dataflow id="126" from="j_7" to="lshr_ln" fromId="7" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_127" to="lshr_ln" fromId="127" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_129" to="lshr_ln" fromId="129" toId="15">
</dataflow>
<dataflow id="131" from="lshr_ln" to="zext_ln103" fromId="15" toId="16">
</dataflow>
<dataflow id="132" from="col_sums" to="col_sums_addr" fromId="90" toId="17">
</dataflow>
<dataflow id="134" from="StgValue_133" to="col_sums_addr" fromId="133" toId="17">
</dataflow>
<dataflow id="135" from="zext_ln103" to="col_sums_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="136" from="col_sums_1" to="col_sums_1_addr" fromId="89" toId="18">
</dataflow>
<dataflow id="137" from="StgValue_133" to="col_sums_1_addr" fromId="133" toId="18">
</dataflow>
<dataflow id="138" from="zext_ln103" to="col_sums_1_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="139" from="col_sums_2" to="col_sums_2_addr" fromId="88" toId="19">
</dataflow>
<dataflow id="140" from="StgValue_133" to="col_sums_2_addr" fromId="133" toId="19">
</dataflow>
<dataflow id="141" from="zext_ln103" to="col_sums_2_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="142" from="col_sums_3" to="col_sums_3_addr" fromId="87" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_133" to="col_sums_3_addr" fromId="133" toId="20">
</dataflow>
<dataflow id="144" from="zext_ln103" to="col_sums_3_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="145" from="col_sums_4" to="col_sums_4_addr" fromId="86" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_133" to="col_sums_4_addr" fromId="133" toId="21">
</dataflow>
<dataflow id="147" from="zext_ln103" to="col_sums_4_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="148" from="col_sums_5" to="col_sums_5_addr" fromId="85" toId="22">
</dataflow>
<dataflow id="149" from="StgValue_133" to="col_sums_5_addr" fromId="133" toId="22">
</dataflow>
<dataflow id="150" from="zext_ln103" to="col_sums_5_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="151" from="col_sums_6" to="col_sums_6_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_133" to="col_sums_6_addr" fromId="133" toId="23">
</dataflow>
<dataflow id="153" from="zext_ln103" to="col_sums_6_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="154" from="col_sums_7" to="col_sums_7_addr" fromId="83" toId="24">
</dataflow>
<dataflow id="155" from="StgValue_133" to="col_sums_7_addr" fromId="133" toId="24">
</dataflow>
<dataflow id="156" from="zext_ln103" to="col_sums_7_addr" fromId="16" toId="24">
</dataflow>
<dataflow id="157" from="col_sums_8" to="col_sums_8_addr" fromId="82" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_133" to="col_sums_8_addr" fromId="133" toId="25">
</dataflow>
<dataflow id="159" from="zext_ln103" to="col_sums_8_addr" fromId="16" toId="25">
</dataflow>
<dataflow id="160" from="col_sums_9" to="col_sums_9_addr" fromId="81" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_133" to="col_sums_9_addr" fromId="133" toId="26">
</dataflow>
<dataflow id="162" from="zext_ln103" to="col_sums_9_addr" fromId="16" toId="26">
</dataflow>
<dataflow id="163" from="col_sums_10" to="col_sums_10_addr" fromId="80" toId="27">
</dataflow>
<dataflow id="164" from="StgValue_133" to="col_sums_10_addr" fromId="133" toId="27">
</dataflow>
<dataflow id="165" from="zext_ln103" to="col_sums_10_addr" fromId="16" toId="27">
</dataflow>
<dataflow id="166" from="col_sums_11" to="col_sums_11_addr" fromId="79" toId="28">
</dataflow>
<dataflow id="167" from="StgValue_133" to="col_sums_11_addr" fromId="133" toId="28">
</dataflow>
<dataflow id="168" from="zext_ln103" to="col_sums_11_addr" fromId="16" toId="28">
</dataflow>
<dataflow id="169" from="col_sums_12" to="col_sums_12_addr" fromId="78" toId="29">
</dataflow>
<dataflow id="170" from="StgValue_133" to="col_sums_12_addr" fromId="133" toId="29">
</dataflow>
<dataflow id="171" from="zext_ln103" to="col_sums_12_addr" fromId="16" toId="29">
</dataflow>
<dataflow id="172" from="col_sums_13" to="col_sums_13_addr" fromId="77" toId="30">
</dataflow>
<dataflow id="173" from="StgValue_133" to="col_sums_13_addr" fromId="133" toId="30">
</dataflow>
<dataflow id="174" from="zext_ln103" to="col_sums_13_addr" fromId="16" toId="30">
</dataflow>
<dataflow id="175" from="col_sums_14" to="col_sums_14_addr" fromId="76" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_133" to="col_sums_14_addr" fromId="133" toId="31">
</dataflow>
<dataflow id="177" from="zext_ln103" to="col_sums_14_addr" fromId="16" toId="31">
</dataflow>
<dataflow id="178" from="col_sums_15" to="col_sums_15_addr" fromId="75" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_133" to="col_sums_15_addr" fromId="133" toId="32">
</dataflow>
<dataflow id="180" from="zext_ln103" to="col_sums_15_addr" fromId="16" toId="32">
</dataflow>
<dataflow id="181" from="trunc_ln103" to="switch_ln105" fromId="11" toId="33">
</dataflow>
<dataflow id="183" from="StgValue_182" to="switch_ln105" fromId="182" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_184" to="switch_ln105" fromId="184" toId="33">
</dataflow>
<dataflow id="187" from="StgValue_186" to="switch_ln105" fromId="186" toId="33">
</dataflow>
<dataflow id="189" from="StgValue_188" to="switch_ln105" fromId="188" toId="33">
</dataflow>
<dataflow id="191" from="StgValue_190" to="switch_ln105" fromId="190" toId="33">
</dataflow>
<dataflow id="193" from="StgValue_192" to="switch_ln105" fromId="192" toId="33">
</dataflow>
<dataflow id="195" from="StgValue_194" to="switch_ln105" fromId="194" toId="33">
</dataflow>
<dataflow id="197" from="StgValue_196" to="switch_ln105" fromId="196" toId="33">
</dataflow>
<dataflow id="199" from="StgValue_198" to="switch_ln105" fromId="198" toId="33">
</dataflow>
<dataflow id="201" from="StgValue_200" to="switch_ln105" fromId="200" toId="33">
</dataflow>
<dataflow id="203" from="StgValue_202" to="switch_ln105" fromId="202" toId="33">
</dataflow>
<dataflow id="205" from="StgValue_204" to="switch_ln105" fromId="204" toId="33">
</dataflow>
<dataflow id="207" from="StgValue_206" to="switch_ln105" fromId="206" toId="33">
</dataflow>
<dataflow id="209" from="StgValue_208" to="switch_ln105" fromId="208" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_210" to="switch_ln105" fromId="210" toId="33">
</dataflow>
<dataflow id="213" from="StgValue_212" to="store_ln105" fromId="212" toId="34">
</dataflow>
<dataflow id="214" from="col_sums_14_addr" to="store_ln105" fromId="31" toId="34">
</dataflow>
<dataflow id="215" from="StgValue_212" to="store_ln105" fromId="212" toId="36">
</dataflow>
<dataflow id="216" from="col_sums_13_addr" to="store_ln105" fromId="30" toId="36">
</dataflow>
<dataflow id="217" from="StgValue_212" to="store_ln105" fromId="212" toId="38">
</dataflow>
<dataflow id="218" from="col_sums_12_addr" to="store_ln105" fromId="29" toId="38">
</dataflow>
<dataflow id="219" from="StgValue_212" to="store_ln105" fromId="212" toId="40">
</dataflow>
<dataflow id="220" from="col_sums_11_addr" to="store_ln105" fromId="28" toId="40">
</dataflow>
<dataflow id="221" from="StgValue_212" to="store_ln105" fromId="212" toId="42">
</dataflow>
<dataflow id="222" from="col_sums_10_addr" to="store_ln105" fromId="27" toId="42">
</dataflow>
<dataflow id="223" from="StgValue_212" to="store_ln105" fromId="212" toId="44">
</dataflow>
<dataflow id="224" from="col_sums_9_addr" to="store_ln105" fromId="26" toId="44">
</dataflow>
<dataflow id="225" from="StgValue_212" to="store_ln105" fromId="212" toId="46">
</dataflow>
<dataflow id="226" from="col_sums_8_addr" to="store_ln105" fromId="25" toId="46">
</dataflow>
<dataflow id="227" from="StgValue_212" to="store_ln105" fromId="212" toId="48">
</dataflow>
<dataflow id="228" from="col_sums_7_addr" to="store_ln105" fromId="24" toId="48">
</dataflow>
<dataflow id="229" from="StgValue_212" to="store_ln105" fromId="212" toId="50">
</dataflow>
<dataflow id="230" from="col_sums_6_addr" to="store_ln105" fromId="23" toId="50">
</dataflow>
<dataflow id="231" from="StgValue_212" to="store_ln105" fromId="212" toId="52">
</dataflow>
<dataflow id="232" from="col_sums_5_addr" to="store_ln105" fromId="22" toId="52">
</dataflow>
<dataflow id="233" from="StgValue_212" to="store_ln105" fromId="212" toId="54">
</dataflow>
<dataflow id="234" from="col_sums_4_addr" to="store_ln105" fromId="21" toId="54">
</dataflow>
<dataflow id="235" from="StgValue_212" to="store_ln105" fromId="212" toId="56">
</dataflow>
<dataflow id="236" from="col_sums_3_addr" to="store_ln105" fromId="20" toId="56">
</dataflow>
<dataflow id="237" from="StgValue_212" to="store_ln105" fromId="212" toId="58">
</dataflow>
<dataflow id="238" from="col_sums_2_addr" to="store_ln105" fromId="19" toId="58">
</dataflow>
<dataflow id="239" from="StgValue_212" to="store_ln105" fromId="212" toId="60">
</dataflow>
<dataflow id="240" from="col_sums_1_addr" to="store_ln105" fromId="18" toId="60">
</dataflow>
<dataflow id="241" from="StgValue_212" to="store_ln105" fromId="212" toId="62">
</dataflow>
<dataflow id="242" from="col_sums_addr" to="store_ln105" fromId="17" toId="62">
</dataflow>
<dataflow id="243" from="StgValue_212" to="store_ln105" fromId="212" toId="64">
</dataflow>
<dataflow id="244" from="col_sums_15_addr" to="store_ln105" fromId="32" toId="64">
</dataflow>
<dataflow id="245" from="add_ln103" to="store_ln103" fromId="9" toId="66">
</dataflow>
<dataflow id="246" from="j" to="store_ln103" fromId="4" toId="66">
</dataflow>
<dataflow id="247" from="icmp_ln103" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="248" from="trunc_ln103" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
