// Seed: 2190085368
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1,
    input tri1 id_2,
    input wor  id_3,
    input tri  id_4
);
  assign id_6 = 1;
  assign id_6 = id_3 - 1;
  logic [7:0] id_7;
  string id_8;
  assign id_8 = "";
  always id_7 = id_7[1 : 1];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
