<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file fpgasdr_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Sun Apr 05 22:59:59 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "osc_clk" 88.670000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  59.776MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i8  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              16.563ns  (55.1% logic, 44.9% route), 36 logic levels.

 Constraint Details:

     16.563ns physical path delay SLICE_2408 to SLICE_55 exceeds
     11.278ns delay constraint less
      0.166ns DIN_SET requirement (totaling 11.112ns) by 5.451ns

 Physical Path Details:

      Data path SLICE_2408 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 SLICE_2408.CLK to  SLICE_2408.Q0 SLICE_2408 (from uart_rx1/UartClk[2])
ROUTE         3   e 1.234  SLICE_2408.Q0 to  SLICE_2406.A0 o_Rx_Byte_c_7
CTOF_DEL    ---     0.495  SLICE_2406.A0 to  SLICE_2406.F0 SLICE_2406
ROUTE         2   e 1.234  SLICE_2406.F0 to  SLICE_2475.D1 n13390
CTOF_DEL    ---     0.495  SLICE_2475.D1 to  SLICE_2475.F1 SLICE_2475
ROUTE         1   e 1.234  SLICE_2475.F1 to  SLICE_2405.D1 n12931
CTOF_DEL    ---     0.495  SLICE_2405.D1 to  SLICE_2405.F1 SLICE_2405
ROUTE         1   e 1.234  SLICE_2405.F1 to  SLICE_2403.B1 n13372
CTOF_DEL    ---     0.495  SLICE_2403.B1 to  SLICE_2403.F1 SLICE_2403
ROUTE        75   e 1.234  SLICE_2403.F1 to  SLICE_2475.C0 n9000
CTOF_DEL    ---     0.495  SLICE_2475.C0 to  SLICE_2475.F0 SLICE_2475
ROUTE         1   e 1.234  SLICE_2475.F0 to    SLICE_84.A0 n9593
C0TOFCO_DE  ---     1.023    SLICE_84.A0 to   SLICE_84.FCO SLICE_84
ROUTE         1   e 0.001   SLICE_84.FCO to   SLICE_83.FCI n11274
FCITOFCO_D  ---     0.162   SLICE_83.FCI to   SLICE_83.FCO SLICE_83
ROUTE         1   e 0.001   SLICE_83.FCO to   SLICE_82.FCI n11275
FCITOFCO_D  ---     0.162   SLICE_82.FCI to   SLICE_82.FCO SLICE_82
ROUTE         1   e 0.001   SLICE_82.FCO to   SLICE_81.FCI n11276
FCITOFCO_D  ---     0.162   SLICE_81.FCI to   SLICE_81.FCO SLICE_81
ROUTE         1   e 0.001   SLICE_81.FCO to   SLICE_80.FCI n11277
FCITOFCO_D  ---     0.162   SLICE_80.FCI to   SLICE_80.FCO SLICE_80
ROUTE         1   e 0.001   SLICE_80.FCO to   SLICE_79.FCI n11278
FCITOFCO_D  ---     0.162   SLICE_79.FCI to   SLICE_79.FCO SLICE_79
ROUTE         1   e 0.001   SLICE_79.FCO to   SLICE_78.FCI n11279
FCITOFCO_D  ---     0.162   SLICE_78.FCI to   SLICE_78.FCO SLICE_78
ROUTE         1   e 0.001   SLICE_78.FCO to   SLICE_77.FCI n11280
FCITOFCO_D  ---     0.162   SLICE_77.FCI to   SLICE_77.FCO SLICE_77
ROUTE         1   e 0.001   SLICE_77.FCO to   SLICE_76.FCI n11281
FCITOFCO_D  ---     0.162   SLICE_76.FCI to   SLICE_76.FCO SLICE_76
ROUTE         1   e 0.001   SLICE_76.FCO to   SLICE_75.FCI n11282
FCITOFCO_D  ---     0.162   SLICE_75.FCI to   SLICE_75.FCO SLICE_75
ROUTE         1   e 0.001   SLICE_75.FCO to   SLICE_74.FCI n11283
FCITOFCO_D  ---     0.162   SLICE_74.FCI to   SLICE_74.FCO SLICE_74
ROUTE         1   e 0.001   SLICE_74.FCO to   SLICE_73.FCI n11284
FCITOFCO_D  ---     0.162   SLICE_73.FCI to   SLICE_73.FCO SLICE_73
ROUTE         1   e 0.001   SLICE_73.FCO to   SLICE_72.FCI n11285
FCITOFCO_D  ---     0.162   SLICE_72.FCI to   SLICE_72.FCO SLICE_72
ROUTE         1   e 0.001   SLICE_72.FCO to   SLICE_71.FCI n11286
FCITOFCO_D  ---     0.162   SLICE_71.FCI to   SLICE_71.FCO SLICE_71
ROUTE         1   e 0.001   SLICE_71.FCO to   SLICE_70.FCI n11287
FCITOFCO_D  ---     0.162   SLICE_70.FCI to   SLICE_70.FCO SLICE_70
ROUTE         1   e 0.001   SLICE_70.FCO to   SLICE_69.FCI n11288
FCITOFCO_D  ---     0.162   SLICE_69.FCI to   SLICE_69.FCO SLICE_69
ROUTE         1   e 0.001   SLICE_69.FCO to   SLICE_68.FCI n11289
FCITOFCO_D  ---     0.162   SLICE_68.FCI to   SLICE_68.FCO SLICE_68
ROUTE         1   e 0.001   SLICE_68.FCO to   SLICE_67.FCI n11290
FCITOFCO_D  ---     0.162   SLICE_67.FCI to   SLICE_67.FCO SLICE_67
ROUTE         1   e 0.001   SLICE_67.FCO to   SLICE_66.FCI n11291
FCITOFCO_D  ---     0.162   SLICE_66.FCI to   SLICE_66.FCO SLICE_66
ROUTE         1   e 0.001   SLICE_66.FCO to   SLICE_65.FCI n11292
FCITOFCO_D  ---     0.162   SLICE_65.FCI to   SLICE_65.FCO SLICE_65
ROUTE         1   e 0.001   SLICE_65.FCO to   SLICE_64.FCI n11293
FCITOFCO_D  ---     0.162   SLICE_64.FCI to   SLICE_64.FCO SLICE_64
ROUTE         1   e 0.001   SLICE_64.FCO to   SLICE_63.FCI n11294
FCITOFCO_D  ---     0.162   SLICE_63.FCI to   SLICE_63.FCO SLICE_63
ROUTE         1   e 0.001   SLICE_63.FCO to   SLICE_62.FCI n11295
FCITOFCO_D  ---     0.162   SLICE_62.FCI to   SLICE_62.FCO SLICE_62
ROUTE         1   e 0.001   SLICE_62.FCO to   SLICE_61.FCI n11296
FCITOFCO_D  ---     0.162   SLICE_61.FCI to   SLICE_61.FCO SLICE_61
ROUTE         1   e 0.001   SLICE_61.FCO to   SLICE_60.FCI n11297
FCITOFCO_D  ---     0.162   SLICE_60.FCI to   SLICE_60.FCO SLICE_60
ROUTE         1   e 0.001   SLICE_60.FCO to   SLICE_59.FCI n11298
FCITOFCO_D  ---     0.162   SLICE_59.FCI to   SLICE_59.FCO SLICE_59
ROUTE         1   e 0.001   SLICE_59.FCO to   SLICE_58.FCI n11299
FCITOFCO_D  ---     0.162   SLICE_58.FCI to   SLICE_58.FCO SLICE_58
ROUTE         1   e 0.001   SLICE_58.FCO to   SLICE_57.FCI n11300
FCITOFCO_D  ---     0.162   SLICE_57.FCI to   SLICE_57.FCO SLICE_57
ROUTE         1   e 0.001   SLICE_57.FCO to   SLICE_56.FCI n11301
FCITOFCO_D  ---     0.162   SLICE_56.FCI to   SLICE_56.FCO SLICE_56
ROUTE         1   e 0.001   SLICE_56.FCO to   SLICE_55.FCI n11302
FCITOF1_DE  ---     0.643   SLICE_55.FCI to    SLICE_55.F1 SLICE_55
ROUTE         1   e 0.001    SLICE_55.F1 to   SLICE_55.DI1 n2797 (to osc_clk)
                  --------
                   16.563   (55.1% logic, 44.9% route), 36 logic levels.

Warning:  59.776MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOutN1

   Data Path Delay:     6.863ns  (64.0% logic, 36.0% route), 3 logic levels.

   Clock Path Delay:    1.234ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.234ns delay OSCH_inst to PWM1/SLICE_6 and
      6.863ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 8.097ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 11.903ns

 Physical Path Details:

      Clock path OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 1.234  OSCH_inst.OSC to *1/SLICE_6.CLK osc_clk
                  --------
                    1.234   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *1/SLICE_6.CLK to *M1/SLICE_6.Q1 PWM1/SLICE_6 (from osc_clk)
ROUTE         6   e 1.234 *M1/SLICE_6.Q1 to  SLICE_2486.A0 PWMOutP4_c
CTOF_DEL    ---     0.495  SLICE_2486.A0 to  SLICE_2486.F0 SLICE_2486
ROUTE         4   e 1.234  SLICE_2486.F0 to       65.PADDO PWMOutN4_c
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD PWMOutN1
                  --------
                    6.863   (64.0% logic, 36.0% route), 3 logic levels.

Report:    8.097ns is the minimum offset for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   59.776 MHz|  36 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|     8.097 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n11290                                  |       1|    3967|     96.85%
                                        |        |        |
n11291                                  |       1|    3892|     95.02%
                                        |        |        |
n11288                                  |       1|    3831|     93.53%
                                        |        |        |
n11292                                  |       1|    3814|     93.12%
                                        |        |        |
n11289                                  |       1|    3813|     93.09%
                                        |        |        |
n11293                                  |       1|    3733|     91.14%
                                        |        |        |
n11285                                  |       1|    3672|     89.65%
                                        |        |        |
n11286                                  |       1|    3660|     89.36%
                                        |        |        |
n11287                                  |       1|    3642|     88.92%
                                        |        |        |
n11294                                  |       1|    3637|     88.79%
                                        |        |        |
n11295                                  |       1|    3510|     85.69%
                                        |        |        |
n11281                                  |       1|    3402|     83.06%
                                        |        |        |
n11282                                  |       1|    3402|     83.06%
                                        |        |        |
n11283                                  |       1|    3402|     83.06%
                                        |        |        |
n11284                                  |       1|    3402|     83.06%
                                        |        |        |
n11296                                  |       1|    3296|     80.47%
                                        |        |        |
n11280                                  |       1|    3289|     80.30%
                                        |        |        |
n11279                                  |       1|    3271|     79.86%
                                        |        |        |
n11297                                  |       1|    3027|     73.90%
                                        |        |        |
n11278                                  |       1|    2747|     67.07%
                                        |        |        |
n11298                                  |       1|    2721|     66.43%
                                        |        |        |
n11277                                  |       1|    2705|     66.04%
                                        |        |        |
n11276                                  |       1|    2651|     64.72%
                                        |        |        |
n11275                                  |       1|    2561|     62.52%
                                        |        |        |
n11299                                  |       1|    2386|     58.25%
                                        |        |        |
n11274                                  |       1|    2145|     52.37%
                                        |        |        |
n11300                                  |       1|    1952|     47.66%
                                        |        |        |
n9000                                   |      75|    1951|     47.63%
                                        |        |        |
n13372                                  |       1|    1951|     47.63%
                                        |        |        |
n8225                                   |      10|    1644|     40.14%
                                        |        |        |
n11301                                  |       1|    1416|     34.57%
                                        |        |        |
n12931                                  |       1|    1332|     32.52%
                                        |        |        |
n13390                                  |       2|    1188|     29.00%
                                        |        |        |
n12803                                  |       6|    1015|     24.78%
                                        |        |        |
o_Rx_Byte_c_5                           |       3|     878|     21.44%
                                        |        |        |
o_Rx_DV_c                               |       3|     878|     21.44%
                                        |        |        |
n11302                                  |       1|     753|     18.38%
                                        |        |        |
n9593                                   |       1|     727|     17.75%
                                        |        |        |
n9591                                   |       1|     673|     16.43%
                                        |        |        |
n11273                                  |       1|     625|     15.26%
                                        |        |        |
n12919                                  |       1|     619|     15.11%
                                        |        |        |
o_Rx_Byte_c_7                           |       3|     594|     14.50%
                                        |        |        |
n11105                                  |       1|     545|     13.31%
                                        |        |        |
o_Rx_Byte_c_6                           |       4|     530|     12.94%
                                        |        |        |
n9571                                   |       1|     494|     12.06%
                                        |        |        |
n11104                                  |       1|     486|     11.87%
                                        |        |        |
n11108                                  |       1|     469|     11.45%
                                        |        |        |
n11109                                  |       1|     469|     11.45%
                                        |        |        |
n11110                                  |       1|     469|     11.45%
                                        |        |        |
n11111                                  |       1|     469|     11.45%
                                        |        |        |
n11107                                  |       1|     462|     11.28%
                                        |        |        |
n2338                                   |       1|     448|     10.94%
                                        |        |        |
n11106                                  |       1|     444|     10.84%
                                        |        |        |
n2337                                   |       1|     420|     10.25%
                                        |        |        |
n11103                                  |       1|     410|     10.01%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 13047644
Cumulative negative slack: 13047644

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Sun Apr 05 23:00:00 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGASDR_impl1.tw1 -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1_map.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1_map.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_clk" 88.670000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to osc_clk +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay Mixer1/SLICE_2224 to Mixer1/SLICE_2224 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path Mixer1/SLICE_2224 to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *LICE_2224.CLK to *SLICE_2224.Q1 Mixer1/SLICE_2224 (from osc_clk)
ROUTE         2   e 0.199 *SLICE_2224.Q1 to *SLICE_2224.M0 DiffOut_c (to osc_clk)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     1.601ns  (67.8% logic, 32.2% route), 2 logic levels.

   Clock Path Delay:    0.515ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.515ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.601ns delay CIC1Sin/SLICE_2220 to MYLED[0] (totaling 2.116ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.116ns

 Physical Path Details:

      Clock path OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999   e 0.515  OSCH_inst.OSC to *LICE_2220.CLK osc_clk
                  --------
                    0.515   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2220 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *LICE_2220.CLK to *SLICE_2220.Q0 CIC1Sin/SLICE_2220 (from osc_clk)
ROUTE         2   e 0.515 *SLICE_2220.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD MYLED[0]
                  --------
                    1.601   (67.8% logic, 32.2% route), 2 logic levels.

Report:    2.116ns is the maximum offset for this preference.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.116 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 13047644 (setup), 0 (hold)
Cumulative negative slack: 13047644 (13047644+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
