![Block Diagram](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/5974ce47-2c82-40ba-bdfc-7ec443155357)

![constraint LED](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/061a7769-7d02-425a-8534-a75291bcddb6)
![constraint file clk](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/81f14f57-6fd5-48c6-858c-5f427ef14e81)
