// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_cshake256_simple_32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ephemeralsk_address0,
        ephemeralsk_ce0,
        ephemeralsk_we0,
        ephemeralsk_d0,
        in_0_address0,
        in_0_ce0,
        in_0_q0,
        in_0_address1,
        in_0_ce1,
        in_0_q1,
        in_1_address0,
        in_1_ce0,
        in_1_q0,
        in_1_address1,
        in_1_ce1,
        in_1_q1,
        in_2_address0,
        in_2_ce0,
        in_2_q0,
        in_2_address1,
        in_2_ce1,
        in_2_q1,
        in_3_address0,
        in_3_ce0,
        in_3_q0,
        in_3_address1,
        in_3_ce1,
        in_3_q1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] ephemeralsk_address0;
output   ephemeralsk_ce0;
output   ephemeralsk_we0;
output  [7:0] ephemeralsk_d0;
output  [6:0] in_0_address0;
output   in_0_ce0;
input  [7:0] in_0_q0;
output  [6:0] in_0_address1;
output   in_0_ce1;
input  [7:0] in_0_q1;
output  [6:0] in_1_address0;
output   in_1_ce0;
input  [7:0] in_1_q0;
output  [6:0] in_1_address1;
output   in_1_ce1;
input  [7:0] in_1_q1;
output  [6:0] in_2_address0;
output   in_2_ce0;
input  [7:0] in_2_q0;
output  [6:0] in_2_address1;
output   in_2_ce1;
input  [7:0] in_2_q1;
output  [6:0] in_3_address0;
output   in_3_ce0;
input  [7:0] in_3_q0;
output  [6:0] in_3_address1;
output   in_3_ce1;
input  [7:0] in_3_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] s_address0;
reg    s_ce0;
reg   [7:0] s_we0;
reg   [63:0] s_d0;
wire   [63:0] s_q0;
reg   [4:0] s_address1;
reg    s_ce1;
reg   [7:0] s_we1;
reg   [63:0] s_d1;
wire   [63:0] s_q1;
reg   [5:0] t_address0;
reg    t_ce0;
reg    t_we0;
wire   [7:0] t_q0;
reg    t_ce1;
reg    t_we1;
reg   [5:0] t_41_address0;
reg    t_41_ce0;
reg    t_41_we0;
wire   [7:0] t_41_q0;
reg    t_41_ce1;
reg    t_41_we1;
reg   [5:0] t_42_address0;
reg    t_42_ce0;
reg    t_42_we0;
wire   [7:0] t_42_q0;
reg    t_42_ce1;
reg    t_42_we1;
reg   [5:0] t_43_address0;
reg    t_43_ce0;
reg    t_43_we0;
wire   [7:0] t_43_q0;
reg    t_43_ce1;
reg    t_43_we1;
wire    grp_cshake256_simple_absorb_fu_46_ap_start;
wire    grp_cshake256_simple_absorb_fu_46_ap_done;
wire    grp_cshake256_simple_absorb_fu_46_ap_idle;
wire    grp_cshake256_simple_absorb_fu_46_ap_ready;
wire   [4:0] grp_cshake256_simple_absorb_fu_46_s_address0;
wire    grp_cshake256_simple_absorb_fu_46_s_ce0;
wire   [7:0] grp_cshake256_simple_absorb_fu_46_s_we0;
wire   [63:0] grp_cshake256_simple_absorb_fu_46_s_d0;
wire   [4:0] grp_cshake256_simple_absorb_fu_46_s_address1;
wire    grp_cshake256_simple_absorb_fu_46_s_ce1;
wire   [7:0] grp_cshake256_simple_absorb_fu_46_s_we1;
wire   [63:0] grp_cshake256_simple_absorb_fu_46_s_d1;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_0_address0;
wire    grp_cshake256_simple_absorb_fu_46_in_0_ce0;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_0_address1;
wire    grp_cshake256_simple_absorb_fu_46_in_0_ce1;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_1_address0;
wire    grp_cshake256_simple_absorb_fu_46_in_1_ce0;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_1_address1;
wire    grp_cshake256_simple_absorb_fu_46_in_1_ce1;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_2_address0;
wire    grp_cshake256_simple_absorb_fu_46_in_2_ce0;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_2_address1;
wire    grp_cshake256_simple_absorb_fu_46_in_2_ce1;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_3_address0;
wire    grp_cshake256_simple_absorb_fu_46_in_3_ce0;
wire   [6:0] grp_cshake256_simple_absorb_fu_46_in_3_address1;
wire    grp_cshake256_simple_absorb_fu_46_in_3_ce1;
wire    grp_KeccakF1600_StatePermute_fu_64_ap_start;
wire    grp_KeccakF1600_StatePermute_fu_64_ap_done;
wire    grp_KeccakF1600_StatePermute_fu_64_ap_idle;
wire    grp_KeccakF1600_StatePermute_fu_64_ap_ready;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_64_s_i_address0;
wire    grp_KeccakF1600_StatePermute_fu_64_s_i_ce0;
wire   [7:0] grp_KeccakF1600_StatePermute_fu_64_s_i_we0;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_64_s_i_d0;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_64_s_i_address1;
wire    grp_KeccakF1600_StatePermute_fu_64_s_i_ce1;
wire   [7:0] grp_KeccakF1600_StatePermute_fu_64_s_i_we1;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_64_s_i_d1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_done;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_idle;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_ready;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we0;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we1;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d1;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we0;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we1;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d1;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we0;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we1;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d1;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we0;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce1;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we1;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d1;
wire   [4:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_idle;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_ready;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_ce0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_ce0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_ce0;
wire   [5:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_ce0;
wire   [4:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_address0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_ce0;
wire    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_we0;
wire   [7:0] grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_d0;
reg    grp_cshake256_simple_absorb_fu_46_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_KeccakF1600_StatePermute_fu_64_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_cshake256_simple_absorb_fu_46_ap_start_reg = 1'b0;
#0 grp_KeccakF1600_StatePermute_fu_64_ap_start_reg = 1'b0;
#0 grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg = 1'b0;
#0 grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg = 1'b0;
end

sikep503_kem_enc_hw_cshake256_simple_32_s_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_address0),
    .ce0(s_ce0),
    .we0(s_we0),
    .d0(s_d0),
    .q0(s_q0),
    .address1(s_address1),
    .ce1(s_ce1),
    .we1(s_we1),
    .d1(s_d1),
    .q1(s_q1)
);

sikep503_kem_enc_hw_cshake256_simple_32_t_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d0),
    .q0(t_q0),
    .address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address1),
    .ce1(t_ce1),
    .we1(t_we1),
    .d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d1)
);

sikep503_kem_enc_hw_cshake256_simple_32_t_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
t_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_41_address0),
    .ce0(t_41_ce0),
    .we0(t_41_we0),
    .d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d0),
    .q0(t_41_q0),
    .address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address1),
    .ce1(t_41_ce1),
    .we1(t_41_we1),
    .d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d1)
);

sikep503_kem_enc_hw_cshake256_simple_32_t_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
t_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_42_address0),
    .ce0(t_42_ce0),
    .we0(t_42_we0),
    .d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d0),
    .q0(t_42_q0),
    .address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address1),
    .ce1(t_42_ce1),
    .we1(t_42_we1),
    .d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d1)
);

sikep503_kem_enc_hw_cshake256_simple_32_t_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 34 ),
    .AddressWidth( 6 ))
t_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_43_address0),
    .ce0(t_43_ce0),
    .we0(t_43_we0),
    .d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d0),
    .q0(t_43_q0),
    .address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address1),
    .ce1(t_43_ce1),
    .we1(t_43_we1),
    .d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d1)
);

sikep503_kem_enc_hw_cshake256_simple_absorb grp_cshake256_simple_absorb_fu_46(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cshake256_simple_absorb_fu_46_ap_start),
    .ap_done(grp_cshake256_simple_absorb_fu_46_ap_done),
    .ap_idle(grp_cshake256_simple_absorb_fu_46_ap_idle),
    .ap_ready(grp_cshake256_simple_absorb_fu_46_ap_ready),
    .s_address0(grp_cshake256_simple_absorb_fu_46_s_address0),
    .s_ce0(grp_cshake256_simple_absorb_fu_46_s_ce0),
    .s_we0(grp_cshake256_simple_absorb_fu_46_s_we0),
    .s_d0(grp_cshake256_simple_absorb_fu_46_s_d0),
    .s_q0(s_q0),
    .s_address1(grp_cshake256_simple_absorb_fu_46_s_address1),
    .s_ce1(grp_cshake256_simple_absorb_fu_46_s_ce1),
    .s_we1(grp_cshake256_simple_absorb_fu_46_s_we1),
    .s_d1(grp_cshake256_simple_absorb_fu_46_s_d1),
    .s_q1(s_q1),
    .cstm(1'd0),
    .in_0_address0(grp_cshake256_simple_absorb_fu_46_in_0_address0),
    .in_0_ce0(grp_cshake256_simple_absorb_fu_46_in_0_ce0),
    .in_0_q0(in_0_q0),
    .in_0_address1(grp_cshake256_simple_absorb_fu_46_in_0_address1),
    .in_0_ce1(grp_cshake256_simple_absorb_fu_46_in_0_ce1),
    .in_0_q1(in_0_q1),
    .in_1_address0(grp_cshake256_simple_absorb_fu_46_in_1_address0),
    .in_1_ce0(grp_cshake256_simple_absorb_fu_46_in_1_ce0),
    .in_1_q0(in_1_q0),
    .in_1_address1(grp_cshake256_simple_absorb_fu_46_in_1_address1),
    .in_1_ce1(grp_cshake256_simple_absorb_fu_46_in_1_ce1),
    .in_1_q1(in_1_q1),
    .in_2_address0(grp_cshake256_simple_absorb_fu_46_in_2_address0),
    .in_2_ce0(grp_cshake256_simple_absorb_fu_46_in_2_ce0),
    .in_2_q0(in_2_q0),
    .in_2_address1(grp_cshake256_simple_absorb_fu_46_in_2_address1),
    .in_2_ce1(grp_cshake256_simple_absorb_fu_46_in_2_ce1),
    .in_2_q1(in_2_q1),
    .in_3_address0(grp_cshake256_simple_absorb_fu_46_in_3_address0),
    .in_3_ce0(grp_cshake256_simple_absorb_fu_46_in_3_ce0),
    .in_3_q0(in_3_q0),
    .in_3_address1(grp_cshake256_simple_absorb_fu_46_in_3_address1),
    .in_3_ce1(grp_cshake256_simple_absorb_fu_46_in_3_ce1),
    .in_3_q1(in_3_q1)
);

sikep503_kem_enc_hw_KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakF1600_StatePermute_fu_64_ap_start),
    .ap_done(grp_KeccakF1600_StatePermute_fu_64_ap_done),
    .ap_idle(grp_KeccakF1600_StatePermute_fu_64_ap_idle),
    .ap_ready(grp_KeccakF1600_StatePermute_fu_64_ap_ready),
    .s_i_address0(grp_KeccakF1600_StatePermute_fu_64_s_i_address0),
    .s_i_ce0(grp_KeccakF1600_StatePermute_fu_64_s_i_ce0),
    .s_i_we0(grp_KeccakF1600_StatePermute_fu_64_s_i_we0),
    .s_i_d0(grp_KeccakF1600_StatePermute_fu_64_s_i_d0),
    .s_i_q0(s_q0),
    .s_i_address1(grp_KeccakF1600_StatePermute_fu_64_s_i_address1),
    .s_i_ce1(grp_KeccakF1600_StatePermute_fu_64_s_i_ce1),
    .s_i_we1(grp_KeccakF1600_StatePermute_fu_64_s_i_we1),
    .s_i_d1(grp_KeccakF1600_StatePermute_fu_64_s_i_d1),
    .s_i_q1(s_q1)
);

sikep503_kem_enc_hw_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2 grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start),
    .ap_done(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_done),
    .ap_idle(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_idle),
    .ap_ready(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_ready),
    .t_135_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address0),
    .t_135_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce0),
    .t_135_we0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we0),
    .t_135_d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d0),
    .t_135_address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address1),
    .t_135_ce1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce1),
    .t_135_we1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we1),
    .t_135_d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_d1),
    .t_134_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address0),
    .t_134_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce0),
    .t_134_we0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we0),
    .t_134_d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d0),
    .t_134_address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address1),
    .t_134_ce1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce1),
    .t_134_we1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we1),
    .t_134_d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_d1),
    .t_133_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address0),
    .t_133_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce0),
    .t_133_we0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we0),
    .t_133_d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d0),
    .t_133_address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address1),
    .t_133_ce1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce1),
    .t_133_we1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we1),
    .t_133_d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_d1),
    .t_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address0),
    .t_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce0),
    .t_we0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we0),
    .t_d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d0),
    .t_address1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address1),
    .t_ce1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce1),
    .t_we1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we1),
    .t_d1(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_d1),
    .s_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_address0),
    .s_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_ce0),
    .s_q0(s_q0)
);

sikep503_kem_enc_hw_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1 grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start),
    .ap_done(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done),
    .ap_idle(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_idle),
    .ap_ready(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_ready),
    .t_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_address0),
    .t_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_ce0),
    .t_q0(t_q0),
    .t_133_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_address0),
    .t_133_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_ce0),
    .t_133_q0(t_41_q0),
    .t_134_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_address0),
    .t_134_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_ce0),
    .t_134_q0(t_42_q0),
    .t_135_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_address0),
    .t_135_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_ce0),
    .t_135_q0(t_43_q0),
    .ephemeralsk_address0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_address0),
    .ephemeralsk_ce0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_ce0),
    .ephemeralsk_we0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_we0),
    .ephemeralsk_d0(grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakF1600_StatePermute_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_KeccakF1600_StatePermute_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakF1600_StatePermute_fu_64_ap_ready == 1'b1)) begin
            grp_KeccakF1600_StatePermute_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg <= 1'b1;
        end else if ((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_ready == 1'b1)) begin
            grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg <= 1'b1;
        end else if ((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_ready == 1'b1)) begin
            grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cshake256_simple_absorb_fu_46_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_cshake256_simple_absorb_fu_46_ap_start_reg <= 1'b1;
        end else if ((grp_cshake256_simple_absorb_fu_46_ap_ready == 1'b1)) begin
            grp_cshake256_simple_absorb_fu_46_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cshake256_simple_absorb_fu_46_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_KeccakF1600_StatePermute_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_address0 = grp_KeccakF1600_StatePermute_fu_64_s_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address0 = grp_cshake256_simple_absorb_fu_46_s_address0;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_address1 = grp_KeccakF1600_StatePermute_fu_64_s_i_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address1 = grp_cshake256_simple_absorb_fu_46_s_address1;
    end else begin
        s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_ce0 = grp_KeccakF1600_StatePermute_fu_64_s_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_ce0 = grp_cshake256_simple_absorb_fu_46_s_ce0;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_ce1 = grp_KeccakF1600_StatePermute_fu_64_s_i_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_ce1 = grp_cshake256_simple_absorb_fu_46_s_ce1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_d0 = grp_KeccakF1600_StatePermute_fu_64_s_i_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_d0 = grp_cshake256_simple_absorb_fu_46_s_d0;
    end else begin
        s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_d1 = grp_KeccakF1600_StatePermute_fu_64_s_i_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_d1 = grp_cshake256_simple_absorb_fu_46_s_d1;
    end else begin
        s_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_we0 = grp_KeccakF1600_StatePermute_fu_64_s_i_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_we0 = grp_cshake256_simple_absorb_fu_46_s_we0;
    end else begin
        s_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_we1 = grp_KeccakF1600_StatePermute_fu_64_s_i_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_we1 = grp_cshake256_simple_absorb_fu_46_s_we1;
    end else begin
        s_we1 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_41_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_41_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_address0;
    end else begin
        t_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_41_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_133_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_41_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce0;
    end else begin
        t_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_41_ce1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_ce1;
    end else begin
        t_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_41_we0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we0;
    end else begin
        t_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_41_we1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_133_we1;
    end else begin
        t_41_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_42_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_42_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_address0;
    end else begin
        t_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_42_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_134_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_42_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce0;
    end else begin
        t_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_42_ce1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_ce1;
    end else begin
        t_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_42_we0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we0;
    end else begin
        t_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_42_we1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_134_we1;
    end else begin
        t_42_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_43_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_43_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_address0;
    end else begin
        t_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_43_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_135_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_43_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce0;
    end else begin
        t_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_43_ce1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_ce1;
    end else begin
        t_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_43_we0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we0;
    end else begin
        t_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_43_we1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_135_we1;
    end else begin
        t_43_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_address0;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_t_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce0;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_ce1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_ce1;
    end else begin
        t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_we0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we0;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_we1 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_t_we1;
    end else begin
        t_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_cshake256_simple_absorb_fu_46_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_KeccakF1600_StatePermute_fu_64_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ephemeralsk_address0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_address0;

assign ephemeralsk_ce0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_ce0;

assign ephemeralsk_d0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_d0;

assign ephemeralsk_we0 = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ephemeralsk_we0;

assign grp_KeccakF1600_StatePermute_fu_64_ap_start = grp_KeccakF1600_StatePermute_fu_64_ap_start_reg;

assign grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_377_2_fu_71_ap_start_reg;

assign grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start = grp_cshake256_simple_32_Pipeline_VITIS_LOOP_570_1_fu_80_ap_start_reg;

assign grp_cshake256_simple_absorb_fu_46_ap_start = grp_cshake256_simple_absorb_fu_46_ap_start_reg;

assign in_0_address0 = grp_cshake256_simple_absorb_fu_46_in_0_address0;

assign in_0_address1 = grp_cshake256_simple_absorb_fu_46_in_0_address1;

assign in_0_ce0 = grp_cshake256_simple_absorb_fu_46_in_0_ce0;

assign in_0_ce1 = grp_cshake256_simple_absorb_fu_46_in_0_ce1;

assign in_1_address0 = grp_cshake256_simple_absorb_fu_46_in_1_address0;

assign in_1_address1 = grp_cshake256_simple_absorb_fu_46_in_1_address1;

assign in_1_ce0 = grp_cshake256_simple_absorb_fu_46_in_1_ce0;

assign in_1_ce1 = grp_cshake256_simple_absorb_fu_46_in_1_ce1;

assign in_2_address0 = grp_cshake256_simple_absorb_fu_46_in_2_address0;

assign in_2_address1 = grp_cshake256_simple_absorb_fu_46_in_2_address1;

assign in_2_ce0 = grp_cshake256_simple_absorb_fu_46_in_2_ce0;

assign in_2_ce1 = grp_cshake256_simple_absorb_fu_46_in_2_ce1;

assign in_3_address0 = grp_cshake256_simple_absorb_fu_46_in_3_address0;

assign in_3_address1 = grp_cshake256_simple_absorb_fu_46_in_3_address1;

assign in_3_ce0 = grp_cshake256_simple_absorb_fu_46_in_3_ce0;

assign in_3_ce1 = grp_cshake256_simple_absorb_fu_46_in_3_ce1;

endmodule //sikep503_kem_enc_hw_cshake256_simple_32
