// Seed: 863084570
module module_0;
  assign id_1[1 : 1] = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wand id_2,
    output wor  id_3
);
  assign id_3 = 1 - id_1;
  module_0();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_2,
    id_7
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0();
endmodule
