// Seed: 2665200352
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3
);
  tri1 id_5 = 1;
  wire id_6;
  id_7(
      .id_0(id_2 - ~id_3), .id_1(1'h0), .id_2(id_6), .id_3(1), .id_4(1'b0)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input tri1 id_7,
    input wire id_8,
    output logic id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_3
  );
  always @(posedge id_8)
    if (1) begin
      id_9 <= 1'b0;
      id_6 <= 1;
    end
endmodule
