\hypertarget{struct_r_c_m___mem_map}{}\section{R\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_c_m___mem_map}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}{S\+R\+S0}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}{S\+R\+S1}
\item 
\hypertarget{struct_r_c_m___mem_map_a5eaf5837cabca1357756d67c06f69ca6}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2\mbox{]}\label{struct_r_c_m___mem_map_a5eaf5837cabca1357756d67c06f69ca6}

\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}{R\+P\+F\+C}
\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}{R\+P\+F\+W}
\item 
\hypertarget{struct_r_c_m___mem_map_ac5c6255c10a59b7d083d7721ebc7a580}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}1\mbox{]}\label{struct_r_c_m___mem_map_ac5c6255c10a59b7d083d7721ebc7a580}

\item 
uint8\+\_\+t \hyperlink{struct_r_c_m___mem_map_a0e7b707ffc94ef2a3c49a5ca51acc6c9}{M\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+C\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_r_c_m___mem_map_a0e7b707ffc94ef2a3c49a5ca51acc6c9}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!M\+R@{M\+R}}
\index{M\+R@{M\+R}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+M\+R}\label{struct_r_c_m___mem_map_a0e7b707ffc94ef2a3c49a5ca51acc6c9}
Mode Register, offset\+: 0x7 \hypertarget{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!R\+P\+F\+C@{R\+P\+F\+C}}
\index{R\+P\+F\+C@{R\+P\+F\+C}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{R\+P\+F\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+R\+P\+F\+C}\label{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}
Reset Pin Filter Control Register, offset\+: 0x4 \hypertarget{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!R\+P\+F\+W@{R\+P\+F\+W}}
\index{R\+P\+F\+W@{R\+P\+F\+W}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{R\+P\+F\+W}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+R\+P\+F\+W}\label{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}
Reset Pin Filter Width Register, offset\+: 0x5 \hypertarget{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!S\+R\+S0@{S\+R\+S0}}
\index{S\+R\+S0@{S\+R\+S0}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R\+S0}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+S\+R\+S0}\label{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}
System Reset Status Register 0, offset\+: 0x0 \hypertarget{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}{}\index{R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}!S\+R\+S1@{S\+R\+S1}}
\index{S\+R\+S1@{S\+R\+S1}!R\+C\+M\+\_\+\+Mem\+Map@{R\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R\+S1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+S\+R\+S1}\label{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}
System Reset Status Register 1, offset\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
