head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/testcases/core/c_ldimmhalf_l_dr/c_ldimmhalf_l_dr.dsp
// Spec Reference: ldimmhalf l dreg
# mach: bfin

.include "testutils.inc"
	start



INIT_R_REGS -1;


// test Dreg
R0.L = 0x0001;
R1.L = 0x0003;
R2.L = 0x0005;
R3.L = 0x0007;
R4.L = 0x0009;
R5.L = 0x000b;
R6.L = 0x000d;
R7.L = 0x000f;
CHECKREG r0, 0xffff0001;
CHECKREG r1, 0xffff0003;
CHECKREG r2, 0xffff0005;
CHECKREG r3, 0xffff0007;
CHECKREG r4, 0xffff0009;
CHECKREG r5, 0xffff000b;
CHECKREG r6, 0xffff000d;
CHECKREG r7, 0xffff000f;

R0.L = 0x0010;
R1.L = 0x0030;
R2.L = 0x0050;
R3.L = 0x0070;
R4.L = 0x0090;
R5.L = 0x00b0;
R6.L = 0x00d0;
R7.L = 0x00f0;
CHECKREG r0, 0xffff0010;
CHECKREG r1, 0xffff0030;
CHECKREG r2, 0xffff0050;
CHECKREG r3, 0xffff0070;
CHECKREG r4, 0xffff0090;
CHECKREG r5, 0xffff00b0;
CHECKREG r6, 0xffff00d0;
CHECKREG r7, 0xffff00f0;

R0.L = 0x0100;
R1.L = 0x0300;
R2.L = 0x0500;
R3.L = 0x0700;
R4.L = 0x0900;
R5.L = 0x0b00;
R6.L = 0x0d00;
R7.L = 0x0f00;
CHECKREG r0, 0xffff0100;
CHECKREG r1, 0xffff0300;
CHECKREG r2, 0xffff0500;
CHECKREG r3, 0xffff0700;
CHECKREG r4, 0xffff0900;
CHECKREG r5, 0xffff0b00;
CHECKREG r6, 0xffff0d00;
CHECKREG r7, 0xffff0f00;

R0.L = 0x1000;
R1.L = 0x3000;
R2.L = 0x5000;
R3.L = 0x7000;
R4.L = 0x9000;
R5.L = 0xb000;
R6.L = 0xd000;
R7.L = 0xf000;
CHECKREG r0, 0xffff1000;
CHECKREG r1, 0xffff3000;
CHECKREG r2, 0xffff5000;
CHECKREG r3, 0xffff7000;
CHECKREG r4, 0xffff9000;
CHECKREG r5, 0xffffb000;
CHECKREG r6, 0xffffd000;
CHECKREG r7, 0xfffff000;

pass
@
