
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.D9Cg3g
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# import_ip /tmp/tmp.e1bouh/ip/float_add_sub/float_add_sub.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
# read_verilog -sv /tmp/tmp.e1bouh/ip/float_add_sub/float_add_sub_stub.v
# import_ip /tmp/tmp.e1bouh/ip/float_compare/float_compare.xci
# import_ip /tmp/tmp.e1bouh/ip/float_divide/float_divide.xci
# read_verilog -sv /tmp/tmp.e1bouh/ip/float_divide/float_divide_stub.v
# import_ip /tmp/tmp.e1bouh/ip/float_multiply/float_multiply.xci
# read_verilog -sv /tmp/tmp.e1bouh/ip/float_multiply/float_multiply_stub.v
# import_ip /tmp/tmp.e1bouh/ip/float_sqrt/float_sqrt.xci
# read_verilog -sv /tmp/tmp.e1bouh/ip/float_sqrt/float_sqrt_stub.v
# read_verilog -sv /tmp/tmp.e1bouh/src/0proctypes.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/aggregate.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/bitorder.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/cksum.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/conics.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/crc32.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/divider.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/ether.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/firewall.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/parser.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/primitives.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/raycaster.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/seven_segment_controller.sv
# read_verilog -sv /tmp/tmp.e1bouh/src/top_level.sv
# read_xdc /tmp/tmp.e1bouh/xdc/top_level.xdc
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_sqrt'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_add_sub -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 253875
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 2450 ; free virtual = 7804
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addsub in module three_input_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_hp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_hp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_hp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_hp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 2503 ; free virtual = 7858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 2503 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 2503 ; free virtual = 7857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 2501 ; free virtual = 7856
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 2422 ; free virtual = 7777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 2422 ; free virtual = 7777
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2487 ; free virtual = 7841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2487 ; free virtual = 7841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2487 ; free virtual = 7841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2478 ; free virtual = 7834
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2466 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2323 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic              | -      | -      | -      | -      | 27     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0 | (C'+((D+A'')'*B')')' | 13     | 13     | 19     | 0      | 19     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | 
+--------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|3     |LUT1    |     2|
|4     |LUT2    |    13|
|5     |LUT3    |    27|
|6     |LUT4    |    30|
|7     |LUT5    |    43|
|8     |LUT6    |    24|
|10    |MUXCY   |    34|
|11    |SRL16E  |     1|
|12    |XORCY   |    13|
|13    |FDE     |     3|
|14    |FDRE    |   230|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 2379 ; free virtual = 7739
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2379 ; free virtual = 7739
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 2375 ; free virtual = 7735
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 2402 ; free virtual = 7762
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 11 instances
  FDE => FDRE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 7 instances

Synth Design complete, checksum: ba6ccd2e
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2698.023 ; gain = 64.031 ; free physical = 2620 ; free virtual = 7980
INFO: [Coretcl 2-1174] Renamed 85 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_compare -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.059 ; gain = 0.000 ; free physical = 2329 ; free virtual = 7684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_compare' [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_compare' (0#1) [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.059 ; gain = 0.000 ; free physical = 2375 ; free virtual = 7731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2773.863 ; gain = 3.805 ; free physical = 2375 ; free virtual = 7731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2773.863 ; gain = 3.805 ; free physical = 2375 ; free virtual = 7731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.863 ; gain = 0.000 ; free physical = 2371 ; free virtual = 7727
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2313 ; free virtual = 7669
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2313 ; free virtual = 7669
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2375 ; free virtual = 7731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2375 ; free virtual = 7731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2379 ; free virtual = 7735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2371 ; free virtual = 7727
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2365 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2320 ; free virtual = 7680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2318 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |     1|
|3     |LUT4  |    20|
|4     |LUT5  |     2|
|5     |LUT6  |     9|
|6     |MUXCY |    22|
|7     |FDE   |     5|
|8     |FDRE  |     7|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2319 ; free virtual = 7679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2906.598 ; gain = 3.805 ; free physical = 2368 ; free virtual = 7729
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2368 ; free virtual = 7729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2363 ; free virtual = 7723
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2400 ; free virtual = 7761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  FDE => FDRE: 5 instances

Synth Design complete, checksum: b199cd58
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2906.598 ; gain = 136.539 ; free physical = 2605 ; free virtual = 7965
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_compare/float_compare.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_divide -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2315 ; free virtual = 7671
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2359 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2359 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2359 ; free virtual = 7715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2906.598 ; gain = 0.000 ; free physical = 2352 ; free virtual = 7708
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2292 ; free virtual = 7648
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2292 ; free virtual = 7648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2371 ; free virtual = 7727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2371 ; free virtual = 7727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2371 ; free virtual = 7727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2363 ; free virtual = 7720
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2349 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2306 ; free virtual = 7667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2304 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |    68|
|3     |LUT3   |   128|
|4     |LUT4   |     6|
|5     |LUT5   |     9|
|6     |LUT6   |    15|
|7     |MUXCY  |   161|
|8     |SRL16E |    21|
|9     |XORCY  |   173|
|10    |FDE    |     1|
|11    |FDRE   |   379|
|12    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2303 ; free virtual = 7665
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2352 ; free virtual = 7713
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2352 ; free virtual = 7713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2445 ; free virtual = 7806
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2385 ; free virtual = 7746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 45 instances
  FDE => FDRE: 1 instance 

Synth Design complete, checksum: 4b3f01f2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2933.445 ; gain = 26.848 ; free physical = 2581 ; free virtual = 7942
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_multiply -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2302 ; free virtual = 7660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2333 ; free virtual = 7691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2333 ; free virtual = 7691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2333 ; free virtual = 7691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.445 ; gain = 0.000 ; free physical = 2331 ; free virtual = 7688
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2274 ; free virtual = 7632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FDE => FDRE: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2274 ; free virtual = 7632
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2344 ; free virtual = 7701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2344 ; free virtual = 7701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2344 ; free virtual = 7701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2337 ; free virtual = 7695
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized13) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2332 ; free virtual = 7694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2269 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (C+(A'*B')')' | 11     | 11     | 0      | -      | 43     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     1|
|3     |LUT2    |    17|
|4     |LUT3    |    13|
|5     |LUT4    |     3|
|6     |LUT5    |     8|
|7     |LUT6    |    12|
|8     |MUXCY   |    27|
|9     |SRL16E  |     6|
|10    |XORCY   |    23|
|11    |FDE     |     4|
|12    |FDRE    |    92|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2267 ; free virtual = 7629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7678
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2316 ; free virtual = 7678
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2311 ; free virtual = 7674
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2350 ; free virtual = 7713
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FDE => FDRE: 4 instances

Synth Design complete, checksum: 97665e9f
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2949.453 ; gain = 16.008 ; free physical = 2540 ; free virtual = 7902
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_sqrt -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2286 ; free virtual = 7644
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2317 ; free virtual = 7675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7675
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 2310 ; free virtual = 7668
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2255 ; free virtual = 7613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2255 ; free virtual = 7613
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2320 ; free virtual = 7678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2320 ; free virtual = 7678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2320 ; free virtual = 7678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2314 ; free virtual = 7673
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2313 ; free virtual = 7677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2270 ; free virtual = 7634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2269 ; free virtual = 7633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2269 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    18|
|2     |LUT2   |    29|
|3     |LUT3   |    77|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |LUT6   |     1|
|7     |MUXCY  |   125|
|8     |SRL16E |    17|
|9     |XORCY  |   137|
|10    |FDRE   |   259|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2268 ; free virtual = 7632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2313 ; free virtual = 7676
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2313 ; free virtual = 7676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7680
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2349 ; free virtual = 7713
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances

Synth Design complete, checksum: db2c5199
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2986.270 ; gain = 36.816 ; free physical = 2528 ; free virtual = 7892
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:02:15 ; elapsed = 00:02:01 . Memory (MB): peak = 2986.270 ; gain = 352.277 ; free physical = 2607 ; free virtual = 7966
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-6901] identifier 'old_axiiv' is used before its declaration [/tmp/tmp.e1bouh/src/cksum.sv:14]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_add_sub' [./.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_add_sub_stub.v:18]
INFO: [Synth 8-9937] previous definition of design element 'float_add_sub' is here [/tmp/tmp.e1bouh/ip/float_add_sub/float_add_sub_stub.v:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_divide' [./.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_divide_stub.v:15]
INFO: [Synth 8-9937] previous definition of design element 'float_divide' is here [/tmp/tmp.e1bouh/ip/float_divide/float_divide_stub.v:27]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_multiply' [./.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_multiply_stub.v:15]
INFO: [Synth 8-9937] previous definition of design element 'float_multiply' is here [/tmp/tmp.e1bouh/ip/float_multiply/float_multiply_stub.v:27]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_sqrt' [./.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_sqrt_stub.v:13]
INFO: [Synth 8-9937] previous definition of design element 'float_sqrt' is here [/tmp/tmp.e1bouh/ip/float_sqrt/float_sqrt_stub.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 1249 ; free virtual = 6608
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.e1bouh/src/top_level.sv:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.e1bouh/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.e1bouh/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.e1bouh/src/ether.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.e1bouh/src/ether.sv:4]
INFO: [Synth 8-6157] synthesizing module 'parser' [/tmp/tmp.e1bouh/src/parser.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'parser' (0#1) [/tmp/tmp.e1bouh/src/parser.sv:7]
INFO: [Synth 8-6157] synthesizing module 'raycaster' [/tmp/tmp.e1bouh/src/raycaster.sv:8]
INFO: [Synth 8-6157] synthesizing module 'translate' [/tmp/tmp.e1bouh/src/primitives.sv:573]
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'translate' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:573]
INFO: [Synth 8-6157] synthesizing module 'rotate_inv' [/tmp/tmp.e1bouh/src/primitives.sv:500]
INFO: [Synth 8-6157] synthesizing module 'quaternion_mult' [/tmp/tmp.e1bouh/src/primitives.sv:156]
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_multiply_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:252]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:309]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/primitives.sv:367]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_r2' [/tmp/tmp.e1bouh/src/primitives.sv:219]
WARNING: [Synth 8-7023] instance 'add_r2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:219]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_result_tdata' does not match port width (16) of module 'float_add_sub' [/tmp/tmp.e1bouh/src/primitives.sv:243]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cr' [/tmp/tmp.e1bouh/src/primitives.sv:234]
WARNING: [Synth 8-7023] instance 'add_cr' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:234]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i1' [/tmp/tmp.e1bouh/src/primitives.sv:267]
WARNING: [Synth 8-7023] instance 'add_i1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:267]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i2' [/tmp/tmp.e1bouh/src/primitives.sv:278]
WARNING: [Synth 8-7023] instance 'add_i2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:278]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ci' [/tmp/tmp.e1bouh/src/primitives.sv:291]
WARNING: [Synth 8-7023] instance 'add_ci' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:291]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j1' [/tmp/tmp.e1bouh/src/primitives.sv:324]
WARNING: [Synth 8-7023] instance 'add_j1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:324]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j2' [/tmp/tmp.e1bouh/src/primitives.sv:335]
WARNING: [Synth 8-7023] instance 'add_j2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:335]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cj' [/tmp/tmp.e1bouh/src/primitives.sv:348]
WARNING: [Synth 8-7023] instance 'add_cj' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:348]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k1' [/tmp/tmp.e1bouh/src/primitives.sv:382]
WARNING: [Synth 8-7023] instance 'add_k1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:382]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k2' [/tmp/tmp.e1bouh/src/primitives.sv:393]
WARNING: [Synth 8-7023] instance 'add_k2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:393]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ck' [/tmp/tmp.e1bouh/src/primitives.sv:406]
WARNING: [Synth 8-7023] instance 'add_ck' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/primitives.sv:406]
INFO: [Synth 8-6155] done synthesizing module 'quaternion_mult' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'rotate_inv' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:500]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.e1bouh/src/primitives.sv:608]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:608]
INFO: [Synth 8-6157] synthesizing module 'sphere_quadratic' [/tmp/tmp.e1bouh/src/conics.sv:215]
INFO: [Synth 8-6157] synthesizing module 'double_dot_product' [/tmp/tmp.e1bouh/src/primitives.sv:111]
INFO: [Synth 8-6157] synthesizing module 'dot_product' [/tmp/tmp.e1bouh/src/primitives.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'dot_product' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'double_dot_product' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:111]
INFO: [Synth 8-6157] synthesizing module 'mult_elementwise' [/tmp/tmp.e1bouh/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mult_elementwise' (0#1) [/tmp/tmp.e1bouh/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sphere_quadratic' (0#1) [/tmp/tmp.e1bouh/src/conics.sv:215]
INFO: [Synth 8-6157] synthesizing module 'quadratic_solver_smallest_positive' [/tmp/tmp.e1bouh/src/conics.sv:15]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_b_b' [/tmp/tmp.e1bouh/src/conics.sv:39]
WARNING: [Synth 8-7023] instance 's1_mult_b_b' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/conics.sv:39]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_2a_2c' [/tmp/tmp.e1bouh/src/conics.sv:49]
WARNING: [Synth 8-7023] instance 's1_mult_2a_2c' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/conics.sv:49]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's2_sub_b_sq_4ac' [/tmp/tmp.e1bouh/src/conics.sv:71]
WARNING: [Synth 8-7023] instance 's2_sub_b_sq_4ac' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/conics.sv:71]
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_sqrt_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_sqrt_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_sqrt' is unconnected for instance 's3_sqrt_of_discrim' [/tmp/tmp.e1bouh/src/conics.sv:97]
WARNING: [Synth 8-7023] instance 's3_sqrt_of_discrim' of module 'float_sqrt' has 5 connections declared, but only 4 given [/tmp/tmp.e1bouh/src/conics.sv:97]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_sub_t1_num' [/tmp/tmp.e1bouh/src/conics.sv:118]
WARNING: [Synth 8-7023] instance 's4_sub_t1_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/conics.sv:118]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_add_t2_num' [/tmp/tmp.e1bouh/src/conics.sv:130]
WARNING: [Synth 8-7023] instance 's4_add_t2_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.e1bouh/src/conics.sv:130]
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_divide_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.Xil/Vivado-253772-EECS-DIGITAL-02/realtime/float_divide_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t1' [/tmp/tmp.e1bouh/src/conics.sv:157]
WARNING: [Synth 8-7023] instance 's5_divide_t1' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/conics.sv:157]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t2' [/tmp/tmp.e1bouh/src/conics.sv:167]
WARNING: [Synth 8-7023] instance 's5_divide_t2' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.e1bouh/src/conics.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'quadratic_solver_smallest_positive' (0#1) [/tmp/tmp.e1bouh/src/conics.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'raycaster' (0#1) [/tmp/tmp.e1bouh/src/raycaster.sv:8]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.e1bouh/src/bitorder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.e1bouh/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.e1bouh/src/firewall.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.e1bouh/src/firewall.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.e1bouh/src/firewall.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/tmp/tmp.e1bouh/src/aggregate.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.e1bouh/src/aggregate.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/tmp/tmp.e1bouh/src/aggregate.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.e1bouh/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.e1bouh/src/seven_segment_controller.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.e1bouh/src/seven_segment_controller.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.e1bouh/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.e1bouh/src/cksum.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.e1bouh/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.e1bouh/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.e1bouh/src/cksum.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.e1bouh/src/top_level.sv:6]
WARNING: [Synth 8-6014] Unused sequential element received_reg was removed.  [/tmp/tmp.e1bouh/src/ether.sv:26]
WARNING: [Synth 8-3848] Net cr in module/entity quaternion_mult does not have driver. [/tmp/tmp.e1bouh/src/primitives.sv:231]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg was removed.  [/tmp/tmp.e1bouh/src/conics.sv:151]
WARNING: [Synth 8-6014] Unused sequential element s6_valid_reg was removed.  [/tmp/tmp.e1bouh/src/conics.sv:202]
WARNING: [Synth 8-87] always_comb on 's5_s6_t_reg' did not result in combinational logic [/tmp/tmp.e1bouh/src/conics.sv:185]
WARNING: [Synth 8-3848] Net valid_out in module/entity quadratic_solver_smallest_positive does not have driver. [/tmp/tmp.e1bouh/src/conics.sv:22]
WARNING: [Synth 8-5856] 3D RAM p1_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_src_reg 
WARNING: [Synth 8-5856] 3D RAM p1_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p2_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_src_reg 
WARNING: [Synth 8-5856] 3D RAM p2_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p3_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_src_reg 
WARNING: [Synth 8-5856] 3D RAM p3_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_dir_reg 
WARNING: [Synth 8-6014] Unused sequential element dir_2_reg[2] was removed.  [/tmp/tmp.e1bouh/src/raycaster.sv:86]
WARNING: [Synth 8-6014] Unused sequential element dir_2_reg[1] was removed.  [/tmp/tmp.e1bouh/src/raycaster.sv:86]
WARNING: [Synth 8-6014] Unused sequential element dir_2_reg[0] was removed.  [/tmp/tmp.e1bouh/src/raycaster.sv:86]
WARNING: [Synth 8-6014] Unused sequential element ssc_in_reg was removed.  [/tmp/tmp.e1bouh/src/top_level.sv:177]
WARNING: [Synth 8-6014] Unused sequential element got_valid_reg was removed.  [/tmp/tmp.e1bouh/src/top_level.sv:178]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/tmp/tmp.e1bouh/src/top_level.sv:214]
WARNING: [Synth 8-6014] Unused sequential element fcs_done_old_reg was removed.  [/tmp/tmp.e1bouh/src/top_level.sv:215]
WARNING: [Synth 8-7129] Port rst in module translate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_out in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module dot_product is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mult_elementwise is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][15] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][14] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][13] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][12] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][11] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][10] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][9] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][8] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][7] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][6] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][5] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][4] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][3] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][2] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][1] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][0] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port shape_type[4] in module raycaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port shape_type[3] in module raycaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port shape_type[2] in module raycaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port shape_type[1] in module raycaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port shape_type[0] in module raycaster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2310 ; free virtual = 7669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2310 ; free virtual = 7669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2310 ; free virtual = 7669
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2986.270 ; gain = 0.000 ; free physical = 2308 ; free virtual = 7668
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/translate_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_2_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/sphere_quad/add_src_src_2_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p3_dp_dot/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p3_dp_dot/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p3_dp_dot/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p3_dp_dot/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s2_sub_b_sq_4ac'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s2_sub_b_sq_4ac'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s4_sub_t1_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s4_sub_t1_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s4_add_t2_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/quad_solver/s4_add_t2_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast/p4_add_t_dir_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/translate_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_2_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/sphere_quad/add_src_src_2_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p3_dp_dot/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p3_dp_dot/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p3_dp_dot/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p3_dp_dot/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s2_sub_b_sq_4ac'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s2_sub_b_sq_4ac'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s4_sub_t1_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s4_sub_t1_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s4_add_t2_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/quad_solver/s4_add_t2_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'raycast2/p4_add_t_dir_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast/quad_solver/s5_divide_t1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast/quad_solver/s5_divide_t1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast/quad_solver/s5_divide_t2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast/quad_solver/s5_divide_t2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast2/quad_solver/s5_divide_t1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast2/quad_solver/s5_divide_t1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast2/quad_solver/s5_divide_t2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'raycast2/quad_solver/s5_divide_t2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_src/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/scl_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/ddp_src/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p3_dp_dot/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/quad_solver/s1_mult_b_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/quad_solver/s1_mult_b_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/quad_solver/s1_mult_2a_2c'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/quad_solver/s1_mult_2a_2c'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_t'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_t_t'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_sq_distance'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast/p4_mult_sq_distance'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_src/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/scl_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/ddp_src/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p3_dp_dot/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/quad_solver/s1_mult_b_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/quad_solver/s1_mult_b_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/quad_solver/s1_mult_2a_2c'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/quad_solver/s1_mult_2a_2c'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_t'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_t_t'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_sq_distance'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'raycast2/p4_mult_sq_distance'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'raycast/quad_solver/s3_sqrt_of_discrim'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'raycast/quad_solver/s3_sqrt_of_discrim'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'raycast2/quad_solver/s3_sqrt_of_discrim'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'raycast2/quad_solver/s3_sqrt_of_discrim'
Parsing XDC File [/tmp/tmp.e1bouh/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'eth_txen'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:249]
Finished Parsing XDC File [/tmp/tmp.e1bouh/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/tmp/tmp.e1bouh/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.e1bouh/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.273 ; gain = 0.000 ; free physical = 2242 ; free virtual = 7601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2994.273 ; gain = 0.000 ; free physical = 2242 ; free virtual = 7601
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_mult_sq_distance' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_mult_t_t' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p3_dp_dot/add_a_b_x_y' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p3_dp_dot/add_dir_sq_x_y_z' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p3_dp_dot/genblk1[0].mult_a_b' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p3_dp_dot/genblk1[1].mult_a_b' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p3_dp_dot/genblk1[2].mult_a_b' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_add_t_dir_src/genblk1[0].add_x' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_add_t_dir_src/genblk1[1].add_x' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_add_t_dir_src/genblk1[2].add_x' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_mult_t_dir/genblk1[0].mult' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_mult_t_dir/genblk1[1].mult' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/p4_mult_t_dir/genblk1[2].mult' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s1_mult_2a_2c' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s1_mult_b_b' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s2_sub_b_sq_4ac' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s3_sqrt_of_discrim' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s4_add_t2_num' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s4_sub_t1_num' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s5_divide_t1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/quad_solver/s5_divide_t2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk1[1].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk1[2].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk1[3].multr' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk2[0].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk2[1].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk2[2].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk2[3].multi' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk3[0].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk3[1].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raycast/rinv_src/mult_q_rot_inv/genblk3[2].multj' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2314 ; free virtual = 7674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2314 ; free virtual = 7674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p3_dp_dot/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p3_dp_dot/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p3_dp_dot/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p3_dp_dot/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/add_src_src_2_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/add_src_src_2_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/add_src_src_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/add_src_src_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/add_src_src_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/add_src_src_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/add_src_src_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/add_src_src_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/translate_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_add_t_dir_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/translate_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_add_t_dir_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/translate_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_add_t_dir_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/translate_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_add_t_dir_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/translate_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_add_t_dir_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/translate_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_add_t_dir_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s2_sub_b_sq_4ac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s2_sub_b_sq_4ac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s4_add_t2_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s4_add_t2_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s4_sub_t1_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s4_sub_t1_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s5_divide_t1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s5_divide_t1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s5_divide_t2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s5_divide_t2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_src/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_mult_t_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_src/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_mult_t_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/mult_src_src/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p3_dp_dot/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/mult_src_src/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p3_dp_dot/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_src/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_mult_t_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_src/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_mult_t_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/mult_src_src/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p3_dp_dot/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/mult_src_src/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p3_dp_dot/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_src/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/scl_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_mult_t_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_src/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/scl_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_mult_t_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_dir/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/ddp_src/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/sphere_quad/mult_src_src/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p3_dp_dot/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_dir/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/ddp_src/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/sphere_quad/mult_src_src/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p3_dp_dot/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_src/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/rinv_dir/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_mult_sq_distance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_mult_sq_distance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/p4_mult_t_t. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/p4_mult_t_t. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s1_mult_2a_2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s1_mult_2a_2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s1_mult_b_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s1_mult_b_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast/quad_solver/s3_sqrt_of_discrim. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raycast2/quad_solver/s3_sqrt_of_discrim. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2313 ; free virtual = 7672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aggregate'
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[lIndex]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[sIndex]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[sType]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[prop]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[prop2]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[data]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[data2]' [/tmp/tmp.e1bouh/src/parser.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 's5_s6_t_reg' [/tmp/tmp.e1bouh/src/conics.sv:185]
WARNING: [Synth 8-327] inferring latch for variable 's5_s6_t_reg' [/tmp/tmp.e1bouh/src/conics.sv:185]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                               00 | 00000000000000000000000000000000
               RECEIVE_1 |                               01 | 00000000000000000000000000000001
               RECEIVE_2 |                               10 | 00000000000000000000000000000010
                 RECEIVE |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'aggregate'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2305 ; free virtual = 7667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port valid_out in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_out in module quadratic_solver_smallest_positive__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quadratic_solver_smallest_positive__xdcDup__1 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sIndex][5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sType][4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sType][3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sType][2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sType][1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[sType][0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[prop2][4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[prop2][3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[prop2][2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[prop2][1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[prop2][0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data][0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (parse/nextDInst_reg[data2][0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (agg/FSM_sequential_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (agg/FSM_sequential_state_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2300 ; free virtual = 7668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2255 ; free virtual = 7623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2252 ; free virtual = 7620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2251 ; free virtual = 7619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |float_multiply |       178|
|2     |float_add_sub  |       138|
|3     |float_sqrt     |         2|
|4     |float_divide   |         4|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |float_add_sub  |   138|
|139   |float_divide   |     4|
|143   |float_multiply |   178|
|321   |float_sqrt     |     2|
|323   |BUFG           |     2|
|324   |CARRY4         |     8|
|325   |LUT1           |    13|
|326   |LUT2           |     6|
|327   |LUT3           |    38|
|328   |LUT4           |    25|
|329   |LUT5           |    36|
|330   |LUT6           |    47|
|331   |MMCME2_ADV     |     1|
|332   |SRL16E         |    84|
|333   |FDRE           |   321|
|334   |FDSE           |     1|
|335   |LD             |    46|
|336   |IBUF           |    20|
|337   |OBUF           |    33|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2250 ; free virtual = 7618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2994.273 ; gain = 0.000 ; free physical = 2297 ; free virtual = 7665
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2994.273 ; gain = 8.004 ; free physical = 2297 ; free virtual = 7665
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp' for cell 'raycast/p4_mult_t_t'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp' for cell 'raycast/p3_dp_dot/add_a_b_x_y'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' for cell 'raycast/quad_solver/s3_sqrt_of_discrim'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp' for cell 'raycast/quad_solver/s5_divide_t1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.273 ; gain = 0.000 ; free physical = 2252 ; free virtual = 7620
INFO: [Netlist 29-17] Analyzing 5031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.e1bouh/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txen'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.e1bouh/xdc/top_level.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.e1bouh/xdc/top_level.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.e1bouh/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2995.539 ; gain = 0.000 ; free physical = 2115 ; free virtual = 7483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1012 instances were transformed.
  LD => LDCE: 46 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 966 instances

Synth Design complete, checksum: c826b388
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 291 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 2995.539 ; gain = 9.270 ; free physical = 2293 ; free virtual = 7661
# report_timing -file /tmp/tmp.e1bouh/obj/synthrpt_report_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3338.234 ; gain = 342.695 ; free physical = 1871 ; free virtual = 7239
# report_timing_summary -file /tmp/tmp.e1bouh/obj/synthrpt_report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file /tmp/tmp.e1bouh/obj/synthrpt_report_utilization.rpt
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3495.516 ; gain = 64.031 ; free physical = 1832 ; free virtual = 7200

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 240c431f3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3495.516 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7200

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 138 inverter(s) to 888 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dfe14061

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1765 ; free virtual = 7133
INFO: [Opt 31-389] Phase Retarget created 4518 cells and removed 5362 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 22da046e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1758 ; free virtual = 7126
INFO: [Opt 31-389] Phase Constant propagation created 1867 cells and removed 10856 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2876c2d07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1749 ; free virtual = 7117
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 24128 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2876c2d07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1749 ; free virtual = 7117
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2876c2d07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1749 ; free virtual = 7117
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 275d15a96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1749 ; free virtual = 7117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            4518  |            5362  |                                              1  |
|  Constant propagation         |            1867  |           10856  |                                              0  |
|  Sweep                        |               3  |           24128  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1750 ; free virtual = 7118
Ending Logic Optimization Task | Checksum: 17f722cbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1750 ; free virtual = 7118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17f722cbe

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1949 ; free virtual = 7317

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f722cbe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1949 ; free virtual = 7317

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1950 ; free virtual = 7317
Ending Netlist Obfuscation Task | Checksum: 17f722cbe

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3620.500 ; gain = 0.000 ; free physical = 1950 ; free virtual = 7317
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3620.500 ; gain = 189.016 ; free physical = 1950 ; free virtual = 7318
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: DSP48E1 over-utilized in Top Level Design (This design requires more DSP48E1 cells than are available in the target device. This design requires 374 of such cell types but only 240 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: DSPs over-utilized in Top Level Design (This design requires more DSPs cells than are available in the target device. This design requires 374 of such cell types but only 240 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.516 ; gain = 32.016 ; free physical = 1832 ; free virtual = 7200
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "/tmp/build.tcl.D9Cg3g" line 37)
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 20:47:24 2022...
