
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v
# synth_design -part xc7z020clg484-3 -top norm -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top norm -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 217991 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 23.895 ; free physical = 239061 ; free virtual = 307870
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v:49]
INFO: [Synth 8-6155] done synthesizing module 'norm' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 69.660 ; free physical = 239075 ; free virtual = 307884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 69.660 ; free physical = 239065 ; free virtual = 307873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 77.656 ; free physical = 239064 ; free virtual = 307872
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 85.660 ; free physical = 239046 ; free virtual = 307854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mean_applied_data_reg[127:0]' into 'mean_applied_data_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v:93]
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[8]' (FD) to 'A[0]__13'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[9]' (FD) to 'A[1]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[10]' (FD) to 'A[2]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[11]' (FD) to 'A[3]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[12]' (FD) to 'A[4]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[13]' (FD) to 'A[5]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[14]' (FD) to 'A[6]'
INFO: [Synth 8-3886] merging instance 'A[7]' (FD) to 'mean_applied_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[16]' (FD) to 'A[0]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[17]' (FD) to 'A[1]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[18]' (FD) to 'A[2]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[19]' (FD) to 'A[3]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[20]' (FD) to 'A[4]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[21]' (FD) to 'A[5]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[22]' (FD) to 'A[6]__0'
INFO: [Synth 8-3886] merging instance 'A[7]__0' (FD) to 'mean_applied_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[24]' (FD) to 'A[0]__0'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[25]' (FD) to 'A[1]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[26]' (FD) to 'A[2]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[27]' (FD) to 'A[3]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[28]' (FD) to 'A[4]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[29]' (FD) to 'A[5]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[30]' (FD) to 'A[6]__1'
INFO: [Synth 8-3886] merging instance 'A[7]__1' (FD) to 'mean_applied_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[32]' (FD) to 'A[0]__1'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[33]' (FD) to 'A[1]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[34]' (FD) to 'A[2]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[35]' (FD) to 'A[3]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[36]' (FD) to 'A[4]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[37]' (FD) to 'A[5]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[38]' (FD) to 'A[6]__2'
INFO: [Synth 8-3886] merging instance 'A[7]__2' (FD) to 'mean_applied_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[40]' (FD) to 'A[0]__2'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[41]' (FD) to 'A[1]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[42]' (FD) to 'A[2]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[43]' (FD) to 'A[3]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[44]' (FD) to 'A[4]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[45]' (FD) to 'A[5]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[46]' (FD) to 'A[6]__3'
INFO: [Synth 8-3886] merging instance 'A[7]__3' (FD) to 'mean_applied_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[48]' (FD) to 'A[0]__3'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[49]' (FD) to 'A[1]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[50]' (FD) to 'A[2]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[51]' (FD) to 'A[3]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[52]' (FD) to 'A[4]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[53]' (FD) to 'A[5]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[54]' (FD) to 'A[6]__4'
INFO: [Synth 8-3886] merging instance 'A[7]__4' (FD) to 'mean_applied_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[56]' (FD) to 'A[0]__4'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[57]' (FD) to 'A[1]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[58]' (FD) to 'A[2]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[59]' (FD) to 'A[3]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[60]' (FD) to 'A[4]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[61]' (FD) to 'A[5]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[62]' (FD) to 'A[6]__5'
INFO: [Synth 8-3886] merging instance 'A[7]__5' (FD) to 'mean_applied_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[64]' (FD) to 'A[0]__5'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[65]' (FD) to 'A[1]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[66]' (FD) to 'A[2]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[67]' (FD) to 'A[3]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[68]' (FD) to 'A[4]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[69]' (FD) to 'A[5]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[70]' (FD) to 'A[6]__6'
INFO: [Synth 8-3886] merging instance 'A[7]__6' (FD) to 'mean_applied_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[72]' (FD) to 'A[0]__6'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[73]' (FD) to 'A[1]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[74]' (FD) to 'A[2]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[75]' (FD) to 'A[3]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[76]' (FD) to 'A[4]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[77]' (FD) to 'A[5]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[78]' (FD) to 'A[6]__7'
INFO: [Synth 8-3886] merging instance 'A[7]__7' (FD) to 'mean_applied_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[80]' (FD) to 'A[0]__7'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[81]' (FD) to 'A[1]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[82]' (FD) to 'A[2]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[83]' (FD) to 'A[3]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[84]' (FD) to 'A[4]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[85]' (FD) to 'A[5]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[86]' (FD) to 'A[6]__8'
INFO: [Synth 8-3886] merging instance 'A[7]__8' (FD) to 'mean_applied_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[88]' (FD) to 'A[0]__8'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[89]' (FD) to 'A[1]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[90]' (FD) to 'A[2]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[91]' (FD) to 'A[3]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[92]' (FD) to 'A[4]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[93]' (FD) to 'A[5]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[94]' (FD) to 'A[6]__9'
INFO: [Synth 8-3886] merging instance 'A[7]__9' (FD) to 'mean_applied_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[96]' (FD) to 'A[0]__9'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[97]' (FD) to 'A[1]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[98]' (FD) to 'A[2]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[99]' (FD) to 'A[3]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[100]' (FD) to 'A[4]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[101]' (FD) to 'A[5]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[102]' (FD) to 'A[6]__10'
INFO: [Synth 8-3886] merging instance 'A[7]__10' (FD) to 'mean_applied_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[104]' (FD) to 'A[0]__10'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[105]' (FD) to 'A[1]__11'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[106]' (FD) to 'A[2]__11'
INFO: [Synth 8-3886] merging instance 'mean_applied_data_reg[107]' (FD) to 'A[3]__11'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238873 ; free virtual = 307683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238874 ; free virtual = 307684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   144|
|2     |LUT1   |     1|
|3     |LUT2   |   211|
|4     |LUT3   |   372|
|5     |LUT4   |   118|
|6     |LUT5   |    51|
|7     |LUT6   |   260|
|8     |FDRE   |   420|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1577|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238875 ; free virtual = 307686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238876 ; free virtual = 307687
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.070 ; gain = 266.430 ; free physical = 238886 ; free virtual = 307697
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'norm' is not ideal for floorplanning, since the cellview 'norm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.227 ; gain = 0.000 ; free physical = 238787 ; free virtual = 307597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1854.227 ; gain = 377.684 ; free physical = 238847 ; free virtual = 307658
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.883 ; gain = 563.656 ; free physical = 238397 ; free virtual = 307208
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.883 ; gain = 0.000 ; free physical = 238397 ; free virtual = 307208
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.895 ; gain = 0.000 ; free physical = 238399 ; free virtual = 307212
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238416 ; free virtual = 307227

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c1ff09ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238416 ; free virtual = 307227

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c1ff09ae

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238412 ; free virtual = 307223
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b750dec6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238412 ; free virtual = 307223
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d685062d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238410 ; free virtual = 307221
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d685062d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238409 ; free virtual = 307220
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 102489ba0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238403 ; free virtual = 307214
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102489ba0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238402 ; free virtual = 307213
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238402 ; free virtual = 307213
Ending Logic Optimization Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238402 ; free virtual = 307213

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238398 ; free virtual = 307209

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238398 ; free virtual = 307209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238398 ; free virtual = 307209
Ending Netlist Obfuscation Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238398 ; free virtual = 307209
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2512.957 ; gain = 0.000 ; free physical = 238397 ; free virtual = 307208
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 102489ba0
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module norm ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.949 ; gain = 0.000 ; free physical = 238345 ; free virtual = 307156
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2528.949 ; gain = 0.000 ; free physical = 238342 ; free virtual = 307153
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.159 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2528.949 ; gain = 0.000 ; free physical = 238341 ; free virtual = 307152
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2726.129 ; gain = 197.180 ; free physical = 238345 ; free virtual = 307156
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2726.129 ; gain = 197.180 ; free physical = 238345 ; free virtual = 307156

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238364 ; free virtual = 307175


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design norm ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 420
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307174
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 102489ba0
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2726.129 ; gain = 213.172 ; free physical = 238366 ; free virtual = 307178
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28371368 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102489ba0

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238409 ; free virtual = 307220
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 102489ba0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238409 ; free virtual = 307220
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 102489ba0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238406 ; free virtual = 307217
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 102489ba0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238406 ; free virtual = 307217
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238405 ; free virtual = 307216

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238405 ; free virtual = 307216
Ending Netlist Obfuscation Task | Checksum: 102489ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238405 ; free virtual = 307216
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238393 ; free virtual = 307204
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f95157db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238393 ; free virtual = 307204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238393 ; free virtual = 307204

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ccf83b5

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238402 ; free virtual = 307213

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5dd8d7cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238399 ; free virtual = 307211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5dd8d7cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238399 ; free virtual = 307211
Phase 1 Placer Initialization | Checksum: 5dd8d7cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238399 ; free virtual = 307211

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a42474d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238393 ; free virtual = 307204

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238382 ; free virtual = 307193

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ea2c88b3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238382 ; free virtual = 307193
Phase 2 Global Placement | Checksum: 65f6e8a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238382 ; free virtual = 307193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 65f6e8a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238382 ; free virtual = 307193

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b1c55e58

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238380 ; free virtual = 307191

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152c9ac0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238379 ; free virtual = 307190

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a0d818fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238379 ; free virtual = 307190

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14a58bf85

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238366 ; free virtual = 307177

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17c5e6f38

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307174

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12e401a08

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238362 ; free virtual = 307173
Phase 3 Detail Placement | Checksum: 12e401a08

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238361 ; free virtual = 307173

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc910147

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: cc910147

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238364 ; free virtual = 307176
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.426. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dd62058a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307174
Phase 4.1 Post Commit Optimization | Checksum: dd62058a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307182

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd62058a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238380 ; free virtual = 307191

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dd62058a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238378 ; free virtual = 307189

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238378 ; free virtual = 307189
Phase 4.4 Final Placement Cleanup | Checksum: 12dbf569e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238377 ; free virtual = 307188
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12dbf569e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238377 ; free virtual = 307188
Ending Placer Task | Checksum: fa5d0224

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238388 ; free virtual = 307199
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238387 ; free virtual = 307198
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238358 ; free virtual = 307169
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307174
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238350 ; free virtual = 307163
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 839ef94d ConstDB: 0 ShapeSum: 76be08d7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "validity_mask[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "inv_var[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable_norm" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable_norm". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inv_var[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inv_var[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_available" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_available". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 11f8b6df6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238228 ; free virtual = 307040
Post Restoration Checksum: NetGraph: 6d3d10f3 NumContArr: b24e5d03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11f8b6df6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238226 ; free virtual = 307038

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11f8b6df6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238192 ; free virtual = 307004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11f8b6df6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238192 ; free virtual = 307004
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 132b5aefc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238186 ; free virtual = 306998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.512  | TNS=0.000  | WHS=0.128  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1120d6e03

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238192 ; free virtual = 307004

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d036d84a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238190 ; free virtual = 307001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.489  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a470effd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000
Phase 4 Rip-up And Reroute | Checksum: 1a470effd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a470effd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a470effd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000
Phase 5 Delay and Skew Optimization | Checksum: 1a470effd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11c0651e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.489  | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11c0651e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000
Phase 6 Post Hold Fix | Checksum: 11c0651e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0838252 %
  Global Horizontal Routing Utilization  = 0.0922076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 190051fde

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 190051fde

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238187 ; free virtual = 306998

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 225bd1920

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238187 ; free virtual = 306998

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.489  | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 225bd1920

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238188 ; free virtual = 306999
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238220 ; free virtual = 307031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238220 ; free virtual = 307032
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238220 ; free virtual = 307032
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238220 ; free virtual = 307032
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2726.129 ; gain = 0.000 ; free physical = 238216 ; free virtual = 307031
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.867 ; gain = 0.000 ; free physical = 238189 ; free virtual = 307002
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:40:21 2022...
