{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651130886450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651130886450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 15:28:06 2022 " "Processing started: Thu Apr 28 15:28:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651130886450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651130886450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651130886450 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651130886590 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return LZ77_Encoder.v(16) " "Verilog HDL Declaration warning at LZ77_Encoder.v(16): \"return\" is SystemVerilog-2005 keyword" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1651130886612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lz77_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lz77_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZ77_Encoder " "Found entity 1: LZ77_Encoder" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651130886614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651130886614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZ77_Encoder " "Elaborating entity \"LZ77_Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651130886627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "return LZ77_Encoder.v(16) " "Verilog HDL or VHDL warning at LZ77_Encoder.v(16): object \"return\" assigned a value but never read" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651130886628 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LZ77_Encoder.v(103) " "Verilog HDL Case Statement warning at LZ77_Encoder.v(103): incomplete case statement has no default case item" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651130886635 "|LZ77_Encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LZ77_Encoder.v(103) " "Verilog HDL Case Statement information at LZ77_Encoder.v(103): all case item expressions in this case statement are onehot" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1651130886635 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state LZ77_Encoder.v(103) " "Verilog HDL Always Construct warning at LZ77_Encoder.v(103): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651130886635 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(155) " "Verilog HDL assignment warning at LZ77_Encoder.v(155): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651130886636 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LZ77_Encoder.v(56) " "Verilog HDL assignment warning at LZ77_Encoder.v(56): truncated value with size 32 to match size of target (3)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651130886637 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LZ77_Encoder.v(57) " "Verilog HDL assignment warning at LZ77_Encoder.v(57): truncated value with size 5 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651130886637 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZ77_Encoder.v(63) " "Verilog HDL assignment warning at LZ77_Encoder.v(63): truncated value with size 32 to match size of target (5)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651130886637 "|LZ77_Encoder"}
