<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond65_fu_116_p2" SOURCE="" VARIABLE="exitcond65" MODULE="rtl_kernel_wizard_0_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_122_p2" SOURCE="" VARIABLE="empty_26" MODULE="rtl_kernel_wizard_0_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_30_fu_132_p2" SOURCE="" VARIABLE="empty_30" MODULE="rtl_kernel_wizard_0_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_68_p2" SOURCE="../rtl_kernel_wizard_0_cmodel.cpp:52" VARIABLE="icmp_ln52" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1" LOOP="VITIS_LOOP_52_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_74_p2" SOURCE="../rtl_kernel_wizard_0_cmodel.cpp:52" VARIABLE="add_ln52" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1" LOOP="VITIS_LOOP_52_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="m00_axi_output_buffer_d0" SOURCE="../rtl_kernel_wizard_0_cmodel.cpp:53" VARIABLE="add_ln53" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1" LOOP="VITIS_LOOP_52_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond3_fu_116_p2" SOURCE="" VARIABLE="exitcond3" MODULE="rtl_kernel_wizard_0_Pipeline_3" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_122_p2" SOURCE="" VARIABLE="empty_22" MODULE="rtl_kernel_wizard_0_Pipeline_3" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_25_fu_137_p2" SOURCE="" VARIABLE="empty_25" MODULE="rtl_kernel_wizard_0_Pipeline_3" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_23_fu_184_p3" SOURCE="" VARIABLE="empty_23" MODULE="rtl_kernel_wizard_0_Pipeline_3" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="m00_axi_input_buffer_U" SOURCE="../rtl_kernel_wizard_0_cmodel.cpp:40" VARIABLE="m00_axi_input_buffer" MODULE="rtl_kernel_wizard_0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="m00_axi_output_buffer_U" SOURCE="../rtl_kernel_wizard_0_cmodel.cpp:41" VARIABLE="m00_axi_output_buffer" MODULE="rtl_kernel_wizard_0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="rtl_kernel_wizard_0" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="m00_axi_m_axi_U" SOURCE="" VARIABLE="" MODULE="rtl_kernel_wizard_0" LOOP="" BUNDLEDNAME="m00_axi" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
