<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/CMSIS/Include/core_starmc1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_1f946478cc5f2cff846ad20703da6991.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_3b5039f7b1eff71793c116a915ea665d.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_starmc1.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_include_2core__starmc1_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2018 Arm Limited. </span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * Copyright (c) 2018-2022 Arm China. </span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * All rights reserved.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">  #pragma clang system_header                   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">  #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;   </span><span class="comment">/* disable pedantic warning due to unnamed structs/unions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef __CORE_STAR_H_GENERIC</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define __CORE_STAR_H_GENERIC</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#include &quot;<a class="code" href="_include_2cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Macro Define for STAR-MC1 */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_include_2core__starmc1_8h.html#a9db417c20fe833187e2f2b8aeb14e94e">   69</a></span><span class="preprocessor">#define __STAR_MC                 (1U)                                       </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">  #if defined (__TARGET_FPU_VFP)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">  #if defined (__ARMVFP__)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">  #if defined (__TI_VFP_SUPPORT__)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">  #if defined (__FPU_VFP__)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#include &quot;<a class="code" href="_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_STAR_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#ifndef __CORE_STAR_H_DEPENDANT</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="_include_2core__starmc1_8h.html#a137b3115f3cb44f798075b4cfd803922">  216</a></span><span class="preprocessor">#define __CORE_STAR_H_DEPENDANT</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">  #ifndef __STAR_REV</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">    #define __STAR_REV                0x0000U</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">    #warning &quot;__STAR_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">  #ifndef __ICACHE_PRESENT</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">    #define __ICACHE_PRESENT          0U</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">    #warning &quot;__ICACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">  #ifndef __DCACHE_PRESENT</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">    #define __DCACHE_PRESENT          0U</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">    #warning &quot;__DCACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">  #ifndef __DTCM_PRESENT</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">    #define __DTCM_PRESENT            0U</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">    #warning &quot;__DTCM_PRESENT        not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="_include_2core__starmc1_8h.html#af63697ed9952cc71e1225efe205f6cd3">  286</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="_include_2core__starmc1_8h.html#a7e25d9380f9ef903923964322e71f2f6">  288</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="_include_2core__starmc1_8h.html#aec43007d9998a0a0e01faede4133d6be">  289</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  {</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  331</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:16;              </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">  332</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4;                       </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  333</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:7;               </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">  334</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  335</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  336</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  337</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  338</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2653a2f24be0253172306d1cd6ee5a4a">  339</a></span>  } b;                                   </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  uint32_t w;                            </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  344</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  345</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  347</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  348</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  350</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  351</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  353</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  354</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  356</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  357</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  359</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  360</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  {</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  370</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  371</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23;              </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga45ab74d9df756300b4ee847df79478c3">  372</a></span>  } b;                                   </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  uint32_t w;                            </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  377</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  378</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>{</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  388</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  389</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:7;               </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">  390</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">GE</a>:4;                       </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  391</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:4;               </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">  392</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1;                        </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">  393</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2;                       </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">  394</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  395</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  396</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  397</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  398</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga57ae7c9e318a3837c8b11995378ce681">  399</a></span>  } b;                                   </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  uint32_t w;                            </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  404</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  405</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  407</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  408</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  410</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  411</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  413</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  414</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  416</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  417</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">  419</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">  420</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  422</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  423</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  425</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  426</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  428</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  429</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>{</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">  439</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">  440</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">  441</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">FPCA</a>:1;                     </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">  442</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</a>:1;                     </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  443</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:28;              </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaba188aff80942b838cc2af163149c0a3">  444</a></span>  } b;                                   </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  uint32_t w;                            </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4eb493f7e00c0b286f6663b2554d5f1">  449</a></span><span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  450</a></span><span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  452</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  453</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  455</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  456</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  458</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  459</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>{</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  __IOM uint32_t ISER[16U];              </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>        uint32_t RESERVED0[16U];</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  __IOM uint32_t ICER[16U];              </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>        uint32_t RSERVED1[16U];</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  __IOM uint32_t ISPR[16U];              </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>        uint32_t RESERVED2[16U];</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  __IOM uint32_t ICPR[16U];              </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>        uint32_t RESERVED3[16U];</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  __IOM uint32_t IABR[16U];              </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>        uint32_t RESERVED4[16U];</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  __IOM uint32_t ITNS[16U];              </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>        uint32_t RESERVED5[16U];</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  __IOM uint8_t  IPR[496U];              </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>        uint32_t RESERVED6[580U];</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9eebe495e2e48d302211108837a2b3e8">  494</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae4060c4dfcebb08871ca4244176ce752">  495</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>{</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  __IOM uint8_t  SHPR[12U];              </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  __IOM uint32_t CFSR;                   </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  __IOM uint32_t HFSR;                   </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  __IOM uint32_t DFSR;                   </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  __IOM uint32_t MMFAR;                  </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  __IOM uint32_t BFAR;                   </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  __IOM uint32_t AFSR;                   </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  __IM  uint32_t ID_PFR[2U];             </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  __IM  uint32_t ID_DFR;                 </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  __IM  uint32_t ID_AFR;                 </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  __IM  uint32_t ID_MMFR[4U];            </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  __IM  uint32_t ID_ISAR[5U];            </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  __IM  uint32_t CLIDR;                  </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  __IM  uint32_t CTR;                    </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  __IM  uint32_t CCSIDR;                 </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  __IOM uint32_t CSSELR;                 </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  __IOM uint32_t CPACR;                  </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  __IOM uint32_t NSACR;                  </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>        uint32_t RESERVED_ADD1[21U];      </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  __IOM uint32_t SFSR;                   </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  __IOM uint32_t SFAR;                   </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>        uint32_t RESERVED3[69U];</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>        uint32_t RESERVED4[15U];</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  __IM  uint32_t MVFR0;                  </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  __IM  uint32_t MVFR1;                  </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  __IM  uint32_t MVFR2;                  </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  __OM  uint32_t ICIALLU;                </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  __OM  uint32_t ICIMVAU;                </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  __OM  uint32_t DCIMVAC;                </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  __OM  uint32_t DCISW;                  </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  __OM  uint32_t DCCMVAU;                </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  __OM  uint32_t DCCMVAC;                </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  __OM  uint32_t DCCSW;                  </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  __OM  uint32_t DCCIMVAC;               </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  __OM  uint32_t DCCISW;                 </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  __IOM uint32_t CACR;                     </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  __IOM uint32_t ITCMCR;                   </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  __IOM uint32_t DTCMCR;                   </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>}<a class="code hl_struct" href="struct_e_m_s_s___type.html">EMSS_Type</a>;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58686b88f94f789d4e6f429fe1ff58cf">  568</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0932b31faafd47656a03ced75a31d99b">  569</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga104462bd0815391b4044a70bd15d3a71">  571</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad358dfbd04300afc1824329d128b99e8">  572</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf8b3236b08fb8e840efb682645fb0e98">  574</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafae4a1f27a927338ae9dc51a0e146213">  575</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga705f68eaa9afb042ca2407dc4e4629ac">  577</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98e581423ca016680c238c469aba546d">  578</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c3d9071e574de11fb27ba57034838b1">  580</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  581</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac180386fac3a5701e6060084dacd003a">  584</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  585</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga750d4b52624a46d71356db4ea769573b">  587</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  588</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  590</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace870429ae27601613da7c6f6e53a18f">  591</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  593</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e40d93efb402763c8c00ddcc56724ff">  594</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae218d9022288f89faf57187c4d542ecd">  596</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  597</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9dbb3358c6167c9c3f85661b90fb2794">  599</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7325b61ea0ec323ef2d5c893b112e546">  600</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbe25e4b333ece1341beb1a740168fdc">  602</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab241827d2a793269d8cd99b9b28c2157">  603</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga021591700b2d6a6e332d932efaece42b">  605</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70404175bcf7f329758829a9888e48c4">  606</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga11cb5b1f9ce167b81f31787a77e575df">  608</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa966600396290808d596fe96e92ca2b5">  609</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga10749d92b9b744094b845c2eb46d4319">  611</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga056d74fd538e5d36d3be1f28d399c877">  612</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gada60c92bf88d6fd21a8f49efa4a127b8">  614</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacb6992e7c7ddc27a370f62878a21ef72">  615</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga403d154200242629e6d2764bfc12a7ec">  617</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  618</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae4f602c7c5c895d5fb687b71b0979fc3">  620</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5533791a4ecf1b9301c883047b3e8396">  621</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac6a55451ddd38bffcff5a211d29cea78">  624</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga75e395ed74042923e8c93edf50f0996c">  625</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">  628</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  629</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec404750ff5ca07f499a3c06b62051ef">  631</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabacedaefeefc73d666bbe59ece904493">  632</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad31dec98fbc0d33ace63cb1f1a927923">  634</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f571f93d3d4a6eac9a3040756d3d951">  635</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2590e227eedb35a41044d8fb7feb9037">  637</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0032bb51f38e103fc34c2a57e59ada6f">  638</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga94e2fc10be4f6065dcb5a7276b40d933">  640</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  641</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">  643</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">  644</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  646</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  647</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb2737eca1eac0fc1c282a76a40953c">  649</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">  650</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa30a12e892bb696e61626d71359a9029">  652</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga212c5ab1c1c82c807d30d2307aa8d218">  653</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3bddcec40aeaf3d3a998446100fa0e44">  656</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb98656644a14342e467505f69a997c9">  657</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga28a2c6524329e68f073b64d4fbfaba39">  659</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  660</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab304f6258ec03bd9a6e7a360515c3cfe">  662</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  663</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3680a15114d7fdc1e25043b881308fe9">  665</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga50a243e317b9a70781b02758d45b05ee">  666</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2a729c850e865d602bbf25852c7d44fe">  669</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7fac248cabee94546aa9530d27217772">  670</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33f0f2a0818b2570f3e00b7e79501448">  672</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">  673</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa1896a99252649cfb96139b56ba87d9b">  675</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">  676</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98372e0d55ce8573350ce36c500e0555">  678</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf7004d71376738038e912def01c31fe8">  679</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  681</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  682</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8d512998bb8cd9333fb7627ddf59bba">  684</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabb9aeac71b3abd8586d0297070f61dcb">  685</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4e4928b864ea10fc24dbbc57d976229">  687</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga68c96ad594af70c007923979085c99e0">  688</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga789e41f45f59a8cd455fd59fa7652e5e">  690</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4cf59b6343ca962c80e1885710da90aa">  691</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2e86fa5b7279235de3a62839e3f147cb">  694</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad72747c81f58f73f0610760529697297">  695</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga39d60110521af453e9ae55f1a29d2ab4">  697</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga504f2af763a6f491acaba1912d5fe702">  698</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafccb0c2b386b439ce03fb25ce3392ffc">  700</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  701</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae71949507636fda388ec11d5c2d30b52">  703</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga056fb6be590857bbc029bed48b21dd79">  704</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  706</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  707</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga685b4564a8760b4506f14ec4307b7251">  709</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf084424fa1f69bea36a1c44899d83d17">  710</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  712</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6095a7acfbad66f52822b1392be88652">  713</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa22551e24a72b65f1e817f7ab462203b">  715</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga677c23749c4d348f30fb471d1223e783">  716</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  718</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  719</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  721</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga122b4f732732010895e438803a29d3cc">  722</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec9ca3b1213c49e2442373445e1697de">  724</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafef530088dc6d6bfc9f1893d52853684">  725</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  727</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e837241a515d4cbadaaae1faa8e039">  728</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b71cf4c61803752a41c96deb00d26af">  730</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  731</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga977f5176be2bc8b123873861b38bc02f">  733</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga634c0f69a233475289023ae5cb158fdf">  734</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabab1177d5e9a6ef204b9fd88551b7e53">  736</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  737</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9c27422acd12822bd6854bcdf0890179">  739</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga15864bcf00ceff971f7b8c173673dbbf">  740</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae06f54f5081f01ed3f6824e451ad3656">  742</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3166103b5a5f7931d0df90949c47dfe">  743</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga499ec47414b2f668c32ebb28b5889e2c">  745</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  746</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  748</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  749</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7c856f79a75dcc1d1517b19a67691803">  751</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9147fd4e1b12394ae26eadf900a023a3">  752</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8e4197b295c8560e68e2d71285c7879">  755</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga565807b1a3f31891f1f967d0fa30d03f">  756</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  758</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  759</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga91f41491cec5b5acca3fbc94efbd799e">  761</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad46716159a3808c9e7da22067d6bec98">  762</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf9a595a3a8e0171473d486b490669165">  765</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33f17b24b05b0405de908ce185bef5c3">  766</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1390a486a538d1bb8e9661b678e88e39">  768</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac0602ef4ef443ef6ccb1f24d6886661a">  769</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76517c60f54396e7cf075876e8af7a62">  771</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30331822fa13db8ee288173cfbcbbf72">  772</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  774</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2d77850270c5ca96e63e456315609876">  775</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa9c22daf6e72e64259673b55ae095725">  777</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd585d5b620c175f80dd99aecbe42bcf">  778</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga964f0465dfaca775e31db26e50f395d5">  780</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac0a8e6525cd6c610f05d99640b40e6b7">  781</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1cdff62f1f5730c14c809fef9009bfbb">  784</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  785</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf9b4a695a4f8d14a17be613423ef30e1">  787</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8af8c68915f63358325fb4ebc5d7acc1">  788</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  790</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77076fdfa5941327d4d8f0cb99653872">  791</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  793</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2dfce5c289681884651f92377d09380e">  794</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec426f59eb8d75acd48b32953ac154f5">  796</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  797</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4744e87d7f6eddbff803977901d6ad0">  799</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad8fc0d1f80364470e52d3dcf941f38cc">  800</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  802</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  803</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa8fc61d57be3e94db000367f521aa1fc">  806</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d91a0850b4962ad1335b2eadac6777e">  807</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8836da99a7e569d7a5a79ab4eaa85690">  809</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7d2aa508a08a2cab97aa8683c87d125">  810</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  812</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0b3bb3653d904169486e2d4efe4c566">  813</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga769b841a38d4e7b8c5e7e74cf0455754">  815</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  816</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga526d3cebe0e96962941e5e3a729307c2">  818</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd7f0192bfedbde5d313fe7e637f55f1">  819</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga85ecc14a387d790129e9a3fb1312407a">  821</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8088a459ac3900a43a54f5cd4252484d">  822</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga28219a6a1ae6b6118ffd1682c362c63d">  824</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96e201c8da2bd76df35e184f31b89f1e">  825</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  828</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gababd60e94756bb33929d5e6f25d8dba3">  829</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab361e54183a378474cb419ae2a55d6f4">  831</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6560d97ed043bc01152a7247bafa3157">  832</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77993da8de35adea7bda6a4475f036ab">  834</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaac5e289211d0a63fe879a9691cb9e1a9">  835</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga13f502fb5ac673df9c287488c40b0c1d">  838</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  839</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad02d3eaf062ac184c18a7889c9b6de57">  841</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacbb931575c07b324ec793775b7c44d05">  842</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaccf82364c6d0ed7206f1084277b7cc61">  844</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3f7384b8a761704655fd45396a305663">  845</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf28fdce48655f0dcefb383aebf26b050">  847</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga609edf8f50bc49adb51ae28bcecefe1f">  848</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef4ec28427f9f88ac70a13ae4e541378">  850</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga200bcf918d57443b5e29e8ce552e4bdf">  851</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  854</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac025b32fd79c75b8d0ca578af1818241">  855</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb8add9ee956ce7e68254dd17631770c">  857</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  858</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga48465bf3063f7673197c8c77ac5a591e">  860</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">  861</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">/* SCB Cache Level ID Register Definitions */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga384f04641b96d74495e023cca27ed72f">  864</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a2124def29e03f85d8ab6b455f5a174">  865</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad723f01984bb639c77acc9529fa35ea8">  867</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  868</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2e208fd40e0d3ecae2b5b79a9037caeb">  870</a></span><span class="preprocessor">#define SCB_CLIDR_IC_Pos                   0U                                             </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa52693aa5d6cd06265a59cebe575aee0">  871</a></span><span class="preprocessor">#define SCB_CLIDR_IC_Msk                   (1UL &lt;&lt; SCB_CLIDR_IC_Pos)                      </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga02451e9ee09fb6ef67c746334c0f6fcb">  873</a></span><span class="preprocessor">#define SCB_CLIDR_DC_Pos                   1U                                             </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadde41ba2d52b5b28faf8ec5027db20b9">  874</a></span><span class="preprocessor">#define SCB_CLIDR_DC_Msk                   (1UL &lt;&lt; SCB_CLIDR_DC_Pos)                      </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/* SCB Cache Type Register Definitions */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3c7f12bf78e1049eeb477a1d48b144f">  879</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0303349e35d3777aa3aceae268f1651">  880</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96ba2dac3d22d7892eabb851c052a286">  882</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga341c1fe0efc63e26a2affebda136da6c">  883</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7692042fbaab5852ca60f6c2d659f724">  885</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  886</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae25b69e6ea66c125f703870adabb0d65">  888</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga634bb0b270954a68757c86c517de948b">  889</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5be00464e6789da9619947d67d2a1529">  891</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62440e20c39b8022279a4a706ef9aa3">  892</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">/* SCB Cache Size ID Register Definitions */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  895</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9089551a75985fa7cf051062ed2d62b9">  896</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  898</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  899</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga379743eea011cede0032ecb7812b51e1">  901</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa77f28cbf94b44c1114a66e05cc43255">  902</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gade432ae0a64858e92fa35c2983fb47a4">  904</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga519ebde5ad64be2098f586bddbc8e898">  905</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  907</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga47d1f01185d7a039334031008386c5a8">  908</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae67f2f83976b819fb3039fc35cfef0fb">  910</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae093c4c635dad43845967512fa87173a">  911</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga750388e1509b36d35568a68a7a1e1ff7">  913</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07b3bdffe4c289b9c19c70cf698499da">  914</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8c014c9678bc9072f10459a1e14b973c">  917</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa24e3a6d6960acff3d6949e416046cf0">  918</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70e80783c3bd7b11504c63b052b0c0b9">  920</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  921</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaeb4a916d84d967c1bab8e88800a28984">  924</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  925</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/* SCB D-Cache line Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3313cda92448a330b9f73a2bf0fe6362">  928</a></span><span class="preprocessor">#define SCB_DCISW_LEVEL_Pos                1U                                             </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga53a7d46626e511d7d8c8fc28e1d5174b">  929</a></span><span class="preprocessor">#define SCB_DCISW_LEVEL_Msk                (7UL &lt;&lt; SCB_DCISW_LEVEL_Pos)                   </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  931</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">  932</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  934</a></span><span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">  935</a></span><span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0xFFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/* SCB D-Cache Clean line by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga37b99d1b86612f0e4b4aedc63b994374">  938</a></span><span class="preprocessor">#define SCB_DCCSW_LEVEL_Pos                1U                                             </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d508f9859d216a8c934263fb373030c">  939</a></span><span class="preprocessor">#define SCB_DCCSW_LEVEL_Msk                (7UL &lt;&lt; SCB_DCCSW_LEVEL_Pos)                   </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">  941</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">  942</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">  944</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">  945</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0xFFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0f5dc787a1eb46542345efee9ce333d8">  948</a></span><span class="preprocessor">#define SCB_DCCISW_LEVEL_Pos               1U                                             </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga330eecf67a17c8479de18cb7201da7d3">  949</a></span><span class="preprocessor">#define SCB_DCCISW_LEVEL_Msk               (7UL &lt;&lt; SCB_DCCISW_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">  951</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  952</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">  954</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  955</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0xFFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* ArmChina: Implementation Defined */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/* Instruction Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga86b58242b8286aba9318e2062d88f341">  959</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3U                                            </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2aca0f00fd91071567dfa596eaa136de">  960</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">  962</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0U                                            </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4d1c57f26a03910ab0549efecd2a602c">  963</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">/* Data Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">  966</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3U                                            </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35b381dd367cd1533f5c2b2c88720b72">  967</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf3ba6873b9288121146a6432db53540f">  969</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0U                                            </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd9689d338f30fa434c7629083f29608">  970</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/* L1 Cache Control Register Definitions */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga536465ee0c0967ba72d2f8017447260e">  973</a></span><span class="preprocessor">#define SCB_CACR_DCCLEAN_Pos                16U                                            </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96c37f1b9b96d53c712ad39d943b2a18">  974</a></span><span class="preprocessor">#define SCB_CACR_DCCLEAN_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2e8bf4207a27ce40f3163c2bf091d13c">  976</a></span><span class="preprocessor">#define SCB_CACR_ICACTIVE_Pos                13U                                            </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0c8a4deab9da8b2932cda12fb7b24b3">  977</a></span><span class="preprocessor">#define SCB_CACR_ICACTIVE_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabf3deec5556c914e92dcccbfe636c78c">  979</a></span><span class="preprocessor">#define SCB_CACR_DCACTIVE_Pos                12U                                            </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad55effad531910b1c332fef7fdf7dc4a">  980</a></span><span class="preprocessor">#define SCB_CACR_DCACTIVE_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9f1abd30b202418a920255dcd1d87d5f">  982</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2U                                            </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">  983</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>{</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  __IM  uint32_t ICTR;                   </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  __IOM uint32_t ACTLR;                  </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  __IOM uint32_t CPPWR;                  </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0777ddf379af50f9ca41d40573bfffc5"> 1007</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3efa0f5210051464e1034b19fc7b33c7"> 1008</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>{</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbb65d4a815759649db41df216ed4d60"> 1032</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bf3033ecccf200f59baefe15dbb367c"> 1033</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga24fbc69a5f0b78d67fda2300257baff1"> 1035</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373"> 1036</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88f45bbb89ce8df3cd2b2613c7b48214"> 1038</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027"> 1039</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b48cc1e36d92a92e4bf632890314810"> 1041</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f"> 1042</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf44d10df359dc5bf5752b0894ae3bad2"> 1045</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1"> 1046</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3208104c3b019b5de35ae8c21d5c34dd"> 1049</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafc77b56d568930b49a2474debc75ab45"> 1050</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga534dbe414e7a46a6ce4c1eca1fbff409"> 1053</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3af0d891fdd99bcc8d8912d37830edb6"> 1054</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadd0c9cd6641b9f6a0c618e7982954860"> 1056</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a6a85a87334776f33d77fd147587431"> 1057</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacae558f6e75a0bed5d826f606d8e695e"> 1059</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1e68865c5aece2ad58971225bd3e95e"> 1060</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>{</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  __OM  <span class="keyword">union</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  {</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c"> 1079</a></span>    __OM  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">u8</a>;                 </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739"> 1080</a></span>    __OM  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">u16</a>;                </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1"> 1081</a></span>    __OM  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">u32</a>;                </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gada6e91dc35c8f9185654763d7fcec51d"> 1082</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  __IOM uint32_t TER;                    </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  __IOM uint32_t TPR;                    </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  __IOM uint32_t TCR;                    </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>        uint32_t RESERVED3[32U];</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  __OM  uint32_t LAR;                    </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  __IM  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        uint32_t RESERVED6[4U];</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  __IM  uint32_t PID4;                   </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  __IM  uint32_t PID5;                   </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  __IM  uint32_t PID6;                   </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  __IM  uint32_t PID7;                   </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  __IM  uint32_t PID0;                   </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  __IM  uint32_t PID1;                   </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  __IM  uint32_t PID2;                   </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  __IM  uint32_t PID3;                   </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  __IM  uint32_t CID0;                   </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  __IM  uint32_t CID1;                   </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  __IM  uint32_t CID2;                   </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  __IM  uint32_t CID3;                   </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd9ed85f36233685f182cc249621e025"> 1111</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1112</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1114</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1115</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7abe5e590d1611599df87a1884a352e8"> 1118</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga168e089d882df325a387aab3a802a46b"> 1119</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1122</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1123</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1125</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac014c7345304ed245b642eb9d6e9a302"> 1126</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1128</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gade862cf009827f7f6748fc44c541b067"> 1129</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1131</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1132</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad74ca6140644b572eadbf21e870d24b9"> 1134</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga724f0560593042670b49e2f9a6483b6f"> 1135</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7a380f0c8078f6560051406583ecd6a5"> 1137</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga97476cb65bab16a328b35f81fd02010a"> 1138</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1140</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1141</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa93a1147a39fc63980d299231252a30e"> 1143</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac89b74a78701c25b442105d7fe2bbefb"> 1144</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5aa381845f810114ab519b90753922a1"> 1146</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1147</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1149</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1150</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfae3e570edc8759597311ed6dfb478e"> 1153</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1154</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1156</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1157</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1159</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1160</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>{</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  __IOM uint32_t CYCCNT;                 </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  __IOM uint32_t CPICNT;                 </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  __IOM uint32_t EXCCNT;                 </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  __IOM uint32_t SLEEPCNT;               </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  __IOM uint32_t LSUCNT;                 </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  __IOM uint32_t FOLDCNT;                </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  __IM  uint32_t PCSR;                   </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  __IOM uint32_t COMP0;                  </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  __IOM uint32_t FUNCTION0;              </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  __IOM uint32_t COMP1;                  </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        uint32_t RESERVED3[1U];</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  __IOM uint32_t FUNCTION1;              </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  __IOM uint32_t COMP2;                  </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  __IOM uint32_t FUNCTION2;              </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  __IOM uint32_t COMP3;                  </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>        uint32_t RESERVED7[1U];</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  __IOM uint32_t FUNCTION3;              </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  __IOM uint32_t COMP4;                  </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>        uint32_t RESERVED9[1U];</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  __IOM uint32_t FUNCTION4;              </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>        uint32_t RESERVED10[1U];</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  __IOM uint32_t COMP5;                  </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>        uint32_t RESERVED11[1U];</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  __IOM uint32_t FUNCTION5;              </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>        uint32_t RESERVED12[1U];</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  __IOM uint32_t COMP6;                  </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>        uint32_t RESERVED13[1U];</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  __IOM uint32_t FUNCTION6;              </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>        uint32_t RESERVED14[1U];</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  __IOM uint32_t COMP7;                  </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>        uint32_t RESERVED15[1U];</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  __IOM uint32_t FUNCTION7;              </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>        uint32_t RESERVED16[1U];</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  __IOM uint32_t COMP8;                  </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        uint32_t RESERVED17[1U];</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  __IOM uint32_t FUNCTION8;              </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>        uint32_t RESERVED18[1U];</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  __IOM uint32_t COMP9;                  </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>        uint32_t RESERVED19[1U];</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  __IOM uint32_t FUNCTION9;              </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        uint32_t RESERVED20[1U];</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  __IOM uint32_t COMP10;                 </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        uint32_t RESERVED21[1U];</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  __IOM uint32_t FUNCTION10;             </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        uint32_t RESERVED22[1U];</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  __IOM uint32_t COMP11;                 </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>        uint32_t RESERVED23[1U];</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  __IOM uint32_t FUNCTION11;             </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>        uint32_t RESERVED24[1U];</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  __IOM uint32_t COMP12;                 </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>        uint32_t RESERVED25[1U];</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  __IOM uint32_t FUNCTION12;             </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>        uint32_t RESERVED26[1U];</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  __IOM uint32_t COMP13;                 </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>        uint32_t RESERVED27[1U];</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  __IOM uint32_t FUNCTION13;             </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        uint32_t RESERVED28[1U];</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  __IOM uint32_t COMP14;                 </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>        uint32_t RESERVED29[1U];</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  __IOM uint32_t FUNCTION14;             </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>        uint32_t RESERVED30[1U];</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  __IOM uint32_t COMP15;                 </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>        uint32_t RESERVED31[1U];</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  __IOM uint32_t FUNCTION15;             </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>        uint32_t RESERVED32[934U];</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>        uint32_t RESERVED33[1U];</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  __IM  uint32_t DEVARCH;                </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1255</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1256</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1258</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1259</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad997b9026715d5609b5a3b144eca42d0"> 1261</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc7d15edf7a27147c422099ab475953e"> 1262</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga337f6167d960f57f12aa382ffecce522"> 1264</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf40c8d7a4fd978034c137e90f714c143"> 1265</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad52a0e5be84363ab166cc17beca0d048"> 1267</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1268</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1270</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga688a3b9ecd2a044f2da3280367476271"> 1271</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1273</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga40554bd81460e39abf08810f45fac1a2"> 1274</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1276</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga717e679d775562ae09185a3776b1582f"> 1277</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1279</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1280</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1282</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f431b3734fb840daf5b361034856da9"> 1283</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1285</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab7ee0def33423b5859ca4030dff63b58"> 1286</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1288</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga189089c30aade60b983df17ad2412f6f"> 1289</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1291</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1292</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e14afc7790fcb424fcf619e192554c9"> 1294</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1295</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga678ef08786edcbef964479217efb9284"> 1297</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1298</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1300</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c12e2868b8989a69445646698b8c331"> 1301</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2868c0b28eb13be930afb819f55f6f25"> 1303</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1304</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga129bc152febfddd67a0c20c6814cba69"> 1306</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1307</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa4509f5f8514a7200be61691f0e01f10"> 1309</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1310</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1313</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1314</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031c693654030d4cba398b45d2925b1d"> 1317</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga057fa604a107b58a198bbbadb47e69c9"> 1318</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1321</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e340751d71413fef400a0a1d76cc828"> 1322</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab9394c7911b0b4312a096dad91d53a3d"> 1325</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2186d7fc9317e20bad61336ee2925615"> 1326</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1329</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1330</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1333</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6bc2e15fcc300f511f64dad561c97582"> 1334</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1336</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8b1a655947490280709037808eec8ac"> 1337</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1339</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab42cbc1e6084c44d5de70971613ea76"> 1340</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga00893dd43b824ca5be80e0235a237485"> 1342</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1343</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1345</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1346</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>{</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  __IM  uint32_t SSPSR;                  </div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  __IOM uint32_t CSPSR;                  </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  __IOM uint32_t ACPR;                   </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  __IOM uint32_t SPPR;                   </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  __IM  uint32_t FFSR;                   </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  __IOM uint32_t FFCR;                   </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  __IOM uint32_t PSCR;                   </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  __IM  uint32_t TRIGGER;                </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  __IM  uint32_t ITFTTD0;                </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  __IOM uint32_t ITATBCTR2;              </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  __IM  uint32_t ITATBCTR0;              </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  __IM  uint32_t ITFTTD1;                </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  __IOM uint32_t ITCTRL;                 </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  __IOM uint32_t CLAIMSET;               </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  __IOM uint32_t CLAIMCLR;               </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  __IM  uint32_t DEVID;                  </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1390</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4fcacd27208419929921aec8457a8c13"> 1391</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0f302797b94bb2da24052082ab630858"> 1394</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1395</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1398</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1399</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1401</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1402</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaedf31fd453a878021b542b644e2869d2"> 1404</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1405</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga542ca74a081588273e6d5275ba5da6bf"> 1407</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63dfb09259893958962914fc3a9e3824"> 1408</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1411</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga360b413bc5da61f751546a7133c3e4dd"> 1412</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac57b0b588a37a870573560bc6316cbcc"> 1414</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7aeb30af62d04e852a55c3bd64c1bd2c"> 1415</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga99e58a0960b275a773b245e2b69b9a64"> 1417</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1418</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5517fa2ced64efbbd413720329c50b99"> 1421</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga814227af2b2665a0687bb49345e21110"> 1422</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/* TPI Integration Test FIFO Test Data 0 Register Definitions */</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab268401221645f4e0e1a82d1d6c2caee"> 1425</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac6fc2d04903210afe2599482a72e0a25"> 1426</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadaa8bfec760711c2d190d5fd124706fe"> 1428</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b342379b5d45d46459807859a8a6687"> 1429</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b95f6b474fe2e4b7ba9963b00d18258"> 1431</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8650e68e2efc65b0d94de91772dc5940"> 1432</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae82d334486fb5d11e57e8e07fd21be7b"> 1434</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga71301ef5984fef602d83305f34ea5c97"> 1435</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79e526cc6f0857f45187e897f4009f55"> 1437</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga942cc46e6e858b215e81ef6b57c3f63f"> 1438</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7715fac6bd637e7ec153518da1fd4f0b"> 1440</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gada0033c411d5b57161b6e5c244518836"> 1441</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae6ff8b9a79602a3546d951261d787cc7"> 1443</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb950b90ccb002e81ae6c44482cd46fd"> 1444</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD0_ATB_IF1_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">/* TPI Integration Test ATB Control Register 2 Register Definitions */</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7b77f85ad8cad3c00b490ca18ba52263"> 1447</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga840a62dd0a903c7c0d90214e57f89f6f"> 1448</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID2S_Pos)      </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga15b83625dedbaa8acaab637185cf4fab"> 1450</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf25272d068154278decc987e101bfac7"> 1451</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID1S_Pos)      </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa94a190da6db605987bb65d4bd76415a"> 1453</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7530ebf5f4ae263bf9621d901f9840ee"> 1454</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga52812ab751c370d2d34e55275d896128"> 1456</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabcc13f970f966e62158aea015b910f6b"> 1457</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">/* TPI Integration Test FIFO Test Data 1 Register Definitions */</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae08894135bf256813f4298ba0ea3964c"> 1460</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab90afcecec23b0a84f60858a4becf101"> 1461</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1faf942e53403e99b720cd9bd337834b"> 1463</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb4994b50708823e386c789893a70a7"> 1464</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga044de2a0de2700dbf131484f4ed6e7a0"> 1466</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3ab94563c20fa37ed1335cfba7b8cc77"> 1467</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c7aeeb290b4fcc9ef6dc0915987434e"> 1469</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae732ca50dcfc0d2d951480ac77300fa9"> 1470</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga795919f12700ccafc14122cf023f8ff3"> 1472</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga284ac1fccc1eed973d38ddba209ee04a"> 1473</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1a6cd0ad1a353a2f59ad86f7a3506d67"> 1475</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad02cfa7d9eb9927a4fd6beece42cf159"> 1476</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa0d7dc480efe4e717e2ab84643ae6e0"> 1478</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf688adf6b3790de906b3f50bc89eaaed"> 1479</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD1_ATB_IF2_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">/* TPI Integration Test ATB Control Register 0 Definitions */</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ca17a69fe70e2cb87f04a2160bca51a"> 1482</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8d47192a54ef5a7e9086d4c949f33b24"> 1483</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID2S_Pos)      </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac2018f988c8306301a11a8f08af67d2c"> 1485</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8ea98aa5bb5a223e409213ef9a754cbd"> 1486</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID1S_Pos)      </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0ca42c4782e0a5421c34b14a0183c220"> 1488</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07713088c6abb2ab14efa3a0e0b9e454"> 1489</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga616d6fbe0522ce0c5ad1711d33509907"> 1491</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6211d550c37ce45f9593ddf98d71f6eb"> 1492</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa847adb71a1bc811d2e3190528f495f0"> 1495</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad6f87550b468ad0920d5f405bfd3f017"> 1496</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9f46cf1a1708575f56d6b827766277f4"> 1499</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1500</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga675534579d9e25477bb38970e3ef973c"> 1502</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1503</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1505</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ca84d62243e475836bba02516ba6b97"> 1506</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe"> 1508</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7e718d8f239920d5b65e3eaa1c490df"> 1509</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga80ecae7fec479e80e583f545996868ed"> 1511</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabed454418d2140043cd65ec899abd97f"> 1512</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0c799ff892af5eb3162d152abc00af7a"> 1515</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1516</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga69c4892d332755a9f64c1680497cebdd"> 1518</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaecbceed6d08ec586403b37ad47b38c88"> 1519</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)         </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>{</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  __IOM uint32_t RBAR_A1;                </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  __IOM uint32_t RLAR_A1;                </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  __IOM uint32_t RBAR_A2;                </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  __IOM uint32_t RLAR_A2;                </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  __IOM uint32_t RBAR_A3;                </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  __IOM uint32_t RLAR_A3;                </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>        uint32_t RESERVED0[1];</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  __IOM uint32_t MAIR[2];</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  __IOM uint32_t MAIR0;                  </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  __IOM uint32_t MAIR1;                  </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>  };</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  };</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>} MPU_Type;</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span> </div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span> </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>{</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>        uint32_t RESERVED0[3];</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  __IOM uint32_t SFSR;                   </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  __IOM uint32_t SFAR;                   </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>} SAU_Type;</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>{</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  __IOM uint32_t FPCCR;                  </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  __IOM uint32_t FPCAR;                  </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  __IOM uint32_t FPDSCR;                 </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  __IM  uint32_t MVFR0;                  </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  __IM  uint32_t MVFR1;                  </div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  __IM  uint32_t MVFR2;                  </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>} <a class="code hl_struct" href="struct_f_p_u___type.html">FPU_Type</a>;</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1746</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1747</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1749</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4ab19de45df6522dd882bc116f938e9"> 1750</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1752</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 1753</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1755</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadedc12ec237657721a613c6f47abed6f"> 1756</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1758</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga103d932807c15250d96711952878eeb2"> 1759</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga624474f408fde177df519460775a74a1"> 1761</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 1762</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac48b42e143b93411977dcb9086a5e4e4"> 1764</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga97c610927aab580cac3fb166f080b6a6"> 1765</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac90e551e3cfda27c089bf381acba5aa0"> 1767</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 1768</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0a4effc79209d821ded517c2be326ba"> 1770</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga42067729a887081cf56b8fe1029be7a1"> 1771</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1773</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga419a1e5609bbedf94f518c72214bddbc"> 1774</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d633920f92c3ce4133d769701619b17"> 1776</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1777</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaccdb481211629f9440431439231187f1"> 1779</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1780</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab12733991487acc2da41ca300fe36fb6"> 1782</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4beaa279abff34828344bd594fff8a1"> 1783</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0937d64c42374200af44b22e5b49fd26"> 1785</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8d18cd88336d63d4b1810383aa8da700"> 1786</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4123d3881e5342251f559cec19e23b4e"> 1788</a></span><span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga47d3d3b29514c7d7581cfcc304368cea"> 1789</a></span><span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaea663104375ce6be15470e3db294c92d"> 1791</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1792</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1794</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1795</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1798</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga517d89370c81325c5387b9c3085ac554"> 1799</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga138f54bc002629ab3e4de814c58abb29"> 1802</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1803</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1805</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1806</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1808</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1809</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1811</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga449beb50211f8e97df6b2640c82c4741"> 1812</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">/* Media and VFP Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ebcc9076f08013f0ea814540df03e82"> 1815</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1816</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabbf83a918536ebf10889cee71a0404c7"> 1818</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1819</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga176c85453ba03257bf263adec05f7344"> 1821</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1822</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga167be203091e6cc7d00ad40ca48c4396"> 1824</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1825</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1827</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga29bbddd679e821e050699fda23e6c85e"> 1828</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga461e26147be0c39402a78cb6249e8f84"> 1830</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1831</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1b4e9fe31992b1495c7a158747d42571"> 1833</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1834</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa1de44af3e3162c8c176a57564611618"> 1836</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga118f13f9562805356e92b5ad52573021"> 1837</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">/* Media and VFP Feature Register 1 Definitions */</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga68c53771f02f4c73122a7b40796549cc"> 1840</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1841</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga02ceac0abcbdc8670633056bec005bfd"> 1843</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafe29dd327ed3b723b3f01759568e116d"> 1844</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1846</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1847</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7faa5bfa85036f8511793234cbbc2409"> 1849</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac566bde39a7afcceffbb21d830c269c1"> 1850</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">/* Media and VFP Feature Register 2 Definitions */</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab4637d3ad5f0110b806f0de22471f8e3"> 1853</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Pos                4U                                            </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga896448d6f41eab9971050e8a1820839b"> 1854</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Msk               (0xFUL &lt;&lt; FPU_MVFR2_FPMisc_Pos)                </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>{</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  __IOM uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  __IOM uint32_t DSCSR;                  </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>} <a class="code hl_struct" href="struct_d_c_b___type.html">DCB_Type</a>;</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">/* DHCSR, Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga12b3737946b54102c34dcea6c78405f2"> 1884</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Pos               16U                                            </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf09798457faaaf37a65df1435a66b166"> 1885</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL &lt;&lt; DCB_DHCSR_DBGKEY_Pos)             </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad25c1624991baf865cb10afae7db57c1"> 1887</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9e2b9c3bb98114ae95991d4e244a7401"> 1888</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL &lt;&lt; DCB_DHCSR_S_RESTART_ST_Pos)          </span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad1e54f0a3444ef957469404953ac6557"> 1890</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8731dddf478a4f3b42d00b0b871c2e70"> 1891</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL &lt;&lt; DCB_DHCSR_S_RESET_ST_Pos)            </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76553119c9c6a14246701ad053ee2eca"> 1893</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88912cf67a8ecfc8555ada187d828ba6"> 1894</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL &lt;&lt; DCB_DHCSR_S_RETIRE_ST_Pos)           </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6da4456644744f1395cc6a53a27b39db"> 1896</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Pos                20U                                            </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79b58ace49a1e4b14ea93d09c34ad33e"> 1897</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Msk                (0x1UL &lt;&lt; DCB_DHCSR_S_SDE_Pos)                 </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9ad849410b8f8532d42a0c98c7a8a8a5"> 1899</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga34ee618d96d0528f765f557045bc7858"> 1900</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_LOCKUP_Pos)              </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga08d9aff46b98a76bcc8af40b54e44acc"> 1902</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Pos              18U                                            </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafbfe8bbcf7240126780a631da3e8d4f1"> 1903</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL &lt;&lt; DCB_DHCSR_S_SLEEP_Pos)               </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae3213e4a2e71ce4250d5dd6282ce76da"> 1905</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Pos               17U                                            </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafde3d82fba9bf12538370f862c5cd01e"> 1906</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_S_HALT_Pos)                </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad962e2f5f279ad8b066587b0647a2bb7"> 1908</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Pos             16U                                            </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fb6f604c62b90564a0bc065feab9bba"> 1909</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_REGRDY_Pos)              </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad398d284d3fa76f3fabb3b8ad052b930"> 1911</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad04296a033cfc6c85b2067a6fca74357"> 1912</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL &lt;&lt; DCB_DHCSR_C_SNAPSTALL_Pos)           </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79eee7530dee856083bed16fb5196b79"> 1914</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab16f27417e246d0e1ebf11b405a5e521"> 1915</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL &lt;&lt; DCB_DHCSR_C_MASKINTS_Pos)            </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga624e7715c52c7c1a61142ae8671119bb"> 1917</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Pos                2U                                            </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga310c8c0a49e650999eaf012b7d88a72d"> 1918</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_STEP_Pos)                </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8715aba59d08a28d58763c1845007e37"> 1920</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Pos                1U                                            </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e33bd97d480af3a24b3c34d6bd77f13"> 1921</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_HALT_Pos)                </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd"> 1923</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3b3d1d7747fca2bda398861ea9fbcedc"> 1924</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">/* DCRSR, Debug Core Register Select Register Definitions */</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc6c1d3f65e2c1e518f1428ff944066a"> 1927</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Pos               16U                                            </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43fd9c69a9788b4d46ad62d5ef4e618b"> 1928</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Msk               (0x1UL &lt;&lt; DCB_DCRSR_REGWnR_Pos)                </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5cdb57f15bee9fcd6c177efa7b57e66"> 1930</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Pos                0U                                            </span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0026c4a1ee72085f05aff5a5c273d1c5"> 1931</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Msk               (0x7FUL </span><span class="comment">/*&lt;&lt; DCB_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">/* DCRDR, Debug Core Register Data Register Definitions */</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b2c2d386aec0558206d57e4a1aa1362"> 1934</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Pos                0U                                            </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga38285659cca4b33aff4fca807ef3d66b"> 1935</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DCB_DCRDR_DBGTMP_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/* DEMCR, Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e6c3a676479dd1d891617d01dbcd0a1"> 1938</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Pos               24U                                            </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadff361a49d1839b75c80edf3660763f5"> 1939</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Msk               (0x1UL &lt;&lt; DCB_DEMCR_TRCENA_Pos)                </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga143b25dcc690ed40e573e9c117f8360b"> 1941</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Pos             23U                                            </span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga207e739d92d13600eceecf67d516ae9a"> 1942</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MONPRKEY_Pos)              </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae55bb49f907a4055c6a9d290f47d9c5c"> 1944</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Pos              21U                                            </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"> 1945</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Msk              (0x1UL &lt;&lt; DCB_DEMCR_UMON_EN_Pos)               </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad9ed1d5f82b7f24f5d18340249aae966"> 1947</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Pos                 20U                                            </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad6b3a8ead9752e9782fbf6f34cf0933e"> 1948</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Msk                 (0x1UL &lt;&lt; DCB_DEMCR_SDME_Pos)                  </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8e660d739448bc65a9e1c62d6b5873a4"> 1950</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Pos              19U                                            </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6282d943f9b6c7b730df8f7199af8959"> 1951</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Msk              (0x1UL &lt;&lt; DCB_DEMCR_MON_REQ_Pos)               </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51ad542a683cd0b63016b8bc02705319"> 1953</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Pos             18U                                            </span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga290340c4ac4538ec66a496b2cab125a7"> 1954</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_STEP_Pos)              </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad0e2400f93c321b4e6dbe3b377cbdd39"> 1956</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Pos             17U                                            </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae39f386158a6a40a033fbc8bddc328e9"> 1957</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Msk             (0x1UL &lt;&lt; DCB_DEMCR_MON_PEND_Pos)              </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga55673a5fd1d9834bee90fcef964ca97c"> 1959</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Pos               16U                                            </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab3eae3995e948693e91d81c0ea2ab750"> 1960</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Msk               (0x1UL &lt;&lt; DCB_DEMCR_MON_EN_Pos)                </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3f81abbc3d7a509a6538947edb670da2"> 1962</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Pos             11U                                            </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga56ceaf093968c116b30e910488c56713"> 1963</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_SFERR_Pos)              </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d4f8067ee40546c4e64494d04e4bee8"> 1965</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga71c8b7b28e49b8203d26a37721988a81"> 1966</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_HARDERR_Pos)            </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7cc3c80c266faf134a1b92a40b04d8eb"> 1968</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Pos             9U                                            </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7ca63bbc80211bc240d6c6455ad011e6"> 1969</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_INTERR_Pos)             </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd141abf5fa82a9760182643c2a721eb"> 1971</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab397c1ce598ffce2a23ac20cd471f7c8"> 1972</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_BUSERR_Pos)             </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b60664ade333a467195c240ceb2f59b"> 1974</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Pos            7U                                            </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga636ccd0ff5dd449f1a318f7136dc693b"> 1975</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_STATERR_Pos)            </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc8f776e6339bf13f97467bb1d204f65"> 1977</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf278895480ced80e9438b5030ad92642"> 1978</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL &lt;&lt; DCB_DEMCR_VC_CHKERR_Pos)             </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8dc92767c451c58cb6df7967bd6b31b5"> 1980</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga09f83c2b639968b088a92c6811f00f08"> 1981</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_NOCPERR_Pos)            </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa45fd3e9d92c970a12916ffa52b304c4"> 1983</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Pos              4U                                            </span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b"> 1984</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL &lt;&lt; DCB_DEMCR_VC_MMERR_Pos)              </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90828dda3a83cfb419981f46983518af"> 1986</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63ada18b4471e9e257e2bcd11615d3c6"> 1987</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">/* DAUTHCTRL, Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51c03c86c57344062f1f8106b0e8e1e8"> 1990</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7ab862a4067f2c631f474b50a698e074"> 1991</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPNIDEN_Pos)        </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35d6f7e0f9df825bec9f1e0e2a49d577"> 1993</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab577308afca3e40b996b56fa35806e8b"> 1994</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_SPNIDENSEL_Pos)        </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga386ba63b679bc5e972accb0267eb86de"> 1996</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2609a87c2b4b682e0684816dec6c0357"> 1997</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPIDEN_Pos)         </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b05bcad4ffa8191ca83e88d7b47a44a"> 1999</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfcbe4bf2324d93d6efab0b5cba75b90"> 2000</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">/* DSCSR, Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac83880a712da05a4ab21b3a37f0e7a57"> 2003</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Pos               17U                                            </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae99c1a6965e103bc3970de7b8e636ec"> 2004</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Msk               (0x1UL &lt;&lt; DCB_DSCSR_CDSKEY_Pos)                </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bfa3500fe3d3b9a00475ea1b03b4208"> 2006</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Pos                  16U                                            </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga636488a90fb3aad5b8019c779f2971d0"> 2007</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Msk                  (0x1UL &lt;&lt; DCB_DSCSR_CDS_Pos)                   </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07"> 2009</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Pos                1U                                            </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73"> 2010</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Msk               (0x1UL &lt;&lt; DCB_DSCSR_SBRSEL_Pos)                </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8"> 2012</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Pos              0U                                            </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7189a0400b7ab4cf295efaa6c52a0426"> 2013</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>{</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>  __OM  uint32_t DLAR;                   </div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>  __IM  uint32_t DLSR;                   </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>  __IM  uint32_t DAUTHSTATUS;            </div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  __IM  uint32_t DDEVARCH;               </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  __IM  uint32_t DDEVTYPE;               </div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>} <a class="code hl_struct" href="struct_d_i_b___type.html">DIB_Type</a>;</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">/* DLAR, SCS Software Lock Access Register Definitions */</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga127afaadba5b459c931afff57ac907c1"> 2039</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Pos                    0U                                            </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5342ea35b7425ab234af3581effaed6"> 2040</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DIB_DLAR_KEY_Pos */</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">/* DLSR, SCS Software Lock Status Register Definitions */</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga54f28afe083f0687ffe90b018dd9e4f9"> 2043</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Pos                    2U                                            </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4f4faf7f40b381c9ae0e3c9573519cd5"> 2044</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Msk                   (0x1UL &lt;&lt; DIB_DLSR_nTT_Pos )                   </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga82827e80a616135324a2559da6c679ed"> 2046</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Pos                    1U                                            </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c97eb2514d21bc12690510893c7ecde"> 2047</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Msk                   (0x1UL &lt;&lt; DIB_DLSR_SLK_Pos )                   </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac3617f13ba9a7d79562cb22ec4c118eb"> 2049</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Pos                    0U                                            </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga49a06f3f445bab2950439328b45b4bf3"> 2050</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Msk                   (0x1UL </span><span class="comment">/*&lt;&lt; DIB_DLSR_SLI_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">/* DAUTHSTATUS, Debug Authentication Status Register Definitions */</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga880f44c94c670cf40d6b3bfe8df1a1f6"> 2053</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac908fb14ab6d8e26c9c31749f6686c64"> 2054</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SNID_Pos )           </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"> 2056</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Pos             4U                                            </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8fe5fa917c14ef84db4e7027e0571890"> 2057</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SID_Pos )            </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e98beadde2cccb305af7f0dcc155ac"> 2059</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1a15194c34fbf1175fb1e9aed9af7247"> 2060</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSNID_Pos )          </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad496c716a7bbe92edb0f7cae5bf7212d"> 2062</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga584d700c868ebc39868caca789101053"> 2063</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL </span><span class="comment">/*&lt;&lt; DIB_DAUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">/* DDEVARCH, SCS Device Architecture Register Definitions */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab448ca03dc0f7a619ea434f6626ecdf9"> 2066</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0d7d875fc1d66cd93a1cf746ff320ae"> 2067</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL &lt;&lt; DIB_DDEVARCH_ARCHITECT_Pos )       </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9661bb5a91435714e7d64eb0ec0dd6e1"> 2069</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Pos           20U                                            </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae7535f92c04589baca2478a590dadb9c"> 2070</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL &lt;&lt; DIB_DDEVARCH_PRESENT_Pos )          </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace94e17d744b66442d694538037f68f6"> 2072</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Pos          16U                                            </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafcbc875b0a66b416156bfcbf740e45dd"> 2073</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Msk          (0xFUL &lt;&lt; DIB_DDEVARCH_REVISION_Pos )          </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d68156ccbab1a82645f9daab08b2d1d"> 2075</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc52d7f88de4470f5c86a6df2236bbf0"> 2076</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL &lt;&lt; DIB_DDEVARCH_ARCHVER_Pos )           </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaace3b54b816dcf28ad07c129320daf51"> 2078</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5c78c6e408203da144f9615941b74dea"> 2079</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVARCH_ARCHPART_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">/* DDEVTYPE, SCS Device Type Register Definitions */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga826e455b366742bb77a918400eb8fe52"> 2082</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Pos                4U                                            </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf1ec26a4463fec04670e54b6e3f1699"> 2083</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Msk               (0xFUL &lt;&lt; DIB_DDEVTYPE_SUB_Pos )               </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6f06deefd7677809c7397a2f6fc3cb01"> 2085</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga93c123bd61630bb972f4cbd83bcfcc88"> 2086</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVTYPE_MAJOR_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 2105</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga139b6e261c981f014f386927ca4a8444"> 2113</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span> </div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c14ed93192c8d9143322bbf77ebf770"> 2126</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadd76251e412a195ec0a8f47227a8359e"> 2127</a></span><span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdab534f961bf8935eb456cb7700dcd2"> 2128</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2b1eeff850a7e418844ca847145a1a68"> 2129</a></span><span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga979239bc18ab4729b5b4dbd0835adcde"> 2130</a></span><span class="preprocessor">  #define DCB_BASE            (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4858489bf7e778df2b32664813ed7f2b"> 2131</a></span><span class="preprocessor">  #define DIB_BASE            (0xE000EFB0UL)                             </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga49d50dfd960adfe80ad8c7d110f7c01d"> 2132</a></span><span class="preprocessor">  #define EMSS_BASE           (0xE001E000UL)                             </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58effaac0b93006b756d33209e814646"> 2134</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa0288691785a5f868238e0468b39523d"> 2135</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 2136</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 2138</a></span><span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 2139</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de"> 2140</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 2141</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43"> 2142</a></span><span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 2143</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 2144</a></span><span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772"> 2145</a></span><span class="preprocessor">  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792"> 2146</a></span><span class="preprocessor">  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad8beb5f3600751bdf540add98fcb9364"> 2147</a></span><span class="preprocessor">  #define EMSS                ((EMSS_Type      *)     EMSS_BASE        ) </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4dcad4027118c098c07bcd575f1fbb28"> 2159</a></span><span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428"> 2160</a></span><span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="preprocessor">  #define DCB_BASE_NS         (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">  #define DIB_BASE_NS         (0xE002EFB0UL)                             </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="preprocessor">  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">  #define SW_SystemReset              __SW_SystemReset</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span> </div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span> </div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span> </div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span> </div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">#else </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span> </div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>__STATIC_INLINE <span class="keywordtype">void</span> __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>{</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>}</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>__STATIC_INLINE uint32_t <a class="code hl_define" href="group___c_m_s_i_s___core_debug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>{</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>}</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span> </div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>{</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  {</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>  }</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>}</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span> </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>{</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>  {</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  }</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  {</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>  }</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>}</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span> </div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>{</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  {</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  }</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>}</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span> </div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span> </div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>{</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>  {</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>  }</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  {</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  }</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>}</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span> </div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>{</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  {</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>  }</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>}</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span> </div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span> </div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>{</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  {</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>  }</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>}</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span> </div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>{</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  {</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>  }</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  {</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>  }</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>}</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span> </div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>__STATIC_INLINE uint32_t NVIC_GetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>{</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>  {</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>  }</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>  {</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>  }</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>}</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span> </div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>__STATIC_INLINE uint32_t NVIC_SetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>{</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>  {</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>  }</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>  {</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>  }</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>}</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span> </div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>__STATIC_INLINE uint32_t NVIC_ClearTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>{</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>  {</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  }</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>  {</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  }</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>}</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span> </div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>{</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>  {</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  }</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>  {</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  }</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>}</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span> </div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>{</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span> </div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  {</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  }</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  {</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  }</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>}</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span> </div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span> </div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>{</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>         );</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>}</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>{</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span> </div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span> </div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>}</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span> </div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span> </div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>{</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>}</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span> </div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>{</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>}</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span> </div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>{</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses including</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>                           (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>                            <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>  {</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>  }</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>}</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga030222ef0862a4eec8026e3845b8ee64">__SW_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>{</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses including</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>                           (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</a>) | <span class="comment">/* Keep BFHFNMINS unchanged. Use this Reset function in case your case need to keep it */</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>                           (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) | <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>                            <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>  {</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>  }</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>}</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span> </div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span> </div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>{</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>  uint32_t reg_value;</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  reg_value  =  SCB_NS-&gt;AIRCR;                                                <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>}</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span> </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>{</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>}</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span> </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>{</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>  {</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>  }</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>}</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>{</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>  {</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>  }</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  {</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>  }</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>}</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span> </div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>{</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>  {</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>  }</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>}</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span> </div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>{</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  {</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  }</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  {</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>  }</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>}</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span> </div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span> </div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>{</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>  {</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  }</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>}</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span> </div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>{</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>  {</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  }</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>}</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>{</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>  {</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>  }</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  {</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>  }</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>}</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span> </div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>{</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>  {</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  }</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  {</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>  }</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>}</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span> </div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span> </div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>{</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>  {</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  }</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  {</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  }</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>}</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span> </div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span> </div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span> </div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>{</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span> </div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  mvfr0 = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x220U)</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  {</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>  }</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  {</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  }</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>  {</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  }</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>}</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span> </div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span> </div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span> </div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>{</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>}</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span> </div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span> </div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>{</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>}</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment">/* ##################################    Debug Control function  ############################################ */</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a>(uint32_t value)</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>{</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>}</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span> </div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>{</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>}</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span> </div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span> </div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_DCB_SetAuthCtrl_NS(uint32_t value)</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>{</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>    DCB_NS-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>}</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span> </div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span> </div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>{</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>    <span class="keywordflow">return</span> (DCB_NS-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>}</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span> </div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">/* ##################################    Debug Identification function  ############################################ */</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>{</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>}</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span> </div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span> </div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>{</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>    <span class="keywordflow">return</span> (DIB_NS-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>}</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span> </div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">#if ((defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)) || \</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="preprocessor">     (defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)))</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span> </div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">/* ##########################  Cache functions  #################################### */</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment">/* Cache Size ID Register Macros */</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="preprocessor">#define CCSIDR_WAYS(x)         (((x) &amp; SCB_CCSIDR_ASSOCIATIVITY_Msk) &gt;&gt; SCB_CCSIDR_ASSOCIATIVITY_Pos)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="preprocessor">#define CCSIDR_SETS(x)         (((x) &amp; SCB_CCSIDR_NUMSETS_Msk      ) &gt;&gt; SCB_CCSIDR_NUMSETS_Pos      )</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span> </div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="preprocessor">#define __SCB_DCACHE_LINE_SIZE  32U </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="preprocessor">#define __SCB_ICACHE_LINE_SIZE  32U </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>{</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if ICache is already enabled */</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span> </div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* enable I-Cache */</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>}</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span> </div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span> </div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>{</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* disable I-Cache */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>}</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span> </div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span> </div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>{</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>}</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span> </div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span> </div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gaeb1a2bf181afcfb837ce0502e6bfa4fb">SCB_InvalidateICache_by_Addr</a> (<span class="keywordtype">void</span> *addr, int32_t isize)</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>{</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>    <span class="keywordflow">if</span> ( isize &gt; 0 ) {</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>       int32_t op_size = isize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_ICACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span> </div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span> </div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIMVAU = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>        op_addr += <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>        op_size -= <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span> </div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>    }</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>}</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span> </div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span> </div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>{</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>    uint32_t ccsidr;</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>    uint32_t sets;</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>    uint32_t ways;</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if DCache is already enabled */</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span> </div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> </div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>          __schedule_barrier();</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* enable D-Cache */</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span> </div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>}</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span> </div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>{</div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>    uint32_t ccsidr;</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>    uint32_t sets;</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>    uint32_t ways;</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* disable D-Cache */</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span> </div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span> </div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>          __schedule_barrier();</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span> </div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>}</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span> </div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span> </div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>{</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>    uint32_t ccsidr;</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>    uint32_t sets;</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>    uint32_t ways;</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span> </div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span> </div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>          __schedule_barrier();</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span> </div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>}</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span> </div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span> </div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>{</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>    uint32_t ccsidr;</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>    uint32_t sets;</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>    uint32_t ways;</div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span> </div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span> </div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span> </div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>                                            <span class="comment">/* clean D-Cache */</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>) |</div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>)  );</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>          __schedule_barrier();</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span> </div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>}</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span> </div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span> </div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>{</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>    uint32_t ccsidr;</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>    uint32_t sets;</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>    uint32_t ways;</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span> </div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span> </div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span> </div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>          __schedule_barrier();</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span> </div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>}</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span> </div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga31c2439722ab4dbd0c67b196e3377ca7">SCB_InvalidateDCache_by_Addr</a> (<span class="keywordtype">void</span> *addr, int32_t dsize)</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>{</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>    </div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span> </div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>        op_addr += <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>        op_size -= <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>    }</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>}</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span> </div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gabc9e51347dca344c72948c3dba0364fd">SCB_CleanDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>{</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>    </div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span> </div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>        op_addr += <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>        op_size -= <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span> </div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>    }</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>}</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga83fe294bcc60d3c4f1c279f13477dda7">SCB_CleanInvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>{</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>    </div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span> </div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;            <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>        op_addr +=          <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>        op_size -=          <a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span> </div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>    }</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>}</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span> </div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span> </div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span> </div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>{</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>  {</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>  }</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span> </div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>}</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span> </div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span>__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>{</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>  {</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>  }</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span> </div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  TZ_NVIC_SetPriority_NS (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>  SysTick_NS-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span>  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>}</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span> </div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span> </div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 3516</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>{</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>      ((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>  {</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>    {</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>    }</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>  }</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>}</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span> </div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span> </div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>{</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span> </div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>  {</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>  }</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span> </div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>}</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span> </div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span> </div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>{</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span> </div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>  {</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>  }</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>  {</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>  }</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>}</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span> </div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>}</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span> </div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_STAR_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span> </div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_include_2cmsis__compiler_8h_html"><div class="ttname"><a href="_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="a_include_2cmsis__version_8h_html"><div class="ttname"><a href="_include_2cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1042</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga17ff3ff0a32abe8ce8ae632c6e31d772"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a></div><div class="ttdeci">#define DCB</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2145</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1046</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1831</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga525f1bb9849e89b3eafbd53dcd51e296"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:954</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:676</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga669e16d98c8ea0e66afb04641971d98c"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:945</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga6cac2d69791e13af276d8306c796925f"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:941</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1150</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga8374e67655ac524284c9bb59eb2efa23"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:942</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:644</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:629</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1834</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1039</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1036</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa6a2a5e1707c9ef277e67dacd4e247fd"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:931</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa90bd0b36679219d6a2144eba6eb96cd"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:951</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:628</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2139</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaab10845ca61f0a991c300da5c5b56792"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a></div><div class="ttdeci">#define DIB</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2146</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:650</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gab08fbef94f7d068a7c0217e074c697f9"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:935</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2142</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabc24019f3b54b8d2acd23016b2e0c7b9"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_BFHFNMINS_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:641</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2160</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabfe6096a36807e0b7e1d09a06ef1d750"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:932</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2141</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:643</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2140</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gae93985adc38a127bc8dc909ac58e8fea"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:944</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaea6bd5b7d1c47c7db06afdecc6e49281"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> core_starmc1.h:934</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:955</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf2269bbe0bc7705e1da8f5ee0f581054"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:952</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition</b> core_starmc1.h:673</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga31c2439722ab4dbd0c67b196e3377ca7"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga31c2439722ab4dbd0c67b196e3377ca7">SCB_InvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr(volatile void *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Invalidate by address.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga3861db932100ccb53f994e2cc68ed79c"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_EnableDCache(void)</div><div class="ttdoc">Enable D-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:141</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga56baa06298799dea5f207d4c12d9d4a6"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_DisableICache(void)</div><div class="ttdoc">Disable I-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:78</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga5b22ca58709fadc326da83197a2f28bb"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache(void)</div><div class="ttdoc">Clean &amp; Invalidate D-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:289</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga62419cb7e6773e3d9236f14e458c1b05"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_InvalidateICache(void)</div><div class="ttdoc">Invalidate I-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:95</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga83fe294bcc60d3c4f1c279f13477dda7"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga83fe294bcc60d3c4f1c279f13477dda7">SCB_CleanInvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr(volatile void *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Clean and Invalidate by address.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:388</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga8f36551f2593cd3715d1e68e37f97f12"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_DCACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:46</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga980ffe52af778f2535ccc52f25f9a7de"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_EnableICache(void)</div><div class="ttdoc">Enable I-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:57</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga99fe43c224644881935de135ceaa2dd9"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_InvalidateDCache(void)</div><div class="ttdoc">Invalidate D-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:219</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gabc9e51347dca344c72948c3dba0364fd"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gabc9e51347dca344c72948c3dba0364fd">SCB_CleanDCache_by_Addr</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr(volatile void *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Clean by address.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:358</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gadd99421e7a7d7121063ef94b49f97e90"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_ICACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:50</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaeb1a2bf181afcfb837ce0502e6bfa4fb"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gaeb1a2bf181afcfb837ce0502e6bfa4fb">SCB_InvalidateICache_by_Addr</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr(volatile void *addr, int32_t isize)</div><div class="ttdoc">I-Cache Invalidate by address.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:115</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaf5585be5547cc60585d702a6129f4c17"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_CleanDCache(void)</div><div class="ttdoc">Clean D-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:254</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gafe64b44d1a61483a947e44a77a9d3287"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</a></div><div class="ttdeci">__STATIC_FORCEINLINE void SCB_DisableDCache(void)</div><div class="ttdoc">Disable D-Cache.</div><div class="ttdef"><b>Definition</b> cachel1_armv7.h:181</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga02ee76ebe1fc72082d4ea683d35b5c89"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:175</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga1224abad38b623ea154bf6dcf6993ebc"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:182</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:144</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga030222ef0862a4eec8026e3845b8ee64"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga030222ef0862a4eec8026e3845b8ee64">__SW_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __SW_SystemReset(void)</div><div class="ttdoc">Software Reset.</div><div class="ttdef"><b>Definition</b> core_starmc1.h:2649</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3611</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3584</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga170e6e52a7681cb223727c524975b5c6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)</div><div class="ttdoc">Get Debug Authentication Status Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4047</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3561</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3600</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3487</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3381</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3347</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3862</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3290</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga8684eef21a32a624112814027635796b"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)</div><div class="ttdoc">Set Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3980</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3398</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3366</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3309</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3509</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaf5c941317584778c1830125de083c23e"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)</div><div class="ttdoc">Get Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3995</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core_debug_html_gae1de06155d072758b3453edb07d12459"><div class="ttname"><a href="group___c_m_s_i_s___core_debug.html#gae1de06155d072758b3453edb07d12459">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">#define __NVIC_GetPriorityGrouping()</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition</b> core_armv8mbl.h:1441</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2518558c090f60161ba4e718a54ee468"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2518558c090f60161ba4e718a54ee468">CONTROL_Type::@165::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition</b> core_starmc1.h:441</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2a6e513e8a6bf4e58db169e312172332"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2a6e513e8a6bf4e58db169e312172332">CONTROL_Type::@165::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition</b> core_starmc1.h:439</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga40e45b21a6a619be3b6d5ce9c5bc5ffb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga40e45b21a6a619be3b6d5ce9c5bc5ffb">CONTROL_Type::@165::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdef"><b>Definition</b> core_starmc1.h:442</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4c0550e859d614c607bd4b575f05425c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c">ITM_Type::@166::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1079</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5ae954cbd9986cd64625d7fa00943c8e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">APSR_Type::@162::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition</b> core_starmc1.h:337</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga65f27ddc4f7e09c14ce7c5211b2e000a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga65f27ddc4f7e09c14ce7c5211b2e000a">APSR_Type::@162::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition</b> core_starmc1.h:334</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6e1cf12e53a20224f6f62c001d9be972"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">xPSR_Type::@164::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition</b> core_starmc1.h:392</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga76485660fe8ad98cdc71ddd7cb0ed777"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga76485660fe8ad98cdc71ddd7cb0ed777">xPSR_Type::@164::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition</b> core_starmc1.h:393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7a1caf92f32fe9ebd8d1fe89b06c7776"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type::@162::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition</b> core_starmc1.h:336</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga959a73d8faee56599b7e792a7c5a2d16"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">APSR_Type::@162::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_starmc1.h:333</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition</b> core_starmc1.h:3516</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa91800ec6e90e457c7a1acd1f2e17099"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa91800ec6e90e457c7a1acd1f2e17099">APSR_Type::@162::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition</b> core_starmc1.h:332</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gabae0610bc2a97bbf7f689e953e0b451f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">APSR_Type::@162::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition</b> core_starmc1.h:338</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4184</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">APSR_Type::@162::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_starmc1.h:331</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4163</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacd4a2b64faee91e4a9eef300667fa222"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacd4a2b64faee91e4a9eef300667fa222">APSR_Type::@162::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition</b> core_starmc1.h:335</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad502ba7dbb2aab5f87c782b28f02622d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">IPSR_Type::@163::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition</b> core_starmc1.h:370</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae185aac93686ffc78e998a9daf41415b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae185aac93686ffc78e998a9daf41415b">CONTROL_Type::@165::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition</b> core_starmc1.h:440</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae89dd50f788f12863c681fba1a5b60d1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1">ITM_Type::@166::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1081</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae93660eefe2482a8564fae9a1ca39739"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739">ITM_Type::@166::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition</b> core_starmc1.h:1080</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:75</div></div>
<div class="ttc" id="astruct_d_c_b___type_html"><div class="ttname"><a href="struct_d_c_b___type.html">DCB_Type</a></div><div class="ttdoc">Structure type to access the Debug Control Block Registers (DCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2795</div></div>
<div class="ttc" id="astruct_d_i_b___type_html"><div class="ttname"><a href="struct_d_i_b___type.html">DIB_Type</a></div><div class="ttdoc">Structure type to access the Debug Identification Block Registers (DIB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2986</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1180</div></div>
<div class="ttc" id="astruct_e_m_s_s___type_html"><div class="ttname"><a href="struct_e_m_s_s___type.html">EMSS_Type</a></div><div class="ttdef"><b>Definition</b> core_starmc1.h:561</div></div>
<div class="ttc" id="astruct_f_p_u___type_html"><div class="ttname"><a href="struct_f_p_u___type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2483</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1079</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:476</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:512</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1002</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1027</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1366</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:329</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:437</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:368</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:386</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
