****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 10.00
	-max_paths 10
	-sort_by slack
Design : microcontroller_interface_8_8
Version: K-2015.12
Date   : Mon May 30 23:50:06 2022
****************************************


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U13224/Y (NOR2XLLVT)                     0.12 &     3.96 r
  U13225/Y (NAND2XLLVT)                    0.12 &     4.09 f
  U13226/Y (NOR2XLLVT)                     0.13 &     4.21 r
  U16648/Y (AO21XLLVT)                     0.17 &     4.38 r
  FE_PHC5114_n3572/Y (DLY1X1LVT)           0.22 &     4.60 r
  DUT3_fsmPC_reg_5_/D (DFFSX1LVT)          0.00 &     4.60 r
  data arrival time                                   4.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_5_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.10       9.20
  data required time                                  9.20
  ---------------------------------------------------------------
  data required time                                  9.20
  data arrival time                                  -4.60
  ---------------------------------------------------------------
  slack (MET)                                         4.59


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U13224/Y (NOR2XLLVT)                     0.12 &     3.96 r
  U13225/Y (NAND2XLLVT)                    0.12 &     4.09 f
  U13226/Y (NOR2XLLVT)                     0.13 &     4.21 r
  U7239/Y (XNOR2X1LVT)                     0.19 &     4.40 r
  FE_PHC5118_n3570/Y (DLY1X1LVT)           0.19 &     4.59 r
  DUT3_fsmPC_reg_6_/D (DFFSX1LVT)          0.00 &     4.59 r
  data arrival time                                   4.59

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_6_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.08       9.22
  data required time                                  9.22
  ---------------------------------------------------------------
  data required time                                  9.22
  data arrival time                                  -4.59
  ---------------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U13224/Y (NOR2XLLVT)                     0.12 &     3.96 r
  U13225/Y (NAND2XLLVT)                    0.12 &     4.09 f
  U13226/Y (NOR2XLLVT)                     0.13 &     4.21 r
  U9950/Y (AOI21XLLVT)                     0.12 &     4.34 f
  DUT3_fsmPC_reg_7_/D (DFFSX1LVT)          0.00 &     4.34 f
  data arrival time                                   4.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_7_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.06       9.24
  data required time                                  9.24
  ---------------------------------------------------------------
  data required time                                  9.24
  data arrival time                                  -4.34
  ---------------------------------------------------------------
  slack (MET)                                         4.90


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U13224/Y (NOR2XLLVT)                     0.12 &     3.96 r
  U13225/Y (NAND2XLLVT)                    0.12 &     4.09 f
  U15569/Y (OAI21XLLVT)                    0.07 &     4.16 r
  DUT3_fsmPC_reg_4_/D (DFFSX1LVT)          0.00 &     4.16 r
  data arrival time                                   4.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_4_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.07       9.23
  data required time                                  9.23
  ---------------------------------------------------------------
  data required time                                  9.23
  data arrival time                                  -4.16
  ---------------------------------------------------------------
  slack (MET)                                         5.06


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U13224/Y (NOR2XLLVT)                     0.12 &     3.96 r
  U16647/Y (AO21XLLVT)                     0.08 &     4.05 r
  DUT3_fsmPC_reg_3_/D (DFFSX1LVT)          0.00 &     4.05 r
  data arrival time                                   4.05

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_3_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.06       9.24
  data required time                                  9.24
  ---------------------------------------------------------------
  data required time                                  9.24
  data arrival time                                  -4.05
  ---------------------------------------------------------------
  slack (MET)                                         5.19


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U13223/Y (NAND2XLLVT)                    0.12 &     3.84 f
  U15568/Y (OAI21XLLVT)                    0.08 &     3.92 r
  DUT3_fsmPC_reg_2_/D (DFFSX1LVT)          0.00 &     3.92 r
  data arrival time                                   3.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_2_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.08       9.22
  data required time                                  9.22
  ---------------------------------------------------------------
  data required time                                  9.22
  data arrival time                                  -3.92
  ---------------------------------------------------------------
  slack (MET)                                         5.30


  Startpoint: instr_wr (input port clocked by clk)
  Endpoint: DUT3_bit_select_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  instr_wr (in)                                           0.10 &     2.10 f
  FE_OFC180_instr_wr/Y (BUFX3LVT)                         0.19 &     2.29 f
  U7517/Y (NOR2XLLVT)                                     0.11 &     2.40 r
  FE_OFC210_n3566/Y (BUFX4LVT)                            0.16 &     2.56 r
  U15052/Y (NAND2XLLVT)                                   0.23 &     2.80 f
  U15053/Y (INVXLLVT)                                     0.18 &     2.98 r
  U15562/Y (NAND2XLLVT)                                   0.17 &     3.15 f
  U9828/Y (INVXLLVT)                                      0.11 &     3.26 r
  U15563/Y (NAND2XLLVT)                                   0.14 &     3.40 f
  U15564/Y (INVXLLVT)                                     0.12 &     3.52 r
  U15565/Y (AOI22XLLVT)                                   0.16 &     3.68 f
  FE_PHC5113_n7186/Y (DLY1X1LVT)                          0.17 &     3.85 f
  DUT3_bit_select_reg_2_/D (DFFSX1LVT)                    0.00 &     3.85 f
  data arrival time                                                  3.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.30      10.30
  clock reconvergence pessimism                           0.00      10.30
  clock uncertainty                                      -1.00       9.30
  DUT3_bit_select_reg_2_/CK (DFFSX1LVT)                              9.30 r
  library setup time                                     -0.04       9.26
  data required time                                                 9.26
  ------------------------------------------------------------------------------
  data required time                                                 9.26
  data arrival time                                                 -3.85
  ------------------------------------------------------------------------------
  slack (MET)                                                        5.41


  Startpoint: instr_wr (input port clocked by clk)
  Endpoint: DUT3_bit_select_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  instr_wr (in)                                           0.10 &     2.10 f
  FE_OFC180_instr_wr/Y (BUFX3LVT)                         0.19 &     2.29 f
  U7517/Y (NOR2XLLVT)                                     0.11 &     2.40 r
  FE_OFC210_n3566/Y (BUFX4LVT)                            0.16 &     2.56 r
  U15052/Y (NAND2XLLVT)                                   0.23 &     2.80 f
  U15053/Y (INVXLLVT)                                     0.18 &     2.98 r
  U15562/Y (NAND2XLLVT)                                   0.17 &     3.15 f
  U9828/Y (INVXLLVT)                                      0.11 &     3.26 r
  U15563/Y (NAND2XLLVT)                                   0.14 &     3.40 f
  U15564/Y (INVXLLVT)                                     0.12 &     3.52 r
  U15566/Y (AOI22XLLVT)                                   0.14 &     3.66 f
  FE_PHC6152_n7185/Y (CLKBUFX4LVT)                        0.12 &     3.78 f
  FE_PHC6673_n7185/Y (CLKBUFX8LVT)                        0.06 &     3.84 f
  DUT3_bit_select_reg_1_/D (DFFSX1LVT)                    0.00 &     3.84 f
  data arrival time                                                  3.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.30      10.30
  clock reconvergence pessimism                           0.00      10.30
  clock uncertainty                                      -1.00       9.30
  DUT3_bit_select_reg_1_/CK (DFFSX1LVT)                              9.30 r
  library setup time                                     -0.04       9.26
  data required time                                                 9.26
  ------------------------------------------------------------------------------
  data required time                                                 9.26
  data arrival time                                                 -3.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        5.42


  Startpoint: PC_tot[2] (input port clocked by clk)
  Endpoint: DUT3_fsmPC_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  PC_tot[2] (in)                           0.06 &     2.06 r
  FE_OFC1119_PC_tot_2/Y (BUFX2LVT)         0.13 &     2.19 r
  U13210/Y (INVXLLVT)                      0.10 &     2.28 f
  U13212/Y (OA22X1LVT)                     0.12 &     2.41 f
  U13213/Y (AOI22XLLVT)                    0.06 &     2.47 r
  U13214/Y (OAI222XLLVT)                   0.19 &     2.66 f
  U13216/Y (OAI222XLLVT)                   0.17 &     2.83 r
  U13217/Y (OAI222XLLVT)                   0.22 &     3.05 f
  U13218/Y (OAI222XLLVT)                   0.15 &     3.20 r
  U13219/Y (OAI222XLLVT)                   0.19 &     3.39 f
  U13220/Y (NOR2XLLVT)                     0.12 &     3.51 r
  U13221/Y (NAND2XLLVT)                    0.10 &     3.61 f
  U13222/Y (NOR2XLLVT)                     0.11 &     3.72 r
  U16646/Y (AO21XLLVT)                     0.08 &     3.79 r
  DUT3_fsmPC_reg_1_/D (DFFSX1LVT)          0.00 &     3.79 r
  data arrival time                                   3.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (propagated)         0.30      10.30
  clock reconvergence pessimism            0.00      10.30
  clock uncertainty                       -1.00       9.30
  DUT3_fsmPC_reg_1_/CK (DFFSX1LVT)                    9.30 r
  library setup time                      -0.06       9.24
  data required time                                  9.24
  ---------------------------------------------------------------
  data required time                                  9.24
  data arrival time                                  -3.79
  ---------------------------------------------------------------
  slack (MET)                                         5.45


  Startpoint: instr_wr (input port clocked by clk)
  Endpoint: DUT3_bit_select_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  instr_wr (in)                                           0.10 &     2.10 f
  FE_OFC180_instr_wr/Y (BUFX3LVT)                         0.19 &     2.29 f
  U7517/Y (NOR2XLLVT)                                     0.11 &     2.40 r
  FE_OFC210_n3566/Y (BUFX4LVT)                            0.16 &     2.56 r
  U15052/Y (NAND2XLLVT)                                   0.23 &     2.80 f
  U15053/Y (INVXLLVT)                                     0.18 &     2.98 r
  U15562/Y (NAND2XLLVT)                                   0.17 &     3.15 f
  U9828/Y (INVXLLVT)                                      0.11 &     3.26 r
  U15563/Y (NAND2XLLVT)                                   0.14 &     3.40 f
  U15564/Y (INVXLLVT)                                     0.12 &     3.52 r
  U15675/Y (OA22X1LVT)                                    0.13 &     3.65 r
  FE_PHC5115_n7187/Y (DLY1X1LVT)                          0.12 &     3.77 r
  DUT3_bit_select_reg_0_/D (DFFSX1LVT)                    0.00 &     3.77 r
  data arrival time                                                  3.77

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.30      10.30
  clock reconvergence pessimism                           0.00      10.30
  clock uncertainty                                      -1.00       9.30
  DUT3_bit_select_reg_0_/CK (DFFSX1LVT)                              9.30 r
  library setup time                                     -0.06       9.24
  data required time                                                 9.24
  ------------------------------------------------------------------------------
  data required time                                                 9.24
  data arrival time                                                 -3.77
  ------------------------------------------------------------------------------
  slack (MET)                                                        5.47

Warning: report_timing has satisfied the max_paths criteria. There are 4786 further endpoints which have paths of interest with slack less than    10.00 that were not considered when generating this report. (UITE-502)

1
