/****/

op abs_dd( 0b0101111011100000101110[22] : rn[5] : rd[5] );
abs_dd.var format : {char const*} = {"2178"};

abs_dd.disasm = {
  sink << "abs\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op abs_v2d2d( 0b0100111011100000101110[22] : rn[5] : rd[5] );
abs_v2d2d.var format : {char const*} = {"2356"};

abs_v2d2d.disasm = {
  sink << "abs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op add_ddd( 0b01011110111[11] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
add_ddd.var format : {char const*} = {"707"};

add_ddd.disasm = {
  sink << "add\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

add_ddd.execute = {
  cpu.SetVU64(rd,cpu.GetVU64(rn,0) + cpu.GetVU64(rm,0));
};

op add_v2d( 0b01001110111[11] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
add_v2d.var format : {char const*} = {"894"};

add_v2d.disasm = {
  sink << "add\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

add_v2d.execute = {
  for (unsigned idx = 0; idx < 2; ++idx)
    cpu.SetVU64(rd,idx,cpu.GetVU64(rn,idx) + cpu.GetVU64(rm,idx));
  cpu.ClearHighV(rd,16);
};

op addhn2_v16bv8hv8h( 0b01001110001[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn2_v16bv8hv8h.var format : {char const*} = {"880"};

addhn2_v16bv8hv8h.disasm = {
  sink << "addhn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op addhn2_v4sv2dv2d( 0b01001110101[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn2_v4sv2dv2d.var format : {char const*} = {"1157"};

addhn2_v4sv2dv2d.disasm = {
  sink << "addhn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op addhn2_v8hv4sv4s( 0b01001110011[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn2_v8hv4sv4s.var format : {char const*} = {"1381"};

addhn2_v8hv4sv4s.disasm = {
  sink << "addhn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op addhn_v2sv2dv2d( 0b00001110101[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn_v2sv2dv2d.var format : {char const*} = {"999"};

addhn_v2sv2dv2d.disasm = {
  sink << "addhn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op addhn_v4hv4sv4s( 0b00001110011[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn_v4hv4sv4s.var format : {char const*} = {"1145"};

addhn_v4hv4sv4s.disasm = {
  sink << "addhn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op addhn_v8bv8hv8h( 0b00001110001[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
addhn_v8bv8hv8h.var format : {char const*} = {"1354"};

addhn_v8bv8hv8h.disasm = {
  sink << "addhn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

/*******************************************************************
 * ADDP (scalar)
 *
 * Add pair of elements (scalar)
 */

op addp_d( 0b0101111011110001101110[22] : rn[5] : rd[5] );
addp_d.var format : {char const*} = {"2222"};

addp_d.disasm = {
  sink << "addp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

addp_d.execute = {
  cpu.SetVU64(rd,cpu.GetVU64(rn,0) + cpu.GetVU64(rn,1));
};

/*
 * end of ADDP (scalar)
 *******************************************************************/

/*******************************************************************
 * ADDP (vector)
 *
 * Add pairwise (vector)
 */

op addp_v2d( 0b01001110111[11] : rm[5] : 0b101111[6] : rn[5] : rd[5] );
addp_v2d.var format : {char const*} = {"895"};

addp_v2d.disasm = {
  sink << "addp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

addp_v2d.execute = {
  typename ARCH::U64 res[2];
  for (unsigned e=0; e < 1; e += 1) {
    res[e+0] = cpu.GetVU64(rn,2*e) + cpu.GetVU64(rn,2*e+1);
    res[e+1] = cpu.GetVU64(rm,2*e) + cpu.GetVU64(rm,2*e+1);
  }
  for (unsigned e=0; e < 2; e += 1)
    cpu.SetVU64(rd,e,res[e]);
  cpu.ClearHighV(rd,16);
};

/*
 * end of ADDP (vector)
 *******************************************************************/

op addv_sv4s( 0b0100111010110001101110[22] : rn[5] : rd[5] );
addv_sv4s.var format : {char const*} = {"2308"};

addv_sv4s.disasm = {
  sink << "addv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op aesd_v16b16b( 0b0100111000101000010110[22] : rn[5] : rd[5] );
aesd_v16b16b.var format : {char const*} = {"2326"};

aesd_v16b16b.disasm = {
  sink << "aesd\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,16,0);
};

op aese_v16b16b( 0b0100111000101000010010[22] : rn[5] : rd[5] );
aese_v16b16b.var format : {char const*} = {"2327"};

aese_v16b16b.disasm = {
  sink << "aese\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,16,0);
};

op aesimc_v16b16b( 0b0100111000101000011110[22] : rn[5] : rd[5] );
aesimc_v16b16b.var format : {char const*} = {"2328"};

aesimc_v16b16b.disasm = {
  sink << "aesimc\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,16,0);
};

op aesmc_v16b16b( 0b0100111000101000011010[22] : rn[5] : rd[5] );
aesmc_v16b16b.var format : {char const*} = {"2329"};

aesmc_v16b16b.disasm = {
  sink << "aesmc\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,16,0);
};

/*******************************************************************
 * CMEQ (register)
 *
 * Compare bitwise equal two registers, setting destination vector
 * element to all ones if the condition holds, else zero
 */

op cmeq_d_reg( 0b01111110111[11] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmeq_d_reg.var format : {char const*} = {"708"};

cmeq_d_reg.disasm = {
  sink << "cmeq\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

cmeq_d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 == op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmeq_v2d_reg( 0b01101110111[11] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmeq_v2d_reg.var format : {char const*} = {"896"};

cmeq_v2d_reg.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

cmeq_v2d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 == op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMEQ (register)
 *******************************************************************/

/*******************************************************************
 * CMEQ (zero)
 *
 * Compare bitwise equal to zero (vector), setting destination vector
 * element to all ones if the condition holds, else zero
 */

op cmeq_d_zero( 0b0101111011100000100110[22] : rn[5] : rd[5] );
cmeq_d_zero.var format : {char const*} = {"2210"};

cmeq_d_zero.disasm = {
  sink << "cmeq\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0";
};

cmeq_d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 == op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmeq_v2d_zero( 0b0100111011100000100110[22] : rn[5] : rd[5] );
cmeq_v2d_zero.var format : {char const*} = {"2386"};

cmeq_v2d_zero.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0";
};

cmeq_v2d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 == op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMEQ (zero)
 *******************************************************************/

/*******************************************************************
 * CMGE (register)
 *
 * Compare signed greater than or equal (vector)
 */

op cmge_d_reg( 0b01011110111[11] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmge_d_reg.var format : {char const*} = {"709"};

cmge_d_reg.disasm = {
  sink << "cmge\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

cmge_d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 >= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmge_v2d_reg( 0b01001110111[11] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmge_v2d_reg.var format : {char const*} = {"897"};

cmge_v2d_reg.disasm = {
  sink << "cmge\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

cmge_v2d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 >= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMGE (register)
 *******************************************************************/

/*******************************************************************
 * CMGE (zero)
 * 
 * Compare signed greater than or equal to zero (vector), setting
 * destination vector element to all ones if the condition holds, else
 * zero
 */

op cmge_d_zero( 0b0111111011100000100010[22] : rn[5] : rd[5] );
cmge_d_zero.var format : {char const*} = {"2211"};

cmge_d_zero.disasm = {
  sink << "cmge\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0";
};

cmge_d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 >= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmge_v2d_zero( 0b0110111011100000100010[22] : rn[5] : rd[5] );
cmge_v2d_zero.var format : {char const*} = {"2387"};

cmge_v2d_zero.disasm = {
  sink << "cmge\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0";
};

cmge_v2d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 >= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMGE (zero)
 *******************************************************************/

/*******************************************************************
 * CMGT (register)
 *
 * Compare signed greater than (vector), setting destination vector
 * element to all ones if the condition holds, else zero
 */

op cmgt_d_reg( 0b01011110111[11] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmgt_d_reg.var format : {char const*} = {"710"};

cmgt_d_reg.disasm = {
  sink << "cmgt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

cmgt_d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 > op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmgt_v2d_reg( 0b01001110111[11] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmgt_v2d_reg.var format : {char const*} = {"898"};

cmgt_v2d_reg.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

cmgt_v2d_reg.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( cpu.GetVS64(rm,e) ), res;
    res =  S64(not (op1 > op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMGT (register)
 *******************************************************************/

/*******************************************************************
 * CMGT (zero)
 *
 * Compare signed greater than zero (vector), setting destination
 * vector element to all ones if the condition holds, else zero
 */

op cmgt_d_zero( 0b0101111011100000100010[22] : rn[5] : rd[5] );
cmgt_d_zero.var format : {char const*} = {"2212"};

cmgt_d_zero.disasm = {
  sink << "cmgt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0";
};

cmgt_d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 > op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmgt_v2d_zero( 0b0100111011100000100010[22] : rn[5] : rd[5] );
cmgt_v2d_zero.var format : {char const*} = {"2388"};

cmgt_v2d_zero.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0";
};

cmgt_v2d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 > op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMGT (zero)
 *******************************************************************/

/*******************************************************************
 * CMHI (register)
 *
 * Compare unsigned higher (vector), setting destination vector
 * element to all ones if the condition holds, else zero
 */

op cmhi_d_reg( 0b01111110111[11] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmhi_d_reg.var format : {char const*} = {"711"};

cmhi_d_reg.disasm = {
  sink << "cmhi\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

cmhi_d_reg.execute = {
  typedef typename ARCH::U64 U64;

  for (unsigned e=0; e < 1; e += 1) {
    U64 op1( cpu.GetVU64(rn,e) ), op2( cpu.GetVU64(rm,e) ), res;
    res =  U64(not (op1 > op2)) - U64(1);
    cpu.SetVU64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmhi_v2d_reg( 0b01101110111[11] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmhi_v2d_reg.var format : {char const*} = {"899"};

cmhi_v2d_reg.disasm = {
  sink << "cmhi\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

cmhi_v2d_reg.execute = {
  typedef typename ARCH::U64 U64;

  for (unsigned e=0; e < 2; e += 1) {
    U64 op1( cpu.GetVU64(rn,e) ), op2( cpu.GetVU64(rm,e) ), res;
    res =  U64(not (op1 > op2)) - U64(1);
    cpu.SetVU64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMHI (register)
 *******************************************************************/

/*******************************************************************
 * CMHS (register)
 *
 * Compare unsigned higher or same (vector), setting destination
 * vector element to all ones if the condition holds, else zero
 */

op cmhs_d_reg( 0b01111110111[11] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmhs_d_reg.var format : {char const*} = {"712"};

cmhs_d_reg.disasm = {
  sink << "cmhs\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

cmhs_d_reg.execute = {
  typedef typename ARCH::U64 U64;

  for (unsigned e=0; e < 1; e += 1) {
    U64 op1( cpu.GetVU64(rn,e) ), op2( cpu.GetVU64(rm,e) ), res;
    res =  U64(not (op1 >= op2)) - U64(1);
    cpu.SetVU64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmhs_v2d_reg( 0b01101110111[11] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmhs_v2d_reg.var format : {char const*} = {"900"};

cmhs_v2d_reg.disasm = {
  sink << "cmhs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

cmhs_v2d_reg.execute = {
  typedef typename ARCH::U64 U64;

  for (unsigned e=0; e < 2; e += 1) {
    U64 op1( cpu.GetVU64(rn,e) ), op2( cpu.GetVU64(rm,e) ), res;
    res =  U64(not (op1 >= op2)) - U64(1);
    cpu.SetVU64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMHS (register)
 *******************************************************************/

/*******************************************************************
 * CMLE (zero)
 *
 * Compare signed less than or equal to zero (vector), setting
 * destination vector element to all ones if the condition holds, else
 * zero
 */

op cmle_d_zero( 0b0111111011100000100110[22] : rn[5] : rd[5] );
cmle_d_zero.var format : {char const*} = {"2213"};

cmle_d_zero.disasm = {
  sink << "cmle\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0";
};

cmle_d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 <= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmle_v2d_zero( 0b0110111011100000100110[22] : rn[5] : rd[5] );
cmle_v2d_zero.var format : {char const*} = {"2389"};

cmle_v2d_zero.disasm = {
  sink << "cmle\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0";
};

cmle_v2d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 <= op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMLE (zero)
 *******************************************************************/

/*******************************************************************
 * CMLT (zero)
 *
 * Compare signed less than zero (vector), setting destination vector
 * element to all ones if the condition holds, else zero
 */

op cmlt_d_zero( 0b0101111011100000101010[22] : rn[5] : rd[5] );
cmlt_d_zero.var format : {char const*} = {"2214"};

cmlt_d_zero.disasm = {
  sink << "cmlt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0";
};

cmlt_d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 1; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 < op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,8);
};

op cmlt_v2d_zero( 0b0100111011100000101010[22] : rn[5] : rd[5] );
cmlt_v2d_zero.var format : {char const*} = {"2390"};

cmlt_v2d_zero.disasm = {
  sink << "cmlt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0";
};

cmlt_v2d_zero.execute = {
  typedef typename ARCH::S64 S64;

  for (unsigned e=0; e < 2; e += 1) {
    S64 op1( cpu.GetVS64(rn,e) ), op2( 0 ), res;
    res =  S64(not (op1 < op2)) - S64(1);
    cpu.SetVS64(rd,e,res);
  }
  cpu.ClearHighV(rd,16);
};

/*
 * end of CMLT (zero)
 *******************************************************************/

op cmtst_ddd( 0b01011110111[11] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmtst_ddd.var format : {char const*} = {"713"};

cmtst_ddd.disasm = {
  sink << "cmtst\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op cmtst_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmtst_v2dv2dv2d.var format : {char const*} = {"901"};

cmtst_v2dv2dv2d.disasm = {
  sink << "cmtst\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op dup_v2dvd( 0b01001110000[11] : index[1] : 0b1000000001[10] : rn[5] : rd[5] );
dup_v2dvd.var format : {char const*} = {"2037"};

dup_v2dvd.disasm = {
  sink << "dup\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,0,3) << DisasmSubscript(index);
};

op dup_v2d( 0b01001110000[11] : ?[1] : 0b1000000011[10] : rn[5] : rd[5] );
dup_v2d.var format : {char const*} = {"2038"};

dup_v2d.disasm = {
  sink << "dup\t" << DisasmTV(rd,2,3) << ", " << DisasmGZXR(rn);
};

dup_v2d.execute = {
  typename ARCH::U64 element( cpu.GetGZR(rn) );
  for (unsigned idx = 0; idx < 2; ++idx)
    cpu.SetVU64(rd,idx,element);
  cpu.ClearHighV(rd,16);
};

/*
 * end of DUP (general)
 *******************************************************************/

op fabd_ddd( 0b01111110111[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fabd_ddd.var format : {char const*} = {"714"};

fabd_ddd.disasm = {
  sink << "fabd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fabd_sss( 0b01111110101[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fabd_sss.var format : {char const*} = {"791"};

fabd_sss.disasm = {
  sink << "fabd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fabd_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fabd_v2dv2dv2d.var format : {char const*} = {"902"};

fabd_v2dv2dv2d.disasm = {
  sink << "fabd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fabs_dd( 0b0001111001100000110000[22] : rn[5] : rd[5] );
fabs_dd.var format : {char const*} = {"2179"};

fabs_dd.disasm = {
  sink << "fabs\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fabs_ss( 0b0001111000100000110000[22] : rn[5] : rd[5] );
fabs_ss.var format : {char const*} = {"2265"};

fabs_ss.disasm = {
  sink << "fabs\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fabs_v2d2d( 0b0100111011100000111110[22] : rn[5] : rd[5] );
fabs_v2d2d.var format : {char const*} = {"2357"};

fabs_v2d2d.disasm = {
  sink << "fabs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op facge_ddd( 0b01111110011[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facge_ddd.var format : {char const*} = {"715"};

facge_ddd.disasm = {
  sink << "facge\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op facge_sss( 0b01111110001[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facge_sss.var format : {char const*} = {"792"};

facge_sss.disasm = {
  sink << "facge\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op facge_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facge_v2dv2dv2d.var format : {char const*} = {"903"};

facge_v2dv2dv2d.disasm = {
  sink << "facge\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op facgt_ddd( 0b01111110111[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facgt_ddd.var format : {char const*} = {"716"};

facgt_ddd.disasm = {
  sink << "facgt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op facgt_sss( 0b01111110101[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facgt_sss.var format : {char const*} = {"793"};

facgt_sss.disasm = {
  sink << "facgt\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op facgt_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facgt_v2dv2dv2d.var format : {char const*} = {"904"};

facgt_v2dv2dv2d.disasm = {
  sink << "facgt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fadd_ddd( 0b00011110011[11] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
fadd_ddd.var format : {char const*} = {"717"};

fadd_ddd.disasm = {
  sink << "fadd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fadd_sss( 0b00011110001[11] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
fadd_sss.var format : {char const*} = {"794"};

fadd_sss.disasm = {
  sink << "fadd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fadd_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fadd_v2dv2dv2d.var format : {char const*} = {"905"};

fadd_v2dv2dv2d.disasm = {
  sink << "fadd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op faddp_dv2d( 0b0111111001110000110110[22] : rn[5] : rd[5] );
faddp_dv2d.var format : {char const*} = {"2223"};

faddp_dv2d.disasm = {
  sink << "faddp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

op faddp_sv2s( 0b0111111000110000110110[22] : rn[5] : rd[5] );
faddp_sv2s.var format : {char const*} = {"2301"};

faddp_sv2s.disasm = {
  sink << "faddp\t" << DisasmS(rd) << ", " << DisasmTV(rn,2,2);
};

op faddp_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
faddp_v2dv2dv2d.var format : {char const*} = {"906"};

faddp_v2dv2dv2d.disasm = {
  sink << "faddp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fccmp_d( 0b00011110011[11] : rm[5] : cond[4] : 0b01[2] : rn[5] : 0b0[1] : nzcv[4] );
fccmp_d.var format : {char const*} = {"362"};

fccmp_d.disasm = {
  sink << "fccmp\t" << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmI(nzcv,16) << ", " << DisasmCond(cond);
};

op fccmp_s( 0b00011110001[11] : rm[5] : cond[4] : 0b01[2] : rn[5] : 0b0[1] : nzcv[4] );
fccmp_s.var format : {char const*} = {"364"};

fccmp_s.disasm = {
  sink << "fccmp\t" << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmI(nzcv,16) << ", " << DisasmCond(cond);
};

op fccmpe_d( 0b00011110011[11] : rm[5] : cond[4] : 0b01[2] : rn[5] : 0b1[1] : nzcv[4] );
fccmpe_d.var format : {char const*} = {"363"};

fccmpe_d.disasm = {
  sink << "fccmpe\t" << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmI(nzcv,16) << ", " << DisasmCond(cond);
};

op fccmpe_s( 0b00011110001[11] : rm[5] : cond[4] : 0b01[2] : rn[5] : 0b1[1] : nzcv[4] );
fccmpe_s.var format : {char const*} = {"365"};

fccmpe_s.disasm = {
  sink << "fccmpe\t" << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmI(nzcv,16) << ", " << DisasmCond(cond);
};

op fcmeq_ddd( 0b01011110011[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmeq_ddd.var format : {char const*} = {"718"};

fcmeq_ddd.disasm = {
  sink << "fcmeq\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fcmeq_dz( 0b0101111011100000110110[22] : rn[5] : rd[5] );
fcmeq_dz.var format : {char const*} = {"2215"};

fcmeq_dz.disasm = {
  sink << "fcmeq\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0.0";
};

op fcmeq_sss( 0b01011110001[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmeq_sss.var format : {char const*} = {"795"};

fcmeq_sss.disasm = {
  sink << "fcmeq\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fcmeq_sz( 0b0101111010100000110110[22] : rn[5] : rd[5] );
fcmeq_sz.var format : {char const*} = {"2296"};

fcmeq_sz.disasm = {
  sink << "fcmeq\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", #0.0";
};

op fcmeq_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmeq_v2dv2dv2d.var format : {char const*} = {"907"};

fcmeq_v2dv2dv2d.disasm = {
  sink << "fcmeq\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fcmeq_v2dz( 0b0100111011100000110110[22] : rn[5] : rd[5] );
fcmeq_v2dz.var format : {char const*} = {"2391"};

fcmeq_v2dz.disasm = {
  sink << "fcmeq\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0.0";
};

op fcmge_ddd( 0b01111110011[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmge_ddd.var format : {char const*} = {"719"};

fcmge_ddd.disasm = {
  sink << "fcmge\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fcmge_dz( 0b0111111011100000110010[22] : rn[5] : rd[5] );
fcmge_dz.var format : {char const*} = {"2216"};

fcmge_dz.disasm = {
  sink << "fcmge\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0.0";
};

op fcmge_sss( 0b01111110001[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmge_sss.var format : {char const*} = {"796"};

fcmge_sss.disasm = {
  sink << "fcmge\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fcmge_sz( 0b0111111010100000110010[22] : rn[5] : rd[5] );
fcmge_sz.var format : {char const*} = {"2297"};

fcmge_sz.disasm = {
  sink << "fcmge\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", #0.0";
};

op fcmge_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmge_v2dv2dv2d.var format : {char const*} = {"908"};

fcmge_v2dv2dv2d.disasm = {
  sink << "fcmge\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fcmge_v2dz( 0b0110111011100000110010[22] : rn[5] : rd[5] );
fcmge_v2dz.var format : {char const*} = {"2392"};

fcmge_v2dz.disasm = {
  sink << "fcmge\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0.0";
};

op fcmgt_ddd( 0b01111110111[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmgt_ddd.var format : {char const*} = {"720"};

fcmgt_ddd.disasm = {
  sink << "fcmgt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fcmgt_dz( 0b0101111011100000110010[22] : rn[5] : rd[5] );
fcmgt_dz.var format : {char const*} = {"2217"};

fcmgt_dz.disasm = {
  sink << "fcmgt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0.0";
};

op fcmgt_sss( 0b01111110101[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmgt_sss.var format : {char const*} = {"797"};

fcmgt_sss.disasm = {
  sink << "fcmgt\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fcmgt_sz( 0b0101111010100000110010[22] : rn[5] : rd[5] );
fcmgt_sz.var format : {char const*} = {"2298"};

fcmgt_sz.disasm = {
  sink << "fcmgt\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", #0.0";
};

op fcmgt_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmgt_v2dv2dv2d.var format : {char const*} = {"909"};

fcmgt_v2dv2dv2d.disasm = {
  sink << "fcmgt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fcmgt_v2dz( 0b0100111011100000110010[22] : rn[5] : rd[5] );
fcmgt_v2dz.var format : {char const*} = {"2393"};

fcmgt_v2dz.disasm = {
  sink << "fcmgt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0.0";
};

op fcmle_dz( 0b0111111011100000110110[22] : rn[5] : rd[5] );
fcmle_dz.var format : {char const*} = {"2218"};

fcmle_dz.disasm = {
  sink << "fcmle\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0.0";
};

op fcmle_sz( 0b0111111010100000110110[22] : rn[5] : rd[5] );
fcmle_sz.var format : {char const*} = {"2299"};

fcmle_sz.disasm = {
  sink << "fcmle\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", #0.0";
};

op fcmle_v2dz( 0b0110111011100000110110[22] : rn[5] : rd[5] );
fcmle_v2dz.var format : {char const*} = {"2394"};

fcmle_v2dz.disasm = {
  sink << "fcmle\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0.0";
};

op fcmlt_dz( 0b0101111011100000111010[22] : rn[5] : rd[5] );
fcmlt_dz.var format : {char const*} = {"2219"};

fcmlt_dz.disasm = {
  sink << "fcmlt\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", #0.0";
};

op fcmlt_sz( 0b0101111010100000111010[22] : rn[5] : rd[5] );
fcmlt_sz.var format : {char const*} = {"2300"};

fcmlt_sz.disasm = {
  sink << "fcmlt\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", #0.0";
};

op fcmlt_v2dz( 0b0100111011100000111010[22] : rn[5] : rd[5] );
fcmlt_v2dz.var format : {char const*} = {"2395"};

fcmlt_v2dz.disasm = {
  sink << "fcmlt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", #0.0";
};

op fcmp_d( 0b00011110011[11] : rm[5] : 0b001000[6] : rn[5] : 0b00000[5] );
fcmp_d.var format : {char const*} = {"2091"};

fcmp_d.disasm = {
  sink << "fcmp\t" << DisasmD(rn) << ", " << DisasmD(rm);
};

op fcmp_dz( 0b00011110011[11] : rm[5] : 0b001000[6] : rn[5] : 0b01000[5] );
fcmp_dz.var reject : {Reject} = {rm != 0}, format : {char const*} = {"2089"};

fcmp_dz.disasm = {
  sink << "fcmp\t" << DisasmD(rn) << ", #0.0";
};

op fcmp_s( 0b00011110001[11] : rm[5] : 0b001000[6] : rn[5] : 0b00000[5] );
fcmp_s.var format : {char const*} = {"2095"};

fcmp_s.disasm = {
  sink << "fcmp\t" << DisasmS(rn) << ", " << DisasmS(rm);
};

op fcmp_sz( 0b00011110001[11] : rm[5] : 0b001000[6] : rn[5] : 0b01000[5] );
fcmp_sz.var reject : {Reject} = {rm != 0}, format : {char const*} = {"2093"};

fcmp_sz.disasm = {
  sink << "fcmp\t" << DisasmS(rn) << ", #0.0";
};

op fcmpe_d( 0b00011110011[11] : rm[5] : 0b001000[6] : rn[5] : 0b10000[5] );
fcmpe_d.var format : {char const*} = {"2092"};

fcmpe_d.disasm = {
  sink << "fcmpe\t" << DisasmD(rn) << ", " << DisasmD(rm);
};

op fcmpe_dz( 0b00011110011[11] : rm[5] : 0b001000[6] : rn[5] : 0b11000[5] );
fcmpe_dz.var reject : {Reject} = {rm != 0}, format : {char const*} = {"2090"};

fcmpe_dz.disasm = {
  sink << "fcmpe\t" << DisasmD(rn) << ", #0.0";
};

op fcmpe_s( 0b00011110001[11] : rm[5] : 0b001000[6] : rn[5] : 0b10000[5] );
fcmpe_s.var format : {char const*} = {"2096"};

fcmpe_s.disasm = {
  sink << "fcmpe\t" << DisasmS(rn) << ", " << DisasmS(rm);
};

op fcmpe_sz( 0b00011110001[11] : rm[5] : 0b001000[6] : rn[5] : 0b11000[5] );
fcmpe_sz.var reject : {Reject} = {rm != 0}, format : {char const*} = {"2094"};

fcmpe_sz.disasm = {
  sink << "fcmpe\t" << DisasmS(rn) << ", #0.0";
};

op fcsel_d( 0b00011110011[11] : rm[5] : cond[4] : 0b11[2] : rn[5] : rd[5] );
fcsel_d.var format : {char const*} = {"265"};

fcsel_d.disasm = {
  sink << "fcsel\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmCond(cond);
};

op fcsel_s( 0b00011110001[11] : rm[5] : cond[4] : 0b11[2] : rn[5] : rd[5] );
fcsel_s.var format : {char const*} = {"284"};

fcsel_s.disasm = {
  sink << "fcsel\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmCond(cond);
};

op fcvt_dh( 0b0001111011100010110000[22] : rn[5] : rd[5] );
fcvt_dh.var format : {char const*} = {"2220"};

fcvt_dh.disasm = {
  sink << "fcvt\t" << DisasmD(rd) << ", " << DisasmH(rn);
};

op fcvt_ds( 0b0001111000100010110000[22] : rn[5] : rd[5] );
fcvt_ds.var format : {char const*} = {"2221"};

fcvt_ds.disasm = {
  sink << "fcvt\t" << DisasmD(rd) << ", " << DisasmS(rn);
};

op fcvt_hd( 0b0001111001100011110000[22] : rn[5] : rd[5] );
fcvt_hd.var format : {char const*} = {"2236"};

fcvt_hd.disasm = {
  sink << "fcvt\t" << DisasmH(rd) << ", " << DisasmD(rn);
};

op fcvt_hs( 0b0001111000100011110000[22] : rn[5] : rd[5] );
fcvt_hs.var format : {char const*} = {"2241"};

fcvt_hs.disasm = {
  sink << "fcvt\t" << DisasmH(rd) << ", " << DisasmS(rn);
};

op fcvt_sd( 0b0001111001100010010000[22] : rn[5] : rd[5] );
fcvt_sd.var format : {char const*} = {"2259"};

fcvt_sd.disasm = {
  sink << "fcvt\t" << DisasmS(rd) << ", " << DisasmD(rn);
};

op fcvt_sh( 0b0001111011100010010000[22] : rn[5] : rd[5] );
fcvt_sh.var format : {char const*} = {"2264"};

fcvt_sh.disasm = {
  sink << "fcvt\t" << DisasmS(rd) << ", " << DisasmH(rn);
};

op fcvtas_dd( 0b0101111001100001110010[22] : rn[5] : rd[5] );
fcvtas_dd.var format : {char const*} = {"2180"};

fcvtas_dd.disasm = {
  sink << "fcvtas\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtas_ss( 0b0101111000100001110010[22] : rn[5] : rd[5] );
fcvtas_ss.var format : {char const*} = {"2266"};

fcvtas_ss.disasm = {
  sink << "fcvtas\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtas_v2d2d( 0b0100111001100001110010[22] : rn[5] : rd[5] );
fcvtas_v2d2d.var format : {char const*} = {"2358"};

fcvtas_v2d2d.disasm = {
  sink << "fcvtas\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtas_wd( 0b0001111001100100000000[22] : rn[5] : rd[5] );
fcvtas_wd.var format : {char const*} = {"2593"};

fcvtas_wd.disasm = {
  sink << "fcvtas\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtas_ws( 0b0001111000100100000000[22] : rn[5] : rd[5] );
fcvtas_ws.var format : {char const*} = {"2604"};

fcvtas_ws.disasm = {
  sink << "fcvtas\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtas_xd( 0b1001111001100100000000[22] : rn[5] : rd[5] );
fcvtas_xd.var format : {char const*} = {"2625"};

fcvtas_xd.disasm = {
  sink << "fcvtas\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtas_xs( 0b1001111000100100000000[22] : rn[5] : rd[5] );
fcvtas_xs.var format : {char const*} = {"2636"};

fcvtas_xs.disasm = {
  sink << "fcvtas\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtau_dd( 0b0111111001100001110010[22] : rn[5] : rd[5] );
fcvtau_dd.var format : {char const*} = {"2181"};

fcvtau_dd.disasm = {
  sink << "fcvtau\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtau_ss( 0b0111111000100001110010[22] : rn[5] : rd[5] );
fcvtau_ss.var format : {char const*} = {"2267"};

fcvtau_ss.disasm = {
  sink << "fcvtau\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtau_v2d2d( 0b0110111001100001110010[22] : rn[5] : rd[5] );
fcvtau_v2d2d.var format : {char const*} = {"2359"};

fcvtau_v2d2d.disasm = {
  sink << "fcvtau\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtau_wd( 0b0001111001100101000000[22] : rn[5] : rd[5] );
fcvtau_wd.var format : {char const*} = {"2594"};

fcvtau_wd.disasm = {
  sink << "fcvtau\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtau_ws( 0b0001111000100101000000[22] : rn[5] : rd[5] );
fcvtau_ws.var format : {char const*} = {"2605"};

fcvtau_ws.disasm = {
  sink << "fcvtau\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtau_xd( 0b1001111001100101000000[22] : rn[5] : rd[5] );
fcvtau_xd.var format : {char const*} = {"2626"};

fcvtau_xd.disasm = {
  sink << "fcvtau\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtau_xs( 0b1001111000100101000000[22] : rn[5] : rd[5] );
fcvtau_xs.var format : {char const*} = {"2637"};

fcvtau_xs.disasm = {
  sink << "fcvtau\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtl2_v2d4s( 0b0100111001100001011110[22] : rn[5] : rd[5] );
fcvtl2_v2d4s.var format : {char const*} = {"2398"};

fcvtl2_v2d4s.disasm = {
  sink << "fcvtl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2);
};

op fcvtl2_v4s8h( 0b0100111000100001011110[22] : rn[5] : rd[5] );
fcvtl2_v4s8h.var format : {char const*} = {"2538"};

fcvtl2_v4s8h.disasm = {
  sink << "fcvtl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1);
};

op fcvtl_v2d2s( 0b0000111001100001011110[22] : rn[5] : rd[5] );
fcvtl_v2d2s.var format : {char const*} = {"2396"};

fcvtl_v2d2s.disasm = {
  sink << "fcvtl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2);
};

op fcvtl_v4s4h( 0b0000111000100001011110[22] : rn[5] : rd[5] );
fcvtl_v4s4h.var format : {char const*} = {"2489"};

fcvtl_v4s4h.disasm = {
  sink << "fcvtl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1);
};

op fcvtms_dd( 0b0101111001100001101110[22] : rn[5] : rd[5] );
fcvtms_dd.var format : {char const*} = {"2182"};

fcvtms_dd.disasm = {
  sink << "fcvtms\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtms_ss( 0b0101111000100001101110[22] : rn[5] : rd[5] );
fcvtms_ss.var format : {char const*} = {"2268"};

fcvtms_ss.disasm = {
  sink << "fcvtms\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtms_v2d2d( 0b0100111001100001101110[22] : rn[5] : rd[5] );
fcvtms_v2d2d.var format : {char const*} = {"2360"};

fcvtms_v2d2d.disasm = {
  sink << "fcvtms\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtms_wd( 0b0001111001110000000000[22] : rn[5] : rd[5] );
fcvtms_wd.var format : {char const*} = {"2595"};

fcvtms_wd.disasm = {
  sink << "fcvtms\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtms_ws( 0b0001111000110000000000[22] : rn[5] : rd[5] );
fcvtms_ws.var format : {char const*} = {"2606"};

fcvtms_ws.disasm = {
  sink << "fcvtms\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtms_xd( 0b1001111001110000000000[22] : rn[5] : rd[5] );
fcvtms_xd.var format : {char const*} = {"2627"};

fcvtms_xd.disasm = {
  sink << "fcvtms\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtms_xs( 0b1001111000110000000000[22] : rn[5] : rd[5] );
fcvtms_xs.var format : {char const*} = {"2638"};

fcvtms_xs.disasm = {
  sink << "fcvtms\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtmu_dd( 0b0111111001100001101110[22] : rn[5] : rd[5] );
fcvtmu_dd.var format : {char const*} = {"2183"};

fcvtmu_dd.disasm = {
  sink << "fcvtmu\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtmu_ss( 0b0111111000100001101110[22] : rn[5] : rd[5] );
fcvtmu_ss.var format : {char const*} = {"2269"};

fcvtmu_ss.disasm = {
  sink << "fcvtmu\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtmu_v2d2d( 0b0110111001100001101110[22] : rn[5] : rd[5] );
fcvtmu_v2d2d.var format : {char const*} = {"2361"};

fcvtmu_v2d2d.disasm = {
  sink << "fcvtmu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtmu_wd( 0b0001111001110001000000[22] : rn[5] : rd[5] );
fcvtmu_wd.var format : {char const*} = {"2596"};

fcvtmu_wd.disasm = {
  sink << "fcvtmu\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtmu_ws( 0b0001111000110001000000[22] : rn[5] : rd[5] );
fcvtmu_ws.var format : {char const*} = {"2607"};

fcvtmu_ws.disasm = {
  sink << "fcvtmu\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtmu_xd( 0b1001111001110001000000[22] : rn[5] : rd[5] );
fcvtmu_xd.var format : {char const*} = {"2628"};

fcvtmu_xd.disasm = {
  sink << "fcvtmu\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtmu_xs( 0b1001111000110001000000[22] : rn[5] : rd[5] );
fcvtmu_xs.var format : {char const*} = {"2639"};

fcvtmu_xs.disasm = {
  sink << "fcvtmu\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtn2_v4s2d( 0b0100111001100001011010[22] : rn[5] : rd[5] );
fcvtn2_v4s2d.var format : {char const*} = {"2483"};

fcvtn2_v4s2d.disasm = {
  sink << "fcvtn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op fcvtn2_v8h4s( 0b0100111000100001011010[22] : rn[5] : rd[5] );
fcvtn2_v8h4s.var format : {char const*} = {"2572"};

fcvtn2_v8h4s.disasm = {
  sink << "fcvtn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2);
};

op fcvtn_v2s2d( 0b0000111001100001011010[22] : rn[5] : rd[5] );
fcvtn_v2s2d.var format : {char const*} = {"2404"};

fcvtn_v2s2d.disasm = {
  sink << "fcvtn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op fcvtn_v4h4s( 0b0000111000100001011010[22] : rn[5] : rd[5] );
fcvtn_v4h4s.var format : {char const*} = {"2474"};

fcvtn_v4h4s.disasm = {
  sink << "fcvtn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2);
};

op fcvtns_dd( 0b0101111001100001101010[22] : rn[5] : rd[5] );
fcvtns_dd.var format : {char const*} = {"2184"};

fcvtns_dd.disasm = {
  sink << "fcvtns\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtns_ss( 0b0101111000100001101010[22] : rn[5] : rd[5] );
fcvtns_ss.var format : {char const*} = {"2270"};

fcvtns_ss.disasm = {
  sink << "fcvtns\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtns_v2d2d( 0b0100111001100001101010[22] : rn[5] : rd[5] );
fcvtns_v2d2d.var format : {char const*} = {"2362"};

fcvtns_v2d2d.disasm = {
  sink << "fcvtns\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtns_wd( 0b0001111001100000000000[22] : rn[5] : rd[5] );
fcvtns_wd.var format : {char const*} = {"2597"};

fcvtns_wd.disasm = {
  sink << "fcvtns\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtns_ws( 0b0001111000100000000000[22] : rn[5] : rd[5] );
fcvtns_ws.var format : {char const*} = {"2608"};

fcvtns_ws.disasm = {
  sink << "fcvtns\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtns_xd( 0b1001111001100000000000[22] : rn[5] : rd[5] );
fcvtns_xd.var format : {char const*} = {"2629"};

fcvtns_xd.disasm = {
  sink << "fcvtns\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtns_xs( 0b1001111000100000000000[22] : rn[5] : rd[5] );
fcvtns_xs.var format : {char const*} = {"2640"};

fcvtns_xs.disasm = {
  sink << "fcvtns\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtnu_dd( 0b0111111001100001101010[22] : rn[5] : rd[5] );
fcvtnu_dd.var format : {char const*} = {"2185"};

fcvtnu_dd.disasm = {
  sink << "fcvtnu\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtnu_ss( 0b0111111000100001101010[22] : rn[5] : rd[5] );
fcvtnu_ss.var format : {char const*} = {"2271"};

fcvtnu_ss.disasm = {
  sink << "fcvtnu\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtnu_v2d2d( 0b0110111001100001101010[22] : rn[5] : rd[5] );
fcvtnu_v2d2d.var format : {char const*} = {"2363"};

fcvtnu_v2d2d.disasm = {
  sink << "fcvtnu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtnu_wd( 0b0001111001100001000000[22] : rn[5] : rd[5] );
fcvtnu_wd.var format : {char const*} = {"2598"};

fcvtnu_wd.disasm = {
  sink << "fcvtnu\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtnu_ws( 0b0001111000100001000000[22] : rn[5] : rd[5] );
fcvtnu_ws.var format : {char const*} = {"2609"};

fcvtnu_ws.disasm = {
  sink << "fcvtnu\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtnu_xd( 0b1001111001100001000000[22] : rn[5] : rd[5] );
fcvtnu_xd.var format : {char const*} = {"2630"};

fcvtnu_xd.disasm = {
  sink << "fcvtnu\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtnu_xs( 0b1001111000100001000000[22] : rn[5] : rd[5] );
fcvtnu_xs.var format : {char const*} = {"2641"};

fcvtnu_xs.disasm = {
  sink << "fcvtnu\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtps_dd( 0b0101111011100001101010[22] : rn[5] : rd[5] );
fcvtps_dd.var format : {char const*} = {"2186"};

fcvtps_dd.disasm = {
  sink << "fcvtps\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtps_ss( 0b0101111010100001101010[22] : rn[5] : rd[5] );
fcvtps_ss.var format : {char const*} = {"2272"};

fcvtps_ss.disasm = {
  sink << "fcvtps\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtps_v2d2d( 0b0100111011100001101010[22] : rn[5] : rd[5] );
fcvtps_v2d2d.var format : {char const*} = {"2364"};

fcvtps_v2d2d.disasm = {
  sink << "fcvtps\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtps_wd( 0b0001111001101000000000[22] : rn[5] : rd[5] );
fcvtps_wd.var format : {char const*} = {"2599"};

fcvtps_wd.disasm = {
  sink << "fcvtps\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtps_ws( 0b0001111000101000000000[22] : rn[5] : rd[5] );
fcvtps_ws.var format : {char const*} = {"2610"};

fcvtps_ws.disasm = {
  sink << "fcvtps\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtps_xd( 0b1001111001101000000000[22] : rn[5] : rd[5] );
fcvtps_xd.var format : {char const*} = {"2631"};

fcvtps_xd.disasm = {
  sink << "fcvtps\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtps_xs( 0b1001111000101000000000[22] : rn[5] : rd[5] );
fcvtps_xs.var format : {char const*} = {"2642"};

fcvtps_xs.disasm = {
  sink << "fcvtps\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtpu_dd( 0b0111111011100001101010[22] : rn[5] : rd[5] );
fcvtpu_dd.var format : {char const*} = {"2187"};

fcvtpu_dd.disasm = {
  sink << "fcvtpu\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtpu_ss( 0b0111111010100001101010[22] : rn[5] : rd[5] );
fcvtpu_ss.var format : {char const*} = {"2273"};

fcvtpu_ss.disasm = {
  sink << "fcvtpu\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtpu_v2d2d( 0b0110111011100001101010[22] : rn[5] : rd[5] );
fcvtpu_v2d2d.var format : {char const*} = {"2365"};

fcvtpu_v2d2d.disasm = {
  sink << "fcvtpu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtpu_wd( 0b0001111001101001000000[22] : rn[5] : rd[5] );
fcvtpu_wd.var format : {char const*} = {"2600"};

fcvtpu_wd.disasm = {
  sink << "fcvtpu\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtpu_ws( 0b0001111000101001000000[22] : rn[5] : rd[5] );
fcvtpu_ws.var format : {char const*} = {"2611"};

fcvtpu_ws.disasm = {
  sink << "fcvtpu\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtpu_xd( 0b1001111001101001000000[22] : rn[5] : rd[5] );
fcvtpu_xd.var format : {char const*} = {"2632"};

fcvtpu_xd.disasm = {
  sink << "fcvtpu\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtpu_xs( 0b1001111000101001000000[22] : rn[5] : rd[5] );
fcvtpu_xs.var format : {char const*} = {"2643"};

fcvtpu_xs.disasm = {
  sink << "fcvtpu\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtxn2_v4s2d( 0b0110111001100001011010[22] : rn[5] : rd[5] );
fcvtxn2_v4s2d.var format : {char const*} = {"2484"};

fcvtxn2_v4s2d.disasm = {
  sink << "fcvtxn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op fcvtxn_sd( 0b0111111001100001011010[22] : rn[5] : rd[5] );
fcvtxn_sd.var format : {char const*} = {"2260"};

fcvtxn_sd.disasm = {
  sink << "fcvtxn\t" << DisasmS(rd) << ", " << DisasmD(rn);
};

op fcvtxn_v2s2d( 0b0010111001100001011010[22] : rn[5] : rd[5] );
fcvtxn_v2s2d.var format : {char const*} = {"2405"};

fcvtxn_v2s2d.disasm = {
  sink << "fcvtxn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op fcvtzs_dd( 0b0101111011100001101110[22] : rn[5] : rd[5] );
fcvtzs_dd.var format : {char const*} = {"2188"};

fcvtzs_dd.disasm = {
  sink << "fcvtzs\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtzs_ddi( 0b0101111101[10] : lro[6] : 0b111111[6] : rn[5] : rd[5] );
fcvtzs_ddi.var format : {char const*} = {"535"}, shift : {unsigned} = {64 - lro};

fcvtzs_ddi.disasm = {
  sink << "fcvtzs\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op fcvtzs_ss( 0b0101111010100001101110[22] : rn[5] : rd[5] );
fcvtzs_ss.var format : {char const*} = {"2274"};

fcvtzs_ss.disasm = {
  sink << "fcvtzs\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtzs_ssi( 0b01011111001[11] : lro[5] : 0b111111[6] : rn[5] : rd[5] );
fcvtzs_ssi.var format : {char const*} = {"784"}, shift : {unsigned} = {32 - lro};

fcvtzs_ssi.disasm = {
  sink << "fcvtzs\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op fcvtzs_v2d2d( 0b0100111011100001101110[22] : rn[5] : rd[5] );
fcvtzs_v2d2d.var format : {char const*} = {"2366"};

fcvtzs_v2d2d.disasm = {
  sink << "fcvtzs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtzs_v2d2di( 0b0100111101[10] : lro[6] : 0b111111[6] : rn[5] : rd[5] );
fcvtzs_v2d2di.var format : {char const*} = {"553"}, shift : {unsigned} = {64 - lro};

fcvtzs_v2d2di.disasm = {
  sink << "fcvtzs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op fcvtzs_wd( 0b0001111001111000000000[22] : rn[5] : rd[5] );
fcvtzs_wd.var format : {char const*} = {"2601"};

fcvtzs_wd.disasm = {
  sink << "fcvtzs\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtzs_wdi( 0b00011110010110001[17] : scale[5] : rn[5] : rd[5] );
fcvtzs_wdi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1799"};

fcvtzs_wdi.disasm = {
  sink << "fcvtzs\t" << DisasmGZWR(rd) << ", " << DisasmD(rn) << ", " << DisasmI(fbits);
};

op fcvtzs_ws( 0b0001111000111000000000[22] : rn[5] : rd[5] );
fcvtzs_ws.var format : {char const*} = {"2612"};

fcvtzs_ws.disasm = {
  sink << "fcvtzs\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtzs_wsi( 0b00011110000110001[17] : scale[5] : rn[5] : rd[5] );
fcvtzs_wsi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1801"};

fcvtzs_wsi.disasm = {
  sink << "fcvtzs\t" << DisasmGZWR(rd) << ", " << DisasmS(rn) << ", " << DisasmI(fbits);
};

op fcvtzs_xd( 0b1001111001111000000000[22] : rn[5] : rd[5] );
fcvtzs_xd.var format : {char const*} = {"2633"};

fcvtzs_xd.disasm = {
  sink << "fcvtzs\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtzs_xdi( 0b1001111001011000[16] : scale[6] : rn[5] : rd[5] );
fcvtzs_xdi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"691"};

fcvtzs_xdi.disasm = {
  sink << "fcvtzs\t" << DisasmGZXR(rd) << ", " << DisasmD(rn) << ", " << DisasmI(fbits);
};

op fcvtzs_xs( 0b1001111000111000000000[22] : rn[5] : rd[5] );
fcvtzs_xs.var format : {char const*} = {"2644"};

fcvtzs_xs.disasm = {
  sink << "fcvtzs\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtzs_xsi( 0b1001111000011000[16] : scale[6] : rn[5] : rd[5] );
fcvtzs_xsi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"693"};

fcvtzs_xsi.disasm = {
  sink << "fcvtzs\t" << DisasmGZXR(rd) << ", " << DisasmS(rn) << ", " << DisasmI(fbits);
};

op fcvtzu_dd( 0b0111111011100001101110[22] : rn[5] : rd[5] );
fcvtzu_dd.var format : {char const*} = {"2189"};

fcvtzu_dd.disasm = {
  sink << "fcvtzu\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fcvtzu_ddi( 0b0111111101[10] : lro[6] : 0b111111[6] : rn[5] : rd[5] );
fcvtzu_ddi.var format : {char const*} = {"536"}, shift : {unsigned} = {64 - lro};

fcvtzu_ddi.disasm = {
  sink << "fcvtzu\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op fcvtzu_ss( 0b0111111010100001101110[22] : rn[5] : rd[5] );
fcvtzu_ss.var format : {char const*} = {"2275"};

fcvtzu_ss.disasm = {
  sink << "fcvtzu\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fcvtzu_ssi( 0b01111111001[11] : lro[5] : 0b111111[6] : rn[5] : rd[5] );
fcvtzu_ssi.var format : {char const*} = {"785"}, shift : {unsigned} = {32 - lro};

fcvtzu_ssi.disasm = {
  sink << "fcvtzu\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op fcvtzu_v2d2d( 0b0110111011100001101110[22] : rn[5] : rd[5] );
fcvtzu_v2d2d.var format : {char const*} = {"2367"};

fcvtzu_v2d2d.disasm = {
  sink << "fcvtzu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fcvtzu_v2d2di( 0b0110111101[10] : lro[6] : 0b111111[6] : rn[5] : rd[5] );
fcvtzu_v2d2di.var format : {char const*} = {"554"}, shift : {unsigned} = {64 - lro};

fcvtzu_v2d2di.disasm = {
  sink << "fcvtzu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op fcvtzu_wd( 0b0001111001111001000000[22] : rn[5] : rd[5] );
fcvtzu_wd.var format : {char const*} = {"2602"};

fcvtzu_wd.disasm = {
  sink << "fcvtzu\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fcvtzu_wdi( 0b00011110010110011[17] : scale[5] : rn[5] : rd[5] );
fcvtzu_wdi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1800"};

fcvtzu_wdi.disasm = {
  sink << "fcvtzu\t" << DisasmGZWR(rd) << ", " << DisasmD(rn) << ", " << DisasmI(fbits);
};

op fcvtzu_ws( 0b0001111000111001000000[22] : rn[5] : rd[5] );
fcvtzu_ws.var format : {char const*} = {"2613"};

fcvtzu_ws.disasm = {
  sink << "fcvtzu\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

op fcvtzu_wsi( 0b00011110000110011[17] : scale[5] : rn[5] : rd[5] );
fcvtzu_wsi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1802"};

fcvtzu_wsi.disasm = {
  sink << "fcvtzu\t" << DisasmGZWR(rd) << ", " << DisasmS(rn) << ", " << DisasmI(fbits);
};

op fcvtzu_xd( 0b1001111001111001000000[22] : rn[5] : rd[5] );
fcvtzu_xd.var format : {char const*} = {"2634"};

fcvtzu_xd.disasm = {
  sink << "fcvtzu\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

op fcvtzu_xdi( 0b1001111001011001[16] : scale[6] : rn[5] : rd[5] );
fcvtzu_xdi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"692"};

fcvtzu_xdi.disasm = {
  sink << "fcvtzu\t" << DisasmGZXR(rd) << ", " << DisasmD(rn) << ", " << DisasmI(fbits);
};

op fcvtzu_xs( 0b1001111000111001000000[22] : rn[5] : rd[5] );
fcvtzu_xs.var format : {char const*} = {"2645"};

fcvtzu_xs.disasm = {
  sink << "fcvtzu\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fcvtzu_xsi( 0b1001111000011001[16] : scale[6] : rn[5] : rd[5] );
fcvtzu_xsi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"694"};

fcvtzu_xsi.disasm = {
  sink << "fcvtzu\t" << DisasmGZXR(rd) << ", " << DisasmS(rn) << ", " << DisasmI(fbits);
};

op fdiv_ddd( 0b00011110011[11] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
fdiv_ddd.var format : {char const*} = {"721"};

fdiv_ddd.disasm = {
  sink << "fdiv\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fdiv_sss( 0b00011110001[11] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
fdiv_sss.var format : {char const*} = {"798"};

fdiv_sss.disasm = {
  sink << "fdiv\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fdiv_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
fdiv_v2dv2dv2d.var format : {char const*} = {"910"};

fdiv_v2dv2dv2d.disasm = {
  sink << "fdiv\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmadd_d( 0b00011111010[11] : rm[5] : 0b0[1] : ra[5] : rn[5] : rd[5] );
fmadd_d.var format : {char const*} = {"154"};

fmadd_d.disasm = {
  sink << "fmadd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmD(ra);
};

op fmadd_s( 0b00011111000[11] : rm[5] : 0b0[1] : ra[5] : rn[5] : rd[5] );
fmadd_s.var format : {char const*} = {"158"};

fmadd_s.disasm = {
  sink << "fmadd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmS(ra);
};

op fmax_ddd( 0b00011110011[11] : rm[5] : 0b010010[6] : rn[5] : rd[5] );
fmax_ddd.var format : {char const*} = {"722"};

fmax_ddd.disasm = {
  sink << "fmax\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fmax_sss( 0b00011110001[11] : rm[5] : 0b010010[6] : rn[5] : rd[5] );
fmax_sss.var format : {char const*} = {"799"};

fmax_sss.disasm = {
  sink << "fmax\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fmax_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmax_v2dv2dv2d.var format : {char const*} = {"911"};

fmax_v2dv2dv2d.disasm = {
  sink << "fmax\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmaxnm_ddd( 0b00011110011[11] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
fmaxnm_ddd.var format : {char const*} = {"723"};

fmaxnm_ddd.disasm = {
  sink << "fmaxnm\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fmaxnm_sss( 0b00011110001[11] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
fmaxnm_sss.var format : {char const*} = {"800"};

fmaxnm_sss.disasm = {
  sink << "fmaxnm\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fmaxnm_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fmaxnm_v2dv2dv2d.var format : {char const*} = {"912"};

fmaxnm_v2dv2dv2d.disasm = {
  sink << "fmaxnm\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmaxnmp_dv2d( 0b0111111001110000110010[22] : rn[5] : rd[5] );
fmaxnmp_dv2d.var format : {char const*} = {"2224"};

fmaxnmp_dv2d.disasm = {
  sink << "fmaxnmp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

op fmaxnmp_sv2s( 0b0111111000110000110010[22] : rn[5] : rd[5] );
fmaxnmp_sv2s.var format : {char const*} = {"2302"};

fmaxnmp_sv2s.disasm = {
  sink << "fmaxnmp\t" << DisasmS(rd) << ", " << DisasmTV(rn,2,2);
};

op fmaxnmp_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fmaxnmp_v2dv2dv2d.var format : {char const*} = {"913"};

fmaxnmp_v2dv2dv2d.disasm = {
  sink << "fmaxnmp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmaxnmv_sv4s( 0b0110111000110000110010[22] : rn[5] : rd[5] );
fmaxnmv_sv4s.var format : {char const*} = {"2309"};

fmaxnmv_sv4s.disasm = {
  sink << "fmaxnmv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op fmaxp_dv2d( 0b0111111001110000111110[22] : rn[5] : rd[5] );
fmaxp_dv2d.var format : {char const*} = {"2225"};

fmaxp_dv2d.disasm = {
  sink << "fmaxp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

op fmaxp_sv2s( 0b0111111000110000111110[22] : rn[5] : rd[5] );
fmaxp_sv2s.var format : {char const*} = {"2303"};

fmaxp_sv2s.disasm = {
  sink << "fmaxp\t" << DisasmS(rd) << ", " << DisasmTV(rn,2,2);
};

op fmaxp_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmaxp_v2dv2dv2d.var format : {char const*} = {"914"};

fmaxp_v2dv2dv2d.disasm = {
  sink << "fmaxp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmaxv_sv4s( 0b0110111000110000111110[22] : rn[5] : rd[5] );
fmaxv_sv4s.var format : {char const*} = {"2310"};

fmaxv_sv4s.disasm = {
  sink << "fmaxv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op fmin_ddd( 0b00011110011[11] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
fmin_ddd.var format : {char const*} = {"724"};

fmin_ddd.disasm = {
  sink << "fmin\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fmin_sss( 0b00011110001[11] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
fmin_sss.var format : {char const*} = {"801"};

fmin_sss.disasm = {
  sink << "fmin\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fmin_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmin_v2dv2dv2d.var format : {char const*} = {"915"};

fmin_v2dv2dv2d.disasm = {
  sink << "fmin\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fminnm_ddd( 0b00011110011[11] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
fminnm_ddd.var format : {char const*} = {"725"};

fminnm_ddd.disasm = {
  sink << "fminnm\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fminnm_sss( 0b00011110001[11] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
fminnm_sss.var format : {char const*} = {"802"};

fminnm_sss.disasm = {
  sink << "fminnm\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fminnm_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fminnm_v2dv2dv2d.var format : {char const*} = {"916"};

fminnm_v2dv2dv2d.disasm = {
  sink << "fminnm\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fminnmp_dv2d( 0b0111111011110000110010[22] : rn[5] : rd[5] );
fminnmp_dv2d.var format : {char const*} = {"2226"};

fminnmp_dv2d.disasm = {
  sink << "fminnmp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

op fminnmp_sv2s( 0b0111111010110000110010[22] : rn[5] : rd[5] );
fminnmp_sv2s.var format : {char const*} = {"2304"};

fminnmp_sv2s.disasm = {
  sink << "fminnmp\t" << DisasmS(rd) << ", " << DisasmTV(rn,2,2);
};

op fminnmp_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fminnmp_v2dv2dv2d.var format : {char const*} = {"917"};

fminnmp_v2dv2dv2d.disasm = {
  sink << "fminnmp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fminnmv_sv4s( 0b0110111010110000110010[22] : rn[5] : rd[5] );
fminnmv_sv4s.var format : {char const*} = {"2311"};

fminnmv_sv4s.disasm = {
  sink << "fminnmv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op fminp_dv2d( 0b0111111011110000111110[22] : rn[5] : rd[5] );
fminp_dv2d.var format : {char const*} = {"2227"};

fminp_dv2d.disasm = {
  sink << "fminp\t" << DisasmD(rd) << ", " << DisasmTV(rn,2,3);
};

op fminp_sv2s( 0b0111111010110000111110[22] : rn[5] : rd[5] );
fminp_sv2s.var format : {char const*} = {"2305"};

fminp_sv2s.disasm = {
  sink << "fminp\t" << DisasmS(rd) << ", " << DisasmTV(rn,2,2);
};

op fminp_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fminp_v2dv2dv2d.var format : {char const*} = {"918"};

fminp_v2dv2dv2d.disasm = {
  sink << "fminp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fminv_sv4s( 0b0110111010110000111110[22] : rn[5] : rd[5] );
fminv_sv4s.var format : {char const*} = {"2312"};

fminv_sv4s.disasm = {
  sink << "fminv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op fmla_ddvdi( 0b01011111110[11] : rm[5] : 0b0001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmla_ddvdi.var format : {char const*} = {"678"};

fmla_ddvdi.disasm = {
  sink << "fmla\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmla_ssvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b0001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmla_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"456"};

fmla_ssvsi.disasm = {
  sink << "fmla\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmla_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b110011[6] : rn[5] : rd[5] );
fmla_v2dv2dv2d.var format : {char const*} = {"919"};

fmla_v2dv2dv2d.disasm = {
  sink << "fmla\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmla_v2dv2dvdi( 0b01001111110[11] : rm[5] : 0b0001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmla_v2dv2dvdi.var format : {char const*} = {"682"};

fmla_v2dv2dvdi.disasm = {
  sink << "fmla\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmls_ddvdi( 0b01011111110[11] : rm[5] : 0b0101[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmls_ddvdi.var format : {char const*} = {"679"};

fmls_ddvdi.disasm = {
  sink << "fmls\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmls_ssvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b0101[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmls_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"457"};

fmls_ssvsi.disasm = {
  sink << "fmls\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmls_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b110011[6] : rn[5] : rd[5] );
fmls_v2dv2dv2d.var format : {char const*} = {"920"};

fmls_v2dv2dv2d.disasm = {
  sink << "fmls\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmls_v2dv2dvdi( 0b01001111110[11] : rm[5] : 0b0101[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmls_v2dv2dvdi.var format : {char const*} = {"683"};

fmls_v2dv2dvdi.disasm = {
  sink << "fmls\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmov_dd( 0b0001111001100000010000[22] : rn[5] : rd[5] );
fmov_dd.var format : {char const*} = {"2190"};

fmov_dd.disasm = {
  sink << "fmov\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fmov_df( 0b00011110011[11] : fpimm[8] : 0b10000000[8] : rd[5] );
fmov_df.var imm : {FPImm} = {fpimm}, format : {char const*} = {"1913"};

fmov_df.disasm = {
  sink << "fmov\t" << DisasmD(rd) << ", " << DisasmF(imm);
};

/*******************************************************************
 * FMOV (general)
 *
 * Floating-point move to or from general-purpose register without conversion
 */

op fmov_sw( 0b0001111000100111000000[22] : rn[5] : rd[5] );
fmov_sw.var format : {char const*} = {"2319"};

fmov_sw.disasm = {
  sink << "fmov\t" << DisasmS(rd) << ", " << DisasmGZWR(rn);
};

fmov_sw.execute = {
  typedef typename ARCH::U32 U32;
  U32 data = U32(cpu.GetGZR(rn));
  cpu.SetVU32(rd,data);
};

op fmov_dw( 0b0001111001100111000000[22] : rn[5] : rd[5] );
fmov_dw.var format : {char const*} = {"2230"};

fmov_dw.disasm = {
  sink << "fmov\t" << DisasmD(rd) << ", " << DisasmGZWR(rn);
};

op fmov_ws( 0b0001111000100110000000[22] : rn[5] : rd[5] );
fmov_ws.var format : {char const*} = {"2614"};

fmov_ws.disasm = {
  sink << "fmov\t" << DisasmGZWR(rd) << ", " << DisasmS(rn);
};

fmov_ws.execute = {
  typedef typename ARCH::U32 U32;
  U32 data = cpu.GetVU32(rn,0);
  cpu.SetGZR(rd,data);
};

op fmov_wd( 0b0001111001100110000000[22] : rn[5] : rd[5] );
fmov_wd.var format : {char const*} = {"2603"};

fmov_wd.disasm = {
  sink << "fmov\t" << DisasmGZWR(rd) << ", " << DisasmD(rn);
};

op fmov_sx( 0b1001111000100111000000[22] : rn[5] : rd[5] );
fmov_sx.var format : {char const*} = {"2322"};

fmov_sx.disasm = {
  sink << "fmov\t" << DisasmS(rd) << ", " << DisasmGZXR(rn);
};

op fmov_dx( 0b1001111001100111000000[22] : rn[5] : rd[5] );
fmov_dx.var format : {char const*} = {"2233"};

fmov_dx.disasm = {
  sink << "fmov\t" << DisasmD(rd) << ", " << DisasmGZXR(rn);
};

fmov_dx.execute = {
  typedef typename ARCH::U64 U64;
  U64 data = cpu.GetGZR(rn);
  cpu.SetVU64(rd,data);
};

op fmov_dix( 0b1001111010101111000000[22] : rn[5] : rd[5] );
fmov_dix.var format : {char const*} = {"2592"};

fmov_dix.disasm = {
  sink << "fmov\t" << DisasmTV(rd,0,3) << "[1], " << DisasmGZXR(rn);
};

fmov_dix.execute = {
  typedef typename ARCH::U64 U64;
  U64 data = cpu.GetGZR(rn);
  cpu.SetVU64(rd,1,data);
};

op fmov_xs( 0b1001111000100110000000[22] : rn[5] : rd[5] );
fmov_xs.var format : {char const*} = {"2646"};

fmov_xs.disasm = {
  sink << "fmov\t" << DisasmGZXR(rd) << ", " << DisasmS(rn);
};

op fmov_xd( 0b1001111001100110000000[22] : rn[5] : rd[5] );
fmov_xd.var format : {char const*} = {"2635"};

fmov_xd.disasm = {
  sink << "fmov\t" << DisasmGZXR(rd) << ", " << DisasmD(rn);
};

fmov_xd.execute = {
  typedef typename ARCH::U64 U64;
  U64 data = cpu.GetVU64(rn,0);
  cpu.SetGZR(rd,data);
};

op fmov_xdi( 0b1001111010101110000000[22] : rn[5] : rd[5] );
fmov_xdi.var format : {char const*} = {"2647"};

fmov_xdi.disasm = {
  sink << "fmov\t" << DisasmGZXR(rd) << ", " << DisasmTV(rn,0,3) << "[1]";
};

fmov_xdi.execute = {
  typedef typename ARCH::U64 U64;
  U64 data = cpu.GetVU64(rn,1);
  cpu.SetGZR(rd,data);
};

/*
 * end of FMOV (general)
 *******************************************************************/

op fmov_sf( 0b00011110001[11] : fpimm[8] : 0b10000000[8] : rd[5] );
fmov_sf.var imm : {FPImm} = {fpimm}, format : {char const*} = {"1914"};

fmov_sf.disasm = {
  sink << "fmov\t" << DisasmD(rd) << ", " << DisasmF(imm);
};

op fmov_ss( 0b0001111000100000010000[22] : rn[5] : rd[5] );
fmov_ss.var format : {char const*} = {"2276"};

fmov_ss.disasm = {
  sink << "fmov\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fmov_v2df( 0b0110111100000[13] : shl<5> imm1[3] : 0b111101[6] : imm0[5] : rd[5] );
fmov_v2df.var imm : {FPImm} = {imm1|imm0}, format : {char const*} = {"1966"};

fmov_v2df.disasm = {
  sink << "fmov\t" << DisasmTV(rd,2,3) << ", " << DisasmF(imm);
};

op fmsub_d( 0b00011111010[11] : rm[5] : 0b1[1] : ra[5] : rn[5] : rd[5] );
fmsub_d.var format : {char const*} = {"155"};

fmsub_d.disasm = {
  sink << "fmsub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmD(ra);
};

op fmsub_s( 0b00011111000[11] : rm[5] : 0b1[1] : ra[5] : rn[5] : rd[5] );
fmsub_s.var format : {char const*} = {"159"};

fmsub_s.disasm = {
  sink << "fmsub\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmS(ra);
};

op fmul_ddd( 0b00011110011[11] : rm[5] : 0b000010[6] : rn[5] : rd[5] );
fmul_ddd.var format : {char const*} = {"726"};

fmul_ddd.disasm = {
  sink << "fmul\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fmul_ddvdi( 0b01011111110[11] : rm[5] : 0b1001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmul_ddvdi.var format : {char const*} = {"680"};

fmul_ddvdi.disasm = {
  sink << "fmul\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmul_sss( 0b00011110001[11] : rm[5] : 0b000010[6] : rn[5] : rd[5] );
fmul_sss.var format : {char const*} = {"803"};

fmul_sss.disasm = {
  sink << "fmul\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fmul_ssvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b1001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmul_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"458"};

fmul_ssvsi.disasm = {
  sink << "fmul\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmul_v2dv2dv2d( 0b01101110011[11] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmul_v2dv2dv2d.var format : {char const*} = {"921"};

fmul_v2dv2dv2d.disasm = {
  sink << "fmul\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmul_v2dv2dvdi( 0b01001111110[11] : rm[5] : 0b1001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmul_v2dv2dvdi.var format : {char const*} = {"684"};

fmul_v2dv2dvdi.disasm = {
  sink << "fmul\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmulx_ddd( 0b01011110011[11] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmulx_ddd.var format : {char const*} = {"727"};

fmulx_ddd.disasm = {
  sink << "fmulx\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fmulx_ddvdi( 0b01111111110[11] : rm[5] : 0b1001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmulx_ddvdi.var format : {char const*} = {"681"};

fmulx_ddvdi.disasm = {
  sink << "fmulx\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fmulx_sss( 0b01011110001[11] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmulx_sss.var format : {char const*} = {"804"};

fmulx_sss.disasm = {
  sink << "fmulx\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fmulx_ssvsi( 0b0111111110[10] : index0[1] : rm[5] : 0b1001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmulx_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"459"};

fmulx_ssvsi.disasm = {
  sink << "fmulx\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmulx_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmulx_v2dv2dv2d.var format : {char const*} = {"922"};

fmulx_v2dv2dv2d.disasm = {
  sink << "fmulx\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fmulx_v2dv2dvdi( 0b01101111110[11] : rm[5] : 0b1001[4] : index[1] : 0b0[1] : rn[5] : rd[5] );
fmulx_v2dv2dvdi.var format : {char const*} = {"685"};

fmulx_v2dv2dvdi.disasm = {
  sink << "fmulx\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,0,3) << DisasmSubscript(index);
};

op fneg_dd( 0b0001111001100001010000[22] : rn[5] : rd[5] );
fneg_dd.var format : {char const*} = {"2191"};

fneg_dd.disasm = {
  sink << "fneg\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fneg_ss( 0b0001111000100001010000[22] : rn[5] : rd[5] );
fneg_ss.var format : {char const*} = {"2277"};

fneg_ss.disasm = {
  sink << "fneg\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fneg_v2d2d( 0b0110111011100000111110[22] : rn[5] : rd[5] );
fneg_v2d2d.var format : {char const*} = {"2368"};

fneg_v2d2d.disasm = {
  sink << "fneg\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fnmadd_d( 0b00011111011[11] : rm[5] : 0b0[1] : ra[5] : rn[5] : rd[5] );
fnmadd_d.var format : {char const*} = {"156"};

fnmadd_d.disasm = {
  sink << "fnmadd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmD(ra);
};

op fnmadd_s( 0b00011111001[11] : rm[5] : 0b0[1] : ra[5] : rn[5] : rd[5] );
fnmadd_s.var format : {char const*} = {"160"};

fnmadd_s.disasm = {
  sink << "fnmadd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmS(ra);
};

op fnmsub_d( 0b00011111011[11] : rm[5] : 0b1[1] : ra[5] : rn[5] : rd[5] );
fnmsub_d.var format : {char const*} = {"157"};

fnmsub_d.disasm = {
  sink << "fnmsub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm) << ", " << DisasmD(ra);
};

op fnmsub_s( 0b00011111001[11] : rm[5] : 0b1[1] : ra[5] : rn[5] : rd[5] );
fnmsub_s.var format : {char const*} = {"161"};

fnmsub_s.disasm = {
  sink << "fnmsub\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm) << ", " << DisasmS(ra);
};

op fnmul_ddd( 0b00011110011[11] : rm[5] : 0b100010[6] : rn[5] : rd[5] );
fnmul_ddd.var format : {char const*} = {"728"};

fnmul_ddd.disasm = {
  sink << "fnmul\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fnmul_sss( 0b00011110001[11] : rm[5] : 0b100010[6] : rn[5] : rd[5] );
fnmul_sss.var format : {char const*} = {"805"};

fnmul_sss.disasm = {
  sink << "fnmul\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op frecpe_dd( 0b0101111011100001110110[22] : rn[5] : rd[5] );
frecpe_dd.var format : {char const*} = {"2192"};

frecpe_dd.disasm = {
  sink << "frecpe\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frecpe_ss( 0b0101111010100001110110[22] : rn[5] : rd[5] );
frecpe_ss.var format : {char const*} = {"2278"};

frecpe_ss.disasm = {
  sink << "frecpe\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frecpe_v2d2d( 0b0100111011100001110110[22] : rn[5] : rd[5] );
frecpe_v2d2d.var format : {char const*} = {"2369"};

frecpe_v2d2d.disasm = {
  sink << "frecpe\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frecps_ddd( 0b01011110011[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frecps_ddd.var format : {char const*} = {"729"};

frecps_ddd.disasm = {
  sink << "frecps\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op frecps_sss( 0b01011110001[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frecps_sss.var format : {char const*} = {"806"};

frecps_sss.disasm = {
  sink << "frecps\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op frecps_v2dv2dv2d( 0b01001110011[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frecps_v2dv2dv2d.var format : {char const*} = {"923"};

frecps_v2dv2dv2d.disasm = {
  sink << "frecps\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op frecpx_dd( 0b0101111011100001111110[22] : rn[5] : rd[5] );
frecpx_dd.var format : {char const*} = {"2193"};

frecpx_dd.disasm = {
  sink << "frecpx\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frecpx_ss( 0b0101111010100001111110[22] : rn[5] : rd[5] );
frecpx_ss.var format : {char const*} = {"2279"};

frecpx_ss.disasm = {
  sink << "frecpx\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frinta_dd( 0b0001111001100110010000[22] : rn[5] : rd[5] );
frinta_dd.var format : {char const*} = {"2194"};

frinta_dd.disasm = {
  sink << "frinta\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frinta_ss( 0b0001111000100110010000[22] : rn[5] : rd[5] );
frinta_ss.var format : {char const*} = {"2280"};

frinta_ss.disasm = {
  sink << "frinta\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frinta_v2d2d( 0b0110111001100001100010[22] : rn[5] : rd[5] );
frinta_v2d2d.var format : {char const*} = {"2370"};

frinta_v2d2d.disasm = {
  sink << "frinta\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frinti_dd( 0b0001111001100111110000[22] : rn[5] : rd[5] );
frinti_dd.var format : {char const*} = {"2195"};

frinti_dd.disasm = {
  sink << "frinti\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frinti_ss( 0b0001111000100111110000[22] : rn[5] : rd[5] );
frinti_ss.var format : {char const*} = {"2281"};

frinti_ss.disasm = {
  sink << "frinti\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frinti_v2d2d( 0b0110111011100001100110[22] : rn[5] : rd[5] );
frinti_v2d2d.var format : {char const*} = {"2371"};

frinti_v2d2d.disasm = {
  sink << "frinti\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frintm_dd( 0b0001111001100101010000[22] : rn[5] : rd[5] );
frintm_dd.var format : {char const*} = {"2196"};

frintm_dd.disasm = {
  sink << "frintm\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frintm_ss( 0b0001111000100101010000[22] : rn[5] : rd[5] );
frintm_ss.var format : {char const*} = {"2282"};

frintm_ss.disasm = {
  sink << "frintm\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frintm_v2d2d( 0b0100111001100001100110[22] : rn[5] : rd[5] );
frintm_v2d2d.var format : {char const*} = {"2372"};

frintm_v2d2d.disasm = {
  sink << "frintm\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frintn_dd( 0b0001111001100100010000[22] : rn[5] : rd[5] );
frintn_dd.var format : {char const*} = {"2197"};

frintn_dd.disasm = {
  sink << "frintn\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frintn_ss( 0b0001111000100100010000[22] : rn[5] : rd[5] );
frintn_ss.var format : {char const*} = {"2283"};

frintn_ss.disasm = {
  sink << "frintn\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frintn_v2d2d( 0b0100111001100001100010[22] : rn[5] : rd[5] );
frintn_v2d2d.var format : {char const*} = {"2373"};

frintn_v2d2d.disasm = {
  sink << "frintn\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frintp_dd( 0b0001111001100100110000[22] : rn[5] : rd[5] );
frintp_dd.var format : {char const*} = {"2198"};

frintp_dd.disasm = {
  sink << "frintp\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frintp_ss( 0b0001111000100100110000[22] : rn[5] : rd[5] );
frintp_ss.var format : {char const*} = {"2284"};

frintp_ss.disasm = {
  sink << "frintp\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frintp_v2d2d( 0b0100111011100001100010[22] : rn[5] : rd[5] );
frintp_v2d2d.var format : {char const*} = {"2374"};

frintp_v2d2d.disasm = {
  sink << "frintp\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frintx_dd( 0b0001111001100111010000[22] : rn[5] : rd[5] );
frintx_dd.var format : {char const*} = {"2199"};

frintx_dd.disasm = {
  sink << "frintx\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frintx_ss( 0b0001111000100111010000[22] : rn[5] : rd[5] );
frintx_ss.var format : {char const*} = {"2285"};

frintx_ss.disasm = {
  sink << "frintx\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frintx_v2d2d( 0b0110111001100001100110[22] : rn[5] : rd[5] );
frintx_v2d2d.var format : {char const*} = {"2375"};

frintx_v2d2d.disasm = {
  sink << "frintx\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frintz_dd( 0b0001111001100101110000[22] : rn[5] : rd[5] );
frintz_dd.var format : {char const*} = {"2200"};

frintz_dd.disasm = {
  sink << "frintz\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frintz_ss( 0b0001111000100101110000[22] : rn[5] : rd[5] );
frintz_ss.var format : {char const*} = {"2286"};

frintz_ss.disasm = {
  sink << "frintz\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frintz_v2d2d( 0b0100111011100001100110[22] : rn[5] : rd[5] );
frintz_v2d2d.var format : {char const*} = {"2376"};

frintz_v2d2d.disasm = {
  sink << "frintz\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frsqrte_dd( 0b0111111011100001110110[22] : rn[5] : rd[5] );
frsqrte_dd.var format : {char const*} = {"2201"};

frsqrte_dd.disasm = {
  sink << "frsqrte\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op frsqrte_ss( 0b0111111010100001110110[22] : rn[5] : rd[5] );
frsqrte_ss.var format : {char const*} = {"2287"};

frsqrte_ss.disasm = {
  sink << "frsqrte\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op frsqrte_v2d2d( 0b0110111011100001110110[22] : rn[5] : rd[5] );
frsqrte_v2d2d.var format : {char const*} = {"2377"};

frsqrte_v2d2d.disasm = {
  sink << "frsqrte\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op frsqrts_ddd( 0b01011110111[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frsqrts_ddd.var format : {char const*} = {"730"};

frsqrts_ddd.disasm = {
  sink << "frsqrts\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op frsqrts_sss( 0b01011110101[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frsqrts_sss.var format : {char const*} = {"807"};

frsqrts_sss.disasm = {
  sink << "frsqrts\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op frsqrts_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frsqrts_v2dv2dv2d.var format : {char const*} = {"924"};

frsqrts_v2dv2dv2d.disasm = {
  sink << "frsqrts\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op fsqrt_dd( 0b0001111001100001110000[22] : rn[5] : rd[5] );
fsqrt_dd.var format : {char const*} = {"2202"};

fsqrt_dd.disasm = {
  sink << "fsqrt\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op fsqrt_ss( 0b0001111000100001110000[22] : rn[5] : rd[5] );
fsqrt_ss.var format : {char const*} = {"2288"};

fsqrt_ss.disasm = {
  sink << "fsqrt\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op fsqrt_v2d2d( 0b0110111011100001111110[22] : rn[5] : rd[5] );
fsqrt_v2d2d.var format : {char const*} = {"2378"};

fsqrt_v2d2d.disasm = {
  sink << "fsqrt\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op fsub_ddd( 0b00011110011[11] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
fsub_ddd.var format : {char const*} = {"731"};

fsub_ddd.disasm = {
  sink << "fsub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op fsub_sss( 0b00011110001[11] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
fsub_sss.var format : {char const*} = {"808"};

fsub_sss.disasm = {
  sink << "fsub\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op fsub_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fsub_v2dv2dv2d.var format : {char const*} = {"925"};

fsub_v2dv2dv2d.disasm = {
  sink << "fsub\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

/*******************************************************************
 * LDP (SIMD&FP)
 *
 * Load pair of SIMD&FP registers
 */

op ldp_so( 0b0010110[7] : am[2] : 1[1] : shl<2> sext imm[7] : rt2[5] : rn[5] : rt[5] );
ldp_so.var reject : {Reject} = {rt == rt2};

ldp_so.disasm = {
  sink << "ld" << (am ? "" : "n") << "p\t" << DisasmS(rt) << ", " << DisasmS(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

ldp_so.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U32 data0( cpu.MemRead32( addr + U64(0) ) ),
      data1( cpu.MemRead32( addr + U64(4) ) );
  cpu.SetVU32(rt,  data0);
  cpu.SetVU32(rt2, data1);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldp_do( 0b0110110[7] : am[2] : 1[1] : shl<3> sext imm[7] : rt2[5] : rn[5] : rt[5] );
ldp_do.var reject : {Reject} = {rt == rt2};

ldp_do.disasm = {
  sink << "ld" << (am ? "" : "n") << "p\t" << DisasmD(rt) << ", " << DisasmD(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

ldp_do.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.MemRead64( addr + U64(0) ) ),
      data1( cpu.MemRead64( addr + U64(8) ) );
  cpu.SetVU64(rt,  data0);
  cpu.SetVU64(rt2, data1);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldp_qo( 0b1010110[7] : am[2] : 1[1] : shl<4> sext imm[7] : rt2[5] : rn[5] : rt[5] );
ldp_qo.var reject : {Reject} = {rt == rt2};

ldp_qo.disasm = {
  sink << "ld" << (am ? "" : "n") << "p\t" << DisasmQ(rt) << ", " << DisasmQ(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

ldp_qo.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.MemRead64( addr + U64( 0) ) ),
      data1( cpu.MemRead64( addr + U64( 8) ) ),
      data2( cpu.MemRead64( addr + U64(16) ) ),
      data3( cpu.MemRead64( addr + U64(24) ) );
  cpu.SetVU64(rt,  0, data0);
  cpu.SetVU64(rt,  1, data1);
  cpu.SetVU64(rt2, 0, data2);
  cpu.SetVU64(rt2, 1, data3);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

/*
 * end of LDP (SIMD&FP)
 *******************************************************************/

/*******************************************************************
 * LDR (immediate, SIMD&FP)
 *
 * Load SIMD&FP register (immediate offset)
 */

op ldr_bxi( 0b00111100010[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
ldr_bxi.var reject : {Reject} = {am == 2};

ldr_bxi.disasm = {
  sink << "ld" << (am ? "" : "u") << "r\t" << DisasmB(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

ldr_bxi.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldr_buo( 0b0011110101[10] : imm[12] : rn[5] : rt[5] );
ldr_buo.var format : {char const*} = {"35"};

ldr_buo.disasm = {
  sink << "ldr\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

ldr_buo.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
};

op ldr_hxi( 0b01111100010[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
ldr_hxi.var reject : {Reject} = {am == 2};

ldr_hxi.disasm = {
  sink << "ld" << (am ? "" : "u") << "r\t" << DisasmH(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

ldr_hxi.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldr_huo( 0b0111110101[10] : shl<1> imm[12] : rn[5] : rt[5] );
ldr_huo.var format : {char const*} = {"47"};

ldr_huo.disasm = {
  sink << "ldr\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

ldr_huo.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
};

op ldr_sxi( 0b10111100010[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
ldr_sxi.var reject : {Reject} = {am == 2};

ldr_sxi.disasm = {
  sink << "ld" << (am ? "" : "u") << "r\t" << DisasmS(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

ldr_sxi.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldr_suo( 0b1011110101[10] : shl<2> imm[12] : rn[5] : rt[5] );
ldr_suo.var format : {char const*} = {"67"};

ldr_suo.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

ldr_suo.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_dxi( 0b11111100010[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
ldr_dxi.var reject : {Reject} = {am == 2};

ldr_dxi.disasm = {
  sink << "ld" << (am ? "" : "u") << "r\t" << DisasmD(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

ldr_dxi.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldr_duo( 0b1111110101[10] : shl<3> imm[12] : rn[5] : rt[5] );
ldr_duo.var format : {char const*} = {"45"};

ldr_duo.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

ldr_duo.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_qxi( 0b00111100110[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
ldr_qxi.var reject : {Reject} = {am == 2};

ldr_qxi.disasm = {
  sink << "ld" << (am ? "" : "u") << "r\t" << DisasmQ(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

ldr_qxi.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.MemRead64(addr) ), data1( cpu.MemRead64(addr+U64(8)) );
  cpu.SetVU64(rt, 0, data0);
  cpu.SetVU64(rt, 1, data1);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op ldr_quo( 0b0011110111[10] : shl<4> imm[12] : rn[5] : rt[5] );
ldr_quo.var format : {char const*} = {"57"};

ldr_quo.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

ldr_quo.execute = {
  /* XXX: handling of quad vector */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U64 data0( cpu.MemRead64(addr) ), data1( cpu.MemRead64(addr+U64(8)) );
  cpu.SetVU64(rt, 0, data0);
  cpu.SetVU64(rt, 1, data1);
};

/*
 * end of LDR (immediate, SIMD&FP)
 *******************************************************************/

/*******************************************************************
 * LDR (literal, SIMD&FP)
 *
 * Load SIMD&FP register (PC-relative literal)
 */

op ldr_slit( 0b00011100[8] : shl<2> sext imm[19] : rt[5] );
ldr_slit.var format : {char const*} = {"11"};

ldr_slit.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
};

ldr_slit.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetPC() + U64(imm) );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_dlit( 0b01011100[8] : shl<2> sext imm[19] : rt[5] );
ldr_dlit.var format : {char const*} = {"9"};

ldr_dlit.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
};

ldr_dlit.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetPC() + U64(imm) );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_qlit( 0b10011100[8] : shl<2> sext imm[19] : rt[5] );
ldr_qlit.var format : {char const*} = {"10"};

ldr_qlit.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
};

/*
 * end of LDR (literal, SIMD&FP)
 *******************************************************************/

/*******************************************************************
 * LDR (register, SIMD&FP)
 *
 * Load SIMD&FP register (register offset)
 */

op ldr_bxwu( 0b00111100011[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_bxwu.var shift : {uint8_t} = {s*0}, format : {char const*} = {"587"};

ldr_bxwu.disasm = {
  sink << "ldr\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_bxwu.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
};

op ldr_bxxu( 0b00111100011[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_bxxu.var format : {char const*} = {"703"}, shift : {uint8_t} = {s*0};

ldr_bxxu.disasm = {
  sink << "ldr\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

ldr_bxxu.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
};

op ldr_bxws( 0b00111100011[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_bxws.var shift : {uint8_t} = {s*0}, format : {char const*} = {"585"};

ldr_bxws.disasm = {
  sink << "ldr\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_bxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U8  U8;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
};

op ldr_bxxs( 0b00111100011[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_bxxs.var shift : {uint8_t} = {s*0}, format : {char const*} = {"589"};

ldr_bxxs.disasm = {
  sink << "ldr\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

ldr_bxxs.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::S64 S64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.MemRead8(addr) );
  cpu.SetVU8(rt, data);
};

op ldr_hxwu( 0b01111100011[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_hxwu.var shift : {uint8_t} = {s*1}, format : {char const*} = {"599"};

ldr_hxwu.disasm = {
  sink << "ldr\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_hxwu.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
};

op ldr_hxxu( 0b01111100011[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_hxxu.var format : {char const*} = {"762"}, shift : {uint8_t} = {s*1};

ldr_hxxu.disasm = {
  sink << "ldr\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

ldr_hxxu.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
};

op ldr_hxws( 0b01111100011[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_hxws.var shift : {uint8_t} = {s*1}, format : {char const*} = {"597"};

ldr_hxws.disasm = {
  sink << "ldr\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_hxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
};

op ldr_hxxs( 0b01111100011[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_hxxs.var shift : {uint8_t} = {s*1}, format : {char const*} = {"601"};

ldr_hxxs.disasm = {
  sink << "ldr\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

ldr_hxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.MemRead16(addr) );
  cpu.SetVU16(rt, data);
};

op ldr_sxwu( 0b10111100011[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_sxwu.var shift : {uint8_t} = {s*2}, format : {char const*} = {"611"};

ldr_sxwu.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_sxwu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_sxxu( 0b10111100011[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_sxxu.var format : {char const*} = {"819"}, shift : {uint8_t} = {s*2};

ldr_sxxu.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

ldr_sxxu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_sxws( 0b10111100011[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_sxws.var shift : {uint8_t} = {s*2}, format : {char const*} = {"609"};

ldr_sxws.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_sxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_sxxs( 0b10111100011[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_sxxs.var shift : {uint8_t} = {s*2}, format : {char const*} = {"613"};

ldr_sxxs.disasm = {
  sink << "ldr\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

ldr_sxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.MemRead32(addr) );
  cpu.SetVU32(rt, data);
};

op ldr_dxwu( 0b11111100011[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_dxwu.var shift : {uint8_t} = {s*3}, format : {char const*} = {"593"};

ldr_dxwu.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_dxwu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_dxxu( 0b11111100011[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_dxxu.var format : {char const*} = {"748"}, shift : {uint8_t} = {s*3};

ldr_dxxu.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

ldr_dxxu.execute = {
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_dxws( 0b11111100011[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_dxws.var shift : {uint8_t} = {s*3}, format : {char const*} = {"591"};

ldr_dxws.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

ldr_dxws.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_dxxs( 0b11111100011[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_dxxs.var shift : {uint8_t} = {s*3}, format : {char const*} = {"595"};

ldr_dxxs.disasm = {
  sink << "ldr\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

ldr_dxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.MemRead64(addr) );
  cpu.SetVU64(rt, data);
};

op ldr_qxwu( 0b00111100111[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_qxwu.var shift : {uint8_t} = {s*4}, format : {char const*} = {"605"};

ldr_qxwu.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

op ldr_qxxu( 0b00111100111[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_qxxu.var format : {char const*} = {"771"}, shift : {uint8_t} = {s*4};

ldr_qxxu.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

op ldr_qxws( 0b00111100111[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_qxws.var shift : {uint8_t} = {s*4}, format : {char const*} = {"603"};

ldr_qxws.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

op ldr_qxxs( 0b00111100111[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
ldr_qxxs.var shift : {uint8_t} = {s*4}, format : {char const*} = {"607"};

ldr_qxxs.disasm = {
  sink << "ldr\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

/*
 * end of LDR (register, SIMD&FP)
 *******************************************************************/

op mov_bvb( 0b01011110000[11] : index[4] : 0b1000001[7] : rn[5] : rd[5] );
mov_bvb.var format : {char const*} = {"1819"};

mov_bvb.disasm = {
  sink << "mov\t" << DisasmB(rd) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index);
};

op mov_dvd( 0b01011110000[11] : index[1] : 0b1000000001[10] : rn[5] : rd[5] );
mov_dvd.var format : {char const*} = {"2036"};

mov_dvd.disasm = {
  sink << "mov\t" << DisasmD(rd) << ", " << DisasmTV(rn,0,3) << DisasmSubscript(index);
};

op mov_hvh( 0b01011110000[11] : index[3] : 0b10000001[8] : rn[5] : rd[5] );
mov_hvh.var format : {char const*} = {"1923"};

mov_hvh.disasm = {
  sink << "mov\t" << DisasmH(rd) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index);
};

op mov_svs( 0b01011110000[11] : index[2] : 0b100000001[9] : rn[5] : rd[5] );
mov_svs.var format : {char const*} = {"2012"};

mov_svs.disasm = {
  sink << "mov\t" << DisasmS(rd) << ", " << DisasmTV(rn,0,2) << DisasmSubscript(index);
};

op mov_vbii( 0b01101110000[11] : index1[4] : 0b10[2] : index2[4] : 0b1[1] : rn[5] : rd[5] );
mov_vbii.var format : {char const*} = {"439"};

mov_vbii.disasm = {
  sink << "mov\t" << DisasmTV(rd,0,0) << DisasmSubscript(index1) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index2);
};

op mov_vdii( 0b01101110000[11] : index1[1] : 0b10000[5] : index2[1] : ?[3] : 0b1[1] : rn[5] : rd[5] );
mov_vdii.var format : {char const*} = {"1785"};

mov_vdii.disasm = {
  sink << "mov\t" << DisasmTV(rd,0,3) << DisasmSubscript(index1) << ", " << DisasmTV(rn,0,3) << DisasmSubscript(index2);
};

op mov_vhii( 0b01101110000[11] : index1[3] : 0b100[3] : index2[3] : ?[1] : 0b1[1] : rn[5] : rd[5] );
mov_vhii.var format : {char const*} = {"526"};

mov_vhii.disasm = {
  sink << "mov\t" << DisasmTV(rd,0,1) << DisasmSubscript(index1) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index2);
};

op mov_vsii( 0b01101110000[11] : index1[2] : 0b1000[4] : index2[2] : ?[2] : 0b1[1] : rn[5] : rd[5] );
mov_vsii.var format : {char const*} = {"686"};

mov_vsii.disasm = {
  sink << "mov\t" << DisasmTV(rd,0,2) << DisasmSubscript(index1) << ", " << DisasmTV(rn,0,2) << DisasmSubscript(index2);
};

/*******************************************************************
 * INS (general)
 *
 * Insert vector element from general-purpose register
 */

op ins_vbw( 0b01001110000[11] : index[4] : 0b1000111[7] : rn[5] : rd[5] );
ins_vbw.var format : {char const*} = {"1824"};

ins_vbw.disasm = {
  sink << "ins\t" << DisasmTV(rd,0,0) << DisasmSubscript(index) << ", " << DisasmGZWR(rn);
};

ins_vbw.execute = {
  cpu.SetVU8(rd,index,typename ARCH::U8(cpu.GetGZR(rn)));
};

op ins_vhw( 0b01001110000[11] : index[3] : 0b10000111[8] : rn[5] : rd[5] );
ins_vhw.var format : {char const*} = {"1928"};

ins_vhw.disasm = {
  sink << "ins\t" << DisasmTV(rd,0,1) << DisasmSubscript(index) << ", " << DisasmGZWR(rn);
};

ins_vhw.execute = {
  cpu.SetVU16(rd,index,typename ARCH::U16(cpu.GetGZR(rn)));
};

op ins_vsw( 0b01001110000[11] : index[2] : 0b100000111[9] : rn[5] : rd[5] );
ins_vsw.var format : {char const*} = {"2017"};

ins_vsw.disasm = {
  sink << "ins\t" << DisasmTV(rd,0,2) << DisasmSubscript(index) << ", " << DisasmGZWR(rn);
};

ins_vsw.execute = {
  cpu.SetVU32(rd,index,typename ARCH::U32(cpu.GetGZR(rn)));
};

op ins_vdx( 0b01001110000[11] : index[1] : 0b1000000111[10] : rn[5] : rd[5] );
ins_vdx.var format : {char const*} = {"2039"};

ins_vdx.disasm = {
  sink << "ins\t" << DisasmTV(rd,0,3) << DisasmSubscript(index) << ", " << DisasmGZXR(rn);
};

ins_vdx.execute = {
  cpu.SetVU64(rd,index,cpu.GetGZR(rn));
};

/*
 * end of INS (general)
 *******************************************************************/

op movi_di( 0b0010111100000[13] : a[1] : b[1] : c[1] : 0b111001[6] : d[1] : e[1] : f[1] : g[1] : h[1] : rd[5] );
movi_di.var imm : {uint64_t} = {((uint64_t(a)<<56)|(uint64_t(b)<<48)|(uint64_t(c)<<40)|(uint64_t(d)<<32)|(uint64_t(e)<<24)|(uint64_t(f)<<16)|(uint64_t(g)<<8)|(uint64_t(h)<<0))*0xff}, format : {char const*} = {"1941"};

movi_di.disasm = {
  sink << "movi\t" << DisasmD(rd) << ", " << DisasmI(imm,16);
};

op movi_v2di( 0b0110111100000[13] : a[1] : b[1] : c[1] : 0b111001[6] : d[1] : e[1] : f[1] : g[1] : h[1] : rd[5] );
movi_v2di.var imm : {uint64_t} = {((uint64_t(a)<<56)|(uint64_t(b)<<48)|(uint64_t(c)<<40)|(uint64_t(d)<<32)|(uint64_t(e)<<24)|(uint64_t(f)<<16)|(uint64_t(g)<<8)|(uint64_t(h)<<0))*0xff}, format : {char const*} = {"1965"};

movi_v2di.disasm = {
  sink << "movi\t" << DisasmTV(rd,2,3) << ", " << DisasmI(imm,16);
};

op neg_dd( 0b0111111011100000101110[22] : rn[5] : rd[5] );
neg_dd.var format : {char const*} = {"2203"};

neg_dd.disasm = {
  sink << "neg\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op neg_v2d2d( 0b0110111011100000101110[22] : rn[5] : rd[5] );
neg_v2d2d.var format : {char const*} = {"2379"};

neg_v2d2d.disasm = {
  sink << "neg\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op pmull( 0b00001110111[11] : rm[5] : 0b111000[6] : rn[5] : rd[5] );
pmull.var format : {char const*} = {"892"};

pmull.disasm = {
  sink << "pmull\t" << DisasmTV(rd,1,4) << ", " << DisasmTV(rn,1,3) << ", " << DisasmTV(rm,1,3);
};

op pmull2( 0b01001110111[11] : rm[5] : 0b111000[6] : rn[5] : rd[5] );
pmull2.var format : {char const*} = {"893"};

pmull2.disasm = {
  sink << "pmull2\t" << DisasmTV(rd,1,4) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op pmull2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b111000[6] : rn[5] : rd[5] );
pmull2_v8hv16bv16b.var format : {char const*} = {"1366"};

pmull2_v8hv16bv16b.disasm = {
  sink << "pmull2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op pmull_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b111000[6] : rn[5] : rd[5] );
pmull_v8hv8bv8b.var format : {char const*} = {"1385"};

pmull_v8hv8bv8b.disasm = {
  sink << "pmull\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op raddhn2_v16bv8hv8h( 0b01101110001[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn2_v16bv8hv8h.var format : {char const*} = {"881"};

raddhn2_v16bv8hv8h.disasm = {
  sink << "raddhn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op raddhn2_v4sv2dv2d( 0b01101110101[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn2_v4sv2dv2d.var format : {char const*} = {"1158"};

raddhn2_v4sv2dv2d.disasm = {
  sink << "raddhn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op raddhn2_v8hv4sv4s( 0b01101110011[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn2_v8hv4sv4s.var format : {char const*} = {"1382"};

raddhn2_v8hv4sv4s.disasm = {
  sink << "raddhn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op raddhn_v2sv2dv2d( 0b00101110101[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn_v2sv2dv2d.var format : {char const*} = {"1000"};

raddhn_v2sv2dv2d.disasm = {
  sink << "raddhn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op raddhn_v4hv4sv4s( 0b00101110011[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn_v4hv4sv4s.var format : {char const*} = {"1146"};

raddhn_v4hv4sv4s.disasm = {
  sink << "raddhn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op raddhn_v8bv8hv8h( 0b00101110001[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
raddhn_v8bv8hv8h.var format : {char const*} = {"1355"};

raddhn_v8bv8hv8h.disasm = {
  sink << "raddhn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op rshrn2_v16b8hi( 0b0100111100001[13] : lro[3] : 0b100011[6] : rn[5] : rd[5] );
rshrn2_v16b8hi.var format : {char const*} = {"1957"}, shift : {unsigned} = {8 - lro};

rshrn2_v16b8hi.disasm = {
  sink << "rshrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op rshrn2_v4s2di( 0b01001111001[11] : lro[5] : 0b100011[6] : rn[5] : rd[5] );
rshrn2_v4s2di.var format : {char const*} = {"1149"}, shift : {unsigned} = {32 - lro};

rshrn2_v4s2di.disasm = {
  sink << "rshrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op rshrn2_v8h4si( 0b010011110001[12] : lro[4] : 0b100011[6] : rn[5] : rd[5] );
rshrn2_v8h4si.var format : {char const*} = {"1863"}, shift : {unsigned} = {16 - lro};

rshrn2_v8h4si.disasm = {
  sink << "rshrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op rshrn_v2s2di( 0b00001111001[11] : lro[5] : 0b100011[6] : rn[5] : rd[5] );
rshrn_v2s2di.var format : {char const*} = {"991"}, shift : {unsigned} = {32 - lro};

rshrn_v2s2di.disasm = {
  sink << "rshrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op rshrn_v4h4si( 0b000011110001[12] : lro[4] : 0b100011[6] : rn[5] : rd[5] );
rshrn_v4h4si.var format : {char const*} = {"1851"}, shift : {unsigned} = {16 - lro};

rshrn_v4h4si.disasm = {
  sink << "rshrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op rshrn_v8b8hi( 0b0000111100001[13] : lro[3] : 0b100011[6] : rn[5] : rd[5] );
rshrn_v8b8hi.var format : {char const*} = {"1984"}, shift : {unsigned} = {8 - lro};

rshrn_v8b8hi.disasm = {
  sink << "rshrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op rsubhn2_v16bv8hv8h( 0b01101110001[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn2_v16bv8hv8h.var format : {char const*} = {"882"};

rsubhn2_v16bv8hv8h.disasm = {
  sink << "rsubhn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op rsubhn2_v4sv2dv2d( 0b01101110101[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn2_v4sv2dv2d.var format : {char const*} = {"1159"};

rsubhn2_v4sv2dv2d.disasm = {
  sink << "rsubhn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op rsubhn2_v8hv4sv4s( 0b01101110011[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn2_v8hv4sv4s.var format : {char const*} = {"1383"};

rsubhn2_v8hv4sv4s.disasm = {
  sink << "rsubhn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op rsubhn_v2sv2dv2d( 0b00101110101[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn_v2sv2dv2d.var format : {char const*} = {"1001"};

rsubhn_v2sv2dv2d.disasm = {
  sink << "rsubhn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op rsubhn_v4hv4sv4s( 0b00101110011[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn_v4hv4sv4s.var format : {char const*} = {"1147"};

rsubhn_v4hv4sv4s.disasm = {
  sink << "rsubhn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op rsubhn_v8bv8hv8h( 0b00101110001[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
rsubhn_v8bv8hv8h.var format : {char const*} = {"1356"};

rsubhn_v8bv8hv8h.disasm = {
  sink << "rsubhn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sabal2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal2_v2dv4sv4s.var format : {char const*} = {"974"};

sabal2_v2dv4sv4s.disasm = {
  sink << "sabal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sabal2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal2_v4sv8hv8h.var format : {char const*} = {"1280"};

sabal2_v4sv8hv8h.disasm = {
  sink << "sabal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sabal2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal2_v8hv16bv16b.var format : {char const*} = {"1367"};

sabal2_v8hv16bv16b.disasm = {
  sink << "sabal2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op sabal_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal_v2dv2sv2s.var format : {char const*} = {"955"};

sabal_v2dv2sv2s.disasm = {
  sink << "sabal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op sabal_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal_v4sv4hv4h.var format : {char const*} = {"1161"};

sabal_v4sv4hv4h.disasm = {
  sink << "sabal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op sabal_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sabal_v8hv8bv8b.var format : {char const*} = {"1386"};

sabal_v8hv8bv8b.disasm = {
  sink << "sabal\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op sabdl2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl2_v2dv4sv4s.var format : {char const*} = {"975"};

sabdl2_v2dv4sv4s.disasm = {
  sink << "sabdl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sabdl2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl2_v4sv8hv8h.var format : {char const*} = {"1281"};

sabdl2_v4sv8hv8h.disasm = {
  sink << "sabdl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sabdl2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl2_v8hv16bv16b.var format : {char const*} = {"1368"};

sabdl2_v8hv16bv16b.disasm = {
  sink << "sabdl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op sabdl_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl_v2dv2sv2s.var format : {char const*} = {"956"};

sabdl_v2dv2sv2s.disasm = {
  sink << "sabdl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op sabdl_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl_v4sv4hv4h.var format : {char const*} = {"1162"};

sabdl_v4sv4hv4h.disasm = {
  sink << "sabdl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op sabdl_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
sabdl_v8hv8bv8b.var format : {char const*} = {"1387"};

sabdl_v8hv8bv8b.disasm = {
  sink << "sabdl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op saddl2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl2_v2dv4sv4s.var format : {char const*} = {"976"};

saddl2_v2dv4sv4s.disasm = {
  sink << "saddl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op saddl2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl2_v4sv8hv8h.var format : {char const*} = {"1282"};

saddl2_v4sv8hv8h.disasm = {
  sink << "saddl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op saddl2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl2_v8hv16bv16b.var format : {char const*} = {"1369"};

saddl2_v8hv16bv16b.disasm = {
  sink << "saddl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op saddl_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl_v2dv2sv2s.var format : {char const*} = {"957"};

saddl_v2dv2sv2s.disasm = {
  sink << "saddl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op saddl_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl_v4sv4hv4h.var format : {char const*} = {"1163"};

saddl_v4sv4hv4h.disasm = {
  sink << "saddl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op saddl_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
saddl_v8hv8bv8b.var format : {char const*} = {"1388"};

saddl_v8hv8bv8b.disasm = {
  sink << "saddl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op saddlv_dv4s( 0b0100111010110000001110[22] : rn[5] : rd[5] );
saddlv_dv4s.var format : {char const*} = {"2228"};

saddlv_dv4s.disasm = {
  sink << "saddlv\t" << DisasmD(rd) << ", " << DisasmTV(rn,4,2);
};

op saddw2_v2dv2dv4s( 0b01001110101[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw2_v2dv2dv4s.var format : {char const*} = {"949"};

saddw2_v2dv2dv4s.disasm = {
  sink << "saddw2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,4,2);
};

op saddw2_v4sv4sv8h( 0b01001110011[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw2_v4sv4sv8h.var format : {char const*} = {"1276"};

saddw2_v4sv4sv8h.disasm = {
  sink << "saddw2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,8,1);
};

op saddw2_v8hv8hv16b( 0b01001110001[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw2_v8hv8hv16b.var format : {char const*} = {"1400"};

saddw2_v8hv8hv16b.disasm = {
  sink << "saddw2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,16,0);
};

op saddw_v2dv2dv2s( 0b00001110101[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw_v2dv2dv2s.var format : {char const*} = {"945"};

saddw_v2dv2dv2s.disasm = {
  sink << "saddw\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,2);
};

op saddw_v4sv4sv4h( 0b00001110011[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw_v4sv4sv4h.var format : {char const*} = {"1196"};

saddw_v4sv4sv4h.disasm = {
  sink << "saddw\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,1);
};

op saddw_v8hv8hv8b( 0b00001110001[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
saddw_v8hv8hv8b.var format : {char const*} = {"1404"};

saddw_v8hv8hv8b.disasm = {
  sink << "saddw\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,0);
};

op scvtf_dd( 0b0101111001100001110110[22] : rn[5] : rd[5] );
scvtf_dd.var format : {char const*} = {"2204"};

scvtf_dd.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op scvtf_ddi( 0b0101111101[10] : lro[6] : 0b111001[6] : rn[5] : rd[5] );
scvtf_ddi.var format : {char const*} = {"537"}, shift : {unsigned} = {64 - lro};

scvtf_ddi.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op scvtf_dw( 0b0001111001100010000000[22] : rn[5] : rd[5] );
scvtf_dw.var format : {char const*} = {"2231"};

scvtf_dw.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmGZWR(rn);
};

op scvtf_dwi( 0b00011110010000101[17] : scale[5] : rn[5] : rd[5] );
scvtf_dwi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1795"};

scvtf_dwi.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(fbits);
};

op scvtf_dx( 0b1001111001100010000000[22] : rn[5] : rd[5] );
scvtf_dx.var format : {char const*} = {"2234"};

scvtf_dx.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmGZXR(rn);
};

op scvtf_dxi( 0b1001111001000010[16] : scale[6] : rn[5] : rd[5] );
scvtf_dxi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"687"};

scvtf_dxi.disasm = {
  sink << "scvtf\t" << DisasmD(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(fbits);
};

op scvtf_ss( 0b0101111000100001110110[22] : rn[5] : rd[5] );
scvtf_ss.var format : {char const*} = {"2289"};

scvtf_ss.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op scvtf_ssi( 0b01011111001[11] : lro[5] : 0b111001[6] : rn[5] : rd[5] );
scvtf_ssi.var format : {char const*} = {"786"}, shift : {unsigned} = {32 - lro};

scvtf_ssi.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op scvtf_sw( 0b0001111000100010000000[22] : rn[5] : rd[5] );
scvtf_sw.var format : {char const*} = {"2320"};

scvtf_sw.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmGZWR(rn);
};

op scvtf_swi( 0b00011110000000101[17] : scale[5] : rn[5] : rd[5] );
scvtf_swi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1797"};

scvtf_swi.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(fbits);
};

op scvtf_sx( 0b1001111000100010000000[22] : rn[5] : rd[5] );
scvtf_sx.var format : {char const*} = {"2323"};

scvtf_sx.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmGZXR(rn);
};

op scvtf_sxi( 0b1001111000000010[16] : scale[6] : rn[5] : rd[5] );
scvtf_sxi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"689"};

scvtf_sxi.disasm = {
  sink << "scvtf\t" << DisasmS(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(fbits);
};

op scvtf_v2d2d( 0b0100111001100001110110[22] : rn[5] : rd[5] );
scvtf_v2d2d.var format : {char const*} = {"2380"};

scvtf_v2d2d.disasm = {
  sink << "scvtf\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op scvtf_v2d2di( 0b0100111101[10] : lro[6] : 0b111001[6] : rn[5] : rd[5] );
scvtf_v2d2di.var format : {char const*} = {"555"}, shift : {unsigned} = {64 - lro};

scvtf_v2d2di.disasm = {
  sink << "scvtf\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sha1c( 0b01011110000[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
sha1c.var format : {char const*} = {"768"};

sha1c.disasm = {
  sink << "sha1c\t" << DisasmQ(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,4,2);
};

op sha1h_ss( 0b0101111000101000000010[22] : rn[5] : rd[5] );
sha1h_ss.var format : {char const*} = {"2290"};

sha1h_ss.disasm = {
  sink << "sha1h\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op sha1m( 0b01011110000[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
sha1m.var format : {char const*} = {"769"};

sha1m.disasm = {
  sink << "sha1m\t" << DisasmQ(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,4,2);
};

op sha1p( 0b01011110000[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
sha1p.var format : {char const*} = {"770"};

sha1p.disasm = {
  sink << "sha1p\t" << DisasmQ(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,4,2);
};

op sha1su0_v4sv4sv4s( 0b01011110000[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
sha1su0_v4sv4sv4s.var format : {char const*} = {"1237"};

sha1su0_v4sv4sv4s.disasm = {
  sink << "sha1su0\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sha1su1_v4s4s( 0b0101111000101000000110[22] : rn[5] : rd[5] );
sha1su1_v4s4s.var format : {char const*} = {"2519"};

sha1su1_v4s4s.disasm = {
  sink << "sha1su1\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2);
};

op sha256h( 0b01011110000[11] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
sha256h.var format : {char const*} = {"766"};

sha256h.disasm = {
  sink << "sha256h\t" << DisasmQ(rd) << ", " << DisasmQ(rn) << ", " << DisasmTV(rm,4,2);
};

op sha256h2( 0b01011110000[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
sha256h2.var format : {char const*} = {"767"};

sha256h2.disasm = {
  sink << "sha256h2\t" << DisasmQ(rd) << ", " << DisasmQ(rn) << ", " << DisasmTV(rm,4,2);
};

op sha256su0_v4s4s( 0b0101111000101000001010[22] : rn[5] : rd[5] );
sha256su0_v4s4s.var format : {char const*} = {"2520"};

sha256su0_v4s4s.disasm = {
  sink << "sha256su0\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2);
};

op sha256su1_v4sv4sv4s( 0b01011110000[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
sha256su1_v4sv4sv4s.var format : {char const*} = {"1238"};

sha256su1_v4sv4sv4s.disasm = {
  sink << "sha256su1\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op shl_ddi( 0b0101111101[10] : shift[6] : 0b010101[6] : rn[5] : rd[5] );
shl_ddi.var format : {char const*} = {"538"};

shl_ddi.disasm = {
  sink << "shl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op shl_v2d2di( 0b0100111101[10] : imm[6] : 0b010101[6] : rn[5] : rd[5] );
shl_v2d2di.var format : {char const*} = {"556"};

shl_v2d2di.disasm = {
  sink << "shl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(imm);
};

op shll2_v2d4s( 0b0110111010100001001110[22] : rn[5] : rd[5] );
shll2_v2d4s.var format : {char const*} = {"2403"};

shll2_v2d4s.disasm = {
  sink << "shll2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", #32";
};

op shll2_v4s8h( 0b0110111001100001001110[22] : rn[5] : rd[5] );
shll2_v4s8h.var format : {char const*} = {"2543"};

shll2_v4s8h.disasm = {
  sink << "shll2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", #16";
};

op shll2_v8h16b( 0b0110111000100001001110[22] : rn[5] : rd[5] );
shll2_v8h16b.var format : {char const*} = {"2571"};

shll2_v8h16b.disasm = {
  sink << "shll2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", #8";
};

op shll_v2d2s( 0b0010111010100001001110[22] : rn[5] : rd[5] );
shll_v2d2s.var format : {char const*} = {"2397"};

shll_v2d2s.disasm = {
  sink << "shll\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", #32";
};

op shll_v4s4h( 0b0010111001100001001110[22] : rn[5] : rd[5] );
shll_v4s4h.var format : {char const*} = {"2490"};

shll_v4s4h.disasm = {
  sink << "shll\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", #16";
};

op shll_v8h8b( 0b0010111000100001001110[22] : rn[5] : rd[5] );
shll_v8h8b.var format : {char const*} = {"2576"};

shll_v8h8b.disasm = {
  sink << "shll\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", #8";
};

op shrn2_v16b8hi( 0b0100111100001[13] : lro[3] : 0b100001[6] : rn[5] : rd[5] );
shrn2_v16b8hi.var format : {char const*} = {"1958"}, shift : {unsigned} = {8 - lro};

shrn2_v16b8hi.disasm = {
  sink << "shrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op shrn2_v4s2di( 0b01001111001[11] : lro[5] : 0b100001[6] : rn[5] : rd[5] );
shrn2_v4s2di.var format : {char const*} = {"1150"}, shift : {unsigned} = {32 - lro};

shrn2_v4s2di.disasm = {
  sink << "shrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op shrn2_v8h4si( 0b010011110001[12] : lro[4] : 0b100001[6] : rn[5] : rd[5] );
shrn2_v8h4si.var format : {char const*} = {"1864"}, shift : {unsigned} = {16 - lro};

shrn2_v8h4si.disasm = {
  sink << "shrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op shrn_v2s2di( 0b00001111001[11] : lro[5] : 0b100001[6] : rn[5] : rd[5] );
shrn_v2s2di.var format : {char const*} = {"992"}, shift : {unsigned} = {32 - lro};

shrn_v2s2di.disasm = {
  sink << "shrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op shrn_v4h4si( 0b000011110001[12] : lro[4] : 0b100001[6] : rn[5] : rd[5] );
shrn_v4h4si.var format : {char const*} = {"1852"}, shift : {unsigned} = {16 - lro};

shrn_v4h4si.disasm = {
  sink << "shrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op shrn_v8b8hi( 0b0000111100001[13] : lro[3] : 0b100001[6] : rn[5] : rd[5] );
shrn_v8b8hi.var format : {char const*} = {"1985"}, shift : {unsigned} = {8 - lro};

shrn_v8b8hi.disasm = {
  sink << "shrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sli_ddi( 0b0111111101[10] : shift[6] : 0b010101[6] : rn[5] : rd[5] );
sli_ddi.var format : {char const*} = {"539"};

sli_ddi.disasm = {
  sink << "sli\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sli_v2d2di( 0b0110111101[10] : imm[6] : 0b010101[6] : rn[5] : rd[5] );
sli_v2d2di.var format : {char const*} = {"557"};

sli_v2d2di.disasm = {
  sink << "sli\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(imm);
};

op smaxv_sv4s( 0b0100111010110000101010[22] : rn[5] : rd[5] );
smaxv_sv4s.var format : {char const*} = {"2313"};

smaxv_sv4s.disasm = {
  sink << "smaxv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op sminv_sv4s( 0b0100111010110001101010[22] : rn[5] : rd[5] );
sminv_sv4s.var format : {char const*} = {"2314"};

sminv_sv4s.disasm = {
  sink << "sminv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op smlal2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal2_v2dv4sv4s.var format : {char const*} = {"977"};

smlal2_v2dv4sv4s.disasm = {
  sink << "smlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op smlal2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b0010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlal2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"471"};

smlal2_v2dv4svsi.disasm = {
  sink << "smlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smlal2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal2_v4sv8hv8h.var format : {char const*} = {"1283"};

smlal2_v4sv8hv8h.disasm = {
  sink << "smlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op smlal2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b0010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlal2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"512"};

smlal2_v4sv8hvhi.disasm = {
  sink << "smlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smlal2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal2_v8hv16bv16b.var format : {char const*} = {"1370"};

smlal2_v8hv16bv16b.disasm = {
  sink << "smlal2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op smlal_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal_v2dv2sv2s.var format : {char const*} = {"958"};

smlal_v2dv2sv2s.disasm = {
  sink << "smlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op smlal_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b0010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlal_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"462"};

smlal_v2dv2svsi.disasm = {
  sink << "smlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smlal_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal_v4sv4hv4h.var format : {char const*} = {"1164"};

smlal_v4sv4hv4h.disasm = {
  sink << "smlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op smlal_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b0010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlal_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"494"};

smlal_v4sv4hvhi.disasm = {
  sink << "smlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smlal_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
smlal_v8hv8bv8b.var format : {char const*} = {"1389"};

smlal_v8hv8bv8b.disasm = {
  sink << "smlal\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op smlsl2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl2_v2dv4sv4s.var format : {char const*} = {"978"};

smlsl2_v2dv4sv4s.disasm = {
  sink << "smlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op smlsl2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b0110[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlsl2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"472"};

smlsl2_v2dv4svsi.disasm = {
  sink << "smlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smlsl2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl2_v4sv8hv8h.var format : {char const*} = {"1284"};

smlsl2_v4sv8hv8h.disasm = {
  sink << "smlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op smlsl2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b0110[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlsl2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"513"};

smlsl2_v4sv8hvhi.disasm = {
  sink << "smlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smlsl2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl2_v8hv16bv16b.var format : {char const*} = {"1371"};

smlsl2_v8hv16bv16b.disasm = {
  sink << "smlsl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op smlsl_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl_v2dv2sv2s.var format : {char const*} = {"959"};

smlsl_v2dv2sv2s.disasm = {
  sink << "smlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op smlsl_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b0110[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlsl_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"463"};

smlsl_v2dv2svsi.disasm = {
  sink << "smlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smlsl_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl_v4sv4hv4h.var format : {char const*} = {"1165"};

smlsl_v4sv4hv4h.disasm = {
  sink << "smlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op smlsl_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b0110[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smlsl_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"495"};

smlsl_v4sv4hvhi.disasm = {
  sink << "smlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smlsl_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
smlsl_v8hv8bv8b.var format : {char const*} = {"1390"};

smlsl_v8hv8bv8b.disasm = {
  sink << "smlsl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

/*******************************************************************
 * SMOV
 *
 * Signed move vector element to general-purpose register
 */

op smov_wvb( 0b00001110000[11] : index[4] : 0b1001011[7] : rn[5] : rd[5] );
smov_wvb.var format : {char const*} = {"1825"};

smov_wvb.disasm = {
  sink << "smov\t" << DisasmGZWR(rd) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index);
};

smov_wvb.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::S32 S32;
  
  cpu.SetGZR(rd, U32(S32(cpu.GetVS8(rn,index))));
};

op smov_wvh( 0b00001110000[11] : index[3] : 0b10001011[8] : rn[5] : rd[5] );
smov_wvh.var format : {char const*} = {"1929"};

smov_wvh.disasm = {
  sink << "smov\t" << DisasmGZWR(rd) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index);
};

smov_wvh.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::S32 S32;
  
  cpu.SetGZR(rd, U32(S32(cpu.GetVS16(rn,index))));
};

op smov_xvb( 0b01001110000[11] : index[4] : 0b1001011[7] : rn[5] : rd[5] );
smov_xvb.var format : {char const*} = {"1827"};

smov_xvb.disasm = {
  sink << "smov\t" << DisasmGZXR(rd) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index);
};

smov_xvb.execute = {
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::S64 S64;
  
  cpu.SetGZR(rd, U64(S64(cpu.GetVS8(rn,index))));
};

op smov_xvh( 0b01001110000[11] : index[3] : 0b10001011[8] : rn[5] : rd[5] );
smov_xvh.var format : {char const*} = {"1931"};

smov_xvh.disasm = {
  sink << "smov\t" << DisasmGZXR(rd) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index);
};

smov_xvh.execute = {
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::S64 S64;
  
  cpu.SetGZR(rd, U64(S64(cpu.GetVS16(rn,index))));
};

op smov_xvs( 0b01001110000[11] : index[2] : 0b100001011[9] : rn[5] : rd[5] );
smov_xvs.var format : {char const*} = {"2019"};

smov_xvs.disasm = {
  sink << "smov\t" << DisasmGZXR(rd) << ", " << DisasmTV(rn,0,2) << DisasmSubscript(index);
};

smov_xvs.execute = {
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::S64 S64;
  
  cpu.SetGZR(rd, U64(S64(cpu.GetVS32(rn,index))));
};

/*
 * end of SMOV
 *******************************************************************/

op smull2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull2_v2dv4sv4s.var format : {char const*} = {"979"};

smull2_v2dv4sv4s.disasm = {
  sink << "smull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op smull2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b1010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smull2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"473"};

smull2_v2dv4svsi.disasm = {
  sink << "smull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smull2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull2_v4sv8hv8h.var format : {char const*} = {"1285"};

smull2_v4sv8hv8h.disasm = {
  sink << "smull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op smull2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b1010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smull2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"514"};

smull2_v4sv8hvhi.disasm = {
  sink << "smull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smull2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull2_v8hv16bv16b.var format : {char const*} = {"1372"};

smull2_v8hv16bv16b.disasm = {
  sink << "smull2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op smull_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull_v2dv2sv2s.var format : {char const*} = {"960"};

smull_v2dv2sv2s.disasm = {
  sink << "smull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op smull_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b1010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
smull_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"464"};

smull_v2dv2svsi.disasm = {
  sink << "smull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op smull_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull_v4sv4hv4h.var format : {char const*} = {"1166"};

smull_v4sv4hv4h.disasm = {
  sink << "smull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op smull_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b1010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
smull_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"496"};

smull_v4sv4hvhi.disasm = {
  sink << "smull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op smull_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
smull_v8hv8bv8b.var format : {char const*} = {"1391"};

smull_v8hv8bv8b.disasm = {
  sink << "smull\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op sqabs_bb( 0b0101111000100000011110[22] : rn[5] : rd[5] );
sqabs_bb.var format : {char const*} = {"2161"};

sqabs_bb.disasm = {
  sink << "sqabs\t" << DisasmB(rd) << ", " << DisasmB(rn);
};

op sqabs_dd( 0b0101111011100000011110[22] : rn[5] : rd[5] );
sqabs_dd.var format : {char const*} = {"2205"};

sqabs_dd.disasm = {
  sink << "sqabs\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op sqabs_hh( 0b0101111001100000011110[22] : rn[5] : rd[5] );
sqabs_hh.var format : {char const*} = {"2237"};

sqabs_hh.disasm = {
  sink << "sqabs\t" << DisasmH(rd) << ", " << DisasmH(rn);
};

op sqabs_ss( 0b0101111010100000011110[22] : rn[5] : rd[5] );
sqabs_ss.var format : {char const*} = {"2291"};

sqabs_ss.disasm = {
  sink << "sqabs\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op sqabs_v2d2d( 0b0100111011100000011110[22] : rn[5] : rd[5] );
sqabs_v2d2d.var format : {char const*} = {"2381"};

sqabs_v2d2d.disasm = {
  sink << "sqabs\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op sqadd_bbb( 0b01011110001[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_bbb.var format : {char const*} = {"695"};

sqadd_bbb.disasm = {
  sink << "sqadd\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op sqadd_ddd( 0b01011110111[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_ddd.var format : {char const*} = {"732"};

sqadd_ddd.disasm = {
  sink << "sqadd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sqadd_hhh( 0b01011110011[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_hhh.var format : {char const*} = {"752"};

sqadd_hhh.disasm = {
  sink << "sqadd\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqadd_sss( 0b01011110101[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_sss.var format : {char const*} = {"809"};

sqadd_sss.disasm = {
  sink << "sqadd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqadd_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_v2dv2dv2d.var format : {char const*} = {"926"};

sqadd_v2dv2dv2d.disasm = {
  sink << "sqadd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op sqdmlal2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal2_v2dv4sv4s.var format : {char const*} = {"980"};

sqdmlal2_v2dv4sv4s.disasm = {
  sink << "sqdmlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sqdmlal2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b0011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"474"};

sqdmlal2_v2dv4svsi.disasm = {
  sink << "sqdmlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlal2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal2_v4sv8hv8h.var format : {char const*} = {"1286"};

sqdmlal2_v4sv8hv8h.disasm = {
  sink << "sqdmlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sqdmlal2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b0011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"515"};

sqdmlal2_v4sv8hvhi.disasm = {
  sink << "sqdmlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmlal_dss( 0b01011110101[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal_dss.var format : {char const*} = {"745"};

sqdmlal_dss.disasm = {
  sink << "sqdmlal\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqdmlal_dsvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b0011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal_dsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"448"};

sqdmlal_dsvsi.disasm = {
  sink << "sqdmlal\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlal_shh( 0b01011110011[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal_shh.var format : {char const*} = {"781"};

sqdmlal_shh.disasm = {
  sink << "sqdmlal\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqdmlal_shvhi( 0b0101111101[10] : index0[2] : rm[4] : 0b0011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal_shvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"453"};

sqdmlal_shvhi.disasm = {
  sink << "sqdmlal\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmlal_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal_v2dv2sv2s.var format : {char const*} = {"961"};

sqdmlal_v2dv2sv2s.disasm = {
  sink << "sqdmlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op sqdmlal_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b0011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"465"};

sqdmlal_v2dv2svsi.disasm = {
  sink << "sqdmlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlal_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b100100[6] : rn[5] : rd[5] );
sqdmlal_v4sv4hv4h.var format : {char const*} = {"1167"};

sqdmlal_v4sv4hv4h.disasm = {
  sink << "sqdmlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op sqdmlal_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b0011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlal_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"497"};

sqdmlal_v4sv4hvhi.disasm = {
  sink << "sqdmlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmlsl2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl2_v2dv4sv4s.var format : {char const*} = {"981"};

sqdmlsl2_v2dv4sv4s.disasm = {
  sink << "sqdmlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sqdmlsl2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b0111[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"475"};

sqdmlsl2_v2dv4svsi.disasm = {
  sink << "sqdmlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlsl2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl2_v4sv8hv8h.var format : {char const*} = {"1287"};

sqdmlsl2_v4sv8hv8h.disasm = {
  sink << "sqdmlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sqdmlsl2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b0111[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"516"};

sqdmlsl2_v4sv8hvhi.disasm = {
  sink << "sqdmlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmlsl_dss( 0b01011110101[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl_dss.var format : {char const*} = {"746"};

sqdmlsl_dss.disasm = {
  sink << "sqdmlsl\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqdmlsl_dsvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b0111[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl_dsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"449"};

sqdmlsl_dsvsi.disasm = {
  sink << "sqdmlsl\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlsl_shh( 0b01011110011[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl_shh.var format : {char const*} = {"782"};

sqdmlsl_shh.disasm = {
  sink << "sqdmlsl\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqdmlsl_shvhi( 0b0101111101[10] : index0[2] : rm[4] : 0b0111[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl_shvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"454"};

sqdmlsl_shvhi.disasm = {
  sink << "sqdmlsl\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmlsl_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl_v2dv2sv2s.var format : {char const*} = {"962"};

sqdmlsl_v2dv2sv2s.disasm = {
  sink << "sqdmlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op sqdmlsl_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b0111[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"466"};

sqdmlsl_v2dv2svsi.disasm = {
  sink << "sqdmlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmlsl_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b101100[6] : rn[5] : rd[5] );
sqdmlsl_v4sv4hv4h.var format : {char const*} = {"1168"};

sqdmlsl_v4sv4hv4h.disasm = {
  sink << "sqdmlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op sqdmlsl_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b0111[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmlsl_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"498"};

sqdmlsl_v4sv4hvhi.disasm = {
  sink << "sqdmlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmulh_hhh( 0b01011110011[11] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqdmulh_hhh.var format : {char const*} = {"753"};

sqdmulh_hhh.disasm = {
  sink << "sqdmulh\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqdmulh_hhvhi( 0b0101111101[10] : index0[2] : rm[4] : 0b1100[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmulh_hhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"451"};

sqdmulh_hhvhi.disasm = {
  sink << "sqdmulh\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmulh_sss( 0b01011110101[11] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqdmulh_sss.var format : {char const*} = {"810"};

sqdmulh_sss.disasm = {
  sink << "sqdmulh\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqdmulh_ssvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b1100[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmulh_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"460"};

sqdmulh_ssvsi.disasm = {
  sink << "sqdmulh\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmull2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull2_v2dv4sv4s.var format : {char const*} = {"982"};

sqdmull2_v2dv4sv4s.disasm = {
  sink << "sqdmull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op sqdmull2_v2dv4svsi( 0b0100111110[10] : index0[1] : rm[5] : 0b1011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"476"};

sqdmull2_v2dv4svsi.disasm = {
  sink << "sqdmull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmull2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull2_v4sv8hv8h.var format : {char const*} = {"1288"};

sqdmull2_v4sv8hv8h.disasm = {
  sink << "sqdmull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op sqdmull2_v4sv8hvhi( 0b0100111101[10] : index0[2] : rm[4] : 0b1011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"517"};

sqdmull2_v4sv8hvhi.disasm = {
  sink << "sqdmull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmull_dss( 0b01011110101[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull_dss.var format : {char const*} = {"747"};

sqdmull_dss.disasm = {
  sink << "sqdmull\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqdmull_dsvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b1011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull_dsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"450"};

sqdmull_dsvsi.disasm = {
  sink << "sqdmull\t" << DisasmD(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmull_shh( 0b01011110011[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull_shh.var format : {char const*} = {"783"};

sqdmull_shh.disasm = {
  sink << "sqdmull\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqdmull_shvhi( 0b0101111101[10] : index0[2] : rm[4] : 0b1011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull_shvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"455"};

sqdmull_shvhi.disasm = {
  sink << "sqdmull\t" << DisasmS(rd) << ", " << DisasmH(rn) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmull_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull_v2dv2sv2s.var format : {char const*} = {"963"};

sqdmull_v2dv2sv2s.disasm = {
  sink << "sqdmull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op sqdmull_v2dv2svsi( 0b0000111110[10] : index0[1] : rm[5] : 0b1011[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"467"};

sqdmull_v2dv2svsi.disasm = {
  sink << "sqdmull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmull_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b110100[6] : rn[5] : rd[5] );
sqdmull_v4sv4hv4h.var format : {char const*} = {"1169"};

sqdmull_v4sv4hv4h.disasm = {
  sink << "sqdmull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op sqdmull_v4sv4hvhi( 0b0000111101[10] : index0[2] : rm[4] : 0b1011[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmull_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"499"};

sqdmull_v4sv4hvhi.disasm = {
  sink << "sqdmull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqneg_bb( 0b0111111000100000011110[22] : rn[5] : rd[5] );
sqneg_bb.var format : {char const*} = {"2162"};

sqneg_bb.disasm = {
  sink << "sqneg\t" << DisasmB(rd) << ", " << DisasmB(rn);
};

op sqneg_dd( 0b0111111011100000011110[22] : rn[5] : rd[5] );
sqneg_dd.var format : {char const*} = {"2206"};

sqneg_dd.disasm = {
  sink << "sqneg\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op sqneg_hh( 0b0111111001100000011110[22] : rn[5] : rd[5] );
sqneg_hh.var format : {char const*} = {"2238"};

sqneg_hh.disasm = {
  sink << "sqneg\t" << DisasmH(rd) << ", " << DisasmH(rn);
};

op sqneg_ss( 0b0111111010100000011110[22] : rn[5] : rd[5] );
sqneg_ss.var format : {char const*} = {"2292"};

sqneg_ss.disasm = {
  sink << "sqneg\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op sqneg_v2d2d( 0b0110111011100000011110[22] : rn[5] : rd[5] );
sqneg_v2d2d.var format : {char const*} = {"2382"};

sqneg_v2d2d.disasm = {
  sink << "sqneg\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op sqrdmulh_hhh( 0b01111110011[11] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqrdmulh_hhh.var format : {char const*} = {"754"};

sqrdmulh_hhh.disasm = {
  sink << "sqrdmulh\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqrdmulh_hhvhi( 0b0101111101[10] : index0[2] : rm[4] : 0b1101[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqrdmulh_hhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"452"};

sqrdmulh_hhvhi.disasm = {
  sink << "sqrdmulh\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqrdmulh_sss( 0b01111110101[11] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqrdmulh_sss.var format : {char const*} = {"811"};

sqrdmulh_sss.disasm = {
  sink << "sqrdmulh\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqrdmulh_ssvsi( 0b0101111110[10] : index0[1] : rm[5] : 0b1101[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqrdmulh_ssvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"461"};

sqrdmulh_ssvsi.disasm = {
  sink << "sqrdmulh\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqrshl_bbb( 0b01011110001[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_bbb.var format : {char const*} = {"696"};

sqrshl_bbb.disasm = {
  sink << "sqrshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op sqrshl_ddd( 0b01011110111[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_ddd.var format : {char const*} = {"733"};

sqrshl_ddd.disasm = {
  sink << "sqrshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sqrshl_hhh( 0b01011110011[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_hhh.var format : {char const*} = {"755"};

sqrshl_hhh.disasm = {
  sink << "sqrshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqrshl_sss( 0b01011110101[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_sss.var format : {char const*} = {"812"};

sqrshl_sss.disasm = {
  sink << "sqrshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqrshl_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_v2dv2dv2d.var format : {char const*} = {"927"};

sqrshl_v2dv2dv2d.disasm = {
  sink << "sqrshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op sqrshrn2_v16b8hi( 0b0100111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn2_v16b8hi.var format : {char const*} = {"1959"}, shift : {unsigned} = {8 - lro};

sqrshrn2_v16b8hi.disasm = {
  sink << "sqrshrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqrshrn2_v4s2di( 0b01001111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn2_v4s2di.var format : {char const*} = {"1151"}, shift : {unsigned} = {32 - lro};

sqrshrn2_v4s2di.disasm = {
  sink << "sqrshrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqrshrn2_v8h4si( 0b010011110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn2_v8h4si.var format : {char const*} = {"1865"}, shift : {unsigned} = {16 - lro};

sqrshrn2_v8h4si.disasm = {
  sink << "sqrshrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqrshrn_bhi( 0b0101111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_bhi.var format : {char const*} = {"1935"}, shift : {unsigned} = {8 - lro};

sqrshrn_bhi.disasm = {
  sink << "sqrshrn\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqrshrn_hsi( 0b010111110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_hsi.var format : {char const*} = {"1831"}, shift : {unsigned} = {16 - lro};

sqrshrn_hsi.disasm = {
  sink << "sqrshrn\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqrshrn_sdi( 0b01011111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_sdi.var format : {char const*} = {"775"}, shift : {unsigned} = {32 - lro};

sqrshrn_sdi.disasm = {
  sink << "sqrshrn\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqrshrn_v2s2di( 0b00001111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_v2s2di.var format : {char const*} = {"993"}, shift : {unsigned} = {32 - lro};

sqrshrn_v2s2di.disasm = {
  sink << "sqrshrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqrshrn_v4h4si( 0b000011110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_v4h4si.var format : {char const*} = {"1853"}, shift : {unsigned} = {16 - lro};

sqrshrn_v4h4si.disasm = {
  sink << "sqrshrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqrshrn_v8b8hi( 0b0000111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
sqrshrn_v8b8hi.var format : {char const*} = {"1986"}, shift : {unsigned} = {8 - lro};

sqrshrn_v8b8hi.disasm = {
  sink << "sqrshrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqrshrun2_v16b8hi( 0b0110111100001[13] : lro[3] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun2_v16b8hi.var format : {char const*} = {"1960"}, shift : {unsigned} = {8 - lro};

sqrshrun2_v16b8hi.disasm = {
  sink << "sqrshrun2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqrshrun2_v4s2di( 0b01101111001[11] : lro[5] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun2_v4s2di.var format : {char const*} = {"1152"}, shift : {unsigned} = {32 - lro};

sqrshrun2_v4s2di.disasm = {
  sink << "sqrshrun2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqrshrun2_v8h4si( 0b011011110001[12] : lro[4] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun2_v8h4si.var format : {char const*} = {"1866"}, shift : {unsigned} = {16 - lro};

sqrshrun2_v8h4si.disasm = {
  sink << "sqrshrun2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqrshrun_bhi( 0b0111111100001[13] : lro[3] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_bhi.var format : {char const*} = {"1936"}, shift : {unsigned} = {8 - lro};

sqrshrun_bhi.disasm = {
  sink << "sqrshrun\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqrshrun_hsi( 0b011111110001[12] : lro[4] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_hsi.var format : {char const*} = {"1832"}, shift : {unsigned} = {16 - lro};

sqrshrun_hsi.disasm = {
  sink << "sqrshrun\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqrshrun_sdi( 0b01111111001[11] : lro[5] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_sdi.var format : {char const*} = {"776"}, shift : {unsigned} = {32 - lro};

sqrshrun_sdi.disasm = {
  sink << "sqrshrun\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqrshrun_v2s2di( 0b00101111001[11] : lro[5] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_v2s2di.var format : {char const*} = {"994"}, shift : {unsigned} = {32 - lro};

sqrshrun_v2s2di.disasm = {
  sink << "sqrshrun\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqrshrun_v4h4si( 0b001011110001[12] : lro[4] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_v4h4si.var format : {char const*} = {"1854"}, shift : {unsigned} = {16 - lro};

sqrshrun_v4h4si.disasm = {
  sink << "sqrshrun\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqrshrun_v8b8hi( 0b0010111100001[13] : lro[3] : 0b100011[6] : rn[5] : rd[5] );
sqrshrun_v8b8hi.var format : {char const*} = {"1987"}, shift : {unsigned} = {8 - lro};

sqrshrun_v8b8hi.disasm = {
  sink << "sqrshrun\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqshl_bbb( 0b01011110001[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_bbb.var format : {char const*} = {"697"};

sqshl_bbb.disasm = {
  sink << "sqshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op sqshl_bbi( 0b0101111100001[13] : shift[3] : 0b011101[6] : rn[5] : rd[5] );
sqshl_bbi.var format : {char const*} = {"1932"};

sqshl_bbi.disasm = {
  sink << "sqshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmI(shift);
};

op sqshl_ddd( 0b01011110111[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_ddd.var format : {char const*} = {"734"};

sqshl_ddd.disasm = {
  sink << "sqshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sqshl_ddi( 0b0101111101[10] : shift[6] : 0b011101[6] : rn[5] : rd[5] );
sqshl_ddi.var format : {char const*} = {"540"};

sqshl_ddi.disasm = {
  sink << "sqshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqshl_hhh( 0b01011110011[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_hhh.var format : {char const*} = {"756"};

sqshl_hhh.disasm = {
  sink << "sqshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqshl_hhi( 0b010111110001[12] : shift[4] : 0b011101[6] : rn[5] : rd[5] );
sqshl_hhi.var format : {char const*} = {"1828"};

sqshl_hhi.disasm = {
  sink << "sqshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqshl_ssi( 0b01011111001[11] : shift[5] : 0b011101[6] : rn[5] : rd[5] );
sqshl_ssi.var format : {char const*} = {"787"};

sqshl_ssi.disasm = {
  sink << "sqshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqshl_sss( 0b01011110101[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_sss.var format : {char const*} = {"813"};

sqshl_sss.disasm = {
  sink << "sqshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqshl_v2d2di( 0b0100111101[10] : imm[6] : 0b011101[6] : rn[5] : rd[5] );
sqshl_v2d2di.var format : {char const*} = {"558"};

sqshl_v2d2di.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(imm);
};

op sqshl_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_v2dv2dv2d.var format : {char const*} = {"928"};

sqshl_v2dv2dv2d.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op sqshlu_bbi( 0b0111111100001[13] : shift[3] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_bbi.var format : {char const*} = {"1933"};

sqshlu_bbi.disasm = {
  sink << "sqshlu\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmI(shift);
};

op sqshlu_ddi( 0b0111111101[10] : shift[6] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_ddi.var format : {char const*} = {"541"};

sqshlu_ddi.disasm = {
  sink << "sqshlu\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqshlu_hhi( 0b011111110001[12] : shift[4] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_hhi.var format : {char const*} = {"1829"};

sqshlu_hhi.disasm = {
  sink << "sqshlu\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqshlu_ssi( 0b01111111001[11] : shift[5] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_ssi.var format : {char const*} = {"788"};

sqshlu_ssi.disasm = {
  sink << "sqshlu\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqshlu_v2d2di( 0b0110111101[10] : imm[6] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_v2d2di.var format : {char const*} = {"559"};

sqshlu_v2d2di.disasm = {
  sink << "sqshlu\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(imm);
};

op sqshrn2_v16b8hi( 0b0100111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
sqshrn2_v16b8hi.var format : {char const*} = {"1961"}, shift : {unsigned} = {8 - lro};

sqshrn2_v16b8hi.disasm = {
  sink << "sqshrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqshrn2_v4s2di( 0b01001111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
sqshrn2_v4s2di.var format : {char const*} = {"1153"}, shift : {unsigned} = {32 - lro};

sqshrn2_v4s2di.disasm = {
  sink << "sqshrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqshrn2_v8h4si( 0b010011110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
sqshrn2_v8h4si.var format : {char const*} = {"1867"}, shift : {unsigned} = {16 - lro};

sqshrn2_v8h4si.disasm = {
  sink << "sqshrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqshrn_bhi( 0b0101111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_bhi.var format : {char const*} = {"1937"}, shift : {unsigned} = {8 - lro};

sqshrn_bhi.disasm = {
  sink << "sqshrn\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqshrn_hsi( 0b010111110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_hsi.var format : {char const*} = {"1833"}, shift : {unsigned} = {16 - lro};

sqshrn_hsi.disasm = {
  sink << "sqshrn\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqshrn_sdi( 0b01011111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_sdi.var format : {char const*} = {"777"}, shift : {unsigned} = {32 - lro};

sqshrn_sdi.disasm = {
  sink << "sqshrn\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqshrn_v2s2di( 0b00001111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_v2s2di.var format : {char const*} = {"995"}, shift : {unsigned} = {32 - lro};

sqshrn_v2s2di.disasm = {
  sink << "sqshrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqshrn_v4h4si( 0b000011110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_v4h4si.var format : {char const*} = {"1855"}, shift : {unsigned} = {16 - lro};

sqshrn_v4h4si.disasm = {
  sink << "sqshrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqshrn_v8b8hi( 0b0000111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
sqshrn_v8b8hi.var format : {char const*} = {"1988"}, shift : {unsigned} = {8 - lro};

sqshrn_v8b8hi.disasm = {
  sink << "sqshrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqshrun2_v16b8hi( 0b0110111100001[13] : lro[3] : 0b100001[6] : rn[5] : rd[5] );
sqshrun2_v16b8hi.var format : {char const*} = {"1962"}, shift : {unsigned} = {8 - lro};

sqshrun2_v16b8hi.disasm = {
  sink << "sqshrun2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqshrun2_v4s2di( 0b01101111001[11] : lro[5] : 0b100001[6] : rn[5] : rd[5] );
sqshrun2_v4s2di.var format : {char const*} = {"1154"}, shift : {unsigned} = {32 - lro};

sqshrun2_v4s2di.disasm = {
  sink << "sqshrun2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqshrun2_v8h4si( 0b011011110001[12] : lro[4] : 0b100001[6] : rn[5] : rd[5] );
sqshrun2_v8h4si.var format : {char const*} = {"1868"}, shift : {unsigned} = {16 - lro};

sqshrun2_v8h4si.disasm = {
  sink << "sqshrun2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqshrun_bhi( 0b0111111100001[13] : lro[3] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_bhi.var format : {char const*} = {"1938"}, shift : {unsigned} = {8 - lro};

sqshrun_bhi.disasm = {
  sink << "sqshrun\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op sqshrun_hsi( 0b011111110001[12] : lro[4] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_hsi.var format : {char const*} = {"1834"}, shift : {unsigned} = {16 - lro};

sqshrun_hsi.disasm = {
  sink << "sqshrun\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op sqshrun_sdi( 0b01111111001[11] : lro[5] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_sdi.var format : {char const*} = {"778"}, shift : {unsigned} = {32 - lro};

sqshrun_sdi.disasm = {
  sink << "sqshrun\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sqshrun_v2s2di( 0b00101111001[11] : lro[5] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_v2s2di.var format : {char const*} = {"996"}, shift : {unsigned} = {32 - lro};

sqshrun_v2s2di.disasm = {
  sink << "sqshrun\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sqshrun_v4h4si( 0b001011110001[12] : lro[4] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_v4h4si.var format : {char const*} = {"1856"}, shift : {unsigned} = {16 - lro};

sqshrun_v4h4si.disasm = {
  sink << "sqshrun\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op sqshrun_v8b8hi( 0b0010111100001[13] : lro[3] : 0b100001[6] : rn[5] : rd[5] );
sqshrun_v8b8hi.var format : {char const*} = {"1989"}, shift : {unsigned} = {8 - lro};

sqshrun_v8b8hi.disasm = {
  sink << "sqshrun\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op sqsub_bbb( 0b01011110001[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_bbb.var format : {char const*} = {"698"};

sqsub_bbb.disasm = {
  sink << "sqsub\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op sqsub_ddd( 0b01011110111[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_ddd.var format : {char const*} = {"735"};

sqsub_ddd.disasm = {
  sink << "sqsub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sqsub_hhh( 0b01011110011[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_hhh.var format : {char const*} = {"757"};

sqsub_hhh.disasm = {
  sink << "sqsub\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op sqsub_sss( 0b01011110101[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_sss.var format : {char const*} = {"814"};

sqsub_sss.disasm = {
  sink << "sqsub\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op sqsub_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_v2dv2dv2d.var format : {char const*} = {"929"};

sqsub_v2dv2dv2d.disasm = {
  sink << "sqsub\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op sqxtn2_v16b8h( 0b0100111000100001010010[22] : rn[5] : rd[5] );
sqxtn2_v16b8h.var format : {char const*} = {"2348"};

sqxtn2_v16b8h.disasm = {
  sink << "sqxtn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1);
};

op sqxtn2_v4s2d( 0b0100111010100001010010[22] : rn[5] : rd[5] );
sqxtn2_v4s2d.var format : {char const*} = {"2485"};

sqxtn2_v4s2d.disasm = {
  sink << "sqxtn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op sqxtn2_v8h4s( 0b0100111001100001010010[22] : rn[5] : rd[5] );
sqxtn2_v8h4s.var format : {char const*} = {"2573"};

sqxtn2_v8h4s.disasm = {
  sink << "sqxtn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2);
};

op sqxtn_bh( 0b0101111000100001010010[22] : rn[5] : rd[5] );
sqxtn_bh.var format : {char const*} = {"2165"};

sqxtn_bh.disasm = {
  sink << "sqxtn\t" << DisasmB(rd) << ", " << DisasmH(rn);
};

op sqxtn_hs( 0b0101111001100001010010[22] : rn[5] : rd[5] );
sqxtn_hs.var format : {char const*} = {"2242"};

sqxtn_hs.disasm = {
  sink << "sqxtn\t" << DisasmH(rd) << ", " << DisasmS(rn);
};

op sqxtn_sd( 0b0101111010100001010010[22] : rn[5] : rd[5] );
sqxtn_sd.var format : {char const*} = {"2261"};

sqxtn_sd.disasm = {
  sink << "sqxtn\t" << DisasmS(rd) << ", " << DisasmD(rn);
};

op sqxtn_v2s2d( 0b0000111010100001010010[22] : rn[5] : rd[5] );
sqxtn_v2s2d.var format : {char const*} = {"2406"};

sqxtn_v2s2d.disasm = {
  sink << "sqxtn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op sqxtn_v4h4s( 0b0000111001100001010010[22] : rn[5] : rd[5] );
sqxtn_v4h4s.var format : {char const*} = {"2475"};

sqxtn_v4h4s.disasm = {
  sink << "sqxtn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2);
};

op sqxtn_v8b8h( 0b0000111000100001010010[22] : rn[5] : rd[5] );
sqxtn_v8b8h.var format : {char const*} = {"2563"};

sqxtn_v8b8h.disasm = {
  sink << "sqxtn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1);
};

op sqxtun2_v16b8h( 0b0110111000100001001010[22] : rn[5] : rd[5] );
sqxtun2_v16b8h.var format : {char const*} = {"2349"};

sqxtun2_v16b8h.disasm = {
  sink << "sqxtun2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1);
};

op sqxtun2_v4s2d( 0b0110111010100001001010[22] : rn[5] : rd[5] );
sqxtun2_v4s2d.var format : {char const*} = {"2486"};

sqxtun2_v4s2d.disasm = {
  sink << "sqxtun2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op sqxtun2_v8h4s( 0b0110111001100001001010[22] : rn[5] : rd[5] );
sqxtun2_v8h4s.var format : {char const*} = {"2574"};

sqxtun2_v8h4s.disasm = {
  sink << "sqxtun2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2);
};

op sqxtun_bh( 0b0111111000100001001010[22] : rn[5] : rd[5] );
sqxtun_bh.var format : {char const*} = {"2166"};

sqxtun_bh.disasm = {
  sink << "sqxtun\t" << DisasmB(rd) << ", " << DisasmH(rn);
};

op sqxtun_hs( 0b0111111001100001001010[22] : rn[5] : rd[5] );
sqxtun_hs.var format : {char const*} = {"2243"};

sqxtun_hs.disasm = {
  sink << "sqxtun\t" << DisasmH(rd) << ", " << DisasmS(rn);
};

op sqxtun_sd( 0b0111111010100001001010[22] : rn[5] : rd[5] );
sqxtun_sd.var format : {char const*} = {"2262"};

sqxtun_sd.disasm = {
  sink << "sqxtun\t" << DisasmS(rd) << ", " << DisasmD(rn);
};

op sqxtun_v2s2d( 0b0010111010100001001010[22] : rn[5] : rd[5] );
sqxtun_v2s2d.var format : {char const*} = {"2407"};

sqxtun_v2s2d.disasm = {
  sink << "sqxtun\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op sqxtun_v4h4s( 0b0010111001100001001010[22] : rn[5] : rd[5] );
sqxtun_v4h4s.var format : {char const*} = {"2476"};

sqxtun_v4h4s.disasm = {
  sink << "sqxtun\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2);
};

op sqxtun_v8b8h( 0b0010111000100001001010[22] : rn[5] : rd[5] );
sqxtun_v8b8h.var format : {char const*} = {"2564"};

sqxtun_v8b8h.disasm = {
  sink << "sqxtun\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1);
};

op sri_ddi( 0b0111111101[10] : lro[6] : 0b010001[6] : rn[5] : rd[5] );
sri_ddi.var format : {char const*} = {"542"}, shift : {unsigned} = {64 - lro};

sri_ddi.disasm = {
  sink << "sri\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sri_v2d2di( 0b0110111101[10] : lro[6] : 0b010001[6] : rn[5] : rd[5] );
sri_v2d2di.var format : {char const*} = {"560"}, shift : {unsigned} = {64 - lro};

sri_v2d2di.disasm = {
  sink << "sri\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op srshl_ddd( 0b01011110111[11] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
srshl_ddd.var format : {char const*} = {"736"};

srshl_ddd.disasm = {
  sink << "srshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op srshl_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
srshl_v2dv2dv2d.var format : {char const*} = {"930"};

srshl_v2dv2dv2d.disasm = {
  sink << "srshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op srshr_ddi( 0b0101111101[10] : lro[6] : 0b001001[6] : rn[5] : rd[5] );
srshr_ddi.var format : {char const*} = {"543"}, shift : {unsigned} = {64 - lro};

srshr_ddi.disasm = {
  sink << "srshr\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op srshr_v2d2di( 0b0100111101[10] : lro[6] : 0b001001[6] : rn[5] : rd[5] );
srshr_v2d2di.var format : {char const*} = {"561"}, shift : {unsigned} = {64 - lro};

srshr_v2d2di.disasm = {
  sink << "srshr\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op srsra_ddi( 0b0101111101[10] : lro[6] : 0b001101[6] : rn[5] : rd[5] );
srsra_ddi.var format : {char const*} = {"544"}, shift : {unsigned} = {64 - lro};

srsra_ddi.disasm = {
  sink << "srsra\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op srsra_v2d2di( 0b0100111101[10] : lro[6] : 0b001101[6] : rn[5] : rd[5] );
srsra_v2d2di.var format : {char const*} = {"562"}, shift : {unsigned} = {64 - lro};

srsra_v2d2di.disasm = {
  sink << "srsra\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op sshl_ddd( 0b01011110111[11] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
sshl_ddd.var format : {char const*} = {"737"};

sshl_ddd.disasm = {
  sink << "sshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sshl_v2dv2dv2d( 0b01001110111[11] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
sshl_v2dv2dv2d.var format : {char const*} = {"931"};

sshl_v2dv2dv2d.disasm = {
  sink << "sshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op sshll2_v2d4si( 0b01001111001[11] : imm[5] : 0b101001[6] : rn[5] : rd[5] );
sshll2_v2d4si.var format : {char const*} = {"972"};

sshll2_v2d4si.disasm = {
  if (imm) { sink << "sshll2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(imm); } else { sink << "sxtl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2); }
};

op sshll2_v4s8hi( 0b010011110001[12] : imm[4] : 0b101001[6] : rn[5] : rd[5] );
sshll2_v4s8hi.var format : {char const*} = {"1861"};

sshll2_v4s8hi.disasm = {
  if (imm) { sink << "sshll2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(imm); } else { sink << "sxtl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1); }
};

op sshll2_v8h16bi( 0b0100111100001[13] : imm[3] : 0b101001[6] : rn[5] : rd[5] );
sshll2_v8h16bi.var format : {char const*} = {"1992"};

sshll2_v8h16bi.disasm = {
  if (imm) { sink << "sshll2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmI(imm); } else { sink << "sxtl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0); }
};

op sshll_v2d2si( 0b00001111001[11] : imm[5] : 0b101001[6] : rn[5] : rd[5] );
sshll_v2d2si.var format : {char const*} = {"953"};

sshll_v2d2si.disasm = {
  if (imm) { sink << "sshll\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmI(imm); } else { sink << "sxtl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2); }
};

op sshll_v4s4hi( 0b000011110001[12] : imm[4] : 0b101001[6] : rn[5] : rd[5] );
sshll_v4s4hi.var format : {char const*} = {"1859"};

sshll_v4s4hi.disasm = {
  if (imm) { sink << "sshll\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmI(imm); } else { sink << "sxtl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1); }
};

op sshll_v8h8bi( 0b0000111100001[13] : imm[3] : 0b101001[6] : rn[5] : rd[5] );
sshll_v8h8bi.var format : {char const*} = {"1994"};

sshll_v8h8bi.disasm = {
  if (imm) { sink << "sshll\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmI(imm); } else { sink << "sxtl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0); }
};

op sshr_ddi( 0b0101111101[10] : lro[6] : 0b000001[6] : rn[5] : rd[5] );
sshr_ddi.var format : {char const*} = {"545"}, shift : {unsigned} = {64 - lro};

sshr_ddi.disasm = {
  sink << "sshr\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op sshr_v2d2di( 0b0100111101[10] : lro[6] : 0b000001[6] : rn[5] : rd[5] );
sshr_v2d2di.var format : {char const*} = {"563"}, shift : {unsigned} = {64 - lro};

sshr_v2d2di.disasm = {
  sink << "sshr\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op ssra_ddi( 0b0101111101[10] : lro[6] : 0b000101[6] : rn[5] : rd[5] );
ssra_ddi.var format : {char const*} = {"546"}, shift : {unsigned} = {64 - lro};

ssra_ddi.disasm = {
  sink << "ssra\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op ssra_v2d2di( 0b0100111101[10] : lro[6] : 0b000101[6] : rn[5] : rd[5] );
ssra_v2d2di.var format : {char const*} = {"564"}, shift : {unsigned} = {64 - lro};

ssra_v2d2di.disasm = {
  sink << "ssra\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op ssubl2_v2dv4sv4s( 0b01001110101[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl2_v2dv4sv4s.var format : {char const*} = {"983"};

ssubl2_v2dv4sv4s.disasm = {
  sink << "ssubl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op ssubl2_v4sv8hv8h( 0b01001110011[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl2_v4sv8hv8h.var format : {char const*} = {"1289"};

ssubl2_v4sv8hv8h.disasm = {
  sink << "ssubl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op ssubl2_v8hv16bv16b( 0b01001110001[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl2_v8hv16bv16b.var format : {char const*} = {"1373"};

ssubl2_v8hv16bv16b.disasm = {
  sink << "ssubl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op ssubl_v2dv2sv2s( 0b00001110101[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl_v2dv2sv2s.var format : {char const*} = {"964"};

ssubl_v2dv2sv2s.disasm = {
  sink << "ssubl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op ssubl_v4sv4hv4h( 0b00001110011[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl_v4sv4hv4h.var format : {char const*} = {"1170"};

ssubl_v4sv4hv4h.disasm = {
  sink << "ssubl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op ssubl_v8hv8bv8b( 0b00001110001[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
ssubl_v8hv8bv8b.var format : {char const*} = {"1392"};

ssubl_v8hv8bv8b.disasm = {
  sink << "ssubl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op ssubw2_v2dv2dv4s( 0b01001110101[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw2_v2dv2dv4s.var format : {char const*} = {"950"};

ssubw2_v2dv2dv4s.disasm = {
  sink << "ssubw2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,4,2);
};

op ssubw2_v4sv4sv8h( 0b01001110011[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw2_v4sv4sv8h.var format : {char const*} = {"1277"};

ssubw2_v4sv4sv8h.disasm = {
  sink << "ssubw2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,8,1);
};

op ssubw2_v8hv8hv16b( 0b01001110001[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw2_v8hv8hv16b.var format : {char const*} = {"1401"};

ssubw2_v8hv8hv16b.disasm = {
  sink << "ssubw2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,16,0);
};

op ssubw_v2dv2dv2s( 0b00001110101[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw_v2dv2dv2s.var format : {char const*} = {"946"};

ssubw_v2dv2dv2s.disasm = {
  sink << "ssubw\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,2);
};

op ssubw_v4sv4sv4h( 0b00001110011[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw_v4sv4sv4h.var format : {char const*} = {"1197"};

ssubw_v4sv4sv4h.disasm = {
  sink << "ssubw\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,1);
};

op ssubw_v8hv8hv8b( 0b00001110001[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
ssubw_v8hv8hv8b.var format : {char const*} = {"1405"};

ssubw_v8hv8hv8b.disasm = {
  sink << "ssubw\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,0);
};

/*******************************************************************
 * STP (SIMD&FP)
 *
 * Store pair of SIMD&FP registers
 */

op stp_so( 0b0010110[7] : am[2] : 0[1] : shl<2> sext imm[7] : rt2[5] : rn[5] : rt[5] );

stp_so.disasm = {
  sink << "st" << (am ? "" : "n") << "p\t" << DisasmS(rt) << ", " << DisasmS(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

stp_so.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U32 data0( cpu.GetVU32(rt,0) ), data1( cpu.GetVU32(rt2,0) );
  cpu.MemWrite32( addr + U64(0), data0 );
  cpu.MemWrite32( addr + U64(4), data1 );
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op stp_do( 0b0110110[7] : am[2] : 0[1] : shl<3> sext imm[7] : rt2[5] : rn[5] : rt[5] );

stp_do.disasm = {
  sink << "st" << (am ? "" : "n") << "p\t" << DisasmD(rt) << ", " << DisasmD(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

stp_do.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.GetVU64(rt,0) ), data1( cpu.GetVU64(rt2,0) );
  cpu.MemWrite64( addr + U64(0), data0 );
  cpu.MemWrite64( addr + U64(8), data1 );
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op stp_qo( 0b1010110[7] : am[2] : 0[1] : shl<4> sext imm[7] : rt2[5] : rn[5] : rt[5] );

stp_qo.disasm = {
  sink << "st" << (am ? "" : "n") << "p\t" << DisasmQ(rt) << ", " << DisasmQ(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
};

stp_qo.execute = {
  /* TODO: catch Non-temporal hint (am == 0) */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.GetVU64(rt,0) ),
      data1( cpu.GetVU64(rt,1) ),
      data2( cpu.GetVU64(rt2,0) ),
      data3( cpu.GetVU64(rt2,1) );
  cpu.MemWrite64( addr + U64( 0), data0 );
  cpu.MemWrite64( addr + U64( 8), data1 );
  cpu.MemWrite64( addr + U64(16), data2 );
  cpu.MemWrite64( addr + U64(24), data3 );
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

/*
 * end of STP (SIMD&FP)
 *******************************************************************/

/*******************************************************************
 * STR (immediate, SIMD&FP)
 *
 * Store SIMD&FP register (immediate offset)
 */

op str_bxi( 0b00111100000[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
str_bxi.var reject : {Reject} = {am == 2};

str_bxi.disasm = {
  sink << "st" << (am ? "" : "u") << "r\t" << DisasmB(rt) << ", " << DisasmMemoryRI(rn,imm,am);
};

str_bxi.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op str_buo( 0b0011110100[10] : imm[12] : rn[5] : rt[5] );
str_buo.var format : {char const*} = {"36"};

str_buo.disasm = {
  sink << "str\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

str_buo.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
};

op str_hxi( 0b01111100000[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
str_hxi.var reject : {Reject} = {am == 2};

str_hxi.disasm = {
  sink << "st" << (am ? "" : "u") << "r\t" << DisasmH(rt) << ", " << DisasmMemoryRI(rn,imm,am);
};

str_hxi.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op str_huo( 0b0111110100[10] : shl<1> imm[12] : rn[5] : rt[5] );
str_huo.var format : {char const*} = {"48"};

str_huo.disasm = {
  sink << "str\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

str_huo.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
};

op str_sxi( 0b10111100000[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
str_sxi.var reject : {Reject} = {am == 2};

str_sxi.disasm = {
  sink << "st" << (am ? "" : "u") << "r\t" << DisasmS(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

str_sxi.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op str_suo( 0b1011110100[10] : shl<2> imm[12] : rn[5] : rt[5] );
str_suo.var format : {char const*} = {"68"};

str_suo.disasm = {
  sink << "str\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

str_suo.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
};

op str_dxi( 0b11111100000[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
str_dxi.var reject : {Reject} = {am == 2};

str_dxi.disasm = {
  sink << "st" << (am ? "" : "u") << "r\t" << DisasmD(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

str_dxi.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op str_duo( 0b1111110100[10] : shl<3> imm[12] : rn[5] : rt[5] );
str_duo.var format : {char const*} = {"46"};

str_duo.disasm = {
  sink << "str\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

str_duo.execute = {
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
};

op str_qxi( 0b00111100100[11] : sext imm[9] : am[2] : rn[5] : rt[5] );
str_qxi.var reject : {Reject} = {am == 2};

str_qxi.disasm = {
  sink << "st" << (am ? "" : "u") << "r\t" << DisasmQ(rt) << ", " << DisasmMemoryRI(rn, imm, am);
};

str_qxi.execute = {
  /* XXX: handling of quad vector */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
  addr = (am == 1 ? addr : oaddr);
  U64 data0( cpu.GetVU64(rt,0) ), data1( cpu.GetVU64(rt,1) );
  cpu.MemWrite64(addr + U64(0), data0);
  cpu.MemWrite64(addr + U64(8), data1);
  if (am & 1)
    cpu.SetGSR(rn, oaddr);
};

op str_quo( 0b0011110110[10] : shl<4> imm[12] : rn[5] : rt[5] );
str_quo.var format : {char const*} = {"58"};

str_quo.disasm = {
  sink << "str\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
};

str_quo.execute = {
  /* XXX: handling of quad vector */
  typedef typename ARCH::U64 U64;
  
  U64 addr( cpu.GetGSR(rn) + U64(imm) );
  U64 data0( cpu.GetVU64(rt,0) ), data1( cpu.GetVU64(rt,1) );
  cpu.MemWrite64(addr + U64(0), data0);
  cpu.MemWrite64(addr + U64(8), data1);
};

/*
 * end of STR (immediate, SIMD&FP)
 *******************************************************************/

/*******************************************************************
 * STR (register, SIMD&FP)
 *
 * Store SIMD&FP register (register offset)
 */

op str_bxwu( 0b00111100001[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_bxwu.var shift : {uint8_t} = {s*0}, format : {char const*} = {"588"};

str_bxwu.disasm = {
  sink << "str\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

str_bxwu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::U8 U8;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
};

op str_bxxu( 0b00111100001[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_bxxu.var format : {char const*} = {"704"}, shift : {uint8_t} = {s*0};

str_bxxu.disasm = {
  sink << "str\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

str_bxxu.execute = {
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::U8 U8;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
};

op str_bxws( 0b00111100001[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_bxws.var shift : {uint8_t} = {s*0}, format : {char const*} = {"586"};

str_bxws.disasm = {
  sink << "str\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

str_bxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::U8 U8;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
};

op str_bxxs( 0b00111100001[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_bxxs.var shift : {uint8_t} = {s*0}, format : {char const*} = {"590"};

str_bxxs.disasm = {
  sink << "str\t" << DisasmB(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

str_bxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U64 U64;
  typedef typename ARCH::U8 U8;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U8 data( cpu.GetVU8(rt,0) );
  cpu.MemWrite8(addr, data);
};

op str_hxwu( 0b01111100001[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_hxwu.var shift : {uint8_t} = {s*1}, format : {char const*} = {"600"};

str_hxwu.disasm = {
  sink << "str\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

str_hxwu.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
};

op str_hxxu( 0b01111100001[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_hxxu.var format : {char const*} = {"763"}, shift : {uint8_t} = {s*1};

str_hxxu.disasm = {
  sink << "str\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

str_hxxu.execute = {
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
};

op str_hxws( 0b01111100001[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_hxws.var shift : {uint8_t} = {s*1}, format : {char const*} = {"598"};

str_hxws.disasm = {
  sink << "str\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

str_hxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
};

op str_hxxs( 0b01111100001[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_hxxs.var shift : {uint8_t} = {s*1}, format : {char const*} = {"602"};

str_hxxs.disasm = {
  sink << "str\t" << DisasmH(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

str_hxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U16 U16;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U16 data( cpu.GetVU16(rt,0) );
  cpu.MemWrite16(addr, data);
};

op str_sxwu( 0b10111100001[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_sxwu.var shift : {uint8_t} = {s*2}, format : {char const*} = {"612"};

str_sxwu.disasm = {
  sink << "str\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

str_sxwu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
};

op str_sxxu( 0b10111100001[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_sxxu.var format : {char const*} = {"820"}, shift : {uint8_t} = {s*2};

str_sxxu.disasm = {
  sink << "str\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

str_sxxu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
};

op str_sxws( 0b10111100001[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_sxws.var shift : {uint8_t} = {s*2}, format : {char const*} = {"610"};

str_sxws.disasm = {
  sink << "str\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

str_sxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
};

op str_sxxs( 0b10111100001[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_sxxs.var shift : {uint8_t} = {s*2}, format : {char const*} = {"614"};

str_sxxs.disasm = {
  sink << "str\t" << DisasmS(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

str_sxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U32 data( cpu.GetVU32(rt,0) );
  cpu.MemWrite32(addr, data);
};

op str_dxwu( 0b11111100001[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_dxwu.var shift : {uint8_t} = {s*3}, format : {char const*} = {"594"};

str_dxwu.disasm = {
  sink << "str\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

str_dxwu.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
};

op str_dxxu( 0b11111100001[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_dxxu.var format : {char const*} = {"749"}, shift : {uint8_t} = {s*3};

str_dxxu.disasm = {
  sink << "str\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

str_dxxu.execute = {
  typedef typename ARCH::U64 U64;

  U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
};

op str_dxws( 0b11111100001[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_dxws.var shift : {uint8_t} = {s*3}, format : {char const*} = {"592"};

str_dxws.disasm = {
  sink << "str\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

str_dxws.execute = {
  typedef typename ARCH::S32 S32;
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
};

op str_dxxs( 0b11111100001[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_dxxs.var shift : {uint8_t} = {s*3}, format : {char const*} = {"596"};

str_dxxs.disasm = {
  sink << "str\t" << DisasmD(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

str_dxxs.execute = {
  typedef typename ARCH::S64 S64;
  typedef typename ARCH::U64 U64;

  U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
  U64 data( cpu.GetVU64(rt,0) );
  cpu.MemWrite64(addr, data);
};

op str_qxwu( 0b00111100101[11] : rm[5] : 0b010[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_qxwu.var shift : {uint8_t} = {s*4}, format : {char const*} = {"606"};

str_qxwu.disasm = {
  sink << "str\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
};

op str_qxxu( 0b00111100101[11] : rm[5] : 0b011[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_qxxu.var format : {char const*} = {"772"}, shift : {uint8_t} = {s*4};

str_qxxu.disasm = {
  sink << "str\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
};

op str_qxws( 0b00111100101[11] : rm[5] : 0b110[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_qxws.var shift : {uint8_t} = {s*4}, format : {char const*} = {"604"};

str_qxws.disasm = {
  sink << "str\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
};

op str_qxxs( 0b00111100101[11] : rm[5] : 0b111[3] : s[1] : 0b10[2] : rn[5] : rt[5] );
str_qxxs.var shift : {uint8_t} = {s*4}, format : {char const*} = {"608"};

str_qxxs.disasm = {
  sink << "str\t" << DisasmQ(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
};

/*
 * end of STR (register, SIMD&FP)
 *******************************************************************/

op sub_ddd( 0b01111110111[11] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
sub_ddd.var format : {char const*} = {"738"};

sub_ddd.disasm = {
  sink << "sub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op sub_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
sub_v2dv2dv2d.var format : {char const*} = {"932"};

sub_v2dv2dv2d.disasm = {
  sink << "sub\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op subhn2_v16bv8hv8h( 0b01001110001[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn2_v16bv8hv8h.var format : {char const*} = {"883"};

subhn2_v16bv8hv8h.disasm = {
  sink << "subhn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op subhn2_v4sv2dv2d( 0b01001110101[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn2_v4sv2dv2d.var format : {char const*} = {"1160"};

subhn2_v4sv2dv2d.disasm = {
  sink << "subhn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op subhn2_v8hv4sv4s( 0b01001110011[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn2_v8hv4sv4s.var format : {char const*} = {"1384"};

subhn2_v8hv4sv4s.disasm = {
  sink << "subhn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op subhn_v2sv2dv2d( 0b00001110101[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn_v2sv2dv2d.var format : {char const*} = {"1002"};

subhn_v2sv2dv2d.disasm = {
  sink << "subhn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op subhn_v4hv4sv4s( 0b00001110011[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn_v4hv4sv4s.var format : {char const*} = {"1148"};

subhn_v4hv4sv4s.disasm = {
  sink << "subhn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op subhn_v8bv8hv8h( 0b00001110001[11] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
subhn_v8bv8hv8h.var format : {char const*} = {"1357"};

subhn_v8bv8hv8h.disasm = {
  sink << "subhn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op suqadd_bb( 0b0101111000100000001110[22] : rn[5] : rd[5] );
suqadd_bb.var format : {char const*} = {"2163"};

suqadd_bb.disasm = {
  sink << "suqadd\t" << DisasmB(rd) << ", " << DisasmB(rn);
};

op suqadd_dd( 0b0101111011100000001110[22] : rn[5] : rd[5] );
suqadd_dd.var format : {char const*} = {"2207"};

suqadd_dd.disasm = {
  sink << "suqadd\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op suqadd_hh( 0b0101111001100000001110[22] : rn[5] : rd[5] );
suqadd_hh.var format : {char const*} = {"2239"};

suqadd_hh.disasm = {
  sink << "suqadd\t" << DisasmH(rd) << ", " << DisasmH(rn);
};

op suqadd_ss( 0b0101111010100000001110[22] : rn[5] : rd[5] );
suqadd_ss.var format : {char const*} = {"2293"};

suqadd_ss.disasm = {
  sink << "suqadd\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op suqadd_v2d2d( 0b0100111011100000001110[22] : rn[5] : rd[5] );
suqadd_v2d2d.var format : {char const*} = {"2383"};

suqadd_v2d2d.disasm = {
  sink << "suqadd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op trn1_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
trn1_v2dv2dv2d.var format : {char const*} = {"933"};

trn1_v2dv2dv2d.disasm = {
  sink << "trn1\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op trn2_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
trn2_v2dv2dv2d.var format : {char const*} = {"934"};

trn2_v2dv2dv2d.disasm = {
  sink << "trn2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uabal2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal2_v2dv4sv4s.var format : {char const*} = {"984"};

uabal2_v2dv4sv4s.disasm = {
  sink << "uabal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op uabal2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal2_v4sv8hv8h.var format : {char const*} = {"1290"};

uabal2_v4sv8hv8h.disasm = {
  sink << "uabal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op uabal2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal2_v8hv16bv16b.var format : {char const*} = {"1374"};

uabal2_v8hv16bv16b.disasm = {
  sink << "uabal2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op uabal_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal_v2dv2sv2s.var format : {char const*} = {"965"};

uabal_v2dv2sv2s.disasm = {
  sink << "uabal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op uabal_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal_v4sv4hv4h.var format : {char const*} = {"1171"};

uabal_v4sv4hv4h.disasm = {
  sink << "uabal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op uabal_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
uabal_v8hv8bv8b.var format : {char const*} = {"1393"};

uabal_v8hv8bv8b.disasm = {
  sink << "uabal\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op uabdl2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl2_v2dv4sv4s.var format : {char const*} = {"985"};

uabdl2_v2dv4sv4s.disasm = {
  sink << "uabdl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op uabdl2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl2_v4sv8hv8h.var format : {char const*} = {"1291"};

uabdl2_v4sv8hv8h.disasm = {
  sink << "uabdl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op uabdl2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl2_v8hv16bv16b.var format : {char const*} = {"1375"};

uabdl2_v8hv16bv16b.disasm = {
  sink << "uabdl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op uabdl_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl_v2dv2sv2s.var format : {char const*} = {"966"};

uabdl_v2dv2sv2s.disasm = {
  sink << "uabdl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op uabdl_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl_v4sv4hv4h.var format : {char const*} = {"1172"};

uabdl_v4sv4hv4h.disasm = {
  sink << "uabdl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op uabdl_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
uabdl_v8hv8bv8b.var format : {char const*} = {"1394"};

uabdl_v8hv8bv8b.disasm = {
  sink << "uabdl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op uaddl2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl2_v2dv4sv4s.var format : {char const*} = {"986"};

uaddl2_v2dv4sv4s.disasm = {
  sink << "uaddl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op uaddl2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl2_v4sv8hv8h.var format : {char const*} = {"1292"};

uaddl2_v4sv8hv8h.disasm = {
  sink << "uaddl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op uaddl2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl2_v8hv16bv16b.var format : {char const*} = {"1376"};

uaddl2_v8hv16bv16b.disasm = {
  sink << "uaddl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op uaddl_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl_v2dv2sv2s.var format : {char const*} = {"967"};

uaddl_v2dv2sv2s.disasm = {
  sink << "uaddl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op uaddl_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl_v4sv4hv4h.var format : {char const*} = {"1173"};

uaddl_v4sv4hv4h.disasm = {
  sink << "uaddl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op uaddl_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
uaddl_v8hv8bv8b.var format : {char const*} = {"1395"};

uaddl_v8hv8bv8b.disasm = {
  sink << "uaddl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op uaddlv_dv4s( 0b0110111010110000001110[22] : rn[5] : rd[5] );
uaddlv_dv4s.var format : {char const*} = {"2229"};

uaddlv_dv4s.disasm = {
  sink << "uaddlv\t" << DisasmD(rd) << ", " << DisasmTV(rn,4,2);
};

op uaddw2_v2dv2dv4s( 0b01101110101[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw2_v2dv2dv4s.var format : {char const*} = {"951"};

uaddw2_v2dv2dv4s.disasm = {
  sink << "uaddw2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,4,2);
};

op uaddw2_v4sv4sv8h( 0b01101110011[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw2_v4sv4sv8h.var format : {char const*} = {"1278"};

uaddw2_v4sv4sv8h.disasm = {
  sink << "uaddw2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,8,1);
};

op uaddw2_v8hv8hv16b( 0b01101110001[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw2_v8hv8hv16b.var format : {char const*} = {"1402"};

uaddw2_v8hv8hv16b.disasm = {
  sink << "uaddw2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,16,0);
};

op uaddw_v2dv2dv2s( 0b00101110101[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw_v2dv2dv2s.var format : {char const*} = {"947"};

uaddw_v2dv2dv2s.disasm = {
  sink << "uaddw\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,2);
};

op uaddw_v4sv4sv4h( 0b00101110011[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw_v4sv4sv4h.var format : {char const*} = {"1198"};

uaddw_v4sv4sv4h.disasm = {
  sink << "uaddw\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,1);
};

op uaddw_v8hv8hv8b( 0b00101110001[11] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
uaddw_v8hv8hv8b.var format : {char const*} = {"1406"};

uaddw_v8hv8hv8b.disasm = {
  sink << "uaddw\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,0);
};

op ucvtf_dd( 0b0111111001100001110110[22] : rn[5] : rd[5] );
ucvtf_dd.var format : {char const*} = {"2208"};

ucvtf_dd.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op ucvtf_ddi( 0b0111111101[10] : lro[6] : 0b111001[6] : rn[5] : rd[5] );
ucvtf_ddi.var format : {char const*} = {"547"}, shift : {unsigned} = {64 - lro};

ucvtf_ddi.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op ucvtf_dw( 0b0001111001100011000000[22] : rn[5] : rd[5] );
ucvtf_dw.var format : {char const*} = {"2232"};

ucvtf_dw.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmGZWR(rn);
};

op ucvtf_dwi( 0b00011110010000111[17] : scale[5] : rn[5] : rd[5] );
ucvtf_dwi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1796"};

ucvtf_dwi.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(fbits);
};

op ucvtf_dx( 0b1001111001100011000000[22] : rn[5] : rd[5] );
ucvtf_dx.var format : {char const*} = {"2235"};

ucvtf_dx.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmGZXR(rn);
};

op ucvtf_dxi( 0b1001111001000011[16] : scale[6] : rn[5] : rd[5] );
ucvtf_dxi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"688"};

ucvtf_dxi.disasm = {
  sink << "ucvtf\t" << DisasmD(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(fbits);
};

op ucvtf_ss( 0b0111111000100001110110[22] : rn[5] : rd[5] );
ucvtf_ss.var format : {char const*} = {"2294"};

ucvtf_ss.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op ucvtf_ssi( 0b01111111001[11] : lro[5] : 0b111001[6] : rn[5] : rd[5] );
ucvtf_ssi.var format : {char const*} = {"789"}, shift : {unsigned} = {32 - lro};

ucvtf_ssi.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op ucvtf_sw( 0b0001111000100011000000[22] : rn[5] : rd[5] );
ucvtf_sw.var format : {char const*} = {"2321"};

ucvtf_sw.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmGZWR(rn);
};

op ucvtf_swi( 0b00011110000000111[17] : scale[5] : rn[5] : rd[5] );
ucvtf_swi.var fbits : {unsigned} = {32-scale}, format : {char const*} = {"1798"};

ucvtf_swi.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(fbits);
};

op ucvtf_sx( 0b1001111000100011000000[22] : rn[5] : rd[5] );
ucvtf_sx.var format : {char const*} = {"2324"};

ucvtf_sx.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmGZXR(rn);
};

op ucvtf_sxi( 0b1001111000000011[16] : scale[6] : rn[5] : rd[5] );
ucvtf_sxi.var fbits : {unsigned} = {64-scale}, format : {char const*} = {"690"};

ucvtf_sxi.disasm = {
  sink << "ucvtf\t" << DisasmS(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(fbits);
};

op ucvtf_v2d2d( 0b0110111001100001110110[22] : rn[5] : rd[5] );
ucvtf_v2d2d.var format : {char const*} = {"2384"};

ucvtf_v2d2d.disasm = {
  sink << "ucvtf\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op ucvtf_v2d2di( 0b0110111101[10] : lro[6] : 0b111001[6] : rn[5] : rd[5] );
ucvtf_v2d2di.var format : {char const*} = {"565"}, shift : {unsigned} = {64 - lro};

ucvtf_v2d2di.disasm = {
  sink << "ucvtf\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op umaxv_sv4s( 0b0110111010110000101010[22] : rn[5] : rd[5] );
umaxv_sv4s.var format : {char const*} = {"2315"};

umaxv_sv4s.disasm = {
  sink << "umaxv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op uminv_sv4s( 0b0110111010110001101010[22] : rn[5] : rd[5] );
uminv_sv4s.var format : {char const*} = {"2316"};

uminv_sv4s.disasm = {
  sink << "uminv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4,2);
};

op umlal2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal2_v2dv4sv4s.var format : {char const*} = {"987"};

umlal2_v2dv4sv4s.disasm = {
  sink << "umlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op umlal2_v2dv4svsi( 0b0110111110[10] : index0[1] : rm[5] : 0b0010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlal2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"477"};

umlal2_v2dv4svsi.disasm = {
  sink << "umlal2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umlal2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal2_v4sv8hv8h.var format : {char const*} = {"1293"};

umlal2_v4sv8hv8h.disasm = {
  sink << "umlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op umlal2_v4sv8hvhi( 0b0110111101[10] : index0[2] : rm[4] : 0b0010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlal2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"518"};

umlal2_v4sv8hvhi.disasm = {
  sink << "umlal2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umlal2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal2_v8hv16bv16b.var format : {char const*} = {"1377"};

umlal2_v8hv16bv16b.disasm = {
  sink << "umlal2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op umlal_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal_v2dv2sv2s.var format : {char const*} = {"968"};

umlal_v2dv2sv2s.disasm = {
  sink << "umlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op umlal_v2dv2svsi( 0b0010111110[10] : index0[1] : rm[5] : 0b0010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlal_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"468"};

umlal_v2dv2svsi.disasm = {
  sink << "umlal\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umlal_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal_v4sv4hv4h.var format : {char const*} = {"1174"};

umlal_v4sv4hv4h.disasm = {
  sink << "umlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op umlal_v4sv4hvhi( 0b0010111101[10] : index0[2] : rm[4] : 0b0010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlal_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"500"};

umlal_v4sv4hvhi.disasm = {
  sink << "umlal\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umlal_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b100000[6] : rn[5] : rd[5] );
umlal_v8hv8bv8b.var format : {char const*} = {"1396"};

umlal_v8hv8bv8b.disasm = {
  sink << "umlal\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op umlsl2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl2_v2dv4sv4s.var format : {char const*} = {"988"};

umlsl2_v2dv4sv4s.disasm = {
  sink << "umlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op umlsl2_v2dv4svsi( 0b0110111110[10] : index0[1] : rm[5] : 0b0110[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlsl2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"478"};

umlsl2_v2dv4svsi.disasm = {
  sink << "umlsl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umlsl2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl2_v4sv8hv8h.var format : {char const*} = {"1294"};

umlsl2_v4sv8hv8h.disasm = {
  sink << "umlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op umlsl2_v4sv8hvhi( 0b0110111101[10] : index0[2] : rm[4] : 0b0110[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlsl2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"519"};

umlsl2_v4sv8hvhi.disasm = {
  sink << "umlsl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umlsl2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl2_v8hv16bv16b.var format : {char const*} = {"1378"};

umlsl2_v8hv16bv16b.disasm = {
  sink << "umlsl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op umlsl_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl_v2dv2sv2s.var format : {char const*} = {"969"};

umlsl_v2dv2sv2s.disasm = {
  sink << "umlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op umlsl_v2dv2svsi( 0b0010111110[10] : index0[1] : rm[5] : 0b0110[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlsl_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"469"};

umlsl_v2dv2svsi.disasm = {
  sink << "umlsl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umlsl_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl_v4sv4hv4h.var format : {char const*} = {"1175"};

umlsl_v4sv4hv4h.disasm = {
  sink << "umlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op umlsl_v4sv4hvhi( 0b0010111101[10] : index0[2] : rm[4] : 0b0110[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umlsl_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"501"};

umlsl_v4sv4hvhi.disasm = {
  sink << "umlsl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umlsl_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b101000[6] : rn[5] : rd[5] );
umlsl_v8hv8bv8b.var format : {char const*} = {"1397"};

umlsl_v8hv8bv8b.disasm = {
  sink << "umlsl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

/*******************************************************************
 * UMOV
 *
 * Unsigned move vector element to general-purpose register
 */

op umov_wvb( 0b00001110000[11] : index[4] : 0b1001111[7] : rn[5] : rd[5] );
umov_wvb.var format : {char const*} = {"1826"};

umov_wvb.disasm = {
  sink << "umov\t" << DisasmGZWR(rd) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index);
};

umov_wvb.execute = {
  cpu.SetGZR(rd, typename ARCH::U32( cpu.GetVU8(rn,index) ) );
};

op umov_wvh( 0b00001110000[11] : index[3] : 0b10001111[8] : rn[5] : rd[5] );
umov_wvh.var format : {char const*} = {"1930"};

umov_wvh.disasm = {
  sink << "umov\t" << DisasmGZWR(rd) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index);
};

umov_wvh.execute = {
  cpu.SetGZR(rd, typename ARCH::U32( cpu.GetVU16(rn,index) ) );
};

op umov_wvs( 0b00001110000[11] : index[2] : 0b100001111[9] : rn[5] : rd[5] );
umov_wvs.var format : {char const*} = {"2018"};

umov_wvs.disasm = {
  sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmTV(rn,0,2) << DisasmSubscript(index);
};

umov_wvs.execute = {
  cpu.SetGZR(rd, typename ARCH::U32( cpu.GetVU32(rn,index) ) );
};

op umov_xvd( 0b01001110000[11] : index[1] : 0b1000001111[10] : rn[5] : rd[5] );
umov_xvd.var format : {char const*} = {"2040"};

umov_xvd.disasm = {
  sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmTV(rn,0,3) << DisasmSubscript(index);
};

umov_xvd.execute = {
  cpu.SetGZR(rd, cpu.GetVU64(rn,index) );
};

/*
 * end of UMOV
 *******************************************************************/

op umull2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull2_v2dv4sv4s.var format : {char const*} = {"989"};

umull2_v2dv4sv4s.disasm = {
  sink << "umull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op umull2_v2dv4svsi( 0b0110111110[10] : index0[1] : rm[5] : 0b1010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umull2_v2dv4svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"479"};

umull2_v2dv4svsi.disasm = {
  sink << "umull2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umull2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull2_v4sv8hv8h.var format : {char const*} = {"1295"};

umull2_v4sv8hv8h.disasm = {
  sink << "umull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op umull2_v4sv8hvhi( 0b0110111101[10] : index0[2] : rm[4] : 0b1010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umull2_v4sv8hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"520"};

umull2_v4sv8hvhi.disasm = {
  sink << "umull2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umull2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull2_v8hv16bv16b.var format : {char const*} = {"1379"};

umull2_v8hv16bv16b.disasm = {
  sink << "umull2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op umull_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull_v2dv2sv2s.var format : {char const*} = {"970"};

umull_v2dv2sv2s.disasm = {
  sink << "umull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op umull_v2dv2svsi( 0b0010111110[10] : index0[1] : rm[5] : 0b1010[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
umull_v2dv2svsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"470"};

umull_v2dv2svsi.disasm = {
  sink << "umull\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op umull_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull_v4sv4hv4h.var format : {char const*} = {"1176"};

umull_v4sv4hv4h.disasm = {
  sink << "umull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op umull_v4sv4hvhi( 0b0010111101[10] : index0[2] : rm[4] : 0b1010[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
umull_v4sv4hvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"502"};

umull_v4sv4hvhi.disasm = {
  sink << "umull\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op umull_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b110000[6] : rn[5] : rd[5] );
umull_v8hv8bv8b.var format : {char const*} = {"1398"};

umull_v8hv8bv8b.disasm = {
  sink << "umull\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op uqadd_bbb( 0b01111110001[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_bbb.var format : {char const*} = {"699"};

uqadd_bbb.disasm = {
  sink << "uqadd\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op uqadd_ddd( 0b01111110111[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_ddd.var format : {char const*} = {"739"};

uqadd_ddd.disasm = {
  sink << "uqadd\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op uqadd_hhh( 0b01111110011[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_hhh.var format : {char const*} = {"758"};

uqadd_hhh.disasm = {
  sink << "uqadd\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op uqadd_sss( 0b01111110101[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_sss.var format : {char const*} = {"815"};

uqadd_sss.disasm = {
  sink << "uqadd\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op uqadd_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_v2dv2dv2d.var format : {char const*} = {"935"};

uqadd_v2dv2dv2d.disasm = {
  sink << "uqadd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uqrshl_bbb( 0b01111110001[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_bbb.var format : {char const*} = {"700"};

uqrshl_bbb.disasm = {
  sink << "uqrshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op uqrshl_ddd( 0b01111110111[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_ddd.var format : {char const*} = {"740"};

uqrshl_ddd.disasm = {
  sink << "uqrshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op uqrshl_hhh( 0b01111110011[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_hhh.var format : {char const*} = {"759"};

uqrshl_hhh.disasm = {
  sink << "uqrshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op uqrshl_sss( 0b01111110101[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_sss.var format : {char const*} = {"816"};

uqrshl_sss.disasm = {
  sink << "uqrshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op uqrshl_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_v2dv2dv2d.var format : {char const*} = {"936"};

uqrshl_v2dv2dv2d.disasm = {
  sink << "uqrshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uqrshrn2_v16b8hi( 0b0110111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn2_v16b8hi.var format : {char const*} = {"1963"}, shift : {unsigned} = {8 - lro};

uqrshrn2_v16b8hi.disasm = {
  sink << "uqrshrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op uqrshrn2_v4s2di( 0b01101111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn2_v4s2di.var format : {char const*} = {"1155"}, shift : {unsigned} = {32 - lro};

uqrshrn2_v4s2di.disasm = {
  sink << "uqrshrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op uqrshrn2_v8h4si( 0b011011110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn2_v8h4si.var format : {char const*} = {"1869"}, shift : {unsigned} = {16 - lro};

uqrshrn2_v8h4si.disasm = {
  sink << "uqrshrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op uqrshrn_bhi( 0b0111111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_bhi.var format : {char const*} = {"1939"}, shift : {unsigned} = {8 - lro};

uqrshrn_bhi.disasm = {
  sink << "uqrshrn\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op uqrshrn_hsi( 0b011111110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_hsi.var format : {char const*} = {"1835"}, shift : {unsigned} = {16 - lro};

uqrshrn_hsi.disasm = {
  sink << "uqrshrn\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op uqrshrn_sdi( 0b01111111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_sdi.var format : {char const*} = {"779"}, shift : {unsigned} = {32 - lro};

uqrshrn_sdi.disasm = {
  sink << "uqrshrn\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op uqrshrn_v2s2di( 0b00101111001[11] : lro[5] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_v2s2di.var format : {char const*} = {"997"}, shift : {unsigned} = {32 - lro};

uqrshrn_v2s2di.disasm = {
  sink << "uqrshrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op uqrshrn_v4h4si( 0b001011110001[12] : lro[4] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_v4h4si.var format : {char const*} = {"1857"}, shift : {unsigned} = {16 - lro};

uqrshrn_v4h4si.disasm = {
  sink << "uqrshrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op uqrshrn_v8b8hi( 0b0010111100001[13] : lro[3] : 0b100111[6] : rn[5] : rd[5] );
uqrshrn_v8b8hi.var format : {char const*} = {"1990"}, shift : {unsigned} = {8 - lro};

uqrshrn_v8b8hi.disasm = {
  sink << "uqrshrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op uqshl_bbb( 0b01111110001[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_bbb.var format : {char const*} = {"701"};

uqshl_bbb.disasm = {
  sink << "uqshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op uqshl_bbi( 0b0111111100001[13] : shift[3] : 0b011101[6] : rn[5] : rd[5] );
uqshl_bbi.var format : {char const*} = {"1934"};

uqshl_bbi.disasm = {
  sink << "uqshl\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmI(shift);
};

op uqshl_ddd( 0b01111110111[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_ddd.var format : {char const*} = {"741"};

uqshl_ddd.disasm = {
  sink << "uqshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op uqshl_ddi( 0b0111111101[10] : shift[6] : 0b011101[6] : rn[5] : rd[5] );
uqshl_ddi.var format : {char const*} = {"548"};

uqshl_ddi.disasm = {
  sink << "uqshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op uqshl_hhh( 0b01111110011[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_hhh.var format : {char const*} = {"760"};

uqshl_hhh.disasm = {
  sink << "uqshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op uqshl_hhi( 0b011111110001[12] : shift[4] : 0b011101[6] : rn[5] : rd[5] );
uqshl_hhi.var format : {char const*} = {"1830"};

uqshl_hhi.disasm = {
  sink << "uqshl\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op uqshl_ssi( 0b01111111001[11] : shift[5] : 0b011101[6] : rn[5] : rd[5] );
uqshl_ssi.var format : {char const*} = {"790"};

uqshl_ssi.disasm = {
  sink << "uqshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op uqshl_sss( 0b01111110101[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_sss.var format : {char const*} = {"817"};

uqshl_sss.disasm = {
  sink << "uqshl\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op uqshl_v2d2di( 0b0110111101[10] : imm[6] : 0b011101[6] : rn[5] : rd[5] );
uqshl_v2d2di.var format : {char const*} = {"566"};

uqshl_v2d2di.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(imm);
};

op uqshl_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_v2dv2dv2d.var format : {char const*} = {"937"};

uqshl_v2dv2dv2d.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uqshrn2_v16b8hi( 0b0110111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
uqshrn2_v16b8hi.var format : {char const*} = {"1964"}, shift : {unsigned} = {8 - lro};

uqshrn2_v16b8hi.disasm = {
  sink << "uqshrn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op uqshrn2_v4s2di( 0b01101111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
uqshrn2_v4s2di.var format : {char const*} = {"1156"}, shift : {unsigned} = {32 - lro};

uqshrn2_v4s2di.disasm = {
  sink << "uqshrn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op uqshrn2_v8h4si( 0b011011110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
uqshrn2_v8h4si.var format : {char const*} = {"1870"}, shift : {unsigned} = {16 - lro};

uqshrn2_v8h4si.disasm = {
  sink << "uqshrn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op uqshrn_bhi( 0b0111111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_bhi.var format : {char const*} = {"1940"}, shift : {unsigned} = {8 - lro};

uqshrn_bhi.disasm = {
  sink << "uqshrn\t" << DisasmB(rd) << ", " << DisasmH(rn) << ", " << DisasmI(shift);
};

op uqshrn_hsi( 0b011111110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_hsi.var format : {char const*} = {"1836"}, shift : {unsigned} = {16 - lro};

uqshrn_hsi.disasm = {
  sink << "uqshrn\t" << DisasmH(rd) << ", " << DisasmS(rn) << ", " << DisasmI(shift);
};

op uqshrn_sdi( 0b01111111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_sdi.var format : {char const*} = {"780"}, shift : {unsigned} = {32 - lro};

uqshrn_sdi.disasm = {
  sink << "uqshrn\t" << DisasmS(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op uqshrn_v2s2di( 0b00101111001[11] : lro[5] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_v2s2di.var format : {char const*} = {"998"}, shift : {unsigned} = {32 - lro};

uqshrn_v2s2di.disasm = {
  sink << "uqshrn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op uqshrn_v4h4si( 0b001011110001[12] : lro[4] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_v4h4si.var format : {char const*} = {"1858"}, shift : {unsigned} = {16 - lro};

uqshrn_v4h4si.disasm = {
  sink << "uqshrn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(shift);
};

op uqshrn_v8b8hi( 0b0010111100001[13] : lro[3] : 0b100101[6] : rn[5] : rd[5] );
uqshrn_v8b8hi.var format : {char const*} = {"1991"}, shift : {unsigned} = {8 - lro};

uqshrn_v8b8hi.disasm = {
  sink << "uqshrn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(shift);
};

op uqsub_bbb( 0b01111110001[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_bbb.var format : {char const*} = {"702"};

uqsub_bbb.disasm = {
  sink << "uqsub\t" << DisasmB(rd) << ", " << DisasmB(rn) << ", " << DisasmB(rm);
};

op uqsub_ddd( 0b01111110111[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_ddd.var format : {char const*} = {"742"};

uqsub_ddd.disasm = {
  sink << "uqsub\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op uqsub_hhh( 0b01111110011[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_hhh.var format : {char const*} = {"761"};

uqsub_hhh.disasm = {
  sink << "uqsub\t" << DisasmH(rd) << ", " << DisasmH(rn) << ", " << DisasmH(rm);
};

op uqsub_sss( 0b01111110101[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_sss.var format : {char const*} = {"818"};

uqsub_sss.disasm = {
  sink << "uqsub\t" << DisasmS(rd) << ", " << DisasmS(rn) << ", " << DisasmS(rm);
};

op uqsub_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_v2dv2dv2d.var format : {char const*} = {"938"};

uqsub_v2dv2dv2d.disasm = {
  sink << "uqsub\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uqxtn2_v16b8h( 0b0110111000100001010010[22] : rn[5] : rd[5] );
uqxtn2_v16b8h.var format : {char const*} = {"2350"};

uqxtn2_v16b8h.disasm = {
  sink << "uqxtn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1);
};

op uqxtn2_v4s2d( 0b0110111010100001010010[22] : rn[5] : rd[5] );
uqxtn2_v4s2d.var format : {char const*} = {"2487"};

uqxtn2_v4s2d.disasm = {
  sink << "uqxtn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op uqxtn2_v8h4s( 0b0110111001100001010010[22] : rn[5] : rd[5] );
uqxtn2_v8h4s.var format : {char const*} = {"2575"};

uqxtn2_v8h4s.disasm = {
  sink << "uqxtn2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,4,2);
};

op uqxtn_bh( 0b0111111000100001010010[22] : rn[5] : rd[5] );
uqxtn_bh.var format : {char const*} = {"2167"};

uqxtn_bh.disasm = {
  sink << "uqxtn\t" << DisasmB(rd) << ", " << DisasmH(rn);
};

op uqxtn_hs( 0b0111111001100001010010[22] : rn[5] : rd[5] );
uqxtn_hs.var format : {char const*} = {"2244"};

uqxtn_hs.disasm = {
  sink << "uqxtn\t" << DisasmH(rd) << ", " << DisasmS(rn);
};

op uqxtn_sd( 0b0111111010100001010010[22] : rn[5] : rd[5] );
uqxtn_sd.var format : {char const*} = {"2263"};

uqxtn_sd.disasm = {
  sink << "uqxtn\t" << DisasmS(rd) << ", " << DisasmD(rn);
};

op uqxtn_v2s2d( 0b0010111010100001010010[22] : rn[5] : rd[5] );
uqxtn_v2s2d.var format : {char const*} = {"2408"};

uqxtn_v2s2d.disasm = {
  sink << "uqxtn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op uqxtn_v4h4s( 0b0010111001100001010010[22] : rn[5] : rd[5] );
uqxtn_v4h4s.var format : {char const*} = {"2477"};

uqxtn_v4h4s.disasm = {
  sink << "uqxtn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2);
};

op uqxtn_v8b8h( 0b0010111000100001010010[22] : rn[5] : rd[5] );
uqxtn_v8b8h.var format : {char const*} = {"2565"};

uqxtn_v8b8h.disasm = {
  sink << "uqxtn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1);
};

op urshl_ddd( 0b01111110111[11] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
urshl_ddd.var format : {char const*} = {"743"};

urshl_ddd.disasm = {
  sink << "urshl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op urshl_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
urshl_v2dv2dv2d.var format : {char const*} = {"939"};

urshl_v2dv2dv2d.disasm = {
  sink << "urshl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op urshr_ddi( 0b0111111101[10] : lro[6] : 0b001001[6] : rn[5] : rd[5] );
urshr_ddi.var format : {char const*} = {"549"}, shift : {unsigned} = {64 - lro};

urshr_ddi.disasm = {
  sink << "urshr\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op urshr_v2d2di( 0b0110111101[10] : lro[6] : 0b001001[6] : rn[5] : rd[5] );
urshr_v2d2di.var format : {char const*} = {"567"}, shift : {unsigned} = {64 - lro};

urshr_v2d2di.disasm = {
  sink << "urshr\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op ursra_ddi( 0b0111111101[10] : lro[6] : 0b001101[6] : rn[5] : rd[5] );
ursra_ddi.var format : {char const*} = {"550"}, shift : {unsigned} = {64 - lro};

ursra_ddi.disasm = {
  sink << "ursra\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op ursra_v2d2di( 0b0110111101[10] : lro[6] : 0b001101[6] : rn[5] : rd[5] );
ursra_v2d2di.var format : {char const*} = {"568"}, shift : {unsigned} = {64 - lro};

ursra_v2d2di.disasm = {
  sink << "ursra\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op ushl_ddd( 0b01111110111[11] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
ushl_ddd.var format : {char const*} = {"744"};

ushl_ddd.disasm = {
  sink << "ushl\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmD(rm);
};

op ushl_v2dv2dv2d( 0b01101110111[11] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
ushl_v2dv2dv2d.var format : {char const*} = {"940"};

ushl_v2dv2dv2d.disasm = {
  sink << "ushl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op ushll2_v2d4si( 0b01101111001[11] : imm[5] : 0b101001[6] : rn[5] : rd[5] );
ushll2_v2d4si.var format : {char const*} = {"973"};

ushll2_v2d4si.disasm = {
  if (imm) { sink << "ushll2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmI(imm); } else { sink << "uxtl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2); }
};

op ushll2_v4s8hi( 0b011011110001[12] : imm[4] : 0b101001[6] : rn[5] : rd[5] );
ushll2_v4s8hi.var format : {char const*} = {"1862"};

ushll2_v4s8hi.disasm = {
  if (imm) { sink << "ushll2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmI(imm); } else { sink << "uxtl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1); }
};

op ushll2_v8h16bi( 0b0110111100001[13] : imm[3] : 0b101001[6] : rn[5] : rd[5] );
ushll2_v8h16bi.var format : {char const*} = {"1993"};

ushll2_v8h16bi.disasm = {
  if (imm) { sink << "ushll2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmI(imm); } else { sink << "uxtl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0); }
};

op ushll_v2d2si( 0b00101111001[11] : imm[5] : 0b101001[6] : rn[5] : rd[5] );
ushll_v2d2si.var format : {char const*} = {"954"};

ushll_v2d2si.disasm = {
  if (imm) { sink << "ushll\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmI(imm); } else { sink << "uxtl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2); }
};

op ushll_v4s4hi( 0b001011110001[12] : imm[4] : 0b101001[6] : rn[5] : rd[5] );
ushll_v4s4hi.var format : {char const*} = {"1860"};

ushll_v4s4hi.disasm = {
  if (imm) { sink << "ushll\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmI(imm); } else { sink << "uxtl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1); }
};

op ushll_v8h8bi( 0b0010111100001[13] : imm[3] : 0b101001[6] : rn[5] : rd[5] );
ushll_v8h8bi.var format : {char const*} = {"1995"};

ushll_v8h8bi.disasm = {
  if (imm) { sink << "ushll\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmI(imm); } else { sink << "uxtl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0); }
};

op ushr_ddi( 0b0111111101[10] : lro[6] : 0b000001[6] : rn[5] : rd[5] );
ushr_ddi.var format : {char const*} = {"551"}, shift : {unsigned} = {64 - lro};

ushr_ddi.disasm = {
  sink << "ushr\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op ushr_v2d2di( 0b0110111101[10] : lro[6] : 0b000001[6] : rn[5] : rd[5] );
ushr_v2d2di.var format : {char const*} = {"569"}, shift : {unsigned} = {64 - lro};

ushr_v2d2di.disasm = {
  sink << "ushr\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op usqadd_bb( 0b0111111000100000001110[22] : rn[5] : rd[5] );
usqadd_bb.var format : {char const*} = {"2164"};

usqadd_bb.disasm = {
  sink << "usqadd\t" << DisasmB(rd) << ", " << DisasmB(rn);
};

op usqadd_dd( 0b0111111011100000001110[22] : rn[5] : rd[5] );
usqadd_dd.var format : {char const*} = {"2209"};

usqadd_dd.disasm = {
  sink << "usqadd\t" << DisasmD(rd) << ", " << DisasmD(rn);
};

op usqadd_hh( 0b0111111001100000001110[22] : rn[5] : rd[5] );
usqadd_hh.var format : {char const*} = {"2240"};

usqadd_hh.disasm = {
  sink << "usqadd\t" << DisasmH(rd) << ", " << DisasmH(rn);
};

op usqadd_ss( 0b0111111010100000001110[22] : rn[5] : rd[5] );
usqadd_ss.var format : {char const*} = {"2295"};

usqadd_ss.disasm = {
  sink << "usqadd\t" << DisasmS(rd) << ", " << DisasmS(rn);
};

op usqadd_v2d2d( 0b0110111011100000001110[22] : rn[5] : rd[5] );
usqadd_v2d2d.var format : {char const*} = {"2385"};

usqadd_v2d2d.disasm = {
  sink << "usqadd\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3);
};

op usra_ddi( 0b0111111101[10] : lro[6] : 0b000101[6] : rn[5] : rd[5] );
usra_ddi.var format : {char const*} = {"552"}, shift : {unsigned} = {64 - lro};

usra_ddi.disasm = {
  sink << "usra\t" << DisasmD(rd) << ", " << DisasmD(rn) << ", " << DisasmI(shift);
};

op usra_v2d2di( 0b0110111101[10] : lro[6] : 0b000101[6] : rn[5] : rd[5] );
usra_v2d2di.var format : {char const*} = {"570"}, shift : {unsigned} = {64 - lro};

usra_v2d2di.disasm = {
  sink << "usra\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmI(shift);
};

op usubl2_v2dv4sv4s( 0b01101110101[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl2_v2dv4sv4s.var format : {char const*} = {"990"};

usubl2_v2dv4sv4s.disasm = {
  sink << "usubl2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,2);
};

op usubl2_v4sv8hv8h( 0b01101110011[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl2_v4sv8hv8h.var format : {char const*} = {"1296"};

usubl2_v4sv8hv8h.disasm = {
  sink << "usubl2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,1);
};

op usubl2_v8hv16bv16b( 0b01101110001[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl2_v8hv16bv16b.var format : {char const*} = {"1380"};

usubl2_v8hv16bv16b.disasm = {
  sink << "usubl2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,16,0) << ", " << DisasmTV(rm,16,0);
};

op usubl_v2dv2sv2s( 0b00101110101[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl_v2dv2sv2s.var format : {char const*} = {"971"};

usubl_v2dv2sv2s.disasm = {
  sink << "usubl\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,2) << ", " << DisasmTV(rm,2,2);
};

op usubl_v4sv4hv4h( 0b00101110011[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl_v4sv4hv4h.var format : {char const*} = {"1177"};

usubl_v4sv4hv4h.disasm = {
  sink << "usubl\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op usubl_v8hv8bv8b( 0b00101110001[11] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
usubl_v8hv8bv8b.var format : {char const*} = {"1399"};

usubl_v8hv8bv8b.disasm = {
  sink << "usubl\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,0) << ", " << DisasmTV(rm,8,0);
};

op usubw2_v2dv2dv4s( 0b01101110101[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw2_v2dv2dv4s.var format : {char const*} = {"952"};

usubw2_v2dv2dv4s.disasm = {
  sink << "usubw2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,4,2);
};

op usubw2_v4sv4sv8h( 0b01101110011[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw2_v4sv4sv8h.var format : {char const*} = {"1279"};

usubw2_v4sv4sv8h.disasm = {
  sink << "usubw2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,8,1);
};

op usubw2_v8hv8hv16b( 0b01101110001[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw2_v8hv8hv16b.var format : {char const*} = {"1403"};

usubw2_v8hv8hv16b.disasm = {
  sink << "usubw2\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,16,0);
};

op usubw_v2dv2dv2s( 0b00101110101[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw_v2dv2dv2s.var format : {char const*} = {"948"};

usubw_v2dv2dv2s.disasm = {
  sink << "usubw\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,2);
};

op usubw_v4sv4sv4h( 0b00101110011[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw_v4sv4sv4h.var format : {char const*} = {"1199"};

usubw_v4sv4sv4h.disasm = {
  sink << "usubw\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,4,2) << ", " << DisasmTV(rm,4,1);
};

op usubw_v8hv8hv8b( 0b00101110001[11] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
usubw_v8hv8hv8b.var format : {char const*} = {"1407"};

usubw_v8hv8hv8b.disasm = {
  sink << "usubw\t" << DisasmTV(rd,8,1) << ", " << DisasmTV(rn,8,1) << ", " << DisasmTV(rm,8,0);
};

op uzp1_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
uzp1_v2dv2dv2d.var format : {char const*} = {"941"};

uzp1_v2dv2dv2d.disasm = {
  sink << "uzp1\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uzp2_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
uzp2_v2dv2dv2d.var format : {char const*} = {"942"};

uzp2_v2dv2dv2d.disasm = {
  sink << "uzp2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op uzp2_v4hv4hv4h( 0b00001110010[11] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
uzp2_v4hv4hv4h.var format : {char const*} = {"1142"};

uzp2_v4hv4hv4h.disasm = {
  sink << "uzp2\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,1) << ", " << DisasmTV(rm,4,1);
};

op xtn2_v16b8h( 0b0100111000100001001010[22] : rn[5] : rd[5] );
xtn2_v16b8h.var format : {char const*} = {"2351"};

xtn2_v16b8h.disasm = {
  sink << "xtn2\t" << DisasmTV(rd,16,0) << ", " << DisasmTV(rn,8,1);
};

op xtn2_v4s2d( 0b0100111010100001001010[22] : rn[5] : rd[5] );
xtn2_v4s2d.var format : {char const*} = {"2488"};

xtn2_v4s2d.disasm = {
  sink << "xtn2\t" << DisasmTV(rd,4,2) << ", " << DisasmTV(rn,2,3);
};

op xtn_v2s2d( 0b0000111010100001001010[22] : rn[5] : rd[5] );
xtn_v2s2d.var format : {char const*} = {"2409"};

xtn_v2s2d.disasm = {
  sink << "xtn\t" << DisasmTV(rd,2,2) << ", " << DisasmTV(rn,2,3);
};

op xtn_v4h4s( 0b0000111001100001001010[22] : rn[5] : rd[5] );
xtn_v4h4s.var format : {char const*} = {"2478"};

xtn_v4h4s.disasm = {
  sink << "xtn\t" << DisasmTV(rd,4,1) << ", " << DisasmTV(rn,4,2);
};

op xtn_v8b8h( 0b0000111000100001001010[22] : rn[5] : rd[5] );
xtn_v8b8h.var format : {char const*} = {"2566"};

xtn_v8b8h.disasm = {
  sink << "xtn\t" << DisasmTV(rd,8,0) << ", " << DisasmTV(rn,8,1);
};

op zip1_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
zip1_v2dv2dv2d.var format : {char const*} = {"943"};

zip1_v2dv2dv2d.disasm = {
  sink << "zip1\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op zip2_v2dv2dv2d( 0b01001110110[11] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
zip2_v2dv2dv2d.var format : {char const*} = {"944"};

zip2_v2dv2dv2d.disasm = {
  sink << "zip2\t" << DisasmTV(rd,2,3) << ", " << DisasmTV(rn,2,3) << ", " << DisasmTV(rm,2,3);
};

op orr_vbvbvb( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
orr_vbvbvb.var format : {char const*} = {"1315"};

orr_vbvbvb.disasm = {
  if (rn == rm)
    sink << "mov\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
  else
    sink << "orr\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

orr_vbvbvb.execute = {
  for (unsigned idx = 0, end=8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) | cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op abs_vbb( 0b0[1] : q[1] : 0b00111000100000101110[20] : rn[5] : rd[5] );
abs_vbb.var format : {char const*} = {"2544"};

abs_vbb.disasm = {
  sink << "abs\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op abs_vhh( 0b0[1] : q[1] : 0b00111001100000101110[20] : rn[5] : rd[5] );
abs_vhh.var format : {char const*} = {"2459"};

abs_vhh.disasm = {
  sink << "abs\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op abs_vss( 0b0[1] : q[1] : 0b00111010100000101110[20] : rn[5] : rd[5] );
abs_vss.var format : {char const*} = {"2410"};

abs_vss.disasm = {
  sink << "abs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op add_vb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
add_vb.var format : {char const*} = {"1297"};

add_vb.disasm = {
  sink << "add\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

add_vb.execute = {
  for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) + cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op add_vh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
add_vh.var format : {char const*} = {"1095"};

add_vh.disasm = {
  sink << "add\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

add_vh.execute = {
  for (unsigned idx = 0, end = 4<<q; idx < end; ++idx)
    cpu.SetVU16(rd,idx,cpu.GetVU16(rn,idx) + cpu.GetVU16(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op add_vs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
add_vs.var format : {char const*} = {"1021"};

add_vs.disasm = {
  sink << "add\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

add_vs.execute = {
  for (unsigned idx = 0, end = 2<<q; idx < end; ++idx)
    cpu.SetVU32(rd,idx,cpu.GetVU32(rn,idx) + cpu.GetVU32(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op addp_vb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b101111[6] : rn[5] : rd[5] );
addp_vb.var format : {char const*} = {"1298"};

addp_vb.disasm = {
  sink << "addp\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

addp_vb.execute = {
  unsigned elements=8<<q;
  typename ARCH::U8 res[elements];
  for (unsigned e=0; e < elements; e += 2)
    {
      res[       (0+e)/2] = cpu.GetVU8(rn,e) + cpu.GetVU8(rn,e+1);
      res[(elements+e)/2] = cpu.GetVU8(rm,e) + cpu.GetVU8(rm,e+1);
    }
  for (unsigned e=0; e < elements; e += 1)
    cpu.SetVU8(rd,e,res[e]);
  cpu.ClearHighV(rd,8<<q);
};

op addp_vh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b101111[6] : rn[5] : rd[5] );
addp_vh.var format : {char const*} = {"1096"};

addp_vh.disasm = {
  sink << "addp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

addp_vh.execute = {
  unsigned elements = 4<<q;                        
  typename ARCH::U16 res[elements];
  for (unsigned e=0; e < elements; e += 2) {
    res[       (0+e)/2] = cpu.GetVU16(rn,e) + cpu.GetVU16(rn,e+1);
    res[(elements+e)/2] = cpu.GetVU16(rm,e) + cpu.GetVU16(rm,e+1);
  }
  for (unsigned e=0; e < elements; e += 1)
    cpu.SetVU16(rd,e,res[e]);
  cpu.ClearHighV(rd,8<<q);
};

op addp_vs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b101111[6] : rn[5] : rd[5] );
addp_vs.var format : {char const*} = {"1022"};

addp_vs.disasm = {
  sink << "addp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

addp_vs.execute = {
  unsigned elements = 2<<q;
  typename ARCH::U32 res[elements];
  for (unsigned e=0; e < elements; e += 2) {
    res[       (0+e)/2] = cpu.GetVU32(rn,e) + cpu.GetVU32(rn,e+1);
    res[(elements+e)/2] = cpu.GetVU32(rm,e) + cpu.GetVU32(rm,e+1);
  }
  for (unsigned e=0; e < elements; e += 1)
    cpu.SetVU32(rd,e,res[e]);
  cpu.ClearHighV(rd,8<<q);
};

op addv_bvb( 0b0[1] : q[1] : 0b00111000110001101110[20] : rn[5] : rd[5] );
addv_bvb.var format : {char const*} = {"2173"};

addv_bvb.disasm = {
  sink << "addv\t" << DisasmB(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op addv_hvh( 0b0[1] : q[1] : 0b00111001110001101110[20] : rn[5] : rd[5] );
addv_hvh.var format : {char const*} = {"2247"};

addv_hvh.disasm = {
  sink << "addv\t" << DisasmH(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op and_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
and_vbvbvb.var format : {char const*} = {"1299"};

and_vbvbvb.disasm = {
  sink << "and\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

and_vbvbvb.execute = {
  for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) & cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op bic_vbvbvb( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
bic_vbvbvb.var format : {char const*} = {"1300"};

bic_vbvbvb.disasm = {
  sink << "bic\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

bic_vbvbvb.execute = {
  for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) & ~cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op bic_vhi( 0b0[1] : q[1] : 0b10111100000[11] : shl<5> imm1[3] : 0b10[2] : shl<3> sh[1] : 0b101[3] : imm0[5] : rd[5] );
bic_vhi.var imm : {uint16_t} = {uint16_t(imm1|imm0) << sh}, format : {char const*} = {"1885"};

bic_vhi.disasm = {
  sink << "bic\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmI(imm,16);
};

op bic_vsi( 0b0[1] : q[1] : 0b10111100000[11] : shl<5> imm1[3] : 0b0[1] : shl<3> sh[2] : 0b101[3] : imm0[5] : rd[5] );
bic_vsi.var imm : {uint32_t} = {uint32_t(imm1|imm0) << sh}, format : {char const*} = {"1786"};

bic_vsi.disasm = {
  sink << "bic\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op bif_vbvbvb( 0b0[1] : q[1] : 0b101110111[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
bif_vbvbvb.var format : {char const*} = {"1301"};

bif_vbvbvb.disasm = {
  sink << "bif\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op bit_vbvbvb( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
bit_vbvbvb.var format : {char const*} = {"1302"};

bit_vbvbvb.disasm = {
  sink << "bit\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op bsl_vbvbvb( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
bsl_vbvbvb.var format : {char const*} = {"1303"};

bsl_vbvbvb.disasm = {
  sink << "bsl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op cls_vbb( 0b0[1] : q[1] : 0b00111000100000010010[20] : rn[5] : rd[5] );
cls_vbb.var format : {char const*} = {"2545"};

cls_vbb.disasm = {
  sink << "cls\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op cls_vhh( 0b0[1] : q[1] : 0b00111001100000010010[20] : rn[5] : rd[5] );
cls_vhh.var format : {char const*} = {"2460"};

cls_vhh.disasm = {
  sink << "cls\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op cls_vss( 0b0[1] : q[1] : 0b00111010100000010010[20] : rn[5] : rd[5] );
cls_vss.var format : {char const*} = {"2411"};

cls_vss.disasm = {
  sink << "cls\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op clz_vbb( 0b0[1] : q[1] : 0b10111000100000010010[20] : rn[5] : rd[5] );
clz_vbb.var format : {char const*} = {"2546"};

clz_vbb.disasm = {
  sink << "clz\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op clz_vhh( 0b0[1] : q[1] : 0b10111001100000010010[20] : rn[5] : rd[5] );
clz_vhh.var format : {char const*} = {"2461"};

clz_vhh.disasm = {
  sink << "clz\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op clz_vss( 0b0[1] : q[1] : 0b10111010100000010010[20] : rn[5] : rd[5] );
clz_vss.var format : {char const*} = {"2412"};

clz_vss.disasm = {
  sink << "clz\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op cmeq_vb_reg( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmeq_vb_reg.var format : {char const*} = {"1304"};

cmeq_vb_reg.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

cmeq_vb_reg.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end = 8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( cpu.GetVS8(rm,e) ), res;
      res =  S8(not (op1 == op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmeq_vb_zero( 0b0[1] : q[1] : 0b00111000100000100110[20] : rn[5] : rd[5] );
cmeq_vb_zero.var format : {char const*} = {"2558"};

cmeq_vb_zero.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", #0";
};

cmeq_vb_zero.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( 0 ), res;
      res =  S8(not (op1 == op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmeq_vh_reg( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmeq_vh_reg.var format : {char const*} = {"1097"};

cmeq_vh_reg.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

cmeq_vh_reg.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( cpu.GetVS16(rm,e) ), res;
      res =  S16(not (op1 == op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmeq_vh_zero( 0b0[1] : q[1] : 0b00111001100000100110[20] : rn[5] : rd[5] );
cmeq_vh_zero.var format : {char const*} = {"2469"};

cmeq_vh_zero.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", #0";
};

cmeq_vh_zero.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( 0 ), res;
      res =  S16(not (op1 == op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmeq_vs_reg( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmeq_vs_reg.var format : {char const*} = {"1023"};

cmeq_vs_reg.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

cmeq_vs_reg.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( cpu.GetVS32(rm,e) ), res;
      res =  S32(not (op1 == op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmeq_vs_zero( 0b0[1] : q[1] : 0b00111010100000100110[20] : rn[5] : rd[5] );
cmeq_vs_zero.var format : {char const*} = {"2445"};

cmeq_vs_zero.disasm = {
  sink << "cmeq\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0";
};

cmeq_vs_zero.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( 0 ), res;
      res =  S32(not (op1 == op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vb_reg( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmge_vb_reg.var format : {char const*} = {"1305"};

cmge_vb_reg.disasm = {
  sink << "cmge\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

cmge_vb_reg.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( cpu.GetVS8(rm,e) ), res;
      res =  S8(not (op1 >= op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vb_zero( 0b0[1] : q[1] : 0b10111000100000100010[20] : rn[5] : rd[5] );
cmge_vb_zero.var format : {char const*} = {"2559"};

cmge_vb_zero.disasm = {
  sink << "cmge\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", #0";
};

cmge_vb_zero.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( 0 ), res;
      res =  S8(not (op1 >= op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vh_reg( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmge_vh_reg.var format : {char const*} = {"1098"};

cmge_vh_reg.disasm = {
  sink << "cmge\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

cmge_vh_reg.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( cpu.GetVS16(rm,e) ), res;
      res =  S16(not (op1 >= op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vh_zero( 0b0[1] : q[1] : 0b10111001100000100010[20] : rn[5] : rd[5] );
cmge_vh_zero.var format : {char const*} = {"2470"};

cmge_vh_zero.disasm = {
  sink << "cmge\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", #0";
};

cmge_vh_zero.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( 0 ), res;
      res =  S16(not (op1 >= op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vs_reg( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmge_vs_reg.var format : {char const*} = {"1024"};

cmge_vs_reg.disasm = {
  sink << "cmge\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

cmge_vs_reg.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( cpu.GetVS32(rm,e) ), res;
      res =  S32(not (op1 >= op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmge_vs_zero( 0b0[1] : q[1] : 0b10111010100000100010[20] : rn[5] : rd[5] );
cmge_vs_zero.var format : {char const*} = {"2446"};

cmge_vs_zero.disasm = {
  sink << "cmge\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0";
};

cmge_vs_zero.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( 0 ), res;
      res =  S32(not (op1 >= op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vb_reg( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmgt_vb_reg.var format : {char const*} = {"1306"};

cmgt_vb_reg.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

cmgt_vb_reg.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( cpu.GetVS8(rm,e) ), res;
      res =  S8(not (op1 > op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vb_zero( 0b0[1] : q[1] : 0b00111000100000100010[20] : rn[5] : rd[5] );
cmgt_vb_zero.var format : {char const*} = {"2560"};

cmgt_vb_zero.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", #0";
};

cmgt_vb_zero.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( 0 ), res;
      res =  S8(not (op1 > op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vh_reg( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmgt_vh_reg.var format : {char const*} = {"1099"};

cmgt_vh_reg.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

cmgt_vh_reg.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( cpu.GetVS16(rm,e) ), res;
      res =  S16(not (op1 > op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vh_zero( 0b0[1] : q[1] : 0b00111001100000100010[20] : rn[5] : rd[5] );
cmgt_vh_zero.var format : {char const*} = {"2471"};

cmgt_vh_zero.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", #0";
};

cmgt_vh_zero.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( 0 ), res;
      res =  S16(not (op1 > op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vs_reg( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmgt_vs_reg.var format : {char const*} = {"1025"};

cmgt_vs_reg.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

cmgt_vs_reg.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( cpu.GetVS32(rm,e) ), res;
      res =  S32(not (op1 > op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmgt_vs_zero( 0b0[1] : q[1] : 0b00111010100000100010[20] : rn[5] : rd[5] );
cmgt_vs_zero.var format : {char const*} = {"2447"};

cmgt_vs_zero.disasm = {
  sink << "cmgt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0";
};

cmgt_vs_zero.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( 0 ), res;
      res =  S32(not (op1 > op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhi_vb_reg( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmhi_vb_reg.var format : {char const*} = {"1307"};

cmhi_vb_reg.disasm = {
  sink << "cmhi\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

cmhi_vb_reg.execute = {
  typedef typename ARCH::U8 U8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      U8 op1( cpu.GetVU8(rn,e) ), op2( cpu.GetVU8(rm,e) ), res;
      res =  U8(not (op1 > op2)) - U8(1);
      cpu.SetVU8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhi_vh_reg( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmhi_vh_reg.var format : {char const*} = {"1100"};

cmhi_vh_reg.disasm = {
  sink << "cmhi\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

cmhi_vh_reg.execute = {
  typedef typename ARCH::U16 U16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      U16 op1( cpu.GetVU16(rn,e) ), op2( cpu.GetVU16(rm,e) ), res;
      res =  U16(not (op1 > op2)) - U16(1);
      cpu.SetVU16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhi_vs_reg( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b001101[6] : rn[5] : rd[5] );
cmhi_vs_reg.var format : {char const*} = {"1026"};

cmhi_vs_reg.disasm = {
  sink << "cmhi\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

cmhi_vs_reg.execute = {
  typedef typename ARCH::U32 U32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      U32 op1( cpu.GetVU32(rn,e) ), op2( cpu.GetVU32(rm,e) ), res;
      res =  U32(not (op1 > op2)) - U32(1);
      cpu.SetVU32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhs_vb_reg( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmhs_vb_reg.var format : {char const*} = {"1308"};

cmhs_vb_reg.disasm = {
  sink << "cmhs\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

cmhs_vb_reg.execute = {
  typedef typename ARCH::U8 U8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      U8 op1( cpu.GetVU8(rn,e) ), op2( cpu.GetVU8(rm,e) ), res;
      res =  U8(not (op1 >= op2)) - U8(1);
      cpu.SetVU8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhs_vh_reg( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmhs_vh_reg.var format : {char const*} = {"1101"};

cmhs_vh_reg.disasm = {
  sink << "cmhs\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

cmhs_vh_reg.execute = {
  typedef typename ARCH::U16 U16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      U16 op1( cpu.GetVU16(rn,e) ), op2( cpu.GetVU16(rm,e) ), res;
      res =  U16(not (op1 >= op2)) - U16(1);
      cpu.SetVU16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmhs_vs_reg( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b001111[6] : rn[5] : rd[5] );
cmhs_vs_reg.var format : {char const*} = {"1027"};

cmhs_vs_reg.disasm = {
  sink << "cmhs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

cmhs_vs_reg.execute = {
  typedef typename ARCH::U32 U32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      U32 op1( cpu.GetVU32(rn,e) ), op2( cpu.GetVU32(rm,e) ), res;
      res =  U32(not (op1 >= op2)) - U32(1);
      cpu.SetVU32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmle_vb_zero( 0b0[1] : q[1] : 0b10111000100000100110[20] : rn[5] : rd[5] );
cmle_vb_zero.var format : {char const*} = {"2561"};

cmle_vb_zero.disasm = {
  sink << "cmle\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", #0";
};

cmle_vb_zero.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( 0 ), res;
      res =  S8(not (op1 <= op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmle_vh_zero( 0b0[1] : q[1] : 0b10111001100000100110[20] : rn[5] : rd[5] );
cmle_vh_zero.var format : {char const*} = {"2472"};

cmle_vh_zero.disasm = {
  sink << "cmle\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", #0";
};

cmle_vh_zero.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( 0 ), res;
      res =  S16(not (op1 <= op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmle_vs_zero( 0b0[1] : q[1] : 0b10111010100000100110[20] : rn[5] : rd[5] );
cmle_vs_zero.var format : {char const*} = {"2448"};

cmle_vs_zero.disasm = {
  sink << "cmle\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0";
};

cmle_vs_zero.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( 0 ), res;
      res =  S32(not (op1 <= op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmlt_vb_zero( 0b0[1] : q[1] : 0b00111000100000101010[20] : rn[5] : rd[5] );
cmlt_vb_zero.var format : {char const*} = {"2562"};

cmlt_vb_zero.disasm = {
  sink << "cmlt\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", #0";
};

cmlt_vb_zero.execute = {
  typedef typename ARCH::S8 S8;

  for (unsigned e=0, end=8<<q; e < end; e += 1)
    {
      S8 op1( cpu.GetVS8(rn,e) ), op2( 0 ), res;
      res =  S8(not (op1 < op2)) - S8(1);
      cpu.SetVS8(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmlt_vh_zero( 0b0[1] : q[1] : 0b00111001100000101010[20] : rn[5] : rd[5] );
cmlt_vh_zero.var format : {char const*} = {"2473"};

cmlt_vh_zero.disasm = {
  sink << "cmlt\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", #0";
};

cmlt_vh_zero.execute = {
  typedef typename ARCH::S16 S16;

  for (unsigned e=0, end=4<<q; e < end; e += 1)
    {
      S16 op1( cpu.GetVS16(rn,e) ), op2( 0 ), res;
      res =  S16(not (op1 < op2)) - S16(1);
      cpu.SetVS16(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmlt_vs_zero( 0b0[1] : q[1] : 0b00111010100000101010[20] : rn[5] : rd[5] );
cmlt_vs_zero.var format : {char const*} = {"2449"};

cmlt_vs_zero.disasm = {
  sink << "cmlt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0";
};

cmlt_vs_zero.execute = {
  typedef typename ARCH::S32 S32;

  for (unsigned e=0, end=2<<q; e < end; e += 1)
    {
      S32 op1( cpu.GetVS32(rn,e) ), op2( 0 ), res;
      res =  S32(not (op1 < op2)) - S32(1);
      cpu.SetVS32(rd,e,res);
    }
  cpu.ClearHighV(rd,8<<q);
};

op cmtst_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmtst_vbvbvb.var format : {char const*} = {"1309"};

cmtst_vbvbvb.disasm = {
  sink << "cmtst\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op cmtst_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmtst_vhvhvh.var format : {char const*} = {"1102"};

cmtst_vhvhvh.disasm = {
  sink << "cmtst\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op cmtst_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b100011[6] : rn[5] : rd[5] );
cmtst_vsvsvs.var format : {char const*} = {"1028"};

cmtst_vsvsvs.disasm = {
  sink << "cmtst\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op cnt_vbb( 0b0[1] : q[1] : 0b00111000100000010110[20] : rn[5] : rd[5] );
cnt_vbb.var format : {char const*} = {"2547"};

cnt_vbb.disasm = {
  sink << "cnt\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op dup_vb( 0b0[1] : q[1] : 0b001110000[9] : ?[4] : 0b1000011[7] : rn[5] : rd[5] );
dup_vb.var format : {char const*} = {"1823"};

dup_vb.disasm = {
  sink << "dup\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmGZWR(rn);
};

dup_vb.execute = {
  typename ARCH::U8 element( cpu.GetGZR(rn) );
  for (unsigned e=0, end=8<<q; e < end; ++e)
    cpu.SetVU8(rd,e,element);
  cpu.ClearHighV(rd,8<<q);
};

op dup_vbvb( 0b0[1] : q[1] : 0b001110000[9] : index[4] : 0b1000001[7] : rn[5] : rd[5] );
dup_vbvb.var format : {char const*} = {"1822"};

dup_vbvb.disasm = {
  sink << "dup\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,0,0) << DisasmSubscript(index);
};

op dup_vh( 0b0[1] : q[1] : 0b001110000[9] : ?[3] : 0b10000011[8] : rn[5] : rd[5] );
dup_vh.var format : {char const*} = {"1925"};

dup_vh.disasm = {
  sink << "dup\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmGZWR(rn);
};

dup_vh.execute = {
  typename ARCH::U16 element( cpu.GetGZR(rn) );
  for (unsigned e=0, end=4<<q; e < end; ++e)
    cpu.SetVU16(rd,e,element);
  cpu.ClearHighV(rd,8<<q);
};

op dup_vhvh( 0b0[1] : q[1] : 0b001110000[9] : index[3] : 0b10000001[8] : rn[5] : rd[5] );
dup_vhvh.var format : {char const*} = {"1924"};

dup_vhvh.disasm = {
  sink << "dup\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,0,1) << DisasmSubscript(index);
};

op dup_vs( 0b0[1] : q[1] : 0b001110000[9] : ?[2] : 0b100000011[9] : rn[5] : rd[5] );
dup_vs.var format : {char const*} = {"2014"};

dup_vs.disasm = {
  sink << "dup\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmGZWR(rn);
};

dup_vs.execute = {
  typename ARCH::U32 element( cpu.GetGZR(rn) );
  for (unsigned e=0, end=2<<q; e < end; ++e)
    cpu.SetVU32(rd,e,element);
  cpu.ClearHighV(rd,8<<q);
};

op dup_vsvs( 0b0[1] : q[1] : 0b001110000[9] : index[2] : 0b100000001[9] : rn[5] : rd[5] );
dup_vsvs.var format : {char const*} = {"2013"};

dup_vsvs.disasm = {
  sink << "dup\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,0,2) << DisasmSubscript(index);
};

op eor_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
eor_vbvbvb.var format : {char const*} = {"1310"};

eor_vbvbvb.disasm = {
  sink << "eor\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

eor_vbvbvb.execute = {
  for (unsigned idx = 0, end=8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) ^ cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op ext_vb( 0b0[1] : q[1] : 0b101110000[9] : rm[5] : 0b0[1] : index[4] : 0b0[1] : rn[5] : rd[5] );
ext_vb.var format : {char const*} = {"374"};

ext_vb.disasm = {
  sink << "ext\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0) << ", " << DisasmI(index);
};

op fabd_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fabd_vsvsvs.var format : {char const*} = {"1029"};

fabd_vsvsvs.disasm = {
  sink << "fabd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fabs_vss( 0b0[1] : q[1] : 0b00111010100000111110[20] : rn[5] : rd[5] );
fabs_vss.var format : {char const*} = {"2413"};

fabs_vss.disasm = {
  sink << "fabs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op facge_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facge_vsvsvs.var format : {char const*} = {"1030"};

facge_vsvsvs.disasm = {
  sink << "facge\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op facgt_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b111011[6] : rn[5] : rd[5] );
facgt_vsvsvs.var format : {char const*} = {"1031"};

facgt_vsvsvs.disasm = {
  sink << "facgt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fadd_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fadd_vsvsvs.var format : {char const*} = {"1032"};

fadd_vsvsvs.disasm = {
  sink << "fadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op faddp_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
faddp_vsvsvs.var format : {char const*} = {"1033"};

faddp_vsvsvs.disasm = {
  sink << "faddp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fcmeq_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmeq_vsvsvs.var format : {char const*} = {"1034"};

fcmeq_vsvsvs.disasm = {
  sink << "fcmeq\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fcmeq_vsz( 0b0[1] : q[1] : 0b00111010100000110110[20] : rn[5] : rd[5] );
fcmeq_vsz.var format : {char const*} = {"2450"};

fcmeq_vsz.disasm = {
  sink << "fcmeq\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0.0";
};

op fcmge_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmge_vsvsvs.var format : {char const*} = {"1035"};

fcmge_vsvsvs.disasm = {
  sink << "fcmge\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fcmge_vsz( 0b0[1] : q[1] : 0b10111010100000110010[20] : rn[5] : rd[5] );
fcmge_vsz.var format : {char const*} = {"2451"};

fcmge_vsz.disasm = {
  sink << "fcmge\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0.0";
};

op fcmgt_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b111001[6] : rn[5] : rd[5] );
fcmgt_vsvsvs.var format : {char const*} = {"1036"};

fcmgt_vsvsvs.disasm = {
  sink << "fcmgt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fcmgt_vsz( 0b0[1] : q[1] : 0b00111010100000110010[20] : rn[5] : rd[5] );
fcmgt_vsz.var format : {char const*} = {"2452"};

fcmgt_vsz.disasm = {
  sink << "fcmgt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0.0";
};

op fcmle_vsz( 0b0[1] : q[1] : 0b10111010100000110110[20] : rn[5] : rd[5] );
fcmle_vsz.var format : {char const*} = {"2453"};

fcmle_vsz.disasm = {
  sink << "fcmle\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0.0";
};

op fcmlt_vsz( 0b0[1] : q[1] : 0b00111010100000111010[20] : rn[5] : rd[5] );
fcmlt_vsz.var format : {char const*} = {"2454"};

fcmlt_vsz.disasm = {
  sink << "fcmlt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", #0.0";
};

op fcvtas_vss( 0b0[1] : q[1] : 0b00111000100001110010[20] : rn[5] : rd[5] );
fcvtas_vss.var format : {char const*} = {"2414"};

fcvtas_vss.disasm = {
  sink << "fcvtas\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtau_vss( 0b0[1] : q[1] : 0b10111000100001110010[20] : rn[5] : rd[5] );
fcvtau_vss.var format : {char const*} = {"2415"};

fcvtau_vss.disasm = {
  sink << "fcvtau\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtms_vss( 0b0[1] : q[1] : 0b00111000100001101110[20] : rn[5] : rd[5] );
fcvtms_vss.var format : {char const*} = {"2416"};

fcvtms_vss.disasm = {
  sink << "fcvtms\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtmu_vss( 0b0[1] : q[1] : 0b10111000100001101110[20] : rn[5] : rd[5] );
fcvtmu_vss.var format : {char const*} = {"2417"};

fcvtmu_vss.disasm = {
  sink << "fcvtmu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtns_vss( 0b0[1] : q[1] : 0b00111000100001101010[20] : rn[5] : rd[5] );
fcvtns_vss.var format : {char const*} = {"2418"};

fcvtns_vss.disasm = {
  sink << "fcvtns\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtnu_vss( 0b0[1] : q[1] : 0b10111000100001101010[20] : rn[5] : rd[5] );
fcvtnu_vss.var format : {char const*} = {"2419"};

fcvtnu_vss.disasm = {
  sink << "fcvtnu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtps_vss( 0b0[1] : q[1] : 0b00111010100001101010[20] : rn[5] : rd[5] );
fcvtps_vss.var format : {char const*} = {"2420"};

fcvtps_vss.disasm = {
  sink << "fcvtps\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtpu_vss( 0b0[1] : q[1] : 0b10111010100001101010[20] : rn[5] : rd[5] );
fcvtpu_vss.var format : {char const*} = {"2421"};

fcvtpu_vss.disasm = {
  sink << "fcvtpu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtzs_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b111111[6] : rn[5] : rd[5] );
fcvtzs_vssi.var format : {char const*} = {"1003"}, shift : {unsigned} = {32 - lro};

fcvtzs_vssi.disasm = {
  sink << "fcvtzs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op fcvtzs_vss( 0b0[1] : q[1] : 0b00111010100001101110[20] : rn[5] : rd[5] );
fcvtzs_vss.var format : {char const*} = {"2422"};

fcvtzs_vss.disasm = {
  sink << "fcvtzs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fcvtzu_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b111111[6] : rn[5] : rd[5] );
fcvtzu_vssi.var format : {char const*} = {"1004"}, shift : {unsigned} = {32 - lro};

fcvtzu_vssi.disasm = {
  sink << "fcvtzu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op fcvtzu_vss( 0b0[1] : q[1] : 0b10111010100001101110[20] : rn[5] : rd[5] );
fcvtzu_vss.var format : {char const*} = {"2423"};

fcvtzu_vss.disasm = {
  sink << "fcvtzu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fdiv_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
fdiv_vsvsvs.var format : {char const*} = {"1037"};

fdiv_vsvsvs.disasm = {
  sink << "fdiv\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmax_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmax_vsvsvs.var format : {char const*} = {"1038"};

fmax_vsvsvs.disasm = {
  sink << "fmax\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmaxnm_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fmaxnm_vsvsvs.var format : {char const*} = {"1039"};

fmaxnm_vsvsvs.disasm = {
  sink << "fmaxnm\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmaxnmp_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fmaxnmp_vsvsvs.var format : {char const*} = {"1040"};

fmaxnmp_vsvsvs.disasm = {
  sink << "fmaxnmp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmaxp_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmaxp_vsvsvs.var format : {char const*} = {"1041"};

fmaxp_vsvsvs.disasm = {
  sink << "fmaxp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmin_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fmin_vsvsvs.var format : {char const*} = {"1042"};

fmin_vsvsvs.disasm = {
  sink << "fmin\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fminnm_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fminnm_vsvsvs.var format : {char const*} = {"1043"};

fminnm_vsvsvs.disasm = {
  sink << "fminnm\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fminnmp_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b110001[6] : rn[5] : rd[5] );
fminnmp_vsvsvs.var format : {char const*} = {"1044"};

fminnmp_vsvsvs.disasm = {
  sink << "fminnmp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fminp_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b111101[6] : rn[5] : rd[5] );
fminp_vsvsvs.var format : {char const*} = {"1045"};

fminp_vsvsvs.disasm = {
  sink << "fminp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmla_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b0001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmla_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"480"};

fmla_vsvsvsi.disasm = {
  sink << "fmla\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmla_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b110011[6] : rn[5] : rd[5] );
fmla_vsvsvs.var format : {char const*} = {"1046"};

fmla_vsvsvs.disasm = {
  sink << "fmla\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmls_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b0101[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmls_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"481"};

fmls_vsvsvsi.disasm = {
  sink << "fmls\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmls_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b110011[6] : rn[5] : rd[5] );
fmls_vsvsvs.var format : {char const*} = {"1047"};

fmls_vsvsvs.disasm = {
  sink << "fmls\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmov_vsf( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b111101[6] : imm0[5] : rd[5] );
fmov_vsf.var imm : {FPImm} = {imm1|imm0}, format : {char const*} = {"1967"};

fmov_vsf.disasm = {
  sink << "fmov\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmF(imm);
};

op fmul_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b1001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmul_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"482"};

fmul_vsvsvsi.disasm = {
  sink << "fmul\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmul_vsvsvs( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmul_vsvsvs.var format : {char const*} = {"1048"};

fmul_vsvsvs.disasm = {
  sink << "fmul\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fmulx_vsvsvsi( 0b0[1] : q[1] : 0b10111110[8] : index0[1] : rm[5] : 0b1001[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
fmulx_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"483"};

fmulx_vsvsvsi.disasm = {
  sink << "fmulx\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op fmulx_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b110111[6] : rn[5] : rd[5] );
fmulx_vsvsvs.var format : {char const*} = {"1049"};

fmulx_vsvsvs.disasm = {
  sink << "fmulx\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fneg_vss( 0b0[1] : q[1] : 0b10111010100000111110[20] : rn[5] : rd[5] );
fneg_vss.var format : {char const*} = {"2424"};

fneg_vss.disasm = {
  sink << "fneg\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frecpe_vss( 0b0[1] : q[1] : 0b00111010100001110110[20] : rn[5] : rd[5] );
frecpe_vss.var format : {char const*} = {"2425"};

frecpe_vss.disasm = {
  sink << "frecpe\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frecps_vsvsvs( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frecps_vsvsvs.var format : {char const*} = {"1050"};

frecps_vsvsvs.disasm = {
  sink << "frecps\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op frinta_vss( 0b0[1] : q[1] : 0b10111000100001100010[20] : rn[5] : rd[5] );
frinta_vss.var format : {char const*} = {"2426"};

frinta_vss.disasm = {
  sink << "frinta\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frinti_vss( 0b0[1] : q[1] : 0b10111010100001100110[20] : rn[5] : rd[5] );
frinti_vss.var format : {char const*} = {"2427"};

frinti_vss.disasm = {
  sink << "frinti\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frintm_vss( 0b0[1] : q[1] : 0b00111000100001100110[20] : rn[5] : rd[5] );
frintm_vss.var format : {char const*} = {"2428"};

frintm_vss.disasm = {
  sink << "frintm\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frintn_vss( 0b0[1] : q[1] : 0b00111000100001100010[20] : rn[5] : rd[5] );
frintn_vss.var format : {char const*} = {"2429"};

frintn_vss.disasm = {
  sink << "frintn\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frintp_vss( 0b0[1] : q[1] : 0b00111010100001100010[20] : rn[5] : rd[5] );
frintp_vss.var format : {char const*} = {"2430"};

frintp_vss.disasm = {
  sink << "frintp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frintx_vss( 0b0[1] : q[1] : 0b10111000100001100110[20] : rn[5] : rd[5] );
frintx_vss.var format : {char const*} = {"2431"};

frintx_vss.disasm = {
  sink << "frintx\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frintz_vss( 0b0[1] : q[1] : 0b00111010100001100110[20] : rn[5] : rd[5] );
frintz_vss.var format : {char const*} = {"2432"};

frintz_vss.disasm = {
  sink << "frintz\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frsqrte_vss( 0b0[1] : q[1] : 0b10111010100001110110[20] : rn[5] : rd[5] );
frsqrte_vss.var format : {char const*} = {"2433"};

frsqrte_vss.disasm = {
  sink << "frsqrte\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op frsqrts_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b111111[6] : rn[5] : rd[5] );
frsqrts_vsvsvs.var format : {char const*} = {"1051"};

frsqrts_vsvsvs.disasm = {
  sink << "frsqrts\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op fsqrt_vss( 0b0[1] : q[1] : 0b10111010100001111110[20] : rn[5] : rd[5] );
fsqrt_vss.var format : {char const*} = {"2434"};

fsqrt_vss.disasm = {
  sink << "fsqrt\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op fsub_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b110101[6] : rn[5] : rd[5] );
fsub_vsvsvs.var format : {char const*} = {"1052"};

fsub_vsvsvs.disasm = {
  sink << "fsub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op mla_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mla_vbvbvb.var format : {char const*} = {"1311"};

mla_vbvbvb.disasm = {
  sink << "mla\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op mla_vhvhvhi( 0b0[1] : q[1] : 0b10111101[8] : index0[2] : rm[4] : 0b0000[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
mla_vhvhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"489"};

mla_vhvhvhi.disasm = {
  sink << "mla\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op mla_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mla_vhvhvh.var format : {char const*} = {"1103"};

mla_vhvhvh.disasm = {
  sink << "mla\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op mla_vsvsvsi( 0b0[1] : q[1] : 0b10111110[8] : index0[1] : rm[5] : 0b0000[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
mla_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"484"};

mla_vsvsvsi.disasm = {
  sink << "mla\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op mla_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mla_vsvsvs.var format : {char const*} = {"1053"};

mla_vsvsvs.disasm = {
  sink << "mla\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op mls_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mls_vbvbvb.var format : {char const*} = {"1312"};

mls_vbvbvb.disasm = {
  sink << "mls\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op mls_vhvhvhi( 0b0[1] : q[1] : 0b10111101[8] : index0[2] : rm[4] : 0b0100[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
mls_vhvhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"490"};

mls_vhvhvhi.disasm = {
  sink << "mls\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op mls_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mls_vhvhvh.var format : {char const*} = {"1104"};

mls_vhvhvh.disasm = {
  sink << "mls\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op mls_vsvsvsi( 0b0[1] : q[1] : 0b10111110[8] : index0[1] : rm[5] : 0b0100[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
mls_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"485"};

mls_vsvsvsi.disasm = {
  sink << "mls\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op mls_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b100101[6] : rn[5] : rd[5] );
mls_vsvsvs.var format : {char const*} = {"1054"};

mls_vsvsvs.disasm = {
  sink << "mls\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op movi_vbi( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b111001[6] : imm0[5] : rd[5] );
movi_vbi.var imm : {uint8_t} = {imm1|imm0}, format : {char const*} = {"1969"};

movi_vbi.disasm = {
  sink << "movi\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmI(imm,16);
};

op movi_vhi( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b10[2] : shl<3> sh[1] : 0b001[3] : imm0[5] : rd[5] );
movi_vhi.var imm : {uint16_t} = {uint16_t(imm1|imm0) << sh}, format : {char const*} = {"1886"};

movi_vhi.disasm = {
  sink << "movi\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmI(imm,16);
};

op movi_vsi( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b0[1] : shl<3> sh[2] : 0b001[3] : imm0[5] : rd[5] );
movi_vsi.var imm : {uint32_t} = {uint32_t(imm1|imm0) << sh}, format : {char const*} = {"1787"};

movi_vsi.disasm = {
  sink << "movi\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op movi_vsmsl( 0b0[1] : q[1] : 0b00111100000[11] : shl<21> imm1[3] : 0b110[3] : sh[1] : 0b01[2] : shl<16> imm0[5] : rd[5] );
movi_vsmsl.var imm : {uint32_t} = {(imm1|imm0|0xffff) >> (sh ? 0 : 8)}, format : {char const*} = {"1893"};

movi_vsmsl.disasm = {
  sink << "movi\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op mul_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b100111[6] : rn[5] : rd[5] );
mul_vbvbvb.var format : {char const*} = {"1313"};

mul_vbvbvb.disasm = {
  sink << "mul\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op mul_vhvhvhi( 0b0[1] : q[1] : 0b00111101[8] : index0[2] : rm[4] : 0b1000[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
mul_vhvhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"491"};

mul_vhvhvhi.disasm = {
  sink << "mul\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op mul_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b100111[6] : rn[5] : rd[5] );
mul_vhvhvh.var format : {char const*} = {"1105"};

mul_vhvhvh.disasm = {
  sink << "mul\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op mul_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b1000[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
mul_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"486"};

mul_vsvsvsi.disasm = {
  sink << "mul\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op mul_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b100111[6] : rn[5] : rd[5] );
mul_vsvsvs.var format : {char const*} = {"1055"};

mul_vsvsvs.disasm = {
  sink << "mul\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op mvn_vbb( 0b0[1] : q[1] : 0b10111000100000010110[20] : rn[5] : rd[5] );
mvn_vbb.var format : {char const*} = {"2548"};

mvn_vbb.disasm = {
  sink << "mvn\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op mvni_vhi( 0b0[1] : q[1] : 0b10111100000[11] : shl<5> imm1[3] : 0b10[2] : shl<3> sh[1] : 0b001[3] : imm0[5] : rd[5] );
mvni_vhi.var imm : {uint16_t} = {uint16_t(imm1|imm0) << sh}, format : {char const*} = {"1887"};

mvni_vhi.disasm = {
  sink << "mvni\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmI(imm,16);
};

op mvni_vsi( 0b0[1] : q[1] : 0b10111100000[11] : shl<5> imm1[3] : 0b0[1] : shl<3> sh[2] : 0b001[3] : imm0[5] : rd[5] );
mvni_vsi.var imm : {uint32_t} = {uint32_t(imm1|imm0) << sh}, format : {char const*} = {"1788"};

mvni_vsi.disasm = {
  sink << "mvni\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op mvni_vsmsl( 0b0[1] : q[1] : 0b10111100000[11] : shl<21> imm1[3] : 0b110[3] : sh[1] : 0b01[2] : shl<16> imm0[5] : rd[5] );
mvni_vsmsl.var imm : {uint32_t} = {(imm1|imm0|0xffff) >> (sh ? 0 : 8)}, format : {char const*} = {"1894"};

mvni_vsmsl.disasm = {
  sink << "mvni\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op neg_vbb( 0b0[1] : q[1] : 0b10111000100000101110[20] : rn[5] : rd[5] );
neg_vbb.var format : {char const*} = {"2549"};

neg_vbb.disasm = {
  sink << "neg\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op neg_vhh( 0b0[1] : q[1] : 0b10111001100000101110[20] : rn[5] : rd[5] );
neg_vhh.var format : {char const*} = {"2462"};

neg_vhh.disasm = {
  sink << "neg\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op neg_vss( 0b0[1] : q[1] : 0b10111010100000101110[20] : rn[5] : rd[5] );
neg_vss.var format : {char const*} = {"2435"};

neg_vss.disasm = {
  sink << "neg\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op orn_vbvbvb( 0b0[1] : q[1] : 0b001110111[9] : rm[5] : 0b000111[6] : rn[5] : rd[5] );
orn_vbvbvb.var format : {char const*} = {"1314"};

orn_vbvbvb.disasm = {
  sink << "orn\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

orn_vbvbvb.execute = {
  for (unsigned idx = 0, end=8<<q; idx < end; ++idx)
    cpu.SetVU8(rd,idx,cpu.GetVU8(rn,idx) | ~cpu.GetVU8(rm,idx));
  cpu.ClearHighV(rd,8<<q);
};

op orr_vhi( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b10[2] : shl<3> sh[1] : 0b101[3] : imm0[5] : rd[5] );
orr_vhi.var imm : {uint16_t} = {uint16_t(imm1|imm0) << sh}, format : {char const*} = {"1888"};

orr_vhi.disasm = {
  sink << "orr\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmI(imm,16);
};

op orr_vsi( 0b0[1] : q[1] : 0b00111100000[11] : shl<5> imm1[3] : 0b0[1] : shl<3> sh[2] : 0b101[3] : imm0[5] : rd[5] );
orr_vsi.var imm : {uint32_t} = {uint32_t(imm1|imm0) << sh}, format : {char const*} = {"1789"};

orr_vsi.disasm = {
  sink << "orr\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmI(imm,16);
};

op pmul_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b100111[6] : rn[5] : rd[5] );
pmul_vbvbvb.var format : {char const*} = {"1316"};

pmul_vbvbvb.disasm = {
  sink << "pmul\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op rbit_vbb( 0b0[1] : q[1] : 0b10111001100000010110[20] : rn[5] : rd[5] );
rbit_vbb.var format : {char const*} = {"2550"};

rbit_vbb.disasm = {
  sink << "rbit\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op rev16_vbb( 0b0[1] : q[1] : 0b00111000100000000110[20] : rn[5] : rd[5] );
rev16_vbb.var format : {char const*} = {"2551"};

rev16_vbb.disasm = {
  sink << "rev16\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op rev32_vbb( 0b0[1] : q[1] : 0b10111000100000000010[20] : rn[5] : rd[5] );
rev32_vbb.var format : {char const*} = {"2552"};

rev32_vbb.disasm = {
  sink << "rev32\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op rev32_vhh( 0b0[1] : q[1] : 0b10111001100000000010[20] : rn[5] : rd[5] );
rev32_vhh.var format : {char const*} = {"2463"};

rev32_vhh.disasm = {
  sink << "rev32\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op rev64_vbb( 0b0[1] : q[1] : 0b00111000100000000010[20] : rn[5] : rd[5] );
rev64_vbb.var format : {char const*} = {"2553"};

rev64_vbb.disasm = {
  sink << "rev64\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op rev64_vhh( 0b0[1] : q[1] : 0b00111001100000000010[20] : rn[5] : rd[5] );
rev64_vhh.var format : {char const*} = {"2464"};

rev64_vhh.disasm = {
  sink << "rev64\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op rev64_vss( 0b0[1] : q[1] : 0b00111010100000000010[20] : rn[5] : rd[5] );
rev64_vss.var format : {char const*} = {"2436"};

rev64_vss.disasm = {
  sink << "rev64\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op saba_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
saba_vbvbvb.var format : {char const*} = {"1317"};

saba_vbvbvb.disasm = {
  sink << "saba\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op saba_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
saba_vhvhvh.var format : {char const*} = {"1106"};

saba_vhvhvh.disasm = {
  sink << "saba\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op saba_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
saba_vsvsvs.var format : {char const*} = {"1056"};

saba_vsvsvs.disasm = {
  sink << "saba\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sabd_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
sabd_vbvbvb.var format : {char const*} = {"1318"};

sabd_vbvbvb.disasm = {
  sink << "sabd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sabd_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
sabd_vhvhvh.var format : {char const*} = {"1107"};

sabd_vhvhvh.disasm = {
  sink << "sabd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sabd_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
sabd_vsvsvs.var format : {char const*} = {"1057"};

sabd_vsvsvs.disasm = {
  sink << "sabd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sadalp_vhb( 0b0[1] : q[1] : 0b00111000100000011010[20] : rn[5] : rd[5] );
sadalp_vhb.var format : {char const*} = {"2479"};

sadalp_vhb.disasm = {
  sink << "sadalp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,8<<q,0);
};

op sadalp_vsh( 0b0[1] : q[1] : 0b00111001100000011010[20] : rn[5] : rd[5] );
sadalp_vsh.var format : {char const*} = {"2455"};

sadalp_vsh.disasm = {
  sink << "sadalp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,4<<q,1);
};

op sadalp_vds( 0b0[1] : q[1] : 0b00111010100000011010[20] : rn[5] : rd[5] );
sadalp_vds.var format : {char const*} = {"2352"};

sadalp_vds.disasm = {
  sink << "sadalp\t" << DisasmTV(rd,1<<q,3) << ", " << DisasmTV(rn,2<<q,2);
};

op saddlp_vhb( 0b0[1] : q[1] : 0b00111000100000001010[20] : rn[5] : rd[5] );
saddlp_vhb.var format : {char const*} = {"2480"};

saddlp_vhb.disasm = {
  sink << "saddlp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,8<<q,0);
};

op saddlp_vsh( 0b0[1] : q[1] : 0b00111001100000001010[20] : rn[5] : rd[5] );
saddlp_vsh.var format : {char const*} = {"2456"};

saddlp_vsh.disasm = {
  sink << "saddlp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,4<<q,1);
};

op saddlp_vds( 0b0[1] : q[1] : 0b00111010100000001010[20] : rn[5] : rd[5] );
saddlp_vds.var format : {char const*} = {"2353"};

saddlp_vds.disasm = {
  sink << "saddlp\t" << DisasmTV(rd,1<<q,3) << ", " << DisasmTV(rn,2<<q,2);
};

op saddlv_hvb( 0b0[1] : q[1] : 0b00111000110000001110[20] : rn[5] : rd[5] );
saddlv_hvb.var format : {char const*} = {"2252"};

saddlv_hvb.disasm = {
  sink << "saddlv\t" << DisasmH(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op saddlv_svh( 0b0[1] : q[1] : 0b00111001110000001110[20] : rn[5] : rd[5] );
saddlv_svh.var format : {char const*} = {"2306"};

saddlv_svh.disasm = {
  sink << "saddlv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op scvtf_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b111001[6] : rn[5] : rd[5] );
scvtf_vssi.var format : {char const*} = {"1005"}, shift : {unsigned} = {32 - lro};

scvtf_vssi.disasm = {
  sink << "scvtf\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op scvtf_vss( 0b0[1] : q[1] : 0b00111000100001110110[20] : rn[5] : rd[5] );
scvtf_vss.var format : {char const*} = {"2437"};

scvtf_vss.disasm = {
  sink << "scvtf\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op shadd_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
shadd_vbvbvb.var format : {char const*} = {"1319"};

shadd_vbvbvb.disasm = {
  sink << "shadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op shadd_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
shadd_vhvhvh.var format : {char const*} = {"1108"};

shadd_vhvhvh.disasm = {
  sink << "shadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op shadd_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
shadd_vsvsvs.var format : {char const*} = {"1058"};

shadd_vsvsvs.disasm = {
  sink << "shadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op shl_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : imm[3] : 0b010101[6] : rn[5] : rd[5] );
shl_vbbi.var format : {char const*} = {"1970"};

shl_vbbi.disasm = {
  sink << "shl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(imm);
};

op shl_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : imm[4] : 0b010101[6] : rn[5] : rd[5] );
shl_vhhi.var format : {char const*} = {"1837"};

shl_vhhi.disasm = {
  sink << "shl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(imm);
};

op shl_vssi( 0b0[1] : q[1] : 0b001111001[9] : imm[5] : 0b010101[6] : rn[5] : rd[5] );
shl_vssi.var format : {char const*} = {"1006"};

shl_vssi.disasm = {
  sink << "shl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(imm);
};

op shsub_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
shsub_vbvbvb.var format : {char const*} = {"1320"};

shsub_vbvbvb.disasm = {
  sink << "shsub\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op shsub_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
shsub_vhvhvh.var format : {char const*} = {"1109"};

shsub_vhvhvh.disasm = {
  sink << "shsub\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op shsub_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
shsub_vsvsvs.var format : {char const*} = {"1059"};

shsub_vsvsvs.disasm = {
  sink << "shsub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sli_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : imm[3] : 0b010101[6] : rn[5] : rd[5] );
sli_vbbi.var format : {char const*} = {"1971"};

sli_vbbi.disasm = {
  sink << "sli\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(imm);
};

op sli_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : imm[4] : 0b010101[6] : rn[5] : rd[5] );
sli_vhhi.var format : {char const*} = {"1838"};

sli_vhhi.disasm = {
  sink << "sli\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(imm);
};

op sli_vssi( 0b0[1] : q[1] : 0b101111001[9] : imm[5] : 0b010101[6] : rn[5] : rd[5] );
sli_vssi.var format : {char const*} = {"1007"};

sli_vssi.disasm = {
  sink << "sli\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(imm);
};

op smax_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
smax_vbvbvb.var format : {char const*} = {"1321"};

smax_vbvbvb.disasm = {
  sink << "smax\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op smax_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
smax_vhvhvh.var format : {char const*} = {"1110"};

smax_vhvhvh.disasm = {
  sink << "smax\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op smax_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
smax_vsvsvs.var format : {char const*} = {"1060"};

smax_vsvsvs.disasm = {
  sink << "smax\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op smaxp_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
smaxp_vbvbvb.var format : {char const*} = {"1322"};

smaxp_vbvbvb.disasm = {
  sink << "smaxp\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op smaxp_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
smaxp_vhvhvh.var format : {char const*} = {"1111"};

smaxp_vhvhvh.disasm = {
  sink << "smaxp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op smaxp_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
smaxp_vsvsvs.var format : {char const*} = {"1061"};

smaxp_vsvsvs.disasm = {
  sink << "smaxp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op smaxv_bvb( 0b0[1] : q[1] : 0b00111000110000101010[20] : rn[5] : rd[5] );
smaxv_bvb.var format : {char const*} = {"2174"};

smaxv_bvb.disasm = {
  sink << "smaxv\t" << DisasmB(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op smaxv_hvh( 0b0[1] : q[1] : 0b00111001110000101010[20] : rn[5] : rd[5] );
smaxv_hvh.var format : {char const*} = {"2248"};

smaxv_hvh.disasm = {
  sink << "smaxv\t" << DisasmH(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op smin_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
smin_vbvbvb.var format : {char const*} = {"1323"};

smin_vbvbvb.disasm = {
  sink << "smin\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op smin_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
smin_vhvhvh.var format : {char const*} = {"1112"};

smin_vhvhvh.disasm = {
  sink << "smin\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op smin_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
smin_vsvsvs.var format : {char const*} = {"1062"};

smin_vsvsvs.disasm = {
  sink << "smin\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sminp_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
sminp_vbvbvb.var format : {char const*} = {"1324"};

sminp_vbvbvb.disasm = {
  sink << "sminp\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sminp_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
sminp_vhvhvh.var format : {char const*} = {"1113"};

sminp_vhvhvh.disasm = {
  sink << "sminp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sminp_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
sminp_vsvsvs.var format : {char const*} = {"1063"};

sminp_vsvsvs.disasm = {
  sink << "sminp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sminv_bvb( 0b0[1] : q[1] : 0b00111000110001101010[20] : rn[5] : rd[5] );
sminv_bvb.var format : {char const*} = {"2175"};

sminv_bvb.disasm = {
  sink << "sminv\t" << DisasmB(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op sminv_hvh( 0b0[1] : q[1] : 0b00111001110001101010[20] : rn[5] : rd[5] );
sminv_hvh.var format : {char const*} = {"2249"};

sminv_hvh.disasm = {
  sink << "sminv\t" << DisasmH(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op sqabs_vbb( 0b0[1] : q[1] : 0b00111000100000011110[20] : rn[5] : rd[5] );
sqabs_vbb.var format : {char const*} = {"2554"};

sqabs_vbb.disasm = {
  sink << "sqabs\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op sqabs_vhh( 0b0[1] : q[1] : 0b00111001100000011110[20] : rn[5] : rd[5] );
sqabs_vhh.var format : {char const*} = {"2465"};

sqabs_vhh.disasm = {
  sink << "sqabs\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op sqabs_vss( 0b0[1] : q[1] : 0b00111010100000011110[20] : rn[5] : rd[5] );
sqabs_vss.var format : {char const*} = {"2438"};

sqabs_vss.disasm = {
  sink << "sqabs\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op sqadd_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_vbvbvb.var format : {char const*} = {"1325"};

sqadd_vbvbvb.disasm = {
  sink << "sqadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sqadd_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_vhvhvh.var format : {char const*} = {"1114"};

sqadd_vhvhvh.disasm = {
  sink << "sqadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqadd_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
sqadd_vsvsvs.var format : {char const*} = {"1064"};

sqadd_vsvsvs.disasm = {
  sink << "sqadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sqdmulh_vhvhvhi( 0b0[1] : q[1] : 0b00111101[8] : index0[2] : rm[4] : 0b1100[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmulh_vhvhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"492"};

sqdmulh_vhvhvhi.disasm = {
  sink << "sqdmulh\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqdmulh_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqdmulh_vhvhvh.var format : {char const*} = {"1115"};

sqdmulh_vhvhvh.disasm = {
  sink << "sqdmulh\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqdmulh_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b1100[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqdmulh_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"487"};

sqdmulh_vsvsvsi.disasm = {
  sink << "sqdmulh\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqdmulh_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqdmulh_vsvsvs.var format : {char const*} = {"1065"};

sqdmulh_vsvsvs.disasm = {
  sink << "sqdmulh\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sqneg_vbb( 0b0[1] : q[1] : 0b10111000100000011110[20] : rn[5] : rd[5] );
sqneg_vbb.var format : {char const*} = {"2555"};

sqneg_vbb.disasm = {
  sink << "sqneg\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op sqneg_vhh( 0b0[1] : q[1] : 0b10111001100000011110[20] : rn[5] : rd[5] );
sqneg_vhh.var format : {char const*} = {"2466"};

sqneg_vhh.disasm = {
  sink << "sqneg\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op sqneg_vss( 0b0[1] : q[1] : 0b10111010100000011110[20] : rn[5] : rd[5] );
sqneg_vss.var format : {char const*} = {"2439"};

sqneg_vss.disasm = {
  sink << "sqneg\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op sqrdmulh_vhvhvhi( 0b0[1] : q[1] : 0b00111101[8] : index0[2] : rm[4] : 0b1101[4] : shl<2> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqrdmulh_vhvhvhi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"493"};

sqrdmulh_vhvhvhi.disasm = {
  sink << "sqrdmulh\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,0,1) << DisasmSubscript(index);
};

op sqrdmulh_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqrdmulh_vhvhvh.var format : {char const*} = {"1116"};

sqrdmulh_vhvhvh.disasm = {
  sink << "sqrdmulh\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqrdmulh_vsvsvsi( 0b0[1] : q[1] : 0b00111110[8] : index0[1] : rm[5] : 0b1101[4] : shl<1> index1[1] : 0b0[1] : rn[5] : rd[5] );
sqrdmulh_vsvsvsi.var index : {unsigned} = {index1|index0}, format : {char const*} = {"488"};

sqrdmulh_vsvsvsi.disasm = {
  sink << "sqrdmulh\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,0,2) << DisasmSubscript(index);
};

op sqrdmulh_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b101101[6] : rn[5] : rd[5] );
sqrdmulh_vsvsvs.var format : {char const*} = {"1066"};

sqrdmulh_vsvsvs.disasm = {
  sink << "sqrdmulh\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sqrshl_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_vbvbvb.var format : {char const*} = {"1326"};

sqrshl_vbvbvb.disasm = {
  sink << "sqrshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sqrshl_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_vhvhvh.var format : {char const*} = {"1117"};

sqrshl_vhvhvh.disasm = {
  sink << "sqrshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqrshl_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
sqrshl_vsvsvs.var format : {char const*} = {"1067"};

sqrshl_vsvsvs.disasm = {
  sink << "sqrshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sqshl_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : imm[3] : 0b011101[6] : rn[5] : rd[5] );
sqshl_vbbi.var format : {char const*} = {"1972"};

sqshl_vbbi.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(imm);
};

op sqshl_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_vbvbvb.var format : {char const*} = {"1327"};

sqshl_vbvbvb.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sqshl_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : imm[4] : 0b011101[6] : rn[5] : rd[5] );
sqshl_vhhi.var format : {char const*} = {"1839"};

sqshl_vhhi.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(imm);
};

op sqshl_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_vhvhvh.var format : {char const*} = {"1118"};

sqshl_vhvhvh.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqshl_vssi( 0b0[1] : q[1] : 0b001111001[9] : imm[5] : 0b011101[6] : rn[5] : rd[5] );
sqshl_vssi.var format : {char const*} = {"1008"};

sqshl_vssi.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(imm);
};

op sqshl_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
sqshl_vsvsvs.var format : {char const*} = {"1068"};

sqshl_vsvsvs.disasm = {
  sink << "sqshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sqshlu_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : imm[3] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_vbbi.var format : {char const*} = {"1973"};

sqshlu_vbbi.disasm = {
  sink << "sqshlu\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(imm);
};

op sqshlu_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : imm[4] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_vhhi.var format : {char const*} = {"1840"};

sqshlu_vhhi.disasm = {
  sink << "sqshlu\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(imm);
};

op sqshlu_vssi( 0b0[1] : q[1] : 0b101111001[9] : imm[5] : 0b011001[6] : rn[5] : rd[5] );
sqshlu_vssi.var format : {char const*} = {"1009"};

sqshlu_vssi.disasm = {
  sink << "sqshlu\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(imm);
};

op sqsub_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_vbvbvb.var format : {char const*} = {"1328"};

sqsub_vbvbvb.disasm = {
  sink << "sqsub\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sqsub_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_vhvhvh.var format : {char const*} = {"1119"};

sqsub_vhvhvh.disasm = {
  sink << "sqsub\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sqsub_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
sqsub_vsvsvs.var format : {char const*} = {"1069"};

sqsub_vsvsvs.disasm = {
  sink << "sqsub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op srhadd_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
srhadd_vbvbvb.var format : {char const*} = {"1329"};

srhadd_vbvbvb.disasm = {
  sink << "srhadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op srhadd_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
srhadd_vhvhvh.var format : {char const*} = {"1120"};

srhadd_vhvhvh.disasm = {
  sink << "srhadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op srhadd_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
srhadd_vsvsvs.var format : {char const*} = {"1070"};

srhadd_vsvsvs.disasm = {
  sink << "srhadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sri_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : lro[3] : 0b010001[6] : rn[5] : rd[5] );
sri_vbbi.var format : {char const*} = {"1974"}, shift : {unsigned} = {8 - lro};

sri_vbbi.disasm = {
  sink << "sri\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op sri_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : lro[4] : 0b010001[6] : rn[5] : rd[5] );
sri_vhhi.var format : {char const*} = {"1841"}, shift : {unsigned} = {16 - lro};

sri_vhhi.disasm = {
  sink << "sri\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op sri_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b010001[6] : rn[5] : rd[5] );
sri_vssi.var format : {char const*} = {"1010"}, shift : {unsigned} = {32 - lro};

sri_vssi.disasm = {
  sink << "sri\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op srshl_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
srshl_vbvbvb.var format : {char const*} = {"1330"};

srshl_vbvbvb.disasm = {
  sink << "srshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op srshl_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
srshl_vhvhvh.var format : {char const*} = {"1121"};

srshl_vhvhvh.disasm = {
  sink << "srshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op srshl_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
srshl_vsvsvs.var format : {char const*} = {"1071"};

srshl_vsvsvs.disasm = {
  sink << "srshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op srshr_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : lro[3] : 0b001001[6] : rn[5] : rd[5] );
srshr_vbbi.var format : {char const*} = {"1975"}, shift : {unsigned} = {8 - lro};

srshr_vbbi.disasm = {
  sink << "srshr\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op srshr_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : lro[4] : 0b001001[6] : rn[5] : rd[5] );
srshr_vhhi.var format : {char const*} = {"1842"}, shift : {unsigned} = {16 - lro};

srshr_vhhi.disasm = {
  sink << "srshr\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op srshr_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b001001[6] : rn[5] : rd[5] );
srshr_vssi.var format : {char const*} = {"1011"}, shift : {unsigned} = {32 - lro};

srshr_vssi.disasm = {
  sink << "srshr\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op srsra_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : lro[3] : 0b001101[6] : rn[5] : rd[5] );
srsra_vbbi.var format : {char const*} = {"1976"}, shift : {unsigned} = {8 - lro};

srsra_vbbi.disasm = {
  sink << "srsra\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op srsra_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : lro[4] : 0b001101[6] : rn[5] : rd[5] );
srsra_vhhi.var format : {char const*} = {"1843"}, shift : {unsigned} = {16 - lro};

srsra_vhhi.disasm = {
  sink << "srsra\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op srsra_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b001101[6] : rn[5] : rd[5] );
srsra_vssi.var format : {char const*} = {"1012"}, shift : {unsigned} = {32 - lro};

srsra_vssi.disasm = {
  sink << "srsra\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op sshl_vbvbvb( 0b0[1] : q[1] : 0b001110001[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
sshl_vbvbvb.var format : {char const*} = {"1331"};

sshl_vbvbvb.disasm = {
  sink << "sshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sshl_vhvhvh( 0b0[1] : q[1] : 0b001110011[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
sshl_vhvhvh.var format : {char const*} = {"1122"};

sshl_vhvhvh.disasm = {
  sink << "sshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sshl_vsvsvs( 0b0[1] : q[1] : 0b001110101[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
sshl_vsvsvs.var format : {char const*} = {"1072"};

sshl_vsvsvs.disasm = {
  sink << "sshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op sshr_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : lro[3] : 0b000001[6] : rn[5] : rd[5] );
sshr_vbbi.var format : {char const*} = {"1977"}, shift : {unsigned} = {8 - lro};

sshr_vbbi.disasm = {
  sink << "sshr\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op sshr_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : lro[4] : 0b000001[6] : rn[5] : rd[5] );
sshr_vhhi.var format : {char const*} = {"1844"}, shift : {unsigned} = {16 - lro};

sshr_vhhi.disasm = {
  sink << "sshr\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op sshr_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b000001[6] : rn[5] : rd[5] );
sshr_vssi.var format : {char const*} = {"1013"}, shift : {unsigned} = {32 - lro};

sshr_vssi.disasm = {
  sink << "sshr\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op ssra_vbbi( 0b0[1] : q[1] : 0b00111100001[11] : lro[3] : 0b000101[6] : rn[5] : rd[5] );
ssra_vbbi.var format : {char const*} = {"1978"}, shift : {unsigned} = {8 - lro};

ssra_vbbi.disasm = {
  sink << "ssra\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op ssra_vhhi( 0b0[1] : q[1] : 0b0011110001[10] : lro[4] : 0b000101[6] : rn[5] : rd[5] );
ssra_vhhi.var format : {char const*} = {"1845"}, shift : {unsigned} = {16 - lro};

ssra_vhhi.disasm = {
  sink << "ssra\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op ssra_vssi( 0b0[1] : q[1] : 0b001111001[9] : lro[5] : 0b000101[6] : rn[5] : rd[5] );
ssra_vssi.var format : {char const*} = {"1014"}, shift : {unsigned} = {32 - lro};

ssra_vssi.disasm = {
  sink << "ssra\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op sub_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
sub_vbvbvb.var format : {char const*} = {"1332"};

sub_vbvbvb.disasm = {
  sink << "sub\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op sub_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
sub_vhvhvh.var format : {char const*} = {"1123"};

sub_vhvhvh.disasm = {
  sink << "sub\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op sub_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b100001[6] : rn[5] : rd[5] );
sub_vsvsvs.var format : {char const*} = {"1073"};

sub_vsvsvs.disasm = {
  sink << "sub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op suqadd_vbb( 0b0[1] : q[1] : 0b00111000100000001110[20] : rn[5] : rd[5] );
suqadd_vbb.var format : {char const*} = {"2556"};

suqadd_vbb.disasm = {
  sink << "suqadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op suqadd_vhh( 0b0[1] : q[1] : 0b00111001100000001110[20] : rn[5] : rd[5] );
suqadd_vhh.var format : {char const*} = {"2467"};

suqadd_vhh.disasm = {
  sink << "suqadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op suqadd_vss( 0b0[1] : q[1] : 0b00111010100000001110[20] : rn[5] : rd[5] );
suqadd_vss.var format : {char const*} = {"2440"};

suqadd_vss.disasm = {
  sink << "suqadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op tbl_vb1( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b000000[6] : rn[5] : rd[5] );
tbl_vb1.var format : {char const*} = {"1364"};

tbl_vb1.disasm = {
  sink << "tbl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,1,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbl_vb2( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b001000[6] : rn[5] : rd[5] );
tbl_vb2.var format : {char const*} = {"1362"};

tbl_vb2.disasm = {
  sink << "tbl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,2,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbl_vb3( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b010000[6] : rn[5] : rd[5] );
tbl_vb3.var format : {char const*} = {"1360"};

tbl_vb3.disasm = {
  sink << "tbl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,3,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbl_vb4( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b011000[6] : rn[5] : rd[5] );
tbl_vb4.var format : {char const*} = {"1358"};

tbl_vb4.disasm = {
  sink << "tbl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,4,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbx_vb1( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b000100[6] : rn[5] : rd[5] );
tbx_vb1.var format : {char const*} = {"1365"};

tbx_vb1.disasm = {
  sink << "tbx\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,1,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbx_vb2( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b001100[6] : rn[5] : rd[5] );
tbx_vb2.var format : {char const*} = {"1363"};

tbx_vb2.disasm = {
  sink << "tbx\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,2,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbx_vb3( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b010100[6] : rn[5] : rd[5] );
tbx_vb3.var format : {char const*} = {"1361"};

tbx_vb3.disasm = {
  sink << "tbx\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,3,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op tbx_vb4( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b011100[6] : rn[5] : rd[5] );
tbx_vb4.var format : {char const*} = {"1359"};

tbx_vb4.disasm = {
  sink << "tbx\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmBunch(rn,4,16,0) << ", " << DisasmTV(rm,8<<q,0);
};

op trn1_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
trn1_vbvbvb.var format : {char const*} = {"1333"};

trn1_vbvbvb.disasm = {
  sink << "trn1\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op trn1_vhvhvh( 0b0[1] : q[1] : 0b001110010[9] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
trn1_vhvhvh.var format : {char const*} = {"1124"};

trn1_vhvhvh.disasm = {
  sink << "trn1\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op trn1_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b001010[6] : rn[5] : rd[5] );
trn1_vsvsvs.var format : {char const*} = {"1074"};

trn1_vsvsvs.disasm = {
  sink << "trn1\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op trn2_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
trn2_vbvbvb.var format : {char const*} = {"1334"};

trn2_vbvbvb.disasm = {
  sink << "trn2\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op trn2_vhvhvh( 0b0[1] : q[1] : 0b001110010[9] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
trn2_vhvhvh.var format : {char const*} = {"1125"};

trn2_vhvhvh.disasm = {
  sink << "trn2\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op trn2_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b011010[6] : rn[5] : rd[5] );
trn2_vsvsvs.var format : {char const*} = {"1075"};

trn2_vsvsvs.disasm = {
  sink << "trn2\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uaba_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
uaba_vbvbvb.var format : {char const*} = {"1335"};

uaba_vbvbvb.disasm = {
  sink << "uaba\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uaba_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
uaba_vhvhvh.var format : {char const*} = {"1126"};

uaba_vhvhvh.disasm = {
  sink << "uaba\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uaba_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b011111[6] : rn[5] : rd[5] );
uaba_vsvsvs.var format : {char const*} = {"1076"};

uaba_vsvsvs.disasm = {
  sink << "uaba\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uabd_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
uabd_vbvbvb.var format : {char const*} = {"1336"};

uabd_vbvbvb.disasm = {
  sink << "uabd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uabd_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
uabd_vhvhvh.var format : {char const*} = {"1127"};

uabd_vhvhvh.disasm = {
  sink << "uabd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uabd_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b011101[6] : rn[5] : rd[5] );
uabd_vsvsvs.var format : {char const*} = {"1077"};

uabd_vsvsvs.disasm = {
  sink << "uabd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uadalp_vhb( 0b0[1] : q[1] : 0b10111000100000011010[20] : rn[5] : rd[5] );
uadalp_vhb.var format : {char const*} = {"2481"};

uadalp_vhb.disasm = {
  sink << "uadalp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,8<<q,0);
};

op uadalp_vsh( 0b0[1] : q[1] : 0b10111001100000011010[20] : rn[5] : rd[5] );
uadalp_vsh.var format : {char const*} = {"2457"};

uadalp_vsh.disasm = {
  sink << "uadalp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,4<<q,1);
};

op uadalp_vds( 0b0[1] : q[1] : 0b10111010100000011010[20] : rn[5] : rd[5] );
uadalp_vds.var format : {char const*} = {"2354"};

uadalp_vds.disasm = {
  sink << "uadalp\t" << DisasmTV(rd,1<<q,3) << ", " << DisasmTV(rn,2<<q,2);
};

op uaddlp_vhb( 0b0[1] : q[1] : 0b10111000100000001010[20] : rn[5] : rd[5] );
uaddlp_vhb.var format : {char const*} = {"2482"};

uaddlp_vhb.disasm = {
  sink << "uaddlp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,8<<q,0);
};

op uaddlp_vsh( 0b0[1] : q[1] : 0b10111001100000001010[20] : rn[5] : rd[5] );
uaddlp_vsh.var format : {char const*} = {"2458"};

uaddlp_vsh.disasm = {
  sink << "uaddlp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,4<<q,1);
};

op uaddlp_vds( 0b0[1] : q[1] : 0b10111010100000001010[20] : rn[5] : rd[5] );
uaddlp_vds.var format : {char const*} = {"2355"};

uaddlp_vds.disasm = {
  sink << "uaddlp\t" << DisasmTV(rd,1<<q,3) << ", " << DisasmTV(rn,2<<q,2);
};

op uaddlv_hvb( 0b0[1] : q[1] : 0b10111000110000001110[20] : rn[5] : rd[5] );
uaddlv_hvb.var format : {char const*} = {"2253"};

uaddlv_hvb.disasm = {
  sink << "uaddlv\t" << DisasmH(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op uaddlv_svh( 0b0[1] : q[1] : 0b10111001110000001110[20] : rn[5] : rd[5] );
uaddlv_svh.var format : {char const*} = {"2307"};

uaddlv_svh.disasm = {
  sink << "uaddlv\t" << DisasmS(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op ucvtf_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b111001[6] : rn[5] : rd[5] );
ucvtf_vssi.var format : {char const*} = {"1015"}, shift : {unsigned} = {32 - lro};

ucvtf_vssi.disasm = {
  sink << "ucvtf\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op ucvtf_vss( 0b0[1] : q[1] : 0b10111000100001110110[20] : rn[5] : rd[5] );
ucvtf_vss.var format : {char const*} = {"2441"};

ucvtf_vss.disasm = {
  sink << "ucvtf\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op uhadd_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
uhadd_vbvbvb.var format : {char const*} = {"1337"};

uhadd_vbvbvb.disasm = {
  sink << "uhadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uhadd_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
uhadd_vhvhvh.var format : {char const*} = {"1128"};

uhadd_vhvhvh.disasm = {
  sink << "uhadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uhadd_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b000001[6] : rn[5] : rd[5] );
uhadd_vsvsvs.var format : {char const*} = {"1078"};

uhadd_vsvsvs.disasm = {
  sink << "uhadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uhsub_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
uhsub_vbvbvb.var format : {char const*} = {"1338"};

uhsub_vbvbvb.disasm = {
  sink << "uhsub\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uhsub_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
uhsub_vhvhvh.var format : {char const*} = {"1129"};

uhsub_vhvhvh.disasm = {
  sink << "uhsub\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uhsub_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b001001[6] : rn[5] : rd[5] );
uhsub_vsvsvs.var format : {char const*} = {"1079"};

uhsub_vsvsvs.disasm = {
  sink << "uhsub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op umax_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
umax_vbvbvb.var format : {char const*} = {"1339"};

umax_vbvbvb.disasm = {
  sink << "umax\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op umax_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
umax_vhvhvh.var format : {char const*} = {"1130"};

umax_vhvhvh.disasm = {
  sink << "umax\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op umax_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b011001[6] : rn[5] : rd[5] );
umax_vsvsvs.var format : {char const*} = {"1080"};

umax_vsvsvs.disasm = {
  sink << "umax\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op umaxp_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
umaxp_vbvbvb.var format : {char const*} = {"1340"};

umaxp_vbvbvb.disasm = {
  sink << "umaxp\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op umaxp_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
umaxp_vhvhvh.var format : {char const*} = {"1131"};

umaxp_vhvhvh.disasm = {
  sink << "umaxp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op umaxp_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b101001[6] : rn[5] : rd[5] );
umaxp_vsvsvs.var format : {char const*} = {"1081"};

umaxp_vsvsvs.disasm = {
  sink << "umaxp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op umaxv_bvb( 0b0[1] : q[1] : 0b10111000110000101010[20] : rn[5] : rd[5] );
umaxv_bvb.var format : {char const*} = {"2176"};

umaxv_bvb.disasm = {
  sink << "umaxv\t" << DisasmB(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op umaxv_hvh( 0b0[1] : q[1] : 0b10111001110000101010[20] : rn[5] : rd[5] );
umaxv_hvh.var format : {char const*} = {"2250"};

umaxv_hvh.disasm = {
  sink << "umaxv\t" << DisasmH(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op umin_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
umin_vbvbvb.var format : {char const*} = {"1341"};

umin_vbvbvb.disasm = {
  sink << "umin\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op umin_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
umin_vhvhvh.var format : {char const*} = {"1132"};

umin_vhvhvh.disasm = {
  sink << "umin\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op umin_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b011011[6] : rn[5] : rd[5] );
umin_vsvsvs.var format : {char const*} = {"1082"};

umin_vsvsvs.disasm = {
  sink << "umin\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uminp_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
uminp_vbvbvb.var format : {char const*} = {"1342"};

uminp_vbvbvb.disasm = {
  sink << "uminp\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uminp_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
uminp_vhvhvh.var format : {char const*} = {"1133"};

uminp_vhvhvh.disasm = {
  sink << "uminp\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uminp_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b101011[6] : rn[5] : rd[5] );
uminp_vsvsvs.var format : {char const*} = {"1083"};

uminp_vsvsvs.disasm = {
  sink << "uminp\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uminv_bvb( 0b0[1] : q[1] : 0b10111000110001101010[20] : rn[5] : rd[5] );
uminv_bvb.var format : {char const*} = {"2177"};

uminv_bvb.disasm = {
  sink << "uminv\t" << DisasmB(rd) << ", " << DisasmTV(rn,8<<q,0);
};

op uminv_hvh( 0b0[1] : q[1] : 0b10111001110001101010[20] : rn[5] : rd[5] );
uminv_hvh.var format : {char const*} = {"2251"};

uminv_hvh.disasm = {
  sink << "uminv\t" << DisasmH(rd) << ", " << DisasmTV(rn,4<<q,1);
};

op uqadd_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_vbvbvb.var format : {char const*} = {"1343"};

uqadd_vbvbvb.disasm = {
  sink << "uqadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uqadd_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_vhvhvh.var format : {char const*} = {"1134"};

uqadd_vhvhvh.disasm = {
  sink << "uqadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uqadd_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b000011[6] : rn[5] : rd[5] );
uqadd_vsvsvs.var format : {char const*} = {"1084"};

uqadd_vsvsvs.disasm = {
  sink << "uqadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uqrshl_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_vbvbvb.var format : {char const*} = {"1344"};

uqrshl_vbvbvb.disasm = {
  sink << "uqrshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uqrshl_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_vhvhvh.var format : {char const*} = {"1135"};

uqrshl_vhvhvh.disasm = {
  sink << "uqrshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uqrshl_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b010111[6] : rn[5] : rd[5] );
uqrshl_vsvsvs.var format : {char const*} = {"1085"};

uqrshl_vsvsvs.disasm = {
  sink << "uqrshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uqshl_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : imm[3] : 0b011101[6] : rn[5] : rd[5] );
uqshl_vbbi.var format : {char const*} = {"1979"};

uqshl_vbbi.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(imm);
};

op uqshl_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_vbvbvb.var format : {char const*} = {"1345"};

uqshl_vbvbvb.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uqshl_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : imm[4] : 0b011101[6] : rn[5] : rd[5] );
uqshl_vhhi.var format : {char const*} = {"1846"};

uqshl_vhhi.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(imm);
};

op uqshl_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_vhvhvh.var format : {char const*} = {"1136"};

uqshl_vhvhvh.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uqshl_vssi( 0b0[1] : q[1] : 0b101111001[9] : imm[5] : 0b011101[6] : rn[5] : rd[5] );
uqshl_vssi.var format : {char const*} = {"1016"};

uqshl_vssi.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(imm);
};

op uqshl_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b010011[6] : rn[5] : rd[5] );
uqshl_vsvsvs.var format : {char const*} = {"1086"};

uqshl_vsvsvs.disasm = {
  sink << "uqshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uqsub_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_vbvbvb.var format : {char const*} = {"1346"};

uqsub_vbvbvb.disasm = {
  sink << "uqsub\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uqsub_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_vhvhvh.var format : {char const*} = {"1137"};

uqsub_vhvhvh.disasm = {
  sink << "uqsub\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uqsub_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b001011[6] : rn[5] : rd[5] );
uqsub_vsvsvs.var format : {char const*} = {"1087"};

uqsub_vsvsvs.disasm = {
  sink << "uqsub\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op urecpe_vss( 0b0[1] : q[1] : 0b00111010100001110010[20] : rn[5] : rd[5] );
urecpe_vss.var format : {char const*} = {"2442"};

urecpe_vss.disasm = {
  sink << "urecpe\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op urhadd_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
urhadd_vbvbvb.var format : {char const*} = {"1347"};

urhadd_vbvbvb.disasm = {
  sink << "urhadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op urhadd_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
urhadd_vhvhvh.var format : {char const*} = {"1138"};

urhadd_vhvhvh.disasm = {
  sink << "urhadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op urhadd_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b000101[6] : rn[5] : rd[5] );
urhadd_vsvsvs.var format : {char const*} = {"1088"};

urhadd_vsvsvs.disasm = {
  sink << "urhadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op urshl_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
urshl_vbvbvb.var format : {char const*} = {"1348"};

urshl_vbvbvb.disasm = {
  sink << "urshl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op urshl_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
urshl_vhvhvh.var format : {char const*} = {"1139"};

urshl_vhvhvh.disasm = {
  sink << "urshl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op urshl_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b010101[6] : rn[5] : rd[5] );
urshl_vsvsvs.var format : {char const*} = {"1089"};

urshl_vsvsvs.disasm = {
  sink << "urshl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op urshr_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : lro[3] : 0b001001[6] : rn[5] : rd[5] );
urshr_vbbi.var format : {char const*} = {"1980"}, shift : {unsigned} = {8 - lro};

urshr_vbbi.disasm = {
  sink << "urshr\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op urshr_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : lro[4] : 0b001001[6] : rn[5] : rd[5] );
urshr_vhhi.var format : {char const*} = {"1847"}, shift : {unsigned} = {16 - lro};

urshr_vhhi.disasm = {
  sink << "urshr\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op urshr_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b001001[6] : rn[5] : rd[5] );
urshr_vssi.var format : {char const*} = {"1017"}, shift : {unsigned} = {32 - lro};

urshr_vssi.disasm = {
  sink << "urshr\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op ursqrte_vss( 0b0[1] : q[1] : 0b10111010100001110010[20] : rn[5] : rd[5] );
ursqrte_vss.var format : {char const*} = {"2443"};

ursqrte_vss.disasm = {
  sink << "ursqrte\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op ursra_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : lro[3] : 0b001101[6] : rn[5] : rd[5] );
ursra_vbbi.var format : {char const*} = {"1981"}, shift : {unsigned} = {8 - lro};

ursra_vbbi.disasm = {
  sink << "ursra\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op ursra_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : lro[4] : 0b001101[6] : rn[5] : rd[5] );
ursra_vhhi.var format : {char const*} = {"1848"}, shift : {unsigned} = {16 - lro};

ursra_vhhi.disasm = {
  sink << "ursra\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op ursra_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b001101[6] : rn[5] : rd[5] );
ursra_vssi.var format : {char const*} = {"1018"}, shift : {unsigned} = {32 - lro};

ursra_vssi.disasm = {
  sink << "ursra\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op ushl_vbvbvb( 0b0[1] : q[1] : 0b101110001[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
ushl_vbvbvb.var format : {char const*} = {"1349"};

ushl_vbvbvb.disasm = {
  sink << "ushl\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op ushl_vhvhvh( 0b0[1] : q[1] : 0b101110011[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
ushl_vhvhvh.var format : {char const*} = {"1140"};

ushl_vhvhvh.disasm = {
  sink << "ushl\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op ushl_vsvsvs( 0b0[1] : q[1] : 0b101110101[9] : rm[5] : 0b010001[6] : rn[5] : rd[5] );
ushl_vsvsvs.var format : {char const*} = {"1090"};

ushl_vsvsvs.disasm = {
  sink << "ushl\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op ushr_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : lro[3] : 0b000001[6] : rn[5] : rd[5] );
ushr_vbbi.var format : {char const*} = {"1982"}, shift : {unsigned} = {8 - lro};

ushr_vbbi.disasm = {
  sink << "ushr\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op ushr_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : lro[4] : 0b000001[6] : rn[5] : rd[5] );
ushr_vhhi.var format : {char const*} = {"1849"}, shift : {unsigned} = {16 - lro};

ushr_vhhi.disasm = {
  sink << "ushr\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op ushr_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b000001[6] : rn[5] : rd[5] );
ushr_vssi.var format : {char const*} = {"1019"}, shift : {unsigned} = {32 - lro};

ushr_vssi.disasm = {
  sink << "ushr\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op usqadd_vbb( 0b0[1] : q[1] : 0b10111000100000001110[20] : rn[5] : rd[5] );
usqadd_vbb.var format : {char const*} = {"2557"};

usqadd_vbb.disasm = {
  sink << "usqadd\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0);
};

op usqadd_vhh( 0b0[1] : q[1] : 0b10111001100000001110[20] : rn[5] : rd[5] );
usqadd_vhh.var format : {char const*} = {"2468"};

usqadd_vhh.disasm = {
  sink << "usqadd\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1);
};

op usqadd_vss( 0b0[1] : q[1] : 0b10111010100000001110[20] : rn[5] : rd[5] );
usqadd_vss.var format : {char const*} = {"2444"};

usqadd_vss.disasm = {
  sink << "usqadd\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2);
};

op usra_vbbi( 0b0[1] : q[1] : 0b10111100001[11] : lro[3] : 0b000101[6] : rn[5] : rd[5] );
usra_vbbi.var format : {char const*} = {"1983"}, shift : {unsigned} = {8 - lro};

usra_vbbi.disasm = {
  sink << "usra\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmI(shift);
};

op usra_vhhi( 0b0[1] : q[1] : 0b1011110001[10] : lro[4] : 0b000101[6] : rn[5] : rd[5] );
usra_vhhi.var format : {char const*} = {"1850"}, shift : {unsigned} = {16 - lro};

usra_vhhi.disasm = {
  sink << "usra\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmI(shift);
};

op usra_vssi( 0b0[1] : q[1] : 0b101111001[9] : lro[5] : 0b000101[6] : rn[5] : rd[5] );
usra_vssi.var format : {char const*} = {"1020"}, shift : {unsigned} = {32 - lro};

usra_vssi.disasm = {
  sink << "usra\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmI(shift);
};

op uzp1_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
uzp1_vbvbvb.var format : {char const*} = {"1350"};

uzp1_vbvbvb.disasm = {
  sink << "uzp1\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uzp1_vhvhvh( 0b0[1] : q[1] : 0b001110010[9] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
uzp1_vhvhvh.var format : {char const*} = {"1141"};

uzp1_vhvhvh.disasm = {
  sink << "uzp1\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op uzp1_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b000110[6] : rn[5] : rd[5] );
uzp1_vsvsvs.var format : {char const*} = {"1091"};

uzp1_vsvsvs.disasm = {
  sink << "uzp1\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op uzp2_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
uzp2_vbvbvb.var format : {char const*} = {"1351"};

uzp2_vbvbvb.disasm = {
  sink << "uzp2\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op uzp2_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b010110[6] : rn[5] : rd[5] );
uzp2_vsvsvs.var format : {char const*} = {"1092"};

uzp2_vsvsvs.disasm = {
  sink << "uzp2\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op zip1_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
zip1_vbvbvb.var format : {char const*} = {"1352"};

zip1_vbvbvb.disasm = {
  sink << "zip1\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op zip1_vhvhvh( 0b0[1] : q[1] : 0b001110010[9] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
zip1_vhvhvh.var format : {char const*} = {"1143"};

zip1_vhvhvh.disasm = {
  sink << "zip1\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op zip1_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b001110[6] : rn[5] : rd[5] );
zip1_vsvsvs.var format : {char const*} = {"1093"};

zip1_vsvsvs.disasm = {
  sink << "zip1\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

op zip2_vbvbvb( 0b0[1] : q[1] : 0b001110000[9] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
zip2_vbvbvb.var format : {char const*} = {"1353"};

zip2_vbvbvb.disasm = {
  sink << "zip2\t" << DisasmTV(rd,8<<q,0) << ", " << DisasmTV(rn,8<<q,0) << ", " << DisasmTV(rm,8<<q,0);
};

op zip2_vhvhvh( 0b0[1] : q[1] : 0b001110010[9] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
zip2_vhvhvh.var format : {char const*} = {"1144"};

zip2_vhvhvh.disasm = {
  sink << "zip2\t" << DisasmTV(rd,4<<q,1) << ", " << DisasmTV(rn,4<<q,1) << ", " << DisasmTV(rm,4<<q,1);
};

op zip2_vsvsvs( 0b0[1] : q[1] : 0b001110100[9] : rm[5] : 0b011110[6] : rn[5] : rd[5] );
zip2_vsvsvs.var format : {char const*} = {"1094"};

zip2_vsvsvs.disasm = {
  sink << "zip2\t" << DisasmTV(rd,2<<q,2) << ", " << DisasmTV(rn,2<<q,2) << ", " << DisasmTV(rm,2<<q,2);
};

/*** Load/Store multiple structures ***/

op stvms_bno( 0[1] : q[1] : 0b00110000000000[14] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
stvms_bno.var vms : {Vms} = {opcode};

stvms_bno.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]";
};

stvms_bno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx%vms.regs)%32, idx/vms.regs));
};

op stvms_bio( 0[1] : q[1] : 0b00110010011111[14] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
stvms_bio.var vms : {Vms} = {opcode};

stvms_bio.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

stvms_bio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op stvms_bro( 0[1] : q[1] : 0b001100100[9] : rm[5] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
stvms_bro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

stvms_bro.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvms_bro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvms_hno( 0[1] : q[1] : 0b00110000000000[14] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
stvms_hno.var vms : {Vms} = {opcode};

stvms_hno.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]";
};

stvms_hno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx%vms.regs)%32, idx/vms.regs));
};

op stvms_hio( 0[1] : q[1] : 0b00110010011111[14] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
stvms_hio.var vms : {Vms} = {opcode};

stvms_hio.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

stvms_hio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op stvms_hro( 0[1] : q[1] : 0b001100100[9] : rm[5] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
stvms_hro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

stvms_hro.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvms_hro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvms_sno( 0[1] : q[1] : 0b00110000000000[14] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
stvms_sno.var vms : {Vms} = {opcode};

stvms_sno.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]";
};

stvms_sno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx%vms.regs)%32, idx/vms.regs));
};

op stvms_sio( 0[1] : q[1] : 0b00110010011111[14] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
stvms_sio.var vms : {Vms} = {opcode};

stvms_sio.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

stvms_sio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op stvms_sro( 0[1] : q[1] : 0b001100100[9] : rm[5] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
stvms_sro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

stvms_sro.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvms_sro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvms_dno( 0[1] : q[1] : 0b00110000000000[14] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
stvms_dno.var vms : {Vms} = {opcode}, reject : {Reject} = {not (q or vms.ses)};

stvms_dno.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]";
};

stvms_dno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx%vms.regs)%32, idx/vms.regs));
};

op stvms_dio( 0[1] : q[1] : 0b00110010011111[14] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
stvms_dio.var vms : {Vms} = {opcode}, reject : {Reject} = {not (q or vms.ses)};

stvms_dio.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

stvms_dio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op stvms_dro( 0[1] : q[1] : 0b001100100[9] : rm[5] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
stvms_dro.var vms : {Vms} = {opcode}, reject : {Reject} = {(rm == 31) or (not (q or vms.ses))};

stvms_dro.disasm = {
  sink << "st";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvms_dro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx/elements)%32, idx%elements));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx%vms.regs)%32, idx/vms.regs));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvms_bno( 0[1] : q[1] : 0b00110001000000[14] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
ldvms_bno.var vms : {Vms} = {opcode};

ldvms_bno.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]";
};

ldvms_bno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx/elements)%32, idx%elements, cpu.MemRead8(addr + U64(1*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead8(addr + U64(1*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);
};

op ldvms_bio( 0[1] : q[1] : 0b00110011011111[14] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
ldvms_bio.var vms : {Vms} = {opcode};

ldvms_bio.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

ldvms_bio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx/elements)%32, idx%elements, cpu.MemRead8(addr + U64(1*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead8(addr + U64(1*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op ldvms_bro( 0[1] : q[1] : 0b001100110[9] : rm[5] : opcode[4] : 0b00[2] : rn[5] : rt[5] );
ldvms_bro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

ldvms_bro.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>0,0) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvms_bro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>0;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx/elements)%32, idx%elements, cpu.MemRead8(addr + U64(1*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU8((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead8(addr + U64(1*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvms_hno( 0[1] : q[1] : 0b00110001000000[14] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
ldvms_hno.var vms : {Vms} = {opcode};

ldvms_hno.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]";
};

ldvms_hno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx/elements)%32, idx%elements, cpu.MemRead16(addr + U64(2*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead16(addr + U64(2*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);
};

op ldvms_hio( 0[1] : q[1] : 0b00110011011111[14] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
ldvms_hio.var vms : {Vms} = {opcode};

ldvms_hio.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

ldvms_hio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx/elements)%32, idx%elements, cpu.MemRead16(addr + U64(2*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead16(addr + U64(2*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op ldvms_hro( 0[1] : q[1] : 0b001100110[9] : rm[5] : opcode[4] : 0b01[2] : rn[5] : rt[5] );
ldvms_hro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

ldvms_hro.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>1,1) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvms_hro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>1;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx/elements)%32, idx%elements, cpu.MemRead16(addr + U64(2*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU16((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead16(addr + U64(2*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvms_sno( 0[1] : q[1] : 0b00110001000000[14] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
ldvms_sno.var vms : {Vms} = {opcode};

ldvms_sno.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]";
};

ldvms_sno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx/elements)%32, idx%elements, cpu.MemRead32(addr + U64(4*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead32(addr + U64(4*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);
};

op ldvms_sio( 0[1] : q[1] : 0b00110011011111[14] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
ldvms_sio.var vms : {Vms} = {opcode};

ldvms_sio.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

ldvms_sio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx/elements)%32, idx%elements, cpu.MemRead32(addr + U64(4*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead32(addr + U64(4*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op ldvms_sro( 0[1] : q[1] : 0b001100110[9] : rm[5] : opcode[4] : 0b10[2] : rn[5] : rt[5] );
ldvms_sro.var vms : {Vms} = {opcode}, reject : {Reject} = {rm == 31};

ldvms_sro.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>2,2) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvms_sro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>2;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx/elements)%32, idx%elements, cpu.MemRead32(addr + U64(4*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU32((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead32(addr + U64(4*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvms_dno( 0[1] : q[1] : 0b00110001000000[14] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
ldvms_dno.var vms : {Vms} = {opcode}, reject : {Reject} = {not (q or vms.ses)};

ldvms_dno.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]";
};

ldvms_dno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx/elements)%32, idx%elements, cpu.MemRead64(addr + U64(8*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead64(addr + U64(8*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);
};

op ldvms_dio( 0[1] : q[1] : 0b00110011011111[14] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
ldvms_dio.var vms : {Vms} = {opcode}, reject : {Reject} = {not (q or vms.ses)};

ldvms_dio.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (8*vms.regs << q);
};

ldvms_dio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx/elements)%32, idx%elements, cpu.MemRead64(addr + U64(8*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead64(addr + U64(8*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + U64(8*vms.regs << q) );
};

op ldvms_dro( 0[1] : q[1] : 0b001100110[9] : rm[5] : opcode[4] : 0b11[2] : rn[5] : rt[5] );
ldvms_dro.var vms : {Vms} = {opcode}, reject : {Reject} = {(rm == 31) or (not (q or vms.ses))};

ldvms_dro.disasm = {
  sink << "ld";
  sink << (vms.ses ? 1 : int(vms.regs));
  sink << '\t' << DisasmBunch(rt,vms.regs,(8<<q)>>3,3) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvms_dro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  unsigned elements = (8<<q)>>3;
  if (vms.ses)
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx/elements)%32, idx%elements, cpu.MemRead64(addr + U64(8*idx)));
  else
    for (unsigned idx = 0, end = vms.regs*elements; idx < end; ++idx)
      cpu.SetVU64((rt+idx%vms.regs)%32, idx/vms.regs, cpu.MemRead64(addr + U64(8*idx)));

  if (not q) for (unsigned idx = 0; idx < vms.regs; ++idx) cpu.ClearHighV((rt+idx)%32,8);

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

/***/
op stvsl_bno( 0[1] : index1[1] : 0b00110100[8] : regs0[1] : 0b00000[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
stvsl_bno.var index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_bno.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

stvsl_bno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx)%32, index));
};

op stvsl_bio( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : 0b11111[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
stvsl_bio.var index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_bio.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 0);
};

stvsl_bio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + U64(regs << 0) );
};

op stvsl_bro( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : rm[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
stvsl_bro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_bro.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvsl_bro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite8(addr + U64(1*idx), cpu.GetVU8((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvsl_hno( 0[1] : index1[1] : 0b00110100[8] : regs0[1] : 0b00000[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
stvsl_hno.var index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_hno.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

stvsl_hno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx)%32, index));
};

op stvsl_hio( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : 0b11111[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
stvsl_hio.var index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_hio.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 1);
};

stvsl_hio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + U64(regs << 1) );
};

op stvsl_hro( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : rm[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
stvsl_hro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_hro.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvsl_hro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite16(addr + U64(2*idx), cpu.GetVU16((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvsl_sno( 0[1] : index1[1] : 0b00110100[8] : regs0[1] : 0b00000[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
stvsl_sno.var index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_sno.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

stvsl_sno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx)%32, index));
};

op stvsl_sio( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : 0b11111[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
stvsl_sio.var index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_sio.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 2);
};

stvsl_sio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + U64(regs << 2) );
};

op stvsl_sro( 0[1] : index1[1] : 0b00110110[8] : regs0[1] : rm[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
stvsl_sro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_sro.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvsl_sro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite32(addr + U64(4*idx), cpu.GetVU32((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op stvsl_dno( 0[1] : index[1] : 0b00110100[8] : regs0[1] : 0b00000[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
stvsl_dno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_dno.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

stvsl_dno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx)%32, index));
};

op stvsl_dio( 0[1] : index[1] : 0b00110110[8] : regs0[1] : 0b11111[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
stvsl_dio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_dio.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 3);
};

stvsl_dio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + U64(regs << 3) );
};

op stvsl_dro( 0[1] : index[1] : 0b00110110[8] : regs0[1] : rm[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
stvsl_dro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

stvsl_dro.disasm = {
  sink << "st" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

stvsl_dro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.MemWrite64(addr + U64(8*idx), cpu.GetVU64((rt+idx)%32, index));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvsl_bno( 0[1] : index1[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
ldvsl_bno.var index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_bno.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

ldvsl_bno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU8((rt+idx)%32, index, cpu.MemRead8(addr + U64(1*idx)));
};

op ldvsl_bio( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
ldvsl_bio.var index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_bio.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 0);
};

ldvsl_bio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU8((rt+idx)%32, index, cpu.MemRead8(addr + U64(1*idx)));

  cpu.SetGSR(rn, addr + U64(regs << 0) );
};

op ldvsl_bro( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b00[2] : regs1[1] : index0[3] : rn[5] : rt[5] );
ldvsl_bro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<3|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_bro.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,0) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvsl_bro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU8((rt+idx)%32, index, cpu.MemRead8(addr + U64(1*idx)));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvsl_hno( 0[1] : index1[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
ldvsl_hno.var index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_hno.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

ldvsl_hno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU16((rt+idx)%32, index, cpu.MemRead16(addr + U64(2*idx)));
};

op ldvsl_hio( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
ldvsl_hio.var index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_hio.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 1);
};

ldvsl_hio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU16((rt+idx)%32, index, cpu.MemRead16(addr + U64(2*idx)));

  cpu.SetGSR(rn, addr + U64(regs << 1) );
};

op ldvsl_hro( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b01[2] : regs1[1] : index0[2] : 0[1] : rn[5] : rt[5] );
ldvsl_hro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<2|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_hro.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,1) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvsl_hro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU16((rt+idx)%32, index, cpu.MemRead16(addr + U64(2*idx)));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvsl_sno( 0[1] : index1[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
ldvsl_sno.var index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_sno.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

ldvsl_sno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU32((rt+idx)%32, index, cpu.MemRead32(addr + U64(4*idx)));
};

op ldvsl_sio( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
ldvsl_sio.var index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_sio.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 2);
};

ldvsl_sio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU32((rt+idx)%32, index, cpu.MemRead32(addr + U64(4*idx)));

  cpu.SetGSR(rn, addr + U64(regs << 2) );
};

op ldvsl_sro( 0[1] : index1[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b10[2] : regs1[1] : index0[1] : 0[2] : rn[5] : rt[5] );
ldvsl_sro.var reject : {Reject} = {rm == 31}, index : {unsigned} = {index1<<1|index0}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_sro.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,2) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvsl_sro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU32((rt+idx)%32, index, cpu.MemRead32(addr + U64(4*idx)));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvsl_dno( 0[1] : index[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
ldvsl_dno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_dno.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]";
};

ldvsl_dno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU64((rt+idx)%32, index, cpu.MemRead64(addr + U64(8*idx)));
};

op ldvsl_dio( 0[1] : index[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
ldvsl_dio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_dio.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 3);
};

ldvsl_dio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU64((rt+idx)%32, index, cpu.MemRead64(addr + U64(8*idx)));

  cpu.SetGSR(rn, addr + U64(regs << 3) );
};

op ldvsl_dro( 0[1] : index[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b10[2] : regs1[1] : 1[3] : rn[5] : rt[5] );
ldvsl_dro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvsl_dro.disasm = {
  sink << "ld" << regs << '\t' << DisasmBunch(rt,regs,0,3) << DisasmSubscript(index) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvsl_dro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

    for (unsigned idx = 0, end = regs; idx < end; ++idx)
      cpu.SetVU64((rt+idx)%32, index, cpu.MemRead64(addr + U64(8*idx)));

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

/*** Load multi-element single structure and Replicate to all lanes of multiple registers ***/

op ldvr_bno( 0[1] : q[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b11[2] : regs1[1] : 0[1] : 0[2] : rn[5] : rt[5] );
ldvr_bno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_bno.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,8<<q,0) << ", [" << DisasmGSXR(rn) << "]";
};

ldvr_bno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U8 val = cpu.MemRead8(addr + U64(1*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
        cpu.SetVU8(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }
};

op ldvr_bio( 0[1] : q[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b11[2] : regs1[1] : 0[1] : 0[2] : rn[5] : rt[5] );
ldvr_bio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_bio.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,8<<q,0) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 0);
};

ldvr_bio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U8 val = cpu.MemRead8(addr + U64(1*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
        cpu.SetVU8(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + U64(regs << 0) );
};

op ldvr_bro( 0[1] : q[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b11[2] : regs1[1] : 0[1] : 0[2] : rn[5] : rt[5] );
ldvr_bro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_bro.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,8<<q,0) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvr_bro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U8 val = cpu.MemRead8(addr + U64(1*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 8<<q; idx < end; ++idx)
        cpu.SetVU8(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvr_hno( 0[1] : q[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b11[2] : regs1[1] : 0[1] : 1[2] : rn[5] : rt[5] );
ldvr_hno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_hno.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,4<<q,1) << ", [" << DisasmGSXR(rn) << "]";
};

ldvr_hno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U16 val = cpu.MemRead16(addr + U64(2*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 4<<q; idx < end; ++idx)
        cpu.SetVU16(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }
};

op ldvr_hio( 0[1] : q[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b11[2] : regs1[1] : 0[1] : 1[2] : rn[5] : rt[5] );
ldvr_hio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_hio.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,4<<q,1) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 1);
};

ldvr_hio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U16 val = cpu.MemRead16(addr + U64(2*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 4<<q; idx < end; ++idx)
        cpu.SetVU16(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + U64(regs << 1) );
};

op ldvr_hro( 0[1] : q[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b11[2] : regs1[1] : 0[1] : 1[2] : rn[5] : rt[5] );
ldvr_hro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_hro.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,4<<q,1) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvr_hro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U16 val = cpu.MemRead16(addr + U64(2*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 4<<q; idx < end; ++idx)
        cpu.SetVU16(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvr_sno( 0[1] : q[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b11[2] : regs1[1] : 0[1] : 2[2] : rn[5] : rt[5] );
ldvr_sno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_sno.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,2<<q,2) << ", [" << DisasmGSXR(rn) << "]";
};

ldvr_sno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U32 val = cpu.MemRead32(addr + U64(4*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 2<<q; idx < end; ++idx)
        cpu.SetVU32(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }
};

op ldvr_sio( 0[1] : q[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b11[2] : regs1[1] : 0[1] : 2[2] : rn[5] : rt[5] );
ldvr_sio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_sio.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,2<<q,2) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 2);
};

ldvr_sio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U32 val = cpu.MemRead32(addr + U64(4*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 2<<q; idx < end; ++idx)
        cpu.SetVU32(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + U64(regs << 2) );
};

op ldvr_sro( 0[1] : q[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b11[2] : regs1[1] : 0[1] : 2[2] : rn[5] : rt[5] );
ldvr_sro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_sro.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,2<<q,2) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvr_sro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U32 val = cpu.MemRead32(addr + U64(4*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 2<<q; idx < end; ++idx)
        cpu.SetVU32(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

op ldvr_dno( 0[1] : q[1] : 0b00110101[8] : regs0[1] : 0b00000[5] : 0b11[2] : regs1[1] : 0[1] : 3[2] : rn[5] : rt[5] );
ldvr_dno.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_dno.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,1<<q,3) << ", [" << DisasmGSXR(rn) << "]";
};

ldvr_dno.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U64 val = cpu.MemRead64(addr + U64(8*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 1<<q; idx < end; ++idx)
        cpu.SetVU64(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }
};

op ldvr_dio( 0[1] : q[1] : 0b00110111[8] : regs0[1] : 0b11111[5] : 0b11[2] : regs1[1] : 0[1] : 3[2] : rn[5] : rt[5] );
ldvr_dio.var regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_dio.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,1<<q,3) << ", [" << DisasmGSXR(rn) << "]" << ", #" << (regs << 3);
};

ldvr_dio.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U64 val = cpu.MemRead64(addr + U64(8*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 1<<q; idx < end; ++idx)
        cpu.SetVU64(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + U64(regs << 3) );
};

op ldvr_dro( 0[1] : q[1] : 0b00110111[8] : regs0[1] : rm[5] : 0b11[2] : regs1[1] : 0[1] : 3[2] : rn[5] : rt[5] );
ldvr_dro.var reject : {Reject} = {rm == 31}, regs : {unsigned} = {(regs1<<1|regs0)+1}

ldvr_dro.disasm = {
  sink << "ld" << regs << "r\t" << DisasmBunch(rt,regs,1<<q,3) << ", [" << DisasmGSXR(rn) << "]" << ", " << DisasmGZXR(rm);
};

ldvr_dro.execute = {
  typedef typename ARCH::U64 U64;

  U64 addr( cpu.GetGSR(rn) );

  for (unsigned r = 0; r < regs; ++r)
    {
      typename ARCH::U64 val = cpu.MemRead64(addr + U64(8*r));
      unsigned reg = (rt+r)%32;
      for (unsigned idx = 0, end = 1<<q; idx < end; ++idx)
        cpu.SetVU64(reg, idx, val);
      cpu.ClearHighV(reg,8<<q);
    }

  cpu.SetGSR(rn, addr + cpu.GetGZR(rm) );
};

