
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.715091                       # Number of seconds simulated
sim_ticks                                1715091047500                       # Number of ticks simulated
final_tick                               1715091047500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 436799                       # Simulator instruction rate (inst/s)
host_op_rate                                   719291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1498299309                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664344                       # Number of bytes of host memory used
host_seconds                                  1144.69                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          167360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536481984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536649344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       167360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        167360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534731392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534731392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8382531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8385146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8355178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8355178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              97581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          312800877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             312898458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         97581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            97581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       311780178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311780178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       311780178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             97581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         312800877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            624678636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8385146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8355178                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8385146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8355178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536641088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534729408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536649344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534731392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            522115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522199                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1715078320500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8385146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8355178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8385016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1435014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    746.592365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   556.789581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.239330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       188175     13.11%     13.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62321      4.34%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49857      3.47%     20.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79339      5.53%     26.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110831      7.72%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34240      2.39%     36.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38466      2.68%     39.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45816      3.19%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       825969     57.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1435014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.076880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.921118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        521548    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521556                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.197750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516431     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.01%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5032      0.96%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521556                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165018201750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            322237270500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41925085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19680.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38430.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       312.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    312.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7607446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7697704                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102451.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5127576720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2725371660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29933636040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21805981020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         85973999280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97102600800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5886770400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    204995695470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     89723183040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     206404080750                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           749707181040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            437.123837                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1486663440500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7730483250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36517462000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 803546613250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 233649763250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  184164815500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 449481910250                       # Time in different power states
system.mem_ctrls_1.actEnergy               5118423240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2720506470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29935385340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21807886320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         85120878960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96729661200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5833205280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    203649565230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     88401341760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     207904684950                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           747247874070                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.689913                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1487637514500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7607954250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36153816000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 810902809250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 230207654750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183689425000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 446529388250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3430182095                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3430182095                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8555630                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.708480                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263117889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8556654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.750091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5629363500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.708480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551905740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551905740                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157023057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157023057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106094832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106094832                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263117889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263117889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263117889                       # number of overall hits
system.cpu.dcache.overall_hits::total       263117889                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       191326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        191326                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8365328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8365328                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8556654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8556654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8556654                       # number of overall misses
system.cpu.dcache.overall_misses::total       8556654                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  28579365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28579365000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 742120058000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 742120058000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 770699423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 770699423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 770699423000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 770699423000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 149375.228667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 149375.228667                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88713.802734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88713.802734                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90070.186664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90070.186664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90070.186664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90070.186664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8463073                       # number of writebacks
system.cpu.dcache.writebacks::total           8463073                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8556654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8556654                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  28388039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28388039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733754730000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733754730000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 762142769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 762142769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 762142769000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 762142769000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 148375.228667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 148375.228667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87713.802734                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87713.802734                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89070.186664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89070.186664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89070.186664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89070.186664                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            460152                       # number of replacements
system.cpu.icache.tags.tagsinuse           730.365415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674892537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            461120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1463.594156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   730.365415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.713247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.713247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          880                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1351168434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1351168434                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674892537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674892537                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674892537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674892537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674892537                       # number of overall hits
system.cpu.icache.overall_hits::total       674892537                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       461120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        461120                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       461120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         461120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       461120                       # number of overall misses
system.cpu.icache.overall_misses::total        461120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6381624500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6381624500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6381624500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6381624500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6381624500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6381624500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13839.400807                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13839.400807                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13839.400807                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13839.400807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13839.400807                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13839.400807                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       460152                       # number of writebacks
system.cpu.icache.writebacks::total            460152                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       461120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       461120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       461120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       461120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       461120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       461120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5920504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5920504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5920504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5920504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5920504500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5920504500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12839.400807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12839.400807                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12839.400807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12839.400807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12839.400807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12839.400807                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8383751                       # number of replacements
system.l2.tags.tagsinuse                  8163.474499                       # Cycle average of tags in use
system.l2.tags.total_refs                     9639181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8391943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8607239000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      206.879121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        102.499566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7854.095811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.012512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.958752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996518                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44459053                       # Number of tag accesses
system.l2.tags.data_accesses                 44459053                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8463073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8463073                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       460152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           460152                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              68919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68919                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          458505                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             458505                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         105204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            105204                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                458505                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                174123                       # number of demand (read+write) hits
system.l2.demand_hits::total                   632628                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               458505                       # number of overall hits
system.l2.overall_hits::cpu.data               174123                       # number of overall hits
system.l2.overall_hits::total                  632628                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296409                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2615                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        86122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           86122                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2615                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8382531                       # number of demand (read+write) misses
system.l2.demand_misses::total                8385146                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2615                       # number of overall misses
system.l2.overall_misses::cpu.data            8382531                       # number of overall misses
system.l2.overall_misses::total               8385146                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720483007500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720483007500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    406928500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    406928500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26996297500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26996297500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     406928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  747479305000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     747886233500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    406928500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 747479305000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    747886233500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8463073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8463073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       460152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       460152                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       461120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         461120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            461120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8556654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9017774                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           461120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8556654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9017774                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991761                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.005671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005671                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.450132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.450132                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.005671                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.979651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929847                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.005671                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.979651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929847                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86842.754196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86842.754196                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 155613.193117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 155613.193117                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 313465.752073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 313465.752073                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 155613.193117                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89171.075538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89191.796243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 155613.193117                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89171.075538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89191.796243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8355178                       # number of writebacks
system.l2.writebacks::total                   8355178                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2431                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296409                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2615                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        86122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        86122                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8382531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8385146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8382531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8385146                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637518917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637518917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    380778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    380778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  26135077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26135077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    380778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663653995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664034773500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    380778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663653995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 664034773500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.005671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.450132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.450132                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.005671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.979651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.005671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.979651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929847                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76842.754196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76842.754196                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 145613.193117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 145613.193117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 303465.752073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 303465.752073                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 145613.193117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79171.075538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79191.796243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 145613.193117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79171.075538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79191.796243                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16761165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8376019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8355178                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20841                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296409                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25146311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25146311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25146311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071380736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071380736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071380736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8385146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8385146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8385146                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50188461500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44119419750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18033556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9015782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10163                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1715091047500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            652446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16818251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       460152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          121130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        461120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       191326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1382392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25668938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27051330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     58961408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1089262528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1148223936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8383751                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534731392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17401525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000584                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17391361     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10164      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17401525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17940003000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         691680000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12834981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
