<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Nov 20 13:34:22 PST 2015</date>
  <user>vnandaku</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2015WW47</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr10</sip_relver>
  <sip_relname>ALL_2015WW47_R1p0_PICr10</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1978</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
      <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/home/default.html#article?id=1204688340">, "1204688340, FWD (PCR) Gen2.1r5: Implementat IOSF Sideband Parity support in SBR and SBE "</a>:
            Sideband Endpoint now supports parity checking and generation. sbi_sbe_srcid_strap, sbi_sbe_srcid_strap, sbi_sbe_srcid_strap, sbi_sbe_sairs_valid, sbi_sbe_sai, sbi_sbe_rs, dfx_parity_defeature, tmsg_pcparity, tmsg_npparity, tparity, mmsg_pcparity, mmsg_npparity, sbe_parity_err_out and mparity are the pins that need to be driven/used for this feature. It is enabled by setting the parameters SB_PARITY_REQUIRED and DO_SERR_MASTER. DO_SERR_MASTER generates the DO_SERR system error message when parity is detected. 
          </dd>         
         <dd>
            2. <a href="https://hsdes.intel.com/home/default.html#article?id=1404395529">, 1404395529"FWD (PCR) Please enable metastability in IP regression "</a>:
            The SB is set up such that the simulations and the tools, both use process specific CTECH cells with metastability enabled in regressions and the regressions results are clean. This PCR also required the CTECH versions to be updated.
            </dd>         
          <dd>
            3. <a href="https://hsdes.intel.com/home/default.html#article?id=1504028558">,1504028558 "[Global TFM PCR] uprev EFFM flow to EFFM 2015.23"</a>:
            Sideband Endpoint is now upgraded to use the new EFFM flow 2015.23 version.
         </dd>
          <dd>
            4. <a href="https://hsdes.intel.com/home/default.html#article?id=1403912533">,1403912533 "FWD (PCR) CNP RTL(0/0.5/0.8/1.0) VISA requirement for SIP and HIP"</a>:
            Ace based Visa runs can now be run on sideband endpoint using the modified EP HDL file specific for this tool. 
         </dd>
          <dd>
            5. <a href="https://hsdes.intel.com/home/default.html#article?id=1404474892">,1404474892 "SBE move/fix global Lintra waiver 60129 to in-line pragmas"</a>:
            Lintra waivers (60129 unique casez messages) was previously waived through global waivers. Some customers do no pick the global waivers and request local in-line pragma waivers. This has been either fixed in the RTL or pragmas have been added wherever applicable.
         </dd>         
      </dl>
      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dt> None. </dt>    ]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt>     ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
      <ul>
         <li>This SBE release uses the "IOSF_SVC_2015WW47"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></li>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
