$date
	Thu Sep 29 14:52:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2 $end
$var wire 8 ! d0 [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 " d1 [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 1 # s $end
$upscope $end
$scope module mux2 $end
$var wire 8 $ y [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111101 $
1#
b10111101 "
b11111100 !
$end
#2000
b11100110 $
0#
b1000111 "
b11100110 !
#4000
b11001001 $
1#
b11001001 "
b11010 !
#6001
