(pcb C:\Users\Eric\Documents\Schematics\VCO\VCO.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.12)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  83820 -110490  15240 -110490  15240 -19050  83820 -19050
            83820 -110490)
    )
    (keepout "" (polygon signal 0  19942.7 -86710.1  19698.6 -86768.7  19466.6 -86864.8
            19252.5 -86996  19061.6 -87159  18898.6 -87349.9  18767.4 -87564
            18671.3 -87796  18612.7 -88040.1  18593 -88290.4  18612.7 -88540.7
            18671.3 -88784.8  18767.4 -89016.8  18898.6 -89230.9  19061.6 -89421.8
            19252.5 -89584.8  19466.6 -89716  19698.6 -89812.1  19942.7 -89870.7
            20193 -89890.4  20443.3 -89870.7  20687.4 -89812.1  20919.4 -89716
            21133.5 -89584.8  21324.4 -89421.8  21487.4 -89230.9  21618.6 -89016.8
            21714.7 -88784.8  21773.3 -88540.7  21793 -88290.4  21773.3 -88040.1
            21714.7 -87796  21618.6 -87564  21487.4 -87349.9  21324.4 -87159
            21133.5 -86996  20919.4 -86864.8  20687.4 -86768.7  20443.3 -86710.1
            20193 -86690.4  19942.7 -86710.1))
    (keepout "" (polygon signal 0  78489.7 -86684.7  78245.6 -86743.3  78013.6 -86839.4
            77799.5 -86970.6  77608.6 -87133.6  77445.6 -87324.5  77314.4 -87538.6
            77218.3 -87770.6  77159.7 -88014.7  77140 -88265  77159.7 -88515.3
            77218.3 -88759.4  77314.4 -88991.4  77445.6 -89205.5  77608.6 -89396.4
            77799.5 -89559.4  78013.6 -89690.6  78245.6 -89786.7  78489.7 -89845.3
            78740 -89865  78990.3 -89845.3  79234.4 -89786.7  79466.4 -89690.6
            79680.5 -89559.4  79871.4 -89396.4  80034.4 -89205.5  80165.6 -88991.4
            80261.7 -88759.4  80320.3 -88515.3  80340 -88265  80320.3 -88014.7
            80261.7 -87770.6  80165.6 -87538.6  80034.4 -87324.5  79871.4 -87133.6
            79680.5 -86970.6  79466.4 -86839.4  79234.4 -86743.3  78990.3 -86684.7
            78740 -86665  78489.7 -86684.7))
    (keepout "" (polygon signal 0  20069.7 -22549.7  19825.6 -22608.3  19593.6 -22704.4
            19379.5 -22835.6  19188.6 -22998.6  19025.6 -23189.5  18894.4 -23403.6
            18798.3 -23635.6  18739.7 -23879.7  18720 -24130  18739.7 -24380.3
            18798.3 -24624.4  18894.4 -24856.4  19025.6 -25070.5  19188.6 -25261.4
            19379.5 -25424.4  19593.6 -25555.6  19825.6 -25651.7  20069.7 -25710.3
            20320 -25730  20570.3 -25710.3  20814.4 -25651.7  21046.4 -25555.6
            21260.5 -25424.4  21451.4 -25261.4  21614.4 -25070.5  21745.6 -24856.4
            21841.7 -24624.4  21900.3 -24380.3  21920 -24130  21900.3 -23879.7
            21841.7 -23635.6  21745.6 -23403.6  21614.4 -23189.5  21451.4 -22998.6
            21260.5 -22835.6  21046.4 -22704.4  20814.4 -22608.3  20570.3 -22549.7
            20320 -22530  20069.7 -22549.7))
    (keepout "" (polygon signal 0  78489.7 -22549.7  78245.6 -22608.3  78013.6 -22704.4
            77799.5 -22835.6  77608.6 -22998.6  77445.6 -23189.5  77314.4 -23403.6
            77218.3 -23635.6  77159.7 -23879.7  77140 -24130  77159.7 -24380.3
            77218.3 -24624.4  77314.4 -24856.4  77445.6 -25070.5  77608.6 -25261.4
            77799.5 -25424.4  78013.6 -25555.6  78245.6 -25651.7  78489.7 -25710.3
            78740 -25730  78990.3 -25710.3  79234.4 -25651.7  79466.4 -25555.6
            79680.5 -25424.4  79871.4 -25261.4  80034.4 -25070.5  80165.6 -24856.4
            80261.7 -24624.4  80320.3 -24380.3  80340 -24130  80320.3 -23879.7
            80261.7 -23635.6  80165.6 -23403.6  80034.4 -23189.5  79871.4 -22998.6
            79680.5 -22835.6  79466.4 -22704.4  79234.4 -22608.3  78990.3 -22549.7
            78740 -22530  78489.7 -22549.7))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 304.8)
      (clearance 304.9)
      (clearance 304.9 (type default_smd))
      (clearance 76.2 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 29000 -95250 front 180 (PN 10K))
      (place R3 41910 -102870 front 0 (PN 25K))
      (place R9 63500 -81280 front 180 (PN 10K))
      (place R12 75133.2 -90017.6 front 90 (PN 100K))
      (place R13 45720 -25400 front 270 (PN 10K))
      (place R10 45720 -48260 front 270 (PN 15K))
      (place R2 33020 -95250 front 0 (PN 10K))
      (place R11 45720 -36830 front 270 (PN 10K))
      (place R5 40640 -87630 front 180 (PN 15K))
      (place R14 60960 -102870 front 180 (PN 15K))
      (place R8 55880 -74930 front 0 (PN 10K))
      (place R7 44450 -95250 front 0 (PN 15K))
      (place R6 44450 -87630 front 0 (PN 100K))
      (place R4 63500 -87630 front 180 (PN 10K))
      (place R17 66040 -29000 front 270 (PN 10K))
      (place R16 66040 -40000 front 270 (PN 10K))
      (place R15 73660 -29210 front 270 (PN 15K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place J3 24130 -67310 front 0 (PN Conn_01x01))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm
      (place C6 24561.8 -87630 front 0 (PN 1uF))
      (place C5 25400 -102870 front 0 (PN 4.7nF))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C7 68580 -104140 front 0 (PN 1uF))
      (place C9 71120 -92710 front 180 (PN 1uF))
    )
    (component Capacitor_THT:CP_Radial_Tantal_D4.5mm_P2.50mm
      (place C4 18000 -50000 front 0 (PN 1uF))
      (place C1 78740 -43180 front 0 (PN 1uF))
      (place C2 72390 -43180 front 0 (PN 1uF))
      (place C3 78740 -33020 front 0 (PN 1uF))
    )
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (place C8 36830 -102870 front 180 (PN 18pF))
    )
    (component "Package_TO_SOT_THT:TO-92L_HandSolder"
      (place Q1 21590 -78740 front 0 (PN 2N7000))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J1 30480 -57150 front 90 (PN Conn_01x04))
    )
    (component "ECAD Models:Pot_Small_Mounting_W7.0mm_H2.5mm"
      (place RV2 19050 -57150 front 0 (PN "Manual PWM Shift 10K"))
      (place RV1 34290 -48260 front 0 (PN "PWM Gain"))
    )
    (component "ECAD Models:Thonkiconn_Audio_Jack_PJ398SM_W7.0mm_H2.5mm"
      (place J7 33020 -39370 front 0 (PN "Flipped Square Out"))
      (place J4 19050 -30480 front 0 (PN "Saw Tooth Out"))
      (place J2 24130 -48260 front 0 (PN "PWM CV"))
      (place J5 33020 -30480 front 0 (PN "Flipped Saw Out"))
      (place J6 19050 -39370 front 0 (PN "Square Out"))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U6 50800 -33020 front 0 (PN TL072))
      (place U3 44000 -68580 front 0 (PN LM2903))
      (place U4 30480 -68580 front 0 (PN TL072))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U5 50800 -46990 front 0 (PN TL074))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U2 78740 -59690 front 90 (PN LM7808_TO220))
      (place U1 78740 -76200 front 90 (PN LM7808_TO220))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (outline (path signal 100  5500 -1250  5500 1250))
      (outline (path signal 100  5500 1250  -500 1250))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4321.02 -700.941  4088.05 -1366.73  3712.77 -1963.99
            3213.99 -2462.77  2616.73 -2838.05  1950.94 -3071.02  1250 -3150
            549.059 -3071.02  -116.734 -2838.05  -713.993 -2462.77  -1212.77 -1963.99
            -1588.05 -1366.73  -1821.02 -700.941  -1900 0  -1821.02 700.941
            -1588.05 1366.73  -1212.77 1963.99  -713.993 2462.77  -116.734 2838.05
            549.059 3071.02  1250 3150  1950.94 3071.02  2616.73 2838.05
            3213.99 2462.77  3712.77 1963.99  4088.05 1366.73  4321.02 700.941
            4400 0))
      (outline (path signal 120  4520 0  4438.01 -727.643  4196.17 -1418.8  3806.59 -2038.81
            3288.81 -2556.59  2668.8 -2946.17  1977.64 -3188.01  1250 -3270
            522.357 -3188.01  -168.8 -2946.17  -788.812 -2556.59  -1306.59 -2038.81
            -1696.17 -1418.8  -1938.01 -727.643  -2020 0  -1938.01 727.643
            -1696.17 1418.8  -1306.59 2038.81  -788.812 2556.59  -168.8 2946.17
            522.357 3188.01  1250 3270  1977.64 3188.01  2668.8 2946.17
            3288.81 2556.59  3806.59 2038.81  4196.17 1418.8  4438.01 727.643
            4520 0))
      (outline (path signal 50  4650 0  4570.51 -730.899  4335.76 -1427.62  3956.72 -2057.59
            3451.11 -2591.35  2842.59 -3003.94  2159.6 -3276.07  1434.07 -3395.01
            699.941 -3355.21  -8.47 -3158.52  -658.036 -2814.14  -1218.38 -2338.18
            -1663.31 -1752.88  -1972.02 -1085.62  -2130.07 -367.605  -2130.07 367.605
            -1972.02 1085.62  -1663.31 1752.88  -1218.38 2338.18  -658.036 2814.14
            -8.47 3158.52  699.941 3355.21  1434.07 3395.01  2159.6 3276.07
            2842.59 3003.94  3451.11 2591.35  3956.72 2057.59  4335.76 1427.62
            4570.51 730.899  4650 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_Tantal_D4.5mm_P2.50mm
      (outline (path signal 100  3500 0  3423.33 -582.343  3198.56 -1125  2840.99 -1590.99
            2375 -1948.56  1832.34 -2173.33  1250 -2250  667.657 -2173.33
            125 -1948.56  -340.99 -1590.99  -698.557 -1125  -923.333 -582.343
            -1000 0  -923.333 582.343  -698.557 1125  -340.99 1590.99  125 1948.56
            667.657 2173.33  1250 2250  1832.34 2173.33  2375 1948.56  2840.99 1590.99
            3198.56 1125  3423.33 582.343  3500 0))
      (outline (path signal 50  3780 0  3700.51 -629.185  3467.06 -1218.84  3094.29 -1731.9
            2605.64 -2136.15  2031.81 -2406.17  1408.86 -2525.01  775.925 -2485.19
            172.778 -2289.21  -362.683 -1949.4  -796.813 -1487.1  -1102.34 -931.355
            -1260.05 -317.093  -1260.05 317.093  -1102.34 931.355  -796.813 1487.1
            -362.683 1949.4  172.778 2289.21  775.925 2485.19  1408.86 2525.01
            2031.81 2406.17  2605.64 2136.15  3094.29 1731.9  3467.06 1218.84
            3700.51 629.185  3780 0))
      (outline (path signal 100  -668.08 977.5  -218.08 977.5))
      (outline (path signal 100  -443.08 1202.5  -443.08 752.5))
      (outline (path signal 120  -1287.29 1335  -837.288 1335))
      (outline (path signal 120  -1062.29 1560  -1062.29 1110))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (outline (path signal 100  -450 1050  -450 -1050))
      (outline (path signal 100  -450 -1050  2950 -1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 120  -570 1170  3070 1170))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  3550 1300  -1050 1300))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92L_HandSolder"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 3050  4000 3050))
      (outline (path signal 50  -1450 3050  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 3050))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin "Rect[A][0,-400]Pad_1100x1800_um" 1 0 0)
      (pin "RoundRect[A][0,-400]Pad_1100x1800_276.046_um" 3 2540 0)
      (pin RoundRect[A][0,400]Pad_1100x1800_276.046_um 2 1270 1270)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "ECAD Models:Pot_Small_Mounting_W7.0mm_H2.5mm"
      (outline (path signal 50  6500 1700  -1500 1700))
      (outline (path signal 50  6500 -1700  6500 1700))
      (outline (path signal 50  -1500 -1700  6500 -1700))
      (outline (path signal 50  -1500 1700  -1500 -1700))
      (outline (path signal 120  250 -1450  4750 -1450))
      (outline (path signal 120  250 1450  4750 1450))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (pin Round[A]Pad_1700_um 3 5000 0)
      (pin Round[A]Pad_1700_um 2 2500 0)
      (pin Round[A]Pad_1700_um 1 0 0)
    )
    (image "ECAD Models:Thonkiconn_Audio_Jack_PJ398SM_W7.0mm_H2.5mm"
      (outline (path signal 50  6500 1700  -1500 1700))
      (outline (path signal 50  6500 -1700  6500 1700))
      (outline (path signal 50  -1500 -1700  6500 -1700))
      (outline (path signal 50  -1500 1700  -1500 -1700))
      (outline (path signal 120  250 -1450  4750 -1450))
      (outline (path signal 120  250 1450  4750 1450))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (outline (path signal 100  250 -1250  4750 -1250))
      (outline (path signal 100  250 1250  4750 1250))
      (pin Round[A]Pad_1700_um TN 5000 0)
      (pin Round[A]Pad_1700_um T 2500 0)
      (pin Round[A]Pad_1700_um S 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack RoundRect[A][0,400]Pad_1100x1800_276.046_um
      (shape (polygon F.Cu 0  322.935 1296.85  369.413 1284.4  413.023 1264.06  452.439 1236.46
            486.464 1202.44  514.063 1163.02  534.398 1119.41  546.852 1072.93
            551.046 1025  551.046 -225  546.852 -272.935  534.398 -319.413
            514.063 -363.023  486.464 -402.439  452.439 -436.464  413.023 -464.063
            369.413 -484.398  322.935 -496.852  275 -501.046  -275 -501.046
            -322.935 -496.852  -369.413 -484.398  -413.023 -464.063  -452.439 -436.464
            -486.464 -402.439  -514.063 -363.023  -534.398 -319.413  -546.852 -272.935
            -551.046 -225  -551.046 1025  -546.852 1072.93  -534.398 1119.41
            -514.063 1163.02  -486.464 1202.44  -452.439 1236.46  -413.023 1264.06
            -369.413 1284.4  -322.935 1296.85  -275 1301.05  275 1301.05
            322.935 1296.85))
      (shape (polygon B.Cu 0  322.935 1296.85  369.413 1284.4  413.023 1264.06  452.439 1236.46
            486.464 1202.44  514.063 1163.02  534.398 1119.41  546.852 1072.93
            551.046 1025  551.046 -225  546.852 -272.935  534.398 -319.413
            514.063 -363.023  486.464 -402.439  452.439 -436.464  413.023 -464.063
            369.413 -484.398  322.935 -496.852  275 -501.046  -275 -501.046
            -322.935 -496.852  -369.413 -484.398  -413.023 -464.063  -452.439 -436.464
            -486.464 -402.439  -514.063 -363.023  -534.398 -319.413  -546.852 -272.935
            -551.046 -225  -551.046 1025  -546.852 1072.93  -534.398 1119.41
            -514.063 1163.02  -486.464 1202.44  -452.439 1236.46  -413.023 1264.06
            -369.413 1284.4  -322.935 1296.85  -275 1301.05  275 1301.05
            322.935 1296.85))
      (attach off)
    )
    (padstack "RoundRect[A][0,-400]Pad_1100x1800_276.046_um"
      (shape (polygon F.Cu 0  322.935 496.852  369.413 484.398  413.023 464.063  452.439 436.464
            486.464 402.439  514.063 363.023  534.398 319.413  546.852 272.935
            551.046 225  551.046 -1025  546.852 -1072.93  534.398 -1119.41
            514.063 -1163.02  486.464 -1202.44  452.439 -1236.46  413.023 -1264.06
            369.413 -1284.4  322.935 -1296.85  275 -1301.05  -275 -1301.05
            -322.935 -1296.85  -369.413 -1284.4  -413.023 -1264.06  -452.439 -1236.46
            -486.464 -1202.44  -514.063 -1163.02  -534.398 -1119.41  -546.852 -1072.93
            -551.046 -1025  -551.046 225  -546.852 272.935  -534.398 319.413
            -514.063 363.023  -486.464 402.439  -452.439 436.464  -413.023 464.063
            -369.413 484.398  -322.935 496.852  -275 501.046  275 501.046
            322.935 496.852))
      (shape (polygon B.Cu 0  322.935 496.852  369.413 484.398  413.023 464.063  452.439 436.464
            486.464 402.439  514.063 363.023  534.398 319.413  546.852 272.935
            551.046 225  551.046 -1025  546.852 -1072.93  534.398 -1119.41
            514.063 -1163.02  486.464 -1202.44  452.439 -1236.46  413.023 -1264.06
            369.413 -1284.4  322.935 -1296.85  275 -1301.05  -275 -1301.05
            -322.935 -1296.85  -369.413 -1284.4  -413.023 -1264.06  -452.439 -1236.46
            -486.464 -1202.44  -514.063 -1163.02  -534.398 -1119.41  -546.852 -1072.93
            -551.046 -1025  -551.046 225  -546.852 272.935  -534.398 319.413
            -514.063 363.023  -486.464 402.439  -452.439 436.464  -413.023 464.063
            -369.413 484.398  -322.935 496.852  -275 501.046  275 501.046
            322.935 496.852))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack "Rect[A][0,-400]Pad_1100x1800_um"
      (shape (rect F.Cu -550 -1300 550 500))
      (shape (rect B.Cu -550 -1300 550 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C6-2 C4-2 C1-2 C2-2 J1-2 C3-2 RV2-1 RV1-3 J7-T J7-S J4-T J4-S J2-T J2-S
        U6-3 U6-5 J5-T J5-S U5-10 U5-3 J6-T J6-S U4-3 U4-5 U2-1 U1-2)
    )
    (net +12V
      (pins R12-2 C1-1 J1-3 R6-2 U6-4 U5-4 U3-8 U4-4 U1-1)
    )
    (net -12V
      (pins C2-1 J1-1 U6-8 U5-11 U3-4 U4-8 U2-2)
    )
    (net "Net-(C3-Pad1)"
      (pins R9-2 C3-1 U3-2 U1-3)
    )
    (net "Net-(C5-Pad2)"
      (pins J3-1 C5-2 Q1-1 U4-2)
    )
    (net "Net-(C5-Pad1)"
      (pins R3-2 C7-1 C5-1 Q1-3 U3-5 U4-1)
    )
    (net "Net-(C6-Pad1)"
      (pins R1-1 C6-1 R2-1 R4-2 U4-6)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R7-2)
    )
    (net "Net-(C8-Pad2)"
      (pins R3-1 C8-2 U3-3)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 R5-2 R6-1 U3-1)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 R14-2)
    )
    (net "Net-(C9-Pad1)"
      (pins R12-1 C9-1 U3-7)
    )
    (net +5V
      (pins J1-4)
    )
    (net "Net-(J2-PadTN)"
      (pins RV1-1 J2-TN)
    )
    (net "Net-(J4-PadTN)"
      (pins J4-TN U5-7 U5-6)
    )
    (net "Net-(J5-PadTN)"
      (pins R13-1 U6-1 J5-TN)
    )
    (net "Net-(J6-PadTN)"
      (pins U5-14 U5-13 J6-TN)
    )
    (net "Net-(J7-PadTN)"
      (pins J7-TN U6-7 R17-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R5-1)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 RV2-2)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 RV1-2)
    )
    (net "Net-(R4-Pad1)"
      (pins R8-2 R4-1 U4-7)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 R7-1 U5-2)
    )
    (net "Net-(R8-Pad1)"
      (pins R9-1 R8-1 U3-6)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 R11-2 U5-5 U5-1)
    )
    (net "Net-(R11-Pad1)"
      (pins R13-2 R11-1 U6-2)
    )
    (net "Net-(R14-Pad1)"
      (pins R14-1 U5-9 R15-2)
    )
    (net "Net-(R15-Pad1)"
      (pins U5-12 U5-8 R16-2 R15-1)
    )
    (net "Net-(R16-Pad1)"
      (pins U6-6 R17-2 R16-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 RV2-3 U2-3)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
    (class Power +12V +5V -12V GND "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(C5-Pad1)"
      "Net-(C5-Pad2)" "Net-(C6-Pad1)" "Net-(C7-Pad2)" "Net-(C8-Pad1)" "Net-(C8-Pad2)"
      "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(J2-PadTN)" "Net-(J4-PadTN)" "Net-(J5-PadTN)"
      "Net-(J6-PadTN)" "Net-(J7-PadTN)" "Net-(Q1-Pad2)" "Net-(R1-Pad2)" "Net-(R10-Pad1)"
      "Net-(R10-Pad2)" "Net-(R11-Pad1)" "Net-(R14-Pad1)" "Net-(R15-Pad1)"
      "Net-(R16-Pad1)" "Net-(R2-Pad2)" "Net-(R4-Pad1)" "Net-(R8-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
  )
  (wiring
  )
)
