;redcode
;assert 1
	SPL 0, <-52
	CMP 202, 120
	SUB #-87, -120
	CMP 12, @0
	SPL 195, 88
	SUB @121, 103
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SLT 112, @2
	SUB #12, @260
	JMN <5, #-9
	SLT 12, @-1
	MOV -9, <-20
	MOV @121, 100
	MOV @121, 100
	SUB #0, 60
	MOV @121, 100
	SUB 12, 10
	MOV 90, 60
	SUB #12, @260
	SUB -1, <-26
	SUB -1, <-26
	SLT 7, @-5
	ADD 12, @-1
	SUB @0, 1
	SUB -1, <-26
	SUB @12, @10
	SUB @0, 1
	ADD #78, 100
	SUB 203, 300
	SLT 90, 60
	SUB @129, 106
	SUB -1, <-26
	SUB @0, 1
	SUB 203, 300
	ADD 12, @-1
	MOV @121, 100
	MOV -9, <-20
	MOV -9, <-20
	CMP 12, @0
	SPL 121, #10
	SPL 0, <-742
	SPL 0, <-52
	SUB #-87, -120
	CMP 12, @0
	SPL 195, 484
	SPL 195, 88
