Array Name,Memory Name,Port 1 Dimension / Map,Port 2 Dimension / Map,Primitive,Available Bits,Used Bits,Bit Util%,A Depth,A Depth Avail,A Depth Util%,A Width,A Width Avail,A Width Util%,B Depth,B Depth Avail,B Depth Util%,B Width,B Width Avail,B Width Util%,Port A Type,Port A Requirement (ns),Port B Type,Port B Requirement (ns),A Cascade,IREG_A,OREG_A,DOA_REG, B Cascade,IREG_B,OREG_B,DOB_REG,Port A PowerGated, Port A Enable, Port A WRITE_MODE, A Cascade, Port B PowerGated, Port B Enable,Port B WRITE_MODE, B Cascade
WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram,WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram_reg_uram_0,B:B:4096x71,A:A:4096x72,URAM288,294912,294912,100,4096,4096,100,72,72,100,4096,4096,100,71,72,98.6111,Read,20,Write,20,FIRST,0,0,,FIRST,0,0,,,SIGNAL,,FIRST,,SIGNAL,,FIRST,
WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram,WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram_reg_uram_1,B:B:2048x71,A:A:2048x72,URAM288,294912,147456,50,2048,4096,50,72,72,100,2048,4096,50,71,72,98.6111,Read,20,Write,20,LAST,0,0,,LAST,0,0,,,SIGNAL,,LAST,,SIGNAL,,LAST,
WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram,WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram_reg_uram_2,B:B:4096x33,A:A:4096x33,URAM288,294912,135168,45.8333,4096,4096,100,33,72,45.8333,4096,4096,100,33,72,45.8333,Read,20,Write,20,FIRST,0,0,,FIRST,0,0,,,SIGNAL,,FIRST,,SIGNAL,,FIRST,
WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram,WRAPPER_INST/CL/firesim_top/top/CPUManagedStreamEngine_0/TRACERVBRIDGEMODULE_0_to_cpu_stream_outgoingQueue/fq/ram_reg_uram_3,B:B:2048x33,A:A:2048x33,URAM288,294912,67584,22.9167,2048,4096,50,33,72,45.8333,2048,4096,50,33,72,45.8333,Read,20,Write,20,LAST,0,0,,LAST,0,0,,,SIGNAL,,LAST,,SIGNAL,,LAST,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_1,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_2,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_3,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_4,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_5,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_6,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_7,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_8,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_9,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_10,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_11,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_12,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_13,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_14,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_15,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_16,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_17,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_18,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_19,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_20,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_21,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_22,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_23,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_24,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_25,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_26,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_27,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_28,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0_reg_bram_29,A:A:16384x1,,RAMB18E2,18432,16384,88.8889,16384,16384,100,1,1,100,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_1,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_2,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_3,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_4,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_5,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_6,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_7,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_8,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_9,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_10,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_11,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_12,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_13,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_14,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_15,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_16,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_17,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_18,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_19,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_20,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_21,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_22,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_23,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_24,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_25,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_26,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_27,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_28,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1_reg_bram_29,A:A:16384x1,,RAMB18E2,18432,16384,88.8889,16384,16384,100,1,1,100,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_1,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_2,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_3,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_4,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_5,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_6,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_7,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_8,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_9,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_10,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_11,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_12,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_13,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_14,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_15,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_16,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_17,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_18,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_19,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_20,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_21,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_22,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_23,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_24,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_25,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_26,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_27,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_28,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2_reg_bram_29,A:A:16384x1,,RAMB18E2,18432,16384,88.8889,16384,16384,100,1,1,100,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_1,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_2,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_3,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_4,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_5,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_6,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_7,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_8,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_9,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_10,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_11,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_12,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_13,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_14,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_15,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_16,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_17,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_18,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_19,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_20,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_21,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_22,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_23,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_24,A:A:2048x18,,RAMB36E2,36864,36864,100,2048,2048,100,18,18,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_25,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_26,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_27,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,MIDDLE,,,0,,,,,,SIGNAL,READ_FIRST,MIDDLE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_28,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,20,,,LAST,,,1,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3_reg_bram_29,A:A:16384x1,,RAMB18E2,18432,16384,88.8889,16384,16384,100,1,1,100,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10,B:B:1024x56,A:A:1024x56,URAM288,294912,57344,19.4444,1024,4096,25,56,72,77.7778,1024,4096,25,56,72,77.7778,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10,B:B:1024x34,A:A:1024x34,URAM288,294912,34816,11.8056,1024,4096,25,34,72,47.2222,1024,4096,25,34,72,47.2222,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10,B:B:1024x10,A:A:1024x10,URAM288,294912,10240,3.47222,1024,4096,25,10,72,13.8889,1024,4096,25,10,72,13.8889,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8,B:B:1024x72,A:A:1024x72,URAM288,294912,73728,25,1024,4096,25,72,72,100,1024,4096,25,72,72,100,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9,B:B:1024x26,A:A:1024x26,URAM288,294912,26624,9.02778,1024,4096,25,26,72,36.1111,1024,4096,25,26,72,36.1111,Read,4,Write,4,NONE,0,0,,NONE,0,0,,,POWER,,NONE,,SIGNAL,,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_2,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_3,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_4,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_5,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_6,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_7,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_8,B:B:512x72,A:A:512x72,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_9,B:B:512x25,A:A:512x25,RAMB18E2,18432,12800,69.4444,512,512,100,25,36,69.4444,512,512,100,25,36,69.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_tag,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_tag_reg_uram_0,B:B:4096x32,A:A:4096x32,URAM288,294912,131072,44.4444,4096,4096,100,32,72,44.4444,4096,4096,100,32,72,44.4444,Read,20,Write,20,NONE,0,0,,NONE,0,0,,,SIGNAL,,NONE,,POWER,,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,4,,,FIRST,,,0,,,,,,SIGNAL,READ_FIRST,FIRST,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,4,,,LAST,,,0,,,,,,SIGNAL,READ_FIRST,LAST,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2,A:A:2048x8,,RAMB18E2,18432,16384,88.8889,2048,2048,100,8,9,88.8889,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,POWER,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_tlb_ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_tlb_ram_flattened_reg_bram_0,A:A:1024x36,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_tlb_ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_tlb_ram_flattened_reg_bram_1,A:A:1024x11,,RAMB18E2,18432,11264,61.1111,1024,1024,100,11,18,61.1111,,,,,,,Read / Write,20,,,NONE,,,1,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0,A:A:4096x9,B:B:4096x9,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,4096,4096,100,9,9,100,Read / Write,3.7485,Read / Write,3.7485,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[0].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[0].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,POWER,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[1].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[1].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,POWER,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[2].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[2].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,POWER,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[3].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_srs[3].SRS_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:4096x9,,RAMB36E2,36864,36864,100,4096,4096,100,9,9,100,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,POWER,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_0_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_1_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_10_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_11_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_12_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_13_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_14_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_15_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_2_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_3_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_4_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_5_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_6_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_7_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_8_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_0/mem_9_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_0_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_1_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_10_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_11_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_12_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_13_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_14_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_15_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_2_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_3_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_4_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_5_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_6_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_7_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_8_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_1/mem_9_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_0_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_1_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_10_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_11_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_12_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_13_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_14_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_15_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_2_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_3_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_4_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_5_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_6_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_7_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_8_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_2/mem_9_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_0_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_1_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_10_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_11_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_12_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_13_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_14_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_15_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_2_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_3_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_4_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_5_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_6_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_7_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_8_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/spad_mems_3/mem_9_reg_bram_0,A:A:4096x8,,RAMB36E2,36864,32768,88.8889,4096,4096,100,8,9,88.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/gen_mgt_mbx[2].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_mgt_mbx[2].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:1024x32,,RAMB36E2,36864,32768,88.8889,1024,1024,100,32,36,88.8889,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/MGT_TOP/gen_mgt_mbx[3].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/MGT_TOP/gen_mgt_mbx[3].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:1024x32,,RAMB36E2,36864,32768,88.8889,1024,1024,100,32,36,88.8889,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
static_sh/SH_SIL/gen_mbx[0].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,static_sh/SH_SIL/gen_mbx[0].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:1024x32,,RAMB36E2,36864,32768,88.8889,1024,1024,100,32,36,88.8889,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
static_sh/SH_SIL/gen_mbx[1].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,static_sh/SH_SIL/gen_mbx[1].MGT_MBX/MBOX_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0,A:A:1024x32,,RAMB36E2,36864,32768,88.8889,1024,1024,100,32,36,88.8889,,,,,,,Read / Write,4,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_0_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_1_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_2_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_3_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_4_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_5_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_6_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir_7_reg_bram_0,A:A:1024x23,,RAMB36E2,36864,23552,63.8889,1024,1024,100,23,36,63.8889,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_1_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_2_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_3_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_1_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_2_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_3_reg,A:A:512x18 B:B:512x14 ,,RAMB18E2,18432,16384,88.8889,512,1024,50,18,18,100,512,1024,50,14,18,77.7778,Read / Write,20,Read / Write,20,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/base/IRQ_INST/msix_table/msix_ram_gen[1].msix_ram,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/IRQ_INST/msix_table/msix_ram_gen[1].msix_ram_reg,A:A:512x32,B:B:512x32,RAMB36E2,36864,16384,44.4444,512,1024,50,32,36,88.8889,512,1024,50,32,36,88.8889,Read / Write,4,Read,4,NONE,,,0,NONE,,,1,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/readEgress/multiQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/readEgress/multiQueue/ram_data_reg,B:B:128x64,A:A:128x64,RAMB36E2,36864,8192,22.2222,128,512,25,64,72,88.8889,128,512,25,64,72,88.8889,Read,20,Write,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_OUT_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9,B:B:8x25,A:A:8x25,RAMB18E2,18432,200,1.08507,8,512,1.5625,25,36,69.4444,8,512,1.5625,25,36,69.4444,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_0_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_1_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_2_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_3_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_4_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_5_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_6_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_dirty,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_dirty_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_valid,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/md_array_7_valid_reg_bram_0,A:A:4096x1,B:B:4096x1,RAMB18E2,18432,4096,22.2222,4096,4096,100,1,4,25,4096,4096,100,1,4,25,Write,20,Read,20,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_0_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_1_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_10_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_11_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_12_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_13_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_14_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_15_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_16,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_16_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_17,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_17_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_18,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_18_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_19,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_19_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_2_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_20,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_20_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_21,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_21_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_22,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_22_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_23,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_23_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_24,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_24_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_25,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_25_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_26,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_26_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_27,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_27_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_28,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_28_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_29,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_29_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_3_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_30,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_30_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_31,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_31_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_4_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_5_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_6_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_7_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_8_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_9_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_0_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_1_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_10_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_11_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_12_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_13_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_14_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_15_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_16,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_16_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_17,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_17_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_18,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_18_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_19,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_19_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_2_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_20,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_20_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_21,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_21_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_22,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_22_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_23,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_23_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_24,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_24_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_25,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_25_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_26,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_26_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_27,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_27_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_28,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_28_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_29,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_29_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_3_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_30,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_30_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_31,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_31_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_32,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_32_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_33,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_33_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_34,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_34_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_35,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_35_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_36,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_36_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_37,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_37_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_38,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_38_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_39,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_39_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_4_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_40,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_40_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_41,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_41_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_42,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_42_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_43,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_43_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_44,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_44_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_45,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_45_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_46,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_46_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_47,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_47_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_48,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_48_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_49,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_49_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_5_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_50,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_50_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_51,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_51_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_52,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_52_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_53,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_53_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_54,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_54_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_55,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_55_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_56,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_56_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_57,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_57_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_58,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_58_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_59,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_59_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_6_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_60,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_60_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_61,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_61_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_62,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_62_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_63,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_63_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_7_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_8_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_0/mem/mem_9_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_0_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_1_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_10,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_10_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_11,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_11_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_12,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_12_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_13,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_13_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_14,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_14_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_15,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_15_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_16,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_16_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_17,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_17_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_18,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_18_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_19,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_19_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_2_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_20,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_20_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_21,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_21_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_22,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_22_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_23,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_23_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_24,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_24_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_25,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_25_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_26,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_26_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_27,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_27_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_28,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_28_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_29,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_29_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_3_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_30,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_30_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_31,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_31_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_32,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_32_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_33,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_33_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_34,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_34_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_35,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_35_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_36,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_36_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_37,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_37_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_38,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_38_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_39,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_39_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_4_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_40,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_40_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_41,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_41_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_42,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_42_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_43,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_43_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_44,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_44_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_45,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_45_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_46,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_46_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_47,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_47_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_48,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_48_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_49,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_49_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_5_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_50,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_50_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_51,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_51_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_52,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_52_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_53,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_53_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_54,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_54_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_55,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_55_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_56,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_56_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_57,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_57_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_58,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_58_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_59,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_59_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_6_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_60,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_60_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_61,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_61_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_62,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_62_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_63,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_63_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_7_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_8,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_8_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_9,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/acc_mems_1/mem/mem_9_reg_bram_0,B:B:512x8,A:A:512x8,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,512,1024,50,8,18,44.4444,Read,20,Write,20,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_0_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_1_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_2_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_3_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_4,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_4_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_5,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_5_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_6,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_6_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_7,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/srams/mem_7_reg_bram_0,A:A:512x8,,RAMB18E2,18432,4096,22.2222,512,1024,50,8,18,44.4444,,,,,,,Read / Write,20,,,NONE,,,0,,,,,,SIGNAL,READ_FIRST,NONE,,,,,
WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep,,A:A:256x16,RAMB18E2,18432,4096,22.2222,256,1024,25,16,18,88.8889,,,,,,,Read,3.7485,,,NONE,,,1,,,,,,POWER,WRITE_FIRST,NONE,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_0_6,A:H:64x1,B:A:64x1,RAM64M8,512,384,75,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_7_13,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_14_20,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_21_27,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_28_34,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_35_41,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_42_48,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_49_55,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_56_62,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_63_69,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/data_flattened_reg_0_63_70_72,A:D:64x1,B:A:64x1,RAM64M,256,192,75,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_112_125,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_126_139,A:D:8x6,B:A:8x6,RAM32M,224,48,21.4286,8,32,25,6,7,85.7143,8,32,25,6,7,85.7143,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_308_321,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_322_335,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_336_349,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_350_363,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_norm_q/ram_flattened_reg_0_7_364_377,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_112_125,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_126_139,A:D:8x6,B:A:8x6,RAM32M,224,48,21.4286,8,32,25,6,7,85.7143,8,32,25,6,7,85.7143,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_308_321,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_322_335,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_336_349,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_350_363,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_scale_q/ram_flattened_reg_0_7_364_377,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_0_13,A:H:8x10,B:A:8x4,RAM32M16,448,80,17.8571,8,32,25,10,14,71.4286,8,32,25,4,14,28.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_14_27,A:H:8x14,B:A:8x5,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,5,14,35.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_28_41,A:H:8x14,B:A:8x9,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,9,14,64.2857,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_98_111,A:H:8x14,B:A:8x5,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,5,14,35.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_112_125,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_126_139,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_140_153,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_154_167,A:H:8x14,B:A:8x5,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,5,14,35.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_168_181,A:H:8x14,B:A:8x4,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,4,14,28.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_182_195,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_196_209,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_210_223,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_224_237,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_238_251,A:H:8x14,B:A:8x4,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,4,14,28.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/load_controller/cmd/ram_flattened_reg_0_7_266_273,A:H:8x8,B:A:8x7,RAM32M16,448,64,14.2857,8,32,25,8,14,57.1429,8,32,25,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data_reg_0_31_0_13,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data_reg_0_31_14_27,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data_reg_0_31_28_41,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data_reg_0_31_42_55,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/dataBuf/ram_data_reg_0_31_56_63,A:H:32x8,B:A:32x8,RAM32M16,448,256,57.1429,32,32,100,8,14,57.1429,32,32,100,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data_reg_0_31_0_13,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data_reg_0_31_14_27,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data_reg_0_31_28_41,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data_reg_0_31_42_55,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_data_reg_0_31_56_63,A:H:32x8,B:A:32x8,RAM32M16,448,256,57.1429,32,32,100,8,14,57.1429,32,32,100,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_0_63_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_0_63_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_64_127_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_64_127_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_128_191_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_128_191_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_192_255_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/rxq/ram_reg_192_255_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_0_63_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_0_63_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_64_127_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_64_127_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_128_191_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_128_191_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_192_255_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/uartClockDomainWrapper/uart_0/txq/ram_reg_192_255_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg,B:B:32x64,A:A:32x64,RAMB36E2,36864,2048,5.55556,32,512,6.25,64,72,88.8889,32,512,6.25,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r1_0_31_0_13,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r1_0_31_14_27,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r1_0_31_28_41,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r1_0_31_42_55,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r1_0_31_56_63,A:H:32x8,B:A:32x8,RAM32M16,448,256,57.1429,32,32,100,8,14,57.1429,32,32,100,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r2_0_31_0_13,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r2_0_31_14_27,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r2_0_31_28_41,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r2_0_31_42_55,A:H:32x14,B:A:32x14,RAM32M16,448,448,100,32,32,100,14,14,100,32,32,100,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/core/rf_reg_r2_0_31_56_63,A:H:32x8,B:A:32x8,RAM32M16,448,256,57.1429,32,32,100,8,14,57.1429,32,32,100,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_0_13,A:H:8x14,B:A:8x2,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,2,14,14.2857,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_14_27,A:H:8x14,B:A:8x1,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,1,14,7.14286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_112_125,A:H:8x12,B:A:8x11,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_126_139,A:H:8x2,B:A:8x2,RAM32M16,448,16,3.57143,8,32,25,2,14,14.2857,8,32,25,2,14,14.2857,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_308_321,A:H:8x14,B:A:8x12,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_322_335,A:H:8x14,B:A:8x3,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,3,14,21.4286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_336_349,A:H:8x12,B:A:8x11,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_350_363,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_364_377,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_issue_q/ram_flattened_reg_0_7_378_381,A:D:8x4,B:A:8x3,RAM32M,224,32,14.2857,8,32,25,4,7,57.1429,8,32,25,3,7,42.8571,Write,20,Write,20,,,,,,,,,,,,,,,,,
static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1,B:B:8x72,A:A:8x72,RAMB36E2,36864,576,1.5625,8,512,1.5625,72,72,100,8,512,1.5625,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem,static_sh/SH_SIL/CQ_FIFO/FIFO_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2,B:B:8x65,A:A:8x65,RAMB36E2,36864,520,1.41059,8,512,1.5625,65,72,90.2778,8,512,1.5625,65,72,90.2778,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_0_6,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_7_13,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_14_20,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_21_27,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_28_34,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_35_41,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/data_flattened_reg_0_63_49_49,A:H:64x1,B:A:64x1,RAM64M8,512,448,87.5,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg_0_63_24_24,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg_0_63_24_24,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg_0_63_24_24,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg_0_63_24_24,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_0_0,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_1_1,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_2_2,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_3_3,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_4_4,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_5_5,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_6_6,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_7_7,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_8_8,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_9_9,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_10_10,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_11_11,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_12_12,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_13_13,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_14_14,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_15_15,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_16_16,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_17_17,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_18_18,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_19_19,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_20_20,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_21_21,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_22_22,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg_0_63_23_23,A:O:64x1,,RAM64X1S,64,64,100,64,64,100,1,1,100,Read / Write,20,,,,,,,,,,,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_0_13,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_14_27,A:H:2x1,B:A:2x1,RAM32M16,512,2,0.390625,2,32,6.25,1,2,50,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_140_153,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_252_265,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_266_279,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_280_293,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_294_307,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_308_321,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_322_335,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_336_349,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_350_363,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_364_377,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_378_391,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_392_405,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_406_419,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_420_433,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_434_447,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_448_461,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_462_475,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_476_489,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_490_503,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_504_517,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_518_531,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_532_545,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_546_559,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_560_573,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_574_587,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_588_601,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_602_615,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_616_629,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_630_643,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_644_657,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_658_671,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_672_685,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_686_687__0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/norm_unit_passthru_q/ram_flattened_reg_0_1_686_687,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_14_27,A:H:8x14,B:A:8x1,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,1,14,7.14286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_98_111,A:H:8x8,B:A:8x1,RAM32M16,448,64,14.2857,8,32,25,8,14,57.1429,8,32,25,1,14,7.14286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_112_125,A:H:8x10,B:A:8x11,RAM32M16,448,88,19.6429,8,32,25,10,14,71.4286,8,32,25,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_126_139,A:H:8x12,B:A:8x11,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_140_153,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_154_167,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_168_181,A:H:8x8,B:A:8x8,RAM32M16,448,64,14.2857,8,32,25,8,14,57.1429,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_182_195,A:H:8x7,B:A:8x8,RAM32M16,448,64,14.2857,8,32,25,7,14,50,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_196_209,A:H:8x7,B:A:8x8,RAM32M16,448,64,14.2857,8,32,25,7,14,50,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_210_223,A:H:8x14,B:A:8x7,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_224_237,A:H:8x14,B:A:8x5,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,5,14,35.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_238_251,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_252_265,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/read_issue_q/ram_flattened_reg_0_7_266_274,A:H:8x9,B:A:8x8,RAM32M16,448,72,16.0714,8,32,25,9,14,64.2857,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_0_13,A:H:16x1,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,1,2,50,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_14_27,A:H:16x2,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_28_41,A:H:16x2,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_42_55,A:H:16x2,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_56_69,A:H:16x2,B:A:16x2,RAM32M16,512,64,12.5,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_70_83,A:H:16x1,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,1,2,50,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_84_97,A:H:16x2,B:A:16x2,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/ram_flattened_reg_0_15_98_111,A:H:16x2,B:A:16x2,RAM32M16,512,96,18.75,16,32,50,2,2,100,16,32,50,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened_reg_0_15_0_13,A:H:16x14,B:A:16x13,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,13,14,92.8571,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened_reg_0_15_28_41,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened_reg_0_15_42_55,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/data_flattened_reg_0_15_56_64,A:H:16x9,B:A:16x9,RAM32M16,448,144,32.1429,16,32,50,9,14,64.2857,16,32,50,9,14,64.2857,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data_reg_0_15_28_41,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data_reg_0_15_42_55,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_data_reg_0_15_56_63,A:H:16x8,B:A:16x8,RAM32M16,448,128,28.5714,16,32,50,8,14,57.1429,16,32,50,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram_reg_0_63_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram_reg_0_63_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram_reg_64_127_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/rxfifo/ram_reg_64_127_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram_reg_0_63_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram_reg_0_63_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram_reg_64_127_0_6,A:H:64x7,B:A:64x7,RAM64M8,448,448,100,64,64,100,7,7,100,64,64,100,7,7,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram,WRAPPER_INST/CL/firesim_top/top/UARTBridgeModule_0/txfifo/ram_reg_64_127_7_7,A:SPO:64x1,B:DPO:64x1,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_data_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_112_125,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_126_139,A:D:2x2,B:A:2x2,RAM32M,256,8,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_266_279,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_280_293,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_294_307,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_308_321,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_322_335,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_336_349,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_350_363,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/write_dispatch_q/ram_flattened_reg_0_1_364_377,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_0_13,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_252_265,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod/cmd/ram_flattened_reg_0_1_266_273,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_252_265,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/mod_1/cmd/ram_flattened_reg_0_1_266_273,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_0_13,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_252_265,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/raw_cmd_q/ram_flattened_reg_0_1_266_273,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/store_controller/cmd/ram_flattened_reg_0_1_266_273,A:H:2x2,B:A:2x1,RAM32M16,512,0,0,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_252_265,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/unrolled_cmd/ram_flattened_reg_0_1_266_273,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_14_27,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_28_41,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_84_97,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_98_111,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_182_195,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_196_209,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_210_223,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_224_237,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_238_251,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/cmdRouter/cmd/ram_flattened_reg_0_1_252_264,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/inBuf/ram_reg_0_15_28_31,A:D:16x4,B:A:16x4,RAM32M,224,64,28.5714,16,32,50,4,7,57.1429,16,32,50,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram,WRAPPER_INST/CL/firesim_top/top/SerialBridgeModule_0/outBuf/ram_reg_0_15_28_31,A:D:16x4,B:A:16x4,RAM32M,224,64,28.5714,16,32,50,4,7,57.1429,16,32,50,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_data_reg_0_7_42_55,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/table_,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/table__reg_0_255_0_0,A:SPO:256x1,B:DPO:256x1,RAM256X1D,256,256,100,256,256,100,1,1,100,256,256,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/table_,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/table__reg_256_511_0_0,A:SPO:256x1,B:DPO:256x1,RAM256X1D,256,256,100,256,256,100,1,1,100,256,256,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_0_13,A:H:8x12,B:A:8x14,RAM32M16,448,112,25,8,32,25,12,14,85.7143,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_14_27,A:H:8x13,B:A:8x14,RAM32M16,448,112,25,8,32,25,13,14,92.8571,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_28_41,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_42_55,A:H:8x14,B:A:8x6,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,6,14,42.8571,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_56_69,A:H:8x14,B:A:8x8,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_70_83,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_84_97,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh_cntl_signals_q/ram_flattened_reg_0_7_98_101,A:D:8x4,B:A:8x4,RAM32M,224,32,14.2857,8,32,25,4,7,57.1429,8,32,25,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleOut_0_a_q/ram_flattened_reg_0_1_182_194,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_126_139,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_182_193,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_140_153,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_154_167,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_168_181,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_182_193,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_addr_reg_0_15_0_13,A:H:16x10,B:A:16x12,RAM32M16,448,192,42.8571,16,32,50,10,14,71.4286,16,32,50,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_addr_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_len,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_len_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_len,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_len_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset_reg_0_15_14_27,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_offset_reg_0_15_28_31,A:H:16x8,B:A:16x8,RAM32M16,448,128,28.5714,16,32,50,8,14,57.1429,16,32,50,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_112_125,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_2/bundleIn_0_d_q/ram_flattened_reg_0_1_140_146,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x14,B:A:2x13,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,13,14,92.8571,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_83,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_84_97,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_98_111,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_112_125,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_126_139,A:H:2x14,B:A:2x10,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,10,14,71.4286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_140_143,A:D:2x4,B:A:2x2,RAM32M,224,8,3.57143,2,32,6.25,4,7,57.1429,2,32,6.25,2,7,28.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_126_139,A:H:2x2,B:A:2x0,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/spad/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_140_140,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_addr_reg_0_7_0_13,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_addr_reg_0_7_14_27,A:H:8x14,B:A:8x14,RAM32M16,448,112,25,8,32,25,14,14,100,8,32,25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13,A:H:16x14,B:A:16x14,RAM32M16,448,224,50,16,32,50,14,14,100,16,32,50,14,14,100,Write,32,Read,32,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,32,Read,32,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM,WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,32,Read,32,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_112_122,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_120,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/next,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/next_reg_0_63_0_5,A:H:64x1,B:A:64x1,RAM64M8,512,384,75,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__1,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__2,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__3,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0__4,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__0,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__1,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__2,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__3,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0__4,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/tail_reg_0_31_0_0,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened_reg_0_1_56_69,A:H:2x0,B:A:2x2,RAM32M16,448,4,0.892857,2,32,6.25,0,14,0,2,32,6.25,2,14,14.2857,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened_reg_0_1_70_83,A:H:2x5,B:A:2x8,RAM32M16,448,16,3.57143,2,32,6.25,5,14,35.7143,2,32,6.25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened_reg_0_1_84_97,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened_reg_0_1_98_111,A:H:2x13,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,13,14,92.8571,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/ram_flattened_reg_0_1_112_119,A:D:2x3,B:A:2x4,RAM32M,224,8,3.57143,2,32,6.25,3,7,42.8571,2,32,6.25,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x0,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_119,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_112_119,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_a_q/ram_flattened_reg_0_1_112_119,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_118,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_118,A:H:2x2,B:A:2x2,RAM32M16,512,16,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleOut_0_a_q/ram_flattened_reg_0_1_112_118,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_117,A:D:2x2,B:A:2x0,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened_reg_0_1_70_83,A:H:2x5,B:A:2x7,RAM32M16,448,14,3.125,2,32,6.25,5,14,35.7143,2,32,6.25,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened_reg_0_1_84_97,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened_reg_0_1_98_111,A:H:2x10,B:A:2x12,RAM32M16,448,24,5.35714,2,32,6.25,10,14,71.4286,2,32,6.25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_b_q/ram_flattened_reg_0_1_112_115,A:D:2x2,B:A:2x4,RAM32M,224,8,3.57143,2,32,6.25,2,7,28.5714,2,32,6.25,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_0_13,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_14_27,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_28_41,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_42_55,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_56_69,A:H:2x10,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,10,14,71.4286,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_70_83,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_84_97,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_98_111,A:H:2x8,B:A:2x10,RAM32M16,448,20,4.46429,2,32,6.25,8,14,57.1429,2,32,6.25,10,14,71.4286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/ram_flattened_reg_0_1_112_114,A:D:2x3,B:A:2x3,RAM32M,224,6,2.67857,2,32,6.25,3,7,42.8571,2,32,6.25,3,7,42.8571,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,20,3.90625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,28,5.46875,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,20,3.90625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_114,A:D:2x0,B:A:2x0,RAM32M,256,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x0,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x1,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_112,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_112_112,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_c_q/ram_flattened_reg_0_1_98_111,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_84_97,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/ram_flattened_reg_0_1_98_103,A:D:2x2,B:A:2x0,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/next,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/next_reg_0_63_0_5,A:H:64x1,B:A:64x1,RAM64M8,512,384,75,64,64,100,1,1,100,64,64,100,1,1,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened_reg_0_3_0_13,A:H:4x14,B:A:4x14,RAM32M16,448,56,12.5,4,32,12.5,14,14,100,4,32,12.5,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened_reg_0_3_14_27,A:H:4x14,B:A:4x14,RAM32M16,448,56,12.5,4,32,12.5,14,14,100,4,32,12.5,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened_reg_0_3_28_41,A:H:4x14,B:A:4x14,RAM32M16,448,56,12.5,4,32,12.5,14,14,100,4,32,12.5,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened_reg_0_3_42_55,A:H:4x14,B:A:4x14,RAM32M16,448,56,12.5,4,32,12.5,14,14,100,4,32,12.5,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/queue/ram_flattened_reg_0_3_56_63,A:H:4x8,B:A:4x8,RAM32M16,448,32,7.14286,4,32,12.5,8,14,57.1429,4,32,12.5,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_83,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_82,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13__0,A:SPO:2x0,B:DPO:2x0,RAM32X1D,32,0,0,2,32,6.25,0,1,0,2,32,6.25,0,1,0,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_82,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_70_82,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_81,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_70_81,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_81,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q/ram_flattened_reg_0_1_56_69,A:H:2x1,B:A:2x1,RAM32M16,448,2,0.446429,2,32,6.25,1,14,7.14286,2,32,6.25,1,14,7.14286,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q/ram_flattened_reg_0_1_70_79,A:D:2x3,B:A:2x6,RAM32M,224,12,5.35714,2,32,6.25,3,7,42.8571,2,32,6.25,6,7,85.7143,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q_1/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q_1/ram_flattened_reg_0_1_56_69,A:H:2x0,B:A:2x0,RAM32M16,512,0,0,2,32,6.25,0,2,0,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q_1/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/cork/q_1/ram_flattened_reg_0_1_70_79,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/ram_flattened_reg_0_1_70_79,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleIn_1_d_q/ram_flattened_reg_0_1_70_79,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_78,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_78,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_56_69,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tsi_domain/buffer/bundleIn_0_d_q/ram_flattened_reg_0_1_70_78,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_addr_reg_0_3_0_13,A:H:4x10,B:A:4x12,RAM32M16,448,48,10.7143,4,32,12.5,10,14,71.4286,4,32,12.5,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_addr_reg_0_3_14_27,A:H:4x14,B:A:4x14,RAM32M16,448,56,12.5,4,32,12.5,14,14,100,4,32,12.5,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/respArb_io_in_0_q/ram_flattened_reg_0_1_56_68,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_0_13,A:H:2x2,B:A:2x1,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,1,2,50,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/ram/buffer_1/bundleIn_0_d_q/ram_flattened_reg_0_1_56_64,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_strb,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_strb_reg_0_15_0_7,A:H:16x8,B:A:16x8,RAM32M16,448,128,28.5714,16,32,50,8,14,57.1429,16,32,50,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/readEgress/multiQueue/ram_last,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/readEgress/multiQueue/ram_last_reg_0_127_0_0,A:SPO:128x1,B:DPO:128x1,RAM128X1D,128,128,100,128,128,100,1,1,100,128,128,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_data_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_data_reg_0_1_56_63,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_data_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_data_reg_0_1_56_63,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x0,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,0,2,0,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr_reg_0_1_28_41,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_addr_reg_0_1_42_55,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__1,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__2,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__3,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__4,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__5,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__6,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__7,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__8,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__9,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0__10,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/requests/tail_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/ctrlInterconnect/xbar/router/w_queue/ram,WRAPPER_INST/CL/firesim_top/top/ctrlInterconnect/xbar/router/w_queue/ram_reg_0_15_0_10,A:H:16x11,B:A:16x11,RAM32M16,448,176,39.2857,16,32,50,11,14,78.5714,16,32,50,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_addr_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_addr_reg_0_1_0_13,A:H:2x1,B:A:2x2,RAM32M16,512,0,0,2,32,6.25,1,2,50,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_addr,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,0,0,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram_reg_0_1_0_13,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram_reg_0_1_14_27,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/rAddrQ_q/ram_reg_0_1_28_33,A:D:2x4,B:A:2x4,RAM32M,224,8,3.57143,2,32,6.25,4,7,57.1429,2,32,6.25,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_addr,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_addr,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len,WRAPPER_INST/CL/firesim_top/top/LoadMemWidget_0/wAddrQ/ram_len_reg_0_1_28_33,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_addr_reg_0_1_28_33,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_addr_reg_0_1_28_33,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_addr_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_addr_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_addr_reg_0_1_0_13,A:H:2x12,B:A:2x12,RAM32M16,448,24,5.35714,2,32,6.25,12,14,85.7143,2,32,6.25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_addr,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_addr_reg_0_1_14_27,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram,WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram_reg_0_1_0_13,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram,WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram_reg_0_1_14_27,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram,WRAPPER_INST/CL/firesim_top/top/SimulationMaster_0/io_step_q/ram_reg_0_1_28_31,A:D:2x2,B:A:2x2,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/next,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/next_reg_0_15_0_3,A:D:16x4,B:A:16x4,RAM32M,224,64,28.5714,16,32,50,4,7,57.1429,16,32,50,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh/total_rows_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/tile_reset_domain_tile/gemmini/ex_controller/mesh/total_rows_q/ram_flattened_reg_0_7_0_7,A:H:8x8,B:A:8x8,RAM32M16,448,64,14.2857,8,32,25,8,14,57.1429,8,32,25,8,14,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_tag,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/rRespBuf/ram_tag_reg_0_31_0_0,A:SPO:32x1,B:DPO:32x1,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_xaction_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_xaction_id_reg_0_7_0_3,A:H:8x11,B:A:8x11,RAM32M16,448,88,19.6429,8,32,25,11,14,78.5714,8,32,25,11,14,78.5714,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_id_reg_0_7_0_3,A:H:8x12,B:A:8x12,RAM32M16,448,96,21.4286,8,32,25,12,14,85.7143,8,32,25,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_prot,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_prot_reg_0_15_0_2,A:H:16x11,B:A:16x12,RAM32M16,448,192,42.8571,16,32,50,11,14,78.5714,16,32,50,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_size,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/awQueue/ram_size_reg_0_15_0_2,A:D:16x6,B:A:16x6,RAM32M,224,96,42.8571,16,32,50,6,7,85.7143,16,32,50,6,7,85.7143,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_0/tFAWcheck/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_0/tFAWcheck/ram_reg_0_3_0_6,A:H:4x7,B:A:4x7,RAM32M16,448,28,6.25,4,32,12.5,7,14,50,4,32,12.5,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_1/tFAWcheck/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_1/tFAWcheck/ram_reg_0_3_0_6,A:H:4x7,B:A:4x7,RAM32M16,448,28,6.25,4,32,12.5,7,14,50,4,32,12.5,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_2/tFAWcheck/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_2/tFAWcheck/ram_reg_0_3_0_6,A:H:4x7,B:A:4x7,RAM32M16,448,28,6.25,4,32,12.5,7,14,50,4,32,12.5,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_3/tFAWcheck/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/rankStateTrackers_3/tFAWcheck/ram_reg_0_3_0_6,A:H:4x7,B:A:4x7,RAM32M16,448,28,6.25,4,32,12.5,7,14,50,4,32,12.5,7,14,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_last,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/wQueue/ram_last_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/backend/rQueue/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/backend/rQueue/ram_id_reg_0_3_0_3,A:D:4x4,B:A:4x3,RAM32M,224,16,7.14286,4,32,12.5,4,7,57.1429,4,32,12.5,3,7,42.8571,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/backend/wQueue/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/backend/wQueue/ram_id_reg_0_3_0_3,A:D:4x4,B:A:4x3,RAM32M,224,16,7.14286,4,32,12.5,4,7,57.1429,4,32,12.5,3,7,42.8571,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_len,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_len_reg_0_1_0_7,A:D:2x2,B:A:2x2,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_len,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_len_reg_0_1_0_7,A:D:2x2,B:A:2x2,RAM32M,256,8,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_strb,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_strb_reg_0_1_0_7,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_len,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_len_reg_0_1_0_7,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_len,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_len_reg_0_1_0_7,A:H:2x14,B:A:2x14,RAM32M16,448,28,6.25,2,32,6.25,14,14,100,2,32,6.25,14,14,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_strb,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_strb_reg_0_1_0_7,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_len,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_len_reg_0_1_0_7,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_resp_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_resp_reg_0_7_1_1,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_prot,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_prot_reg_0_3_0_2,A:H:4x11,B:A:4x12,RAM32M16,448,48,10.7143,4,32,12.5,11,14,78.5714,4,32,12.5,12,14,85.7143,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_size,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/arQueue/ram_size_reg_0_3_0_2,A:D:4x6,B:A:4x6,RAM32M,224,24,10.7143,4,32,12.5,6,7,85.7143,4,32,12.5,6,7,85.7143,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_id_reg_0_1_0_5,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleOut_0_ar_deq/ram_id_reg_0_1_0_5,A:H:2x2,B:A:2x2,RAM32M16,512,16,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_write,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/reqBuf/ram_write_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/xaction_order/qA/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/xaction_order/qA/ram_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/xaction_order/qB/ram,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/ingress/xaction_order/qB/ram_reg_0_15_0_0,A:SPO:16x1,B:DPO:16x1,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_id_reg_0_1_0_4,A:D:2x2,B:A:2x2,RAM32M,256,8,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_id_reg_0_1_0_4,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/reads/ram_id_reg_0_1_0_3,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_ar_mem/ram_id_reg_0_1_0_3,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/s2_aw_mem/ram_id_reg_0_1_0_3,A:H:2x2,B:A:2x2,RAM32M16,512,8,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_id,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/llc_model/writes/ram_id_reg_0_1_0_3,A:H:2x2,B:A:2x2,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_xaction_isWrite,WRAPPER_INST/CL/firesim_top/top/FASEDMemoryTimingModel_0/model/xactionScheduler/transactionQueue/ram_xaction_isWrite_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_qos,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_qos_reg_0_1_0_3,A:H:2x0,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_qos,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_qos_reg_0_1_0_3,A:H:2x0,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_id_reg_0_1_0_3,A:D:2x2,B:A:2x2,RAM32M,256,8,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_id,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_id_reg_0_1_0_3,A:H:2x2,B:A:2x2,RAM32M16,512,12,2.34375,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_0/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_1/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_10/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_11/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_12/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_13/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_14/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_15/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_2/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_3/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_4/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_5/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_6/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_7/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_8/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4deint/qs_queue_9/ram_last_reg_0_7_0_0,A:SPO:8x1,B:DPO:8x1,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_2_2,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/tail_reg_0_1_3_3,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Read / Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_size,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_size_reg_0_1_0_2,A:D:2x2,B:A:2x2,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_size,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_size_reg_0_1_0_2__0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_size,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_size_reg_0_1_0_2,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_size,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_ar_deq/ram_size_reg_0_1_0_2,A:D:2x2,B:A:2x2,RAM32M,256,8,3.125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_size,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_aw_deq/ram_size_reg_0_1_0_2,A:D:2x4,B:A:2x4,RAM32M,224,8,3.57143,2,32,6.25,4,7,57.1429,2,32,6.25,4,7,57.1429,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q/ram_flattened_reg_0_1_0_2,A:D:2x2,B:A:2x2,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_e_q/ram_flattened,WRAPPER_INST/CL/firesim_top/top/sim/target/FireSim_/lazyModule/system/tile_prci_domain/buffer_1/bundleOut_1_e_q/ram_flattened_reg_0_1_0_2,A:D:2x2,B:A:2x2,RAM32M,256,4,1.5625,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,20,Write,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/wAckBuf/ram,WRAPPER_INST/CL/firesim_top/top/BlockDevBridgeModule_0/wAckBuf/ram_reg_0_3_0_0,A:SPO:4x1,B:DPO:4x1,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_resp_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_b_deq/ram_resp_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_resp_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_resp_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_burst,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_burst_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_burst,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_burst_reg_0_1_1_1,A:SPO:2x0,B:DPO:2x0,RAM32X1D,32,0,0,2,32,6.25,0,1,0,2,32,6.25,0,1,0,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_burst,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_burst_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_resp_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_b_deq/ram_resp_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_resp_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_resp,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_resp_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4xbar/awOut_0/ram,WRAPPER_INST/CL/firesim_top/top/axi4xbar/awOut_0/ram_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4xbar/awOut_0/ram,WRAPPER_INST/CL/firesim_top/top/axi4xbar/awOut_0/ram_reg_0_1_1_1,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleIn_0_r_deq/ram_last_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_lock,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_ar_deq/ram_lock_reg_0_1_0_0,A:SPO:2x0,B:DPO:2x0,RAM32X1D,32,0,0,2,32,6.25,0,1,0,2,32,6.25,0,1,0,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_lock,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_aw_deq/ram_lock_reg_0_1_0_0,A:SPO:2x0,B:DPO:2x0,RAM32X1D,32,0,0,2,32,6.25,0,1,0,2,32,6.25,0,1,0,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4buf/bundleOut_0_w_deq/ram_last_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleIn_0_r_deq/ram_last_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4buf_1/bundleOut_0_w_deq/ram_last_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_last,WRAPPER_INST/CL/firesim_top/top/axi4buf_2/bundleIn_0_r_deq/ram_last_reg_0_1_0_0,A:SPO:2x1,B:DPO:2x1,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,20,Read,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,25600,69.4444,1024,1024,100,25,36,69.4444,1024,1024,100,25,36,69.4444,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,25600,69.4444,1024,1024,100,25,36,69.4444,1024,1024,100,25,36,69.4444,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,35840,97.2222,1024,1024,100,35,36,97.2222,1024,1024,100,35,36,97.2222,Write,4,Read,4,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,112,21.875,16,32,50,7,16,43.75,16,32,50,1,16,6.25,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,7,16,43.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,5,16,31.25,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,176,34.375,16,32,50,0,16,0,16,32,50,11,16,68.75,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,13,16,81.25,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,7,16,43.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,7,16,43.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,5,16,31.25,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,112,21.875,16,32,50,0,16,0,16,32,50,7,16,43.75,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,11,16,68.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/clock_convert_dramslim_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41,,,RAM32M16,512,288,56.25,32,32,100,9,16,56.25,32,32,100,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_3,,,RAM64M8,512,128,25,64,64,100,2,8,25,64,64,100,2,8,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst,,,RAMB18E2,18432,16384,88.8889,4096,4096,100,4,4,100,512,512,100,32,36,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11,,,RAM32M16,512,288,56.25,32,32,100,9,16,56.25,32,32,100,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23,,,RAM32M16,512,128,25,32,32,100,4,16,25,32,32,100,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47,,,RAM32M16,512,32,6.25,32,32,100,1,16,6.25,32,32,100,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/dwidth_adapt_64bits_512bits_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,36864,100,512,512,100,72,72,100,512,512,100,72,72,100,Read,4,Write,4,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,16,3.125,16,32,50,1,16,6.25,16,32,50,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,160,31.25,16,32,50,10,16,62.5,16,32,50,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,12,16,75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,3,16,18.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,11,16,68.75,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,0,16,0,16,32,50,14,16,87.5,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/CL/wide_pcis_clock_convert/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,128,25,16,32,50,0,16,0,16,32,50,8,16,50,Write,20,Write,20,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,16,Read,16,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7,,,RAM64X1D,64,64,100,64,64,100,1,1,100,64,64,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,16384,16384,100,2,2,100,16384,16384,100,2,2,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native,,,RAM32M,256,192,75,32,32,100,2,2,100,32,32,100,2,2,100,Write,7.497,Read,7.497,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram,,,RAMB36E2,36864,32768,88.8889,8192,8192,100,4,4,100,8192,8192,100,4,4,100,Read / Write,7.497,Read,7.497,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[0].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[10].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[11].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[12].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[13].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[14].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[15].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[16].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[17].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[18].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[19].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[1].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[20].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[21].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[22].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[23].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[24].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[25].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[26].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[27].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[28].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[29].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[2].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[30].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[31].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[32].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[33].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[34].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[35].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[36].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[37].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[38].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[39].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[3].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[40].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[41].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[42].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[43].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[44].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[45].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[46].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[47].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[48].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[49].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[4].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[50].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[51].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[52].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[53].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[54].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[55].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[56].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[57].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[58].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[59].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[5].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[60].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[61].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[62].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[63].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[64].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[65].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[66].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[67].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[68].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[69].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[6].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[70].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[71].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[72].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[73].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[74].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[75].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[76].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[77].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[78].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[79].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[7].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[80].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[81].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[82].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[83].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[84].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[85].RAM32M0,,,RAM32M,256,32,12.5,16,32,50,2,8,25,16,32,50,2,8,25,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[8].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ram_buf.rd_buffer_ram[9].RAM32M0,,,RAM32M,256,96,37.5,16,32,50,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[86].RAM32M0,,,RAM32M,256,128,50,32,32,100,4,8,50,32,32,100,4,8,50,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,32,32,100,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0,,,RAM32M,256,64,25,32,32,100,2,2,100,32,32,100,2,2,100,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1,,,RAM32M,256,0,0,32,32,100,2,2,100,32,32,100,1,2,50,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1,,,RAM32M,256,0,0,32,32,100,2,2,100,32,32,100,1,2,50,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1,,,RAM32M,256,0,0,32,32,100,2,2,100,32,32,100,1,2,50,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[0].RAM32M0,,,RAM32M,256,0,0,16,32,50,0,2,0,1,32,3.125,0,2,0,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[1].RAM32M0,,,RAM32M,256,0,0,16,32,50,0,2,0,1,32,3.125,0,2,0,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[0].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[10].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[11].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[12].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[13].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[14].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[15].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[16].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[17].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[18].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[1].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[20].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[21].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[22].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[23].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[24].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[25].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[26].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[27].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[28].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[29].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[2].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[30].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[31].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[32].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[33].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[34].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[35].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[36].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[37].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[38].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[39].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[3].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[40].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[41].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[42].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[43].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[44].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[45].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[46].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[47].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[48].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[49].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[4].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[50].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[51].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[52].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[53].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[54].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[55].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[56].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[57].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[58].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[59].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[5].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[60].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[61].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[62].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[63].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[64].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[65].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[66].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[67].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[68].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[69].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[6].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[70].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[71].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[73].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[74].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[75].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[76].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[77].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[78].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[79].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[7].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[80].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[81].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[83].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[84].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[85].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[86].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[87].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[88].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[89].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[8].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[90].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[91].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[92].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[93].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[94].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[95].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[9].RAM32M0,,,RAM32M,256,192,75,32,32,100,6,8,75,16,32,50,6,8,75,Write,3.7485,Read,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,112,21.875,16,32,50,7,16,43.75,16,32,50,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,12,16,75,16,32,50,13,16,81.25,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,112,21.875,16,32,50,7,16,43.75,16,32,50,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_228_233,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_234_239,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_240_245,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_246_251,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,11,16,68.75,16,32,50,13,16,81.25,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,160,31.25,16,32,50,10,16,62.5,16,32,50,10,16,62.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,8,16,50,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].CCF_XSDB_ACK/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,3.7485,Write,3.7485,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].CCF_XSDB_REQ/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].CCF_XSDB_REQ/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/CL_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35,,,RAM32M16,512,352,68.75,32,32,100,11,16,68.75,32,32,100,11,16,68.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/AXIL_TRACE_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MGT_TOP/SH_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,8,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/SH/SH/MGT_TOP/SH_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,8,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/SH/SH/MGT_TOP/SH_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,36864,100,1024,1024,100,36,36,100,1024,1024,100,36,36,100,Write,4,Read,8,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/SH/SH/MGT_TOP/SH_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,25600,69.4444,1024,1024,100,25,36,69.4444,1024,1024,100,25,36,69.4444,Write,4,Read,8,NONE,,,1,NONE,,,1,,SIGNAL,READ_FIRST,NONE,,SIGNAL,READ_FIRST,NONE,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ar_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/awaddr_fifo/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_228_233,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_234_239,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_240_245,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_246_251,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,12,16,75,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_24_29,,,RAM32M16,512,52,10.1562,4,32,12.5,13,16,81.25,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_24_29,,,RAM32M16,512,52,10.1562,4,32,12.5,13,16,81.25,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/ERR_TAG_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_228_233,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_234_239,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_240_245,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_246_251,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_252_257,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_258_263,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_264_269,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_270_275,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_276_281,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_282_287,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_288_293,,,RAM32M16,512,16,3.125,16,32,50,1,16,6.25,16,32,50,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_228_233,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_234_239,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_240_245,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_246_251,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_252_257,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_258_263,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_264_269,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_270_275,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_276_281,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_SEQ_NUM_TRK_FIFO/RAM0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,5,16,31.25,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_SEQ_NUM_TRK_FIFO/RAM1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,5,16,31.25,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,8,Read,8,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,8,Write,8,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/SYNC_TO_PCI_DRP/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/SYNC_TO_PCI_DRP/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/SYNC_TO_PCI_DRP/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,96,18.75,16,32,50,3,16,18.75,16,32,50,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,11,16,68.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,96,18.75,16,32,50,6,16,37.5,16,32,50,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,208,40.625,16,32,50,13,16,81.25,16,32,50,13,16,81.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_102_107,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_108_113,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_114_119,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_120_125,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_131,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_132_137,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_138_143,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_144_149,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_150_155,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_156_161,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_162_167,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_168_173,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_174_179,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_180_185,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_186_191,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_192_197,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_198_203,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_204_209,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_216_221,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_222_227,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_228_233,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_234_239,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_240_245,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_246_251,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_83,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_89,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_90_95,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_96_101,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,6,16,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[0].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[10].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[11].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[12].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[13].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[14].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[15].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[1].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[2].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[3].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[4].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[5].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[6].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[7].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[8].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk6[9].sync_irq_req/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[0].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[10].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[11].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[12].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[13].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[14].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[15].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[1].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[2].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[3].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[4].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[5].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[6].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[7].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[8].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/genblk8[9].sync_irq_ack/ram_reg_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_aurora_stat/sync_addr_wdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_aurora_stat/sync_rdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_aurora_stat/sync_rdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_aurora_stat/sync_rdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_addr_wdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_addr_wdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_addr_wdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_rdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_rdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat0/sync_rdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_addr_wdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_addr_wdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_addr_wdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_rdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_rdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat1/sync_rdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_addr_wdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_addr_wdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_addr_wdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_rdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_rdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_ddr_stat2/sync_rdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_hmc_stat/sync_addr_wdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_hmc_stat/sync_rdata/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_hmc_stat/sync_rdata/ram_reg_0_1_12_17,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH/sync_hmc_stat/sync_rdata/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,0,2,0,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,8,Write,8,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,8,Write,8,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,32,Write,32,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,32,Write,32,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_1_0_5,,,RAM32M16,512,28,5.46875,2,32,6.25,14,16,87.5,2,32,6.25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_1_12_17,,,RAM32M16,512,28,5.46875,2,32,6.25,14,16,87.5,2,32,6.25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_1_18_23,,,RAM32M16,512,28,5.46875,2,32,6.25,14,16,87.5,2,32,6.25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_1_24_29,,,RAM32M16,512,16,3.125,2,32,6.25,8,16,50,2,32,6.25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_1_6_11,,,RAM32M16,512,28,5.46875,2,32,6.25,14,16,87.5,2,32,6.25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_ardwlenissueq_reg_0_1_0_5,,,RAM32M16,512,20,3.90625,2,32,6.25,10,16,62.5,2,32,6.25,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg_0_1_0_2,,,RAM32M16,512,6,1.17188,2,32,6.25,1,16,6.25,2,32,6.25,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r1_0_1_0_0,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r1_0_1_1_1,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_1_1,,,RAM32X1D,32,2,6.25,2,32,6.25,1,1,100,2,32,6.25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_barq_reg_0_1_0_2,,,RAM32M16,512,6,1.17188,2,32,6.25,3,16,18.75,2,32,6.25,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/m_axi_funcq_reg_0_1_0_5,,,RAM32M16,512,16,3.125,2,32,6.25,8,16,50,2,32,6.25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrlststq_reg_0_7_0_3,,,RAM32M16,512,32,6.25,8,32,25,4,16,25,8,32,25,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg_0_7_24_29,,,RAM32M16,512,64,12.5,8,32,25,8,16,50,8,32,25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrstq_reg_0_7_0_3,,,RAM32M16,512,32,6.25,8,32,25,4,16,25,8,32,25,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenq_reg_0_7_0_5,,,RAM32M16,512,80,15.625,8,32,25,10,16,62.5,8,32,25,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenstq_reg_0_7_0_5,,,RAM32M16,512,64,12.5,8,32,25,7,16,43.75,8,32,25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awfirstdwbestq_reg_0_7_0_3,,,RAM32M16,512,32,6.25,8,32,25,4,16,25,8,32,25,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awlastdwbestq_reg_0_7_0_3,,,RAM32M16,512,32,6.25,8,32,25,4,16,25,8,32,25,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awsizeq_reg_0_7_0_2,,,RAM32M16,512,24,4.6875,8,32,25,1,16,6.25,8,32,25,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_7_1_1,,,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r2_0_7_0_0,,,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r2_0_7_1_1,,,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_barq_reg_0_7_0_2,,,RAM32M16,512,24,4.6875,8,32,25,3,16,18.75,8,32,25,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_wr_inst/m_axi_funcq_reg_0_7_0_5,,,RAM32M16,512,64,12.5,8,32,25,8,16,50,8,32,25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_15_0_5,,,RAM32M16,512,160,31.25,16,32,50,10,16,62.5,16,32,50,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg_0_15_0_2,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg_0_15_0_3,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_15_0_5,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg_0_15_0_3,,,RAM32M16,512,64,12.5,16,32,50,4,16,25,16,32,50,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_15_0_0,,,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_15_0_5,,,RAM32M16,512,160,31.25,16,32,50,10,16,62.5,16,32,50,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_15_6_11,,,RAM32M16,512,32,6.25,16,32,50,2,16,12.5,16,32,50,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg_0_15_0_2,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_15_0_5,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg_0_15_0_2,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/DAT_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/DAT_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,32,6.25,4,32,12.5,8,16,50,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/DAT_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/REQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/REQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,20,3.90625,4,32,12.5,5,16,31.25,4,32,12.5,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/cq_axilt_slv/REQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,32,6.25,4,32,12.5,8,16,50,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/REQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/REQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,20,3.90625,4,32,12.5,5,16,31.25,4,32,12.5,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/base/usr_axilt_slv/REQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.DSC_FIFO0/ramw[0].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.DSC_FIFO0/ramw[1].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.DSC_FIFO0/ramw[2].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.DSC_FIFO0/ramw[3].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/MemArray_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/MemArray_reg_0_15_12_17,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/MemArray_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_102_107,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_108_113,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_114_119,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_120_125,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_126_131,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_132_137,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_138_143,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_144_149,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_150_155,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_156_161,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_162_167,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_168_173,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_174_179,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_180_185,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_186_191,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_192_197,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_198_203,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_204_209,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_210_215,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_216_221,,,RAM32M16,512,64,12.5,8,32,25,8,16,50,8,32,25,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_72_77,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_78_83,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_84_89,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_90_95,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_96_101,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_0_0,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_10_10,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_11_11,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_12_12,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_13_13,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_14_14,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_15_15,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_1_1,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_2_2,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_3_3,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_4_4,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_5_5,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_6_6,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_7_7,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_8_8,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brespLastq_ff_reg_0_3_9_9,,,RAM32X1D,32,4,12.5,4,32,12.5,1,1,100,4,32,12.5,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_ChnlIdq_reg_0_15_0_4,,,RAM32M16,512,80,15.625,16,32,50,2,16,12.5,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awaddrq_reg_0_15_0_5,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awaddrq_reg_0_15_12_17,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awaddrq_reg_0_15_18_23,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awaddrq_reg_0_15_24_29,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awaddrq_reg_0_15_6_11,,,RAM32M16,512,224,43.75,16,32,50,14,16,87.5,16,32,50,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awlenq_reg_0_15_0_5,,,RAM32M16,512,128,25,16,32,50,8,16,50,16,32,50,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_awsizeq_reg_0_15_0_2,,,RAM32M16,512,48,9.375,16,32,50,0,16,0,16,32,50,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_waddrfirstq_reg_0_15_0_5,,,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_waddrlastq_reg_0_15_0_5,,,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/m_axi_wlenq_reg_0_15_0_5,,,RAM32M16,512,32,6.25,16,32,50,2,2,100,16,32,50,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrrsp_ChnlIdq_reg_0_15_0_4,,,RAM32M16,512,64,12.5,16,32,50,2,2,100,16,32,50,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_31_24_29,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_31_0_5,,,RAM32M16,512,256,50,32,32,100,8,16,50,32,32,100,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg_0_31_0_2,,,RAM32M16,512,96,18.75,32,32,100,0,16,0,32,32,100,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_102_107,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_108_113,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_114_119,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_120_125,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_126_131,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_132_137,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_138_143,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_144_149,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_150_155,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_156_161,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_162_167,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_168_173,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_174_179,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_180_185,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_186_191,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_192_197,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_198_203,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_204_209,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_210_215,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_216_221,,,RAM32M16,512,112,21.875,8,32,25,8,16,50,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_246_251,,,RAM32M16,512,112,21.875,8,32,25,0,16,0,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_66_71,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_72_77,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_78_83,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_84_89,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_90_95,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_96_101,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg_0_3_0_0,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg_0_3_1_1,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg_0_3_2_2,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg_0_3_3_3,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg_0_3_4_4,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_0_0,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_1_1,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_2_2,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_3_3,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_4_4,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_5_5,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_6_6,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_7_7,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_3_8_8,,,RAM32X1S,32,4,12.5,4,32,12.5,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_42_47,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_48_53,,,RAM32M16,512,4,0.78125,4,32,12.5,1,16,6.25,4,32,12.5,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,12,16,75,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_42_47,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_48_53,,,RAM32M16,512,4,0.78125,4,32,12.5,1,16,6.25,4,32,12.5,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.dsc_buffer1.DSC_FIFO1/ramw[0].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.dsc_buffer1.DSC_FIFO1/ramw[1].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.dsc_buffer1.DSC_FIFO1/ramw[2].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.dsc_buffer1.DSC_FIFO1/ramw[3].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[0].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[2].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[3].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[0].H2C_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[1].H2C_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[2].H2C_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_h2c_bram[3].H2C_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,34816,94.4444,512,512,100,68,72,94.4444,512,512,100,68,72,94.4444,Read,4,Write,4,NONE,,,1,NONE,,,1,,POWER,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,72,14.0625,8,32,25,9,16,56.25,8,32,25,9,16,56.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,8,16,50,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Read / Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,0,2,0,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_nn1_reg_0_31_0_5,,,RAM32M16,512,224,43.75,32,32,100,7,16,43.75,32,32,100,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_len_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wfba_nn1_reg_0_31_0_5,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,6,16,37.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,3,16,18.75,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,5,16,31.25,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_42_47,,,RAM32M16,512,52,10.1562,4,32,12.5,12,16,75,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,7,16,43.75,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg_0_3_0_2,,,RAM32M16,512,12,2.34375,4,32,12.5,3,16,18.75,4,32,12.5,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_12_17,,,RAM32M16,512,32,6.25,4,32,12.5,4,16,25,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg_0_3_12_17,,,RAM32M16,512,28,5.46875,4,32,12.5,4,16,25,4,32,12.5,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,10,16,62.5,4,32,12.5,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/TAG_FIFO_ODD/MemArray_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/TAG_FIFO_ODD/MemArray_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_42_47,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_48_53,,,RAM32M16,512,8,1.5625,4,32,12.5,2,16,12.5,4,32,12.5,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_rrq_arb/fifoInfo/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_42_47,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_48_53,,,RAM32M16,512,8,1.5625,4,32,12.5,2,16,12.5,4,32,12.5,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/axidma_wrq_arb/fifoInfo/MemArray_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,8,16,50,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_1_1,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_2_2,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_3_3,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_4_4,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_5_5,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_7_7,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_8_8,,,RAM256X1S,256,256,100,256,256,100,1,1,100,Read / Write,4,,,,,,,,,,,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_0_63_14_16,,,RAM64M8,512,192,37.5,64,64,100,3,8,37.5,64,64,100,3,8,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_0_63_7_13,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_64_127_14_16,,,RAM64M8,512,192,37.5,64,64,100,3,8,37.5,64,64,100,3,8,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_even_reg_64_127_7_13,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_0_63_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_0_63_14_16,,,RAM64M8,512,192,37.5,64,64,100,3,8,37.5,64,64,100,3,8,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_0_63_7_13,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_64_127_0_6,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_64_127_14_16,,,RAM64M8,512,192,37.5,64,64,100,3,8,37.5,64,64,100,3,8,37.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg_64_127_7_13,,,RAM64M8,512,448,87.5,64,64,100,7,8,87.5,64,64,100,7,8,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_102_107,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_108_113,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_114_119,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_120_125,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_126_131,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_12_17,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_132_137,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_138_143,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_144_149,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_150_155,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_156_161,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_162_167,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_168_173,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_174_179,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_180_185,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_186_191,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_18_23,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_192_197,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_198_203,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_204_209,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_210_215,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_216_221,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_222_227,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_228_233,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_234_239,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_240_245,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_246_251,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_24_29,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_252_257,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_258_263,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_264_269,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_270_275,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_276_281,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_282_287,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_288_293,,,RAM32M16,512,4,0.78125,4,32,12.5,1,16,6.25,4,32,12.5,1,16,6.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_30_35,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_36_41,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_42_47,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_48_53,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_54_59,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_60_65,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_66_71,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_6_11,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_72_77,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_78_83,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_84_89,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_90_95,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_96_101,,,RAM32M16,512,56,10.9375,4,32,12.5,14,16,87.5,4,32,12.5,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_102_107,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_108_113,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_114_119,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_120_125,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_126_131,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_132_137,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_138_143,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_144_149,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_150_155,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_156_161,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_162_167,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_168_173,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_174_179,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_180_185,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_186_191,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_192_197,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_198_203,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_204_209,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_210_215,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_216_221,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_48_53,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_54_59,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_60_65,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_66_71,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_72_77,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_78_83,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_84_89,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_90_95,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/MemArray_reg_0_7_96_101,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_12_17,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_18_23,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_24_29,,,RAM32M16,512,112,21.875,8,32,25,13,16,81.25,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_30_35,,,RAM32M16,512,104,20.3125,8,32,25,12,16,75,8,32,25,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_36_41,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_42_47,,,RAM32M16,512,24,4.6875,8,32,25,3,16,18.75,8,32,25,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/MemArray_reg_0_7_6_11,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/wcp_chn_q_reg_0_15_0_2,,,RAM32M16,512,48,9.375,16,32,50,3,16,18.75,16,32,50,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/wcp_eor_q_reg_0_15_0_0,,,RAM32X1D,32,16,50,16,32,50,1,1,100,16,32,50,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/wcp_rid_q_reg_0_15_0_4,,,RAM32M16,512,80,15.625,16,32,50,5,16,31.25,16,32,50,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/aridq_ff_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/aridq_ff_reg_0_31_6_11,,,RAM32M16,512,64,12.5,32,32,100,2,16,12.5,32,32,100,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_0_5,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_12_17,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_18_23,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_24_29,,,RAM32M16,512,320,62.5,32,32,100,10,16,62.5,32,32,100,10,16,62.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_30_35,,,RAM32M16,512,448,87.5,32,32,100,12,16,75,32,32,100,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_36_41,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,13,16,81.25,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/fifo_data_reg_0_31_6_11,,,RAM32M16,512,448,87.5,32,32,100,14,16,87.5,32,32,100,14,16,87.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_read_inst/firstoffq_reg_0_31_0_2,,,RAM32M16,512,96,18.75,32,32,100,0,16,0,32,32,100,3,16,18.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_write_inst/startOffsetq_ff_reg_0_7_0_3,,,RAM32M16,512,32,6.25,8,32,25,4,16,25,8,32,25,4,16,25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_write_inst/waddrq_ff_reg_0_7_0_5,,,RAM32M16,512,96,18.75,8,32,25,12,16,75,8,32,25,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_write_inst/widq_ff_reg_0_7_0_5,,,RAM32M16,512,112,21.875,8,32,25,14,16,87.5,8,32,25,14,16,87.5,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_write_inst/widq_ff_reg_0_7_6_11,,,RAM32M16,512,16,3.125,8,32,25,2,16,12.5,8,32,25,2,16,12.5,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_axi_slave_write_inst/wlengthq_ff_reg_0_7_0_5,,,RAM32M16,512,64,12.5,8,32,25,8,16,50,8,32,25,7,16,43.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[4].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[5].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[6].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_bridge_soft_inst/rdataBufMem/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,4,Write,4,NONE,,,0,NONE,,,0,,SIGNAL,READ_FIRST,NONE,,POWER,READ_FIRST,NONE,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_read_cpl_if_inst/rxbufLlList_ff_reg_r1_0_31_0_4,,,RAM32M16,512,64,12.5,32,32,100,2,2,100,32,32,100,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_read_cpl_if_inst/rxbufLlList_ff_reg_r2_0_31_0_4,,,RAM32M16,512,160,31.25,32,32,100,5,16,31.25,32,32,100,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg_0_7_0_5,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg_0_7_12_17,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg_0_7_18_23,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg_0_7_6_11,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/waddrlow_q_reg_0_7_0_5,,,RAM32M16,512,96,18.75,8,32,25,12,16,75,8,32,25,12,16,75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/wbarhit_q_reg_0_7_0_0,,,RAM32X1D,32,8,25,8,32,25,1,1,100,8,32,25,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/wbarhit_q_reg_0_7_1_1,,,RAM32X1D,32,0,0,8,32,25,0,1,0,8,32,25,0,1,0,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/wfirst_BE_q_reg_0_7_0_3,,,RAM32M16,512,0,0,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/wlast_BE_q_reg_0_7_0_3,,,RAM32M16,512,16,3.125,8,32,25,2,2,100,8,32,25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.axi4mm_slave_write_req_if/wlength_q_reg_0_7_0_5,,,RAM32M16,512,88,17.1875,8,32,25,11,16,68.75,8,32,25,11,16,68.75,Write,4,Write,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.slwrokQ_ff_reg_0_31_0_0,,,RAM32X1D,32,32,100,32,32,100,1,1,100,32,32,100,1,1,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,WRAPPER_INST/SH/dma_inst/inst/dma_top/mm_slave_port.slwrpendQ_ff_reg_0_31_0_4,,,RAM32M16,512,160,31.25,32,32,100,5,16,31.25,32,32,100,5,16,31.25,Write,4,Write,4,,,,,,,,,,,,,,,,,
,static_sh/SYNC_FROM_SYSMON_DRP/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,8,Read,8,,,,,,,,,,,,,,,,,
,static_sh/SYNC_FROM_SYSMON_DRP/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,8,Write,8,,,,,,,,,,,,,,,,,
,static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_0_5,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Read,4,,,,,,,,,,,,,,,,,
,static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_6_11,,,RAM32M16,512,4,0.78125,2,32,6.25,2,2,100,2,32,6.25,2,2,100,Write,4,Write,4,,,,,,,,,,,,,,,,,
,static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram,,,RAMB18E2,18432,4096,22.2222,128,512,25,32,36,88.8889,128,512,25,32,36,88.8889,Read,4,Write,8,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram,,,RAMB36E2,36864,32768,88.8889,1024,1024,100,32,36,88.8889,1024,1024,100,32,36,88.8889,Write,4,Read,8,NONE,,,0,NONE,,,0,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst,,,RAMB36E2,36864,8192,22.2222,512,512,100,16,72,22.2222,512,512,100,16,72,22.2222,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
,static_sh/pcie_inst/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst,,,RAMB36E2,36864,32768,88.8889,512,512,100,64,72,88.8889,512,512,100,64,72,88.8889,Read,2,Write,2,NONE,,,1,NONE,,,1,,SIGNAL,WRITE_FIRST,NONE,,SIGNAL,WRITE_FIRST,NONE,
