

================================================================
== Vitis HLS Report for 'ChenIDct_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  1.665 us|  1.665 us|  333|  333|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20  |ChenIDct_1_Pipeline_VITIS_LOOP_178_1  |       75|       75|  0.375 us|  0.375 us|   75|   75|       no|
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30  |ChenIDct_1_Pipeline_VITIS_LOOP_249_2  |      122|      122|  0.610 us|  0.610 us|  122|  122|       no|
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37  |ChenIDct_1_Pipeline_VITIS_LOOP_312_3  |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    10|     3375|    3979|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     303|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    10|     3384|    4282|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20  |ChenIDct_1_Pipeline_VITIS_LOOP_178_1  |        0|   0|  1239|  1631|    0|
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30  |ChenIDct_1_Pipeline_VITIS_LOOP_249_2  |        0|   2|  1259|  1753|    0|
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37  |ChenIDct_1_Pipeline_VITIS_LOOP_312_3  |        0|   0|   217|   399|    0|
    |mul_32s_10ns_41_2_1_U164                        |mul_32s_10ns_41_2_1                   |        0|   2|   165|    49|    0|
    |mul_32s_10ns_41_2_1_U165                        |mul_32s_10ns_41_2_1                   |        0|   2|   165|    49|    0|
    |mul_32s_10s_41_2_1_U166                         |mul_32s_10s_41_2_1                    |        0|   2|   165|    49|    0|
    |mul_32s_8ns_40_2_1_U163                         |mul_32s_8ns_40_2_1                    |        0|   2|   165|    49|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                      |        0|  10|  3375|  3979|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0  |  20|          4|    9|         36|
    |IDCTBuff_ce0       |  20|          4|    1|          4|
    |IDCTBuff_ce1       |   9|          2|    1|          2|
    |IDCTBuff_d0        |  20|          4|   32|        128|
    |IDCTBuff_we0       |  20|          4|    1|          4|
    |IDCTBuff_we1       |   9|          2|    1|          2|
    |ap_NS_fsm          |  37|          7|    1|          7|
    |grp_fu_51_ce       |  14|          3|    1|          3|
    |grp_fu_51_p0       |  14|          3|   32|         96|
    |grp_fu_51_p1       |  14|          3|    8|         24|
    |grp_fu_55_ce       |  14|          3|    1|          3|
    |grp_fu_55_p0       |  14|          3|   32|         96|
    |grp_fu_55_p1       |  14|          3|   10|         30|
    |grp_fu_59_ce       |  14|          3|    1|          3|
    |grp_fu_59_p0       |  14|          3|   32|         96|
    |grp_fu_59_p1       |  14|          3|   10|         30|
    |grp_fu_63_ce       |  14|          3|    1|          3|
    |grp_fu_63_p0       |  14|          3|   32|         96|
    |grp_fu_63_p1       |  14|          3|   10|         30|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 303|         63|  216|        693|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  6|   0|    6|          0|
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  9|   0|    9|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|    ChenIDct.1|  return value|
|QuantBuff_address0  |  out|    6|   ap_memory|     QuantBuff|         array|
|QuantBuff_ce0       |  out|    1|   ap_memory|     QuantBuff|         array|
|QuantBuff_q0        |   in|   32|   ap_memory|     QuantBuff|         array|
|QuantBuff_address1  |  out|    6|   ap_memory|     QuantBuff|         array|
|QuantBuff_ce1       |  out|    1|   ap_memory|     QuantBuff|         array|
|QuantBuff_q1        |   in|   32|   ap_memory|     QuantBuff|         array|
|IDCTBuff_address0   |  out|    9|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_ce0        |  out|    1|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_we0        |  out|    1|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_d0         |  out|   32|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_q0         |   in|   32|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_address1   |  out|    9|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_ce1        |  out|    1|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_we1        |  out|    1|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_d1         |  out|   32|   ap_memory|      IDCTBuff|         array|
|IDCTBuff_q1         |   in|   32|   ap_memory|      IDCTBuff|         array|
|y                   |   in|   10|     ap_none|             y|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

