# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \src "dut.sv:83.1-89.10"
attribute \top 1
module \dffsr2
  wire $auto$rtlil.cc:3026:LogicAnd$10
  wire $auto$rtlil.cc:3026:LogicAnd$8
  attribute \src "dut.sv:88.32-88.38"
  wire $logic_not$dut.sv:88.32-88.38$4_Y
  attribute \src "dut.sv:88.40-88.47"
  wire $logic_not$dut.sv:88.40-88.47$5_Y
  attribute \src "dut.sv:83.28-83.33"
  wire input 3 \clear
  attribute \src "dut.sv:83.15-83.18"
  wire input 1 \clk
  attribute \src "dut.sv:83.35-83.36"
  wire input 4 \d
  attribute \src "dut.sv:83.20-83.26"
  wire input 2 \preset
  attribute \src "dut.sv:83.38-83.39"
  wire output 5 \q
  cell $logic_and $auto$expression.cpp:494:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \B $logic_not$dut.sv:88.32-88.38$4_Y
    connect \Y $auto$rtlil.cc:3026:LogicAnd$8
  end
  cell $logic_and $auto$expression.cpp:494:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:88.40-88.47$5_Y
    connect \B \clear
    connect \Y $auto$rtlil.cc:3026:LogicAnd$10
  end
  attribute \src "dut.sv:88.32-88.38"
  cell $logic_not $logic_not$dut.sv:88.32-88.38$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear
    connect \Y $logic_not$dut.sv:88.32-88.38$4_Y
  end
  attribute \src "dut.sv:88.40-88.47"
  cell $logic_not $logic_not$dut.sv:88.40-88.47$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \Y $logic_not$dut.sv:88.40-88.47$5_Y
  end
  cell \dffsr2_sub \uut
    connect \clear $auto$rtlil.cc:3026:LogicAnd$10
    connect \clk \clk
    connect \d \d
    connect \preset $auto$rtlil.cc:3026:LogicAnd$8
    connect \q \q
  end
end
attribute \src "dut.sv:92.1-103.10"
module \dffsr2_sub
  wire $auto$rtlil.cc:3094:Mux$16
  wire $auto$rtlil.cc:3094:Mux$18
  wire $auto$rtlil.cc:3094:Mux$22
  attribute \src "dut.sv:92.32-92.37"
  wire input 3 \clear
  attribute \src "dut.sv:92.19-92.22"
  wire input 1 \clk
  attribute \src "dut.sv:92.39-92.40"
  wire input 4 \d
  attribute \src "dut.sv:92.24-92.30"
  wire input 2 \preset
  attribute \src "dut.sv:92.42-92.43"
  wire output 5 \q
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$17
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \preset
    connect \Y $auto$rtlil.cc:3094:Mux$18
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$15
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clear
    connect \Y $auto$rtlil.cc:3094:Mux$16
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$21
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$16
    connect \B 1'0
    connect \S \preset
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  attribute \"has_async_reset" 1
  attribute \"is_sr_ff" 1
  attribute \always_ff 1
  attribute \src "dut.sv:95.1-102.4"
  cell $dffsr $procdff$23
    parameter \CLK_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \SET_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \CLR $auto$rtlil.cc:3094:Mux$22
    connect \D \d
    connect \Q \q
    connect \SET $auto$rtlil.cc:3094:Mux$18
  end
end
