

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Jan 23 17:45:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1973|     1973|  19.730 us|  19.730 us|  1973|  1973|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat_VITIS_LOOP_40_1  |     1971|     1971|        13|          1|          1|  1960|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 3 2 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 
2 --> 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 16 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_07 = alloca i32 1"   --->   Operation 19 'alloca' 'p_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln36_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln36"   --->   Operation 21 'read' 'mul_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 23 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 0, i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 24 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 26 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %indvar_flatten_load, i11 1960" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln36_1 = add i11 %indvar_flatten_load, i11 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 29 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc11, void %for.inc20.preheader.exitStub" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_load = load i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 31 'load' 'd_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %i_load, i8 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 33 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @dense_for_flat_VITIS_LOOP_40_1_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1960, i64 1960, i64 1960"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%icmp_ln40 = icmp_eq  i4 %d_load, i4 10" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 36 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln40, i1 %first_iter_0" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 37 'or' 'or_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln36 = select i1 %icmp_ln40, i4 0, i4 %d_load" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 38 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %icmp_ln40, i8 %add_ln36, i8 %i_load" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 39 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %or_ln36, void %for.inc.split, void %for.first.iter.for.inc" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln36_1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 41 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%empty = add i10 %mul_ln36_read, i10 %zext_ln36" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 42 'add' 'empty' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln40 = add i4 %select_ln36, i4 1" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln36 = store i11 %add_ln36_1, i11 %indvar_flatten" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %select_ln36_1, i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 45 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %add_ln40, i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 46 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 2> <Delay = 3.62>
ST_2 : Operation 48 [1/1] (3.62ns)   --->   "%flat_to_dense_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 48 'read' 'flat_to_dense_streams_0_read' <Predicate = (or_ln36)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln38 = store i32 %flat_to_dense_streams_0_read, i32 %p_07" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 49 'store' 'store_ln38' <Predicate = (or_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.split" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = (or_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%dense_weights_load = load i13 %dense_weights_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 51 'load' 'dense_weights_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 3 <SV = 1> <Delay = 7.06>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %empty, i3 0" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty, i1 0" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %tmp_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 54 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45 = add i13 %tmp, i13 %zext_ln45" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 55 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i4 %select_ln36" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 56 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln45_1 = add i13 %add_ln45, i13 %zext_ln45_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 57 'add' 'add_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i13 %add_ln45_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 58 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr i32 %dense_weights, i64 0, i64 %zext_ln45_2" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 59 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%dense_weights_load = load i13 %dense_weights_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 60 'load' 'dense_weights_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_07_load = load i32 %p_07"   --->   Operation 61 'load' 'p_07_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%flat_value = bitcast i32 %p_07_load" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 62 'bitcast' 'flat_value' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 63 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 63 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 64 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %select_ln36" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 65 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 66 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 66 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 %zext_ln40" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 67 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 68 'load' 'dense_array_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 69 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 69 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 70 'load' 'dense_array_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 71 [5/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 71 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 72 [4/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 72 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 73 [3/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 73 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 74 [2/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 74 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 75 [1/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 75 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [CNN_Optimal/src/dense.cpp:42]   --->   Operation 76 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln45 = store i32 %add, i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 77 'store' 'store_ln45' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.670ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', CNN_Optimal/src/dense.cpp:40) of constant 0 on local variable 'd', CNN_Optimal/src/dense.cpp:40 [13]  (1.588 ns)
	'load' operation 4 bit ('d_load', CNN_Optimal/src/dense.cpp:40) on local variable 'd', CNN_Optimal/src/dense.cpp:40 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', CNN_Optimal/src/dense.cpp:40) [27]  (1.735 ns)
	'select' operation 4 bit ('select_ln36', CNN_Optimal/src/dense.cpp:36) [29]  (1.024 ns)
	'add' operation 4 bit ('add_ln40', CNN_Optimal/src/dense.cpp:40) [57]  (1.735 ns)
	'store' operation 0 bit ('store_ln40', CNN_Optimal/src/dense.cpp:40) of variable 'add_ln40', CNN_Optimal/src/dense.cpp:40 on local variable 'd', CNN_Optimal/src/dense.cpp:40 [60]  (1.588 ns)

 <State 2>: 3.627ns
The critical path consists of the following:
	fifo read operation ('flat_to_dense_streams_0_read', CNN_Optimal/src/dense.cpp:38) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/dense.cpp:38) [33]  (3.627 ns)

 <State 3>: 7.069ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln45', CNN_Optimal/src/dense.cpp:45) [44]  (0.000 ns)
	'add' operation 13 bit ('add_ln45_1', CNN_Optimal/src/dense.cpp:45) [47]  (3.815 ns)
	'getelementptr' operation 13 bit ('dense_weights_addr', CNN_Optimal/src/dense.cpp:45) [49]  (0.000 ns)
	'load' operation 32 bit ('dense_weights_load', CNN_Optimal/src/dense.cpp:45) on array 'dense_weights' [51]  (3.254 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'load' operation 32 bit ('p_07_load') on local variable 'p_07' [37]  (0.000 ns)
	'fmul' operation 32 bit ('mul7', CNN_Optimal/src/dense.cpp:45) [52]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN_Optimal/src/dense.cpp:45) [52]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN_Optimal/src/dense.cpp:45) [52]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN_Optimal/src/dense.cpp:45) [52]  (5.702 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN_Optimal/src/dense.cpp:45) [55]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN_Optimal/src/dense.cpp:45) [55]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN_Optimal/src/dense.cpp:45) [55]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN_Optimal/src/dense.cpp:45) [55]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN_Optimal/src/dense.cpp:45) [55]  (7.256 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', CNN_Optimal/src/dense.cpp:45) of variable 'add', CNN_Optimal/src/dense.cpp:45 on array 'dense_array' [56]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
