Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 27 17:02:24 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.999        0.000                      0                   87        0.144        0.000                      0                   87        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.999        0.000                      0                   87        0.144        0.000                      0                   87        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 A/left_motor_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 5.652ns (71.043%)  route 2.304ns (28.957%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    A/clk_IBUF_BUFG
    SLICE_X52Y43         FDPE                                         r  A/left_motor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  A/left_motor_reg[4]/Q
                         net (fo=1, routed)           0.691     6.301    A/m0/pwm_0/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[11])
                                                      3.841    10.142 r  A/m0/pwm_0/count_duty0/P[11]
                         net (fo=2, routed)           1.027    11.170    A/m0/pwm_0/count_duty0_n_94
    SLICE_X52Y40         LUT4 (Prop_lut4_I1_O)        0.124    11.294 r  A/m0/pwm_0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.294    A/m0/pwm_0/PWM0_carry_i_8_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.807 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.807    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.924 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.924    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.153 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.585    12.738    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.310    13.048 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    13.048    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X57Y41         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.452    14.793    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y41         FDCE (Setup_fdce_C_D)        0.029    15.047    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 A/right_motor_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 5.555ns (72.516%)  route 2.105ns (27.484%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    A/clk_IBUF_BUFG
    SLICE_X54Y46         FDPE                                         r  A/right_motor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  A/right_motor_reg[4]/Q
                         net (fo=1, routed)           0.566     6.176    A/m1/pwm_0/A[4]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[21])
                                                      3.841    10.017 r  A/m1/pwm_0/count_duty0/P[21]
                         net (fo=2, routed)           1.134    11.151    A/m1/pwm_0/count_duty0_n_84
    SLICE_X54Y48         LUT4 (Prop_lut4_I1_O)        0.124    11.275 r  A/m1/pwm_0/PWM0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    11.275    A/m1/pwm_0/PWM0_carry__0_i_7__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.808 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.808    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.037 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.406    12.443    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.310    12.753 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    12.753    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X55Y48         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y48         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y48         FDCE (Setup_fdce_C_D)        0.029    15.062    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.398ns (44.306%)  route 3.014ns (55.694%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.572 r  B/u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.572    B/u1/count_reg[20]_i_1_n_6
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[21]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y49          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 2.377ns (44.089%)  route 3.014ns (55.911%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.551 r  B/u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.551    B/u1/count_reg[20]_i_1_n_4
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y49          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.303ns (43.311%)  route 3.014ns (56.689%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.477 r  B/u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.477    B/u1/count_reg[20]_i_1_n_5
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y49          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.287ns (43.140%)  route 3.014ns (56.860%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  B/u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    B/u1/count_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.461 r  B/u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.461    B/u1/count_reg[20]_i_1_n_7
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  B/u1/count_reg[20]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y49          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.284ns (43.108%)  route 3.014ns (56.892%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.458 r  B/u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.458    B/u1/count_reg[16]_i_1_n_6
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 2.263ns (42.881%)  route 3.014ns (57.119%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.437 r  B/u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.437    B/u1/count_reg[16]_i_1_n_4
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[19]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 2.189ns (42.069%)  route 3.014ns (57.931%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.363 r  B/u1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.363    B/u1/count_reg[16]_i_1_n_5
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[18]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 2.173ns (41.890%)  route 3.014ns (58.110%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    B/u1/clk_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  B/u1/count_reg[4]/Q
                         net (fo=3, routed)           0.692     6.307    B/u1/count_reg[4]
    SLICE_X1Y45          LUT4 (Prop_lut4_I2_O)        0.124     6.431 f  B/u1/count[0]_i_11/O
                         net (fo=1, routed)           0.154     6.585    B/u1/count[0]_i_11_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.709 f  B/u1/count[0]_i_10/O
                         net (fo=1, routed)           0.546     7.256    B/u1/count[0]_i_10_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  B/u1/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.781    B/u1/count[0]_i_9_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.124     7.905 f  B/u1/count[0]_i_7/O
                         net (fo=24, routed)          1.220     9.126    B/u1/count[0]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  B/u1/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.250    B/u1/count[0]_i_6__1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.782 r  B/u1/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.782    B/u1/count_reg[0]_i_1__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  B/u1/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.896    B/u1/count_reg[4]_i_1__1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  B/u1/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    B/u1/count_reg[8]_i_1__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  B/u1/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.124    B/u1/count_reg[12]_i_1__1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.347 r  B/u1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.347    B/u1/count_reg[16]_i_1_n_7
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.520    14.861    B/u1/clk_IBUF_BUFG
    SLICE_X0Y48          FDCE                                         r  B/u1/count_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)        0.062    15.162    B/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  4.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  B/clk1/cnt_reg[5]/Q
                         net (fo=5, routed)           0.091     1.680    B/clk1/cnt_reg[5]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.725 r  B/clk1/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.725    B/clk1/out_clk_i_1_n_0
    SLICE_X50Y41         FDRE                                         r  B/clk1/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     1.963    B/clk1/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  B/clk1/out_clk_reg/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.120     1.581    B/clk1/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 B/u1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.596     1.479    B/u1/clk_IBUF_BUFG
    SLICE_X0Y47          FDCE                                         r  B/u1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  B/u1/count_reg[12]/Q
                         net (fo=3, routed)           0.108     1.728    B/u1/count_reg[12]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.000     1.773    B/u1/next_trig
    SLICE_X1Y47          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.867     1.994    B/u1/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.091     1.583    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.195%)  route 0.185ns (49.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.185     1.774    B/clk1/cnt_reg[2]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  B/clk1/cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     1.819    B/clk1/p_0_in[6]
    SLICE_X50Y40         FDRE                                         r  B/clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     1.963    B/clk1/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  B/clk1/cnt_reg[6]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.120     1.584    B/clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.666%)  route 0.161ns (46.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  B/clk1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.161     1.750    B/clk1/cnt_reg[0]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    B/clk1/p_0_in[0]
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     1.963    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.092     1.540    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.554%)  route 0.181ns (46.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.567     1.450    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  A/m1/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 f  A/m1/pwm_0/count_reg[10]/Q
                         net (fo=16, routed)          0.181     1.795    A/m1/pwm_0/count_reg[10]
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X55Y48         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y48         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism             -0.478     1.487    
    SLICE_X55Y48         FDCE (Hold_fdce_C_D)         0.091     1.578    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.446    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  B/clk1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B/clk1/cnt_reg[1]/Q
                         net (fo=7, routed)           0.168     1.755    B/clk1/cnt_reg[1]
    SLICE_X47Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    B/clk1/p_0_in[1]
    SLICE_X47Y41         FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.833     1.960    B/clk1/clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.091     1.537    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.696%)  route 0.141ns (38.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  B/clk1/cnt_reg[3]/Q
                         net (fo=9, routed)           0.141     1.717    B/clk1/cnt_reg[3]
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.099     1.816 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    B/clk1/p_0_in[4]
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     1.963    B/clk1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.092     1.540    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ts1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    ts1/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  ts1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts1/state_reg[1]/Q
                         net (fo=11, routed)          0.187     1.772    ts1/state[1]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  ts1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    ts1/state[1]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  ts1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.957    ts1/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  ts1/state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.091     1.535    ts1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.273ns (62.671%)  route 0.163ns (37.329%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.567     1.450    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  A/m0/pwm_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDCE (Prop_fdce_C_Q)         0.164     1.614 f  A/m0/pwm_0/count_reg[12]/Q
                         net (fo=17, routed)          0.163     1.777    A/m0/pwm_0/count_reg[12]
    SLICE_X56Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  A/m0/pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.822    A/m0/pwm_0/count[8]_i_2_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  A/m0/pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    A/m0/pwm_0/count_reg[8]_i_1_n_4
    SLICE_X56Y41         FDCE                                         r  A/m0/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.836     1.963    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X56Y41         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y41         FDCE (Hold_fdce_C_D)         0.134     1.600    A/m0/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.566     1.449    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X52Y46         FDCE                                         r  A/m1/pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  A/m1/pwm_0/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.762    A/m1/pwm_0/count_reg[3]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  A/m1/pwm_0/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.807    A/m1/pwm_0/count[0]_i_3__0_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.871 r  A/m1/pwm_0/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    A/m1/pwm_0/count_reg[0]_i_1__0_n_4
    SLICE_X52Y46         FDCE                                         r  A/m1/pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.837     1.964    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X52Y46         FDCE                                         r  A/m1/pwm_0/count_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X52Y46         FDCE (Hold_fdce_C_D)         0.134     1.583    A/m1/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y47   A/l_IN_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y47   A/l_IN_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   A/left_motor_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y41   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y41   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   A/m0/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   B/clk1/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   A/l_IN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   A/l_IN_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   A/l_IN_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   A/l_IN_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   A/left_motor_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   A/left_motor_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   A/m0/pwm_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y41   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   A/m0/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   A/m0/pwm_0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   A/m0/pwm_0/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   A/m0/pwm_0/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   A/m0/pwm_0/count_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y39   A/left_motor_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   A/m0/pwm_0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y40   B/clk1/cnt_reg[6]/C



