/* Generated by Yosys 0.8 (git sha1 5706e90) */

(* top =  1  *)
(* src = "/app/library/verilogs/AND_gate.v:2" *)
module main(AHL, Benzoate, GFP);
  (* src = "/app/library/verilogs/AND_gate.v:3" *)
  input AHL;
  (* src = "/app/library/verilogs/AND_gate.v:4" *)
  input Benzoate;
  (* src = "/app/library/verilogs/AND_gate.v:5" *)
  output GFP;
  assign GFP = 1'hx;
endmodule
