{
  "module_name": "mt8167-clk.h",
  "hash_id": "88be583d2134a9f9d94792ac6eece0f4c3c3fed6fe958e52d50e324a2fadcaa0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8167-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8167_H\n#define _DT_BINDINGS_CLK_MT8167_H\n\n \n#include <dt-bindings/clock/mt8516-clk.h>\n\n \n\n#define CLK_APMIXED_TVDPLL\t\t(CLK_APMIXED_NR_CLK + 0)\n#define CLK_APMIXED_LVDSPLL\t\t(CLK_APMIXED_NR_CLK + 1)\n#define CLK_APMIXED_HDMI_REF\t\t(CLK_APMIXED_NR_CLK + 2)\n#define MT8167_CLK_APMIXED_NR_CLK\t(CLK_APMIXED_NR_CLK + 3)\n\n \n\n#define CLK_TOP_DSI0_LNTC_DSICK\t\t(CLK_TOP_NR_CLK + 0)\n#define CLK_TOP_VPLL_DPIX\t\t(CLK_TOP_NR_CLK + 1)\n#define CLK_TOP_LVDSTX_CLKDIG_CTS\t(CLK_TOP_NR_CLK + 2)\n#define CLK_TOP_HDMTX_CLKDIG_CTS\t(CLK_TOP_NR_CLK + 3)\n#define CLK_TOP_LVDSPLL\t\t\t(CLK_TOP_NR_CLK + 4)\n#define CLK_TOP_LVDSPLL_D2\t\t(CLK_TOP_NR_CLK + 5)\n#define CLK_TOP_LVDSPLL_D4\t\t(CLK_TOP_NR_CLK + 6)\n#define CLK_TOP_LVDSPLL_D8\t\t(CLK_TOP_NR_CLK + 7)\n#define CLK_TOP_MIPI_26M\t\t(CLK_TOP_NR_CLK + 8)\n#define CLK_TOP_TVDPLL\t\t\t(CLK_TOP_NR_CLK + 9)\n#define CLK_TOP_TVDPLL_D2\t\t(CLK_TOP_NR_CLK + 10)\n#define CLK_TOP_TVDPLL_D4\t\t(CLK_TOP_NR_CLK + 11)\n#define CLK_TOP_TVDPLL_D8\t\t(CLK_TOP_NR_CLK + 12)\n#define CLK_TOP_TVDPLL_D16\t\t(CLK_TOP_NR_CLK + 13)\n#define CLK_TOP_PWM_MM\t\t\t(CLK_TOP_NR_CLK + 14)\n#define CLK_TOP_CAM_MM\t\t\t(CLK_TOP_NR_CLK + 15)\n#define CLK_TOP_MFG_MM\t\t\t(CLK_TOP_NR_CLK + 16)\n#define CLK_TOP_SPM_52M\t\t\t(CLK_TOP_NR_CLK + 17)\n#define CLK_TOP_MIPI_26M_DBG\t\t(CLK_TOP_NR_CLK + 18)\n#define CLK_TOP_SCAM_MM\t\t\t(CLK_TOP_NR_CLK + 19)\n#define CLK_TOP_SMI_MM\t\t\t(CLK_TOP_NR_CLK + 20)\n#define CLK_TOP_26M_HDMI_SIFM\t\t(CLK_TOP_NR_CLK + 21)\n#define CLK_TOP_26M_CEC\t\t\t(CLK_TOP_NR_CLK + 22)\n#define CLK_TOP_32K_CEC\t\t\t(CLK_TOP_NR_CLK + 23)\n#define CLK_TOP_GCPU_B\t\t\t(CLK_TOP_NR_CLK + 24)\n#define CLK_TOP_RG_VDEC\t\t\t(CLK_TOP_NR_CLK + 25)\n#define CLK_TOP_RG_FDPI0\t\t(CLK_TOP_NR_CLK + 26)\n#define CLK_TOP_RG_FDPI1\t\t(CLK_TOP_NR_CLK + 27)\n#define CLK_TOP_RG_AXI_MFG\t\t(CLK_TOP_NR_CLK + 28)\n#define CLK_TOP_RG_SLOW_MFG\t\t(CLK_TOP_NR_CLK + 29)\n#define CLK_TOP_GFMUX_EMI1X_SEL\t\t(CLK_TOP_NR_CLK + 30)\n#define CLK_TOP_CSW_MUX_MFG_SEL\t\t(CLK_TOP_NR_CLK + 31)\n#define CLK_TOP_CAMTG_MM_SEL\t\t(CLK_TOP_NR_CLK + 32)\n#define CLK_TOP_PWM_MM_SEL\t\t(CLK_TOP_NR_CLK + 33)\n#define CLK_TOP_SPM_52M_SEL\t\t(CLK_TOP_NR_CLK + 34)\n#define CLK_TOP_MFG_MM_SEL\t\t(CLK_TOP_NR_CLK + 35)\n#define CLK_TOP_SMI_MM_SEL\t\t(CLK_TOP_NR_CLK + 36)\n#define CLK_TOP_SCAM_MM_SEL\t\t(CLK_TOP_NR_CLK + 37)\n#define CLK_TOP_VDEC_MM_SEL\t\t(CLK_TOP_NR_CLK + 38)\n#define CLK_TOP_DPI0_MM_SEL\t\t(CLK_TOP_NR_CLK + 39)\n#define CLK_TOP_DPI1_MM_SEL\t\t(CLK_TOP_NR_CLK + 40)\n#define CLK_TOP_AXI_MFG_IN_SEL\t\t(CLK_TOP_NR_CLK + 41)\n#define CLK_TOP_SLOW_MFG_SEL\t\t(CLK_TOP_NR_CLK + 42)\n#define MT8167_CLK_TOP_NR_CLK\t\t(CLK_TOP_NR_CLK + 43)\n\n \n\n#define CLK_MFG_BAXI\t\t\t0\n#define CLK_MFG_BMEM\t\t\t1\n#define CLK_MFG_BG3D\t\t\t2\n#define CLK_MFG_B26M\t\t\t3\n#define CLK_MFG_NR_CLK\t\t\t4\n\n \n\n#define CLK_MM_SMI_COMMON\t\t0\n#define CLK_MM_SMI_LARB0\t\t1\n#define CLK_MM_CAM_MDP\t\t\t2\n#define CLK_MM_MDP_RDMA\t\t\t3\n#define CLK_MM_MDP_RSZ0\t\t\t4\n#define CLK_MM_MDP_RSZ1\t\t\t5\n#define CLK_MM_MDP_TDSHP\t\t6\n#define CLK_MM_MDP_WDMA\t\t\t7\n#define CLK_MM_MDP_WROT\t\t\t8\n#define CLK_MM_FAKE_ENG\t\t\t9\n#define CLK_MM_DISP_OVL0\t\t10\n#define CLK_MM_DISP_RDMA0\t\t11\n#define CLK_MM_DISP_RDMA1\t\t12\n#define CLK_MM_DISP_WDMA\t\t13\n#define CLK_MM_DISP_COLOR\t\t14\n#define CLK_MM_DISP_CCORR\t\t15\n#define CLK_MM_DISP_AAL\t\t\t16\n#define CLK_MM_DISP_GAMMA\t\t17\n#define CLK_MM_DISP_DITHER\t\t18\n#define CLK_MM_DISP_UFOE\t\t19\n#define CLK_MM_DISP_PWM_MM\t\t20\n#define CLK_MM_DISP_PWM_26M\t\t21\n#define CLK_MM_DSI_ENGINE\t\t22\n#define CLK_MM_DSI_DIGITAL\t\t23\n#define CLK_MM_DPI0_ENGINE\t\t24\n#define CLK_MM_DPI0_PXL\t\t\t25\n#define CLK_MM_LVDS_PXL\t\t\t26\n#define CLK_MM_LVDS_CTS\t\t\t27\n#define CLK_MM_DPI1_ENGINE\t\t28\n#define CLK_MM_DPI1_PXL\t\t\t29\n#define CLK_MM_HDMI_PXL\t\t\t30\n#define CLK_MM_HDMI_SPDIF\t\t31\n#define CLK_MM_HDMI_ADSP_BCK\t\t32\n#define CLK_MM_HDMI_PLL\t\t\t33\n#define CLK_MM_NR_CLK\t\t\t34\n\n \n\n#define CLK_IMG_LARB1_SMI\t\t0\n#define CLK_IMG_CAM_SMI\t\t\t1\n#define CLK_IMG_CAM_CAM\t\t\t2\n#define CLK_IMG_SEN_TG\t\t\t3\n#define CLK_IMG_SEN_CAM\t\t\t4\n#define CLK_IMG_VENC\t\t\t5\n#define CLK_IMG_NR_CLK\t\t\t6\n\n \n\n#define CLK_VDEC_CKEN\t\t\t0\n#define CLK_VDEC_LARB1_CKEN\t\t1\n#define CLK_VDEC_NR_CLK\t\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}