Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 06:13:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_38_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.979ns (28.913%)  route 2.407ns (71.087%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 6.496 - 4.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 0.921ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.836ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=58691, routed)       2.129     3.080    Delay1No31_instance/clk_IBUF_BUFG
    SLICE_X159Y296       FDCE                                         r  Delay1No31_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y296       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.159 r  Delay1No31_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.579     3.738    Delay1No30_instance/Y_reg[33]_0[7]
    SLICE_X151Y303       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.837 r  Delay1No30_instance/geqOp_carry_i_13__1/O
                         net (fo=1, routed)           0.009     3.846    Sum10_3_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X151Y303       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.000 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.026    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X151Y304       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.041 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.067    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X151Y305       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.119 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.275     4.394    Delay1No30_instance/CO[0]
    SLICE_X154Y304       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.494 f  Delay1No30_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=2, routed)           0.327     4.821    Delay1No30_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X155Y305       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.945 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.044     4.989    Delay1No30_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X155Y305       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.024 f  Delay1No30_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.349     5.373    Delay1No30_instance/shiftVal__5[0]
    SLICE_X153Y304       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     5.506 r  Delay1No30_instance/shiftedFracY_d1[41]_i_2__1/O
                         net (fo=2, routed)           0.361     5.867    Delay1No30_instance/shiftedFracY_d1[41]_i_2__1_n_0
    SLICE_X155Y302       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.956 r  Delay1No30_instance/shiftedFracY_d1[37]_i_1__1/O
                         net (fo=2, routed)           0.339     6.295    Delay1No30_instance/level4__0[5]
    SLICE_X152Y302       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.394 r  Delay1No30_instance/shiftedFracY_d1[21]_i_1__1/O
                         net (fo=1, routed)           0.072     6.466    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X152Y302       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=58691, routed)       1.836     6.496    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X152Y302       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.380     6.876    
                         clock uncertainty           -0.035     6.840    
    SLICE_X152Y302       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.865    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  0.400    




