# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BCD adder subtractor.srcs/sources_1/new/BCD_adder_subtractor.v" \
"../../../../../lab_2/lab_2.srcs/sources_1/new/full_adder.v" \
"../../../../../lab_2/lab_2.srcs/sources_1/new/full_adder_4bit.v" \
"../../../../BCD adder subtractor.srcs/sim_1/new/full_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
