// Seed: 1923969257
module module_0 #(
    parameter id_1 = 32'd92
);
  wor _id_1 = 1;
  tri [id_1 : id_1] id_2;
  wire id_3;
  assign id_1 = id_2;
  assign id_2 = -1;
  logic id_4;
endmodule
module module_1 (
    input wire  id_0,
    input tri   id_1,
    input uwire id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd69
) (
    input uwire id_0,
    input tri0  _id_1
);
  logic id_3;
  module_0 modCall_1 ();
  logic [~  id_1 : id_1] id_4;
  logic [id_1 : 1] id_5;
endmodule
