

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Sat Mar  9 22:44:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     5369|    18809|  0.107 ms|  0.376 ms|  5370|  18810|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102                  |covariance_Pipeline_VITIS_LOOP_50_1                  |      306|      306|   6.120 us|   6.120 us|   306|   306|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112  |covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |     4099|     4099|  81.980 us|  81.980 us|  4099|  4099|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120                  |covariance_Pipeline_VITIS_LOOP_70_6                  |       58|      898|   1.160 us|  17.960 us|    58|   898|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_5  |      960|    14400|  60 ~ 900|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mean" [covariance_no_taffo.c:18]   --->   Operation 8 'read' 'mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%cov_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %cov" [covariance_no_taffo.c:18]   --->   Operation 9 'read' 'cov_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data" [covariance_no_taffo.c:18]   --->   Operation 10 'read' 'data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.81ns)   --->   "%call_ln18 = call void @covariance_Pipeline_VITIS_LOOP_50_1, i32 %gmem, i64 %mean_read, i64 %data_read" [covariance_no_taffo.c:18]   --->   Operation 11 'call' 'call_ln18' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mean_read, i32 2, i32 63" [covariance_no_taffo.c:62]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln68 = store i5 0, i5 %j" [covariance_no_taffo.c:68]   --->   Operation 13 'store' 'store_ln68' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln18 = call void @covariance_Pipeline_VITIS_LOOP_50_1, i32 %gmem, i64 %mean_read, i64 %data_read" [covariance_no_taffo.c:18]   --->   Operation 14 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 15 [2/2] (1.81ns)   --->   "%call_ln62 = call void @covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i32 %gmem, i62 %trunc_ln, i64 %data_read" [covariance_no_taffo.c:62]   --->   Operation 15 'call' 'call_ln62' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [covariance_no_taffo.c:18]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cov, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cov, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln62 = call void @covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i32 %gmem, i62 %trunc_ln, i64 %data_read" [covariance_no_taffo.c:62]   --->   Operation 25 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body36.lr.ph" [covariance_no_taffo.c:68]   --->   Operation 26 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i5 %j" [covariance_no_taffo.c:28]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln68 = icmp_eq  i5 %i, i5 16" [covariance_no_taffo.c:68]   --->   Operation 28 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.09ns)   --->   "%add_ln68 = add i5 %i, i5 1" [covariance_no_taffo.c:68]   --->   Operation 30 'add' 'add_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body36.lr.ph.split, void %for.end75" [covariance_no_taffo.c:68]   --->   Operation 31 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i" [covariance_no_taffo.c:28]   --->   Operation 32 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln28, i4 0" [covariance_no_taffo.c:28]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.84ns)   --->   "%call_ln28 = call void @covariance_Pipeline_VITIS_LOOP_70_6, i4 %trunc_ln28, i32 %gmem, i8 %tmp_s, i64 %cov_read, i64 %data_read, i4 %trunc_ln28" [covariance_no_taffo.c:28]   --->   Operation 34 'call' 'call_ln28' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln68 = store i5 %add_ln68, i5 %j" [covariance_no_taffo.c:68]   --->   Operation 35 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.84>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [covariance_no_taffo.c:82]   --->   Operation 36 'ret' 'ret_ln82' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [covariance_no_taffo.c:28]   --->   Operation 37 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln28 = call void @covariance_Pipeline_VITIS_LOOP_70_6, i4 %trunc_ln28, i32 %gmem, i8 %tmp_s, i64 %cov_read, i64 %data_read, i4 %trunc_ln28" [covariance_no_taffo.c:28]   --->   Operation 38 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body36.lr.ph" [covariance_no_taffo.c:68]   --->   Operation 39 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cov]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 0111111]
mean_read          (read             ) [ 0010000]
cov_read           (read             ) [ 0011111]
data_read          (read             ) [ 0011111]
trunc_ln           (partselect       ) [ 0011100]
store_ln68         (store            ) [ 0000000]
call_ln18          (call             ) [ 0000000]
spectopmodule_ln18 (spectopmodule    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
call_ln62          (call             ) [ 0000000]
br_ln68            (br               ) [ 0000000]
i                  (load             ) [ 0000000]
icmp_ln68          (icmp             ) [ 0000011]
empty              (speclooptripcount) [ 0000000]
add_ln68           (add              ) [ 0000000]
br_ln68            (br               ) [ 0000000]
trunc_ln28         (trunc            ) [ 0000001]
tmp_s              (bitconcatenate   ) [ 0000001]
store_ln68         (store            ) [ 0000000]
ret_ln82           (ret              ) [ 0000000]
specloopname_ln28  (specloopname     ) [ 0000000]
call_ln28          (call             ) [ 0000000]
br_ln68            (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cov">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cov"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mean">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covariance_Pipeline_VITIS_LOOP_50_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covariance_Pipeline_VITIS_LOOP_70_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mean_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cov_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cov_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="64" slack="0"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="62" slack="2"/>
<pin id="116" dir="0" index="3" bw="64" slack="2"/>
<pin id="117" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="8" slack="0"/>
<pin id="125" dir="0" index="4" bw="64" slack="4"/>
<pin id="126" dir="0" index="5" bw="64" slack="4"/>
<pin id="127" dir="0" index="6" bw="4" slack="0"/>
<pin id="128" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="62" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln68_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="4"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln68_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln68_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln28_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln68_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="4"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="188" class="1005" name="mean_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="cov_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="4"/>
<pin id="195" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="cov_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="data_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="trunc_ln_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="62" slack="2"/>
<pin id="207" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="213" class="1005" name="trunc_ln28_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_s_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="84" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="102" pin=3"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="84" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="120" pin=6"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="120" pin=3"/></net>

<net id="180"><net_src comp="155" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="80" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="84" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="196"><net_src comp="90" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="201"><net_src comp="96" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="208"><net_src comp="131" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="216"><net_src comp="161" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="120" pin=6"/></net>

<net id="222"><net_src comp="167" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="120" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 3 4 5 6 }
 - Input state : 
	Port: covariance : gmem | {1 2 3 4 5 6 }
	Port: covariance : data | {1 }
	Port: covariance : cov | {1 }
	Port: covariance : mean | {1 }
  - Chain level:
	State 1
		store_ln68 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
		trunc_ln28 : 1
		tmp_s : 2
		call_ln28 : 3
		store_ln68 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102         |    5    | 3.44952 |   2140  |   1728  |
|   call   | grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112 |    2    | 2.54614 |   426   |   424   |
|          |         grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120         |    5    | 6.94147 |   2738  |   3167  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                         add_ln68_fu_155                        |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                        icmp_ln68_fu_149                        |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                      mean_read_read_fu_84                      |    0    |    0    |    0    |    0    |
|   read   |                       cov_read_read_fu_90                      |    0    |    0    |    0    |    0    |
|          |                      data_read_read_fu_96                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                         trunc_ln_fu_131                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                        trunc_ln28_fu_161                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          tmp_s_fu_167                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    12   | 12.9371 |   5304  |   5341  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| cov_read_reg_193 |   64   |
| data_read_reg_198|   64   |
|     j_reg_181    |    5   |
| mean_read_reg_188|   64   |
|   tmp_s_reg_219  |    8   |
|trunc_ln28_reg_213|    4   |
| trunc_ln_reg_205 |   62   |
+------------------+--------+
|       Total      |   271  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102 |  p2  |   2  |  64  |   128  ||    9    |
| grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102 |  p3  |   2  |  64  |   128  ||    9    |
| grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120 |  p1  |   2  |   4  |    8   ||    9    |
| grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120 |  p3  |   2  |   8  |   16   ||    9    |
| grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120 |  p6  |   2  |   4  |    8   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   288  ||   4.22  ||    45   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   12   |  5304  |  5341  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   17   |  5575  |  5386  |
+-----------+--------+--------+--------+--------+
