--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml VGA.twx VGA.ncd -o VGA.twr VGA.pcf -ucf VGA.ucf

Design file:              VGA.ncd
Physical constraint file: VGA.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50M
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
char<0>     |   15.123(R)|      SLOW  |   -2.901(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<1>     |   10.838(R)|      SLOW  |   -1.095(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<2>     |   15.250(R)|      SLOW  |   -2.935(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<3>     |   12.677(R)|      SLOW  |   -1.693(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<4>     |   13.326(R)|      SLOW  |   -1.935(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<5>     |   13.787(R)|      SLOW  |   -1.938(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<6>     |   13.615(R)|      SLOW  |   -1.892(R)|      FAST  |clk_50M_BUFGP     |   0.000|
char<7>     |   14.330(R)|      SLOW  |   -2.155(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_chr
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
char<0>     |    3.522(R)|      SLOW  |   -2.158(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<1>     |    2.735(R)|      SLOW  |   -1.759(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<2>     |    1.740(R)|      SLOW  |   -1.076(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<3>     |    1.917(R)|      SLOW  |   -1.216(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<4>     |    1.824(R)|      SLOW  |   -1.132(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<5>     |    1.988(R)|      SLOW  |   -1.212(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<6>     |    2.198(R)|      SLOW  |   -1.352(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<7>     |    2.472(R)|      SLOW  |   -1.507(R)|      FAST  |clk_chr_IBUF_BUFG |   0.000|
char<8>     |   -0.342(R)|      FAST  |    1.752(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<9>     |   -0.347(R)|      FAST  |    1.757(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<10>    |   -0.316(R)|      FAST  |    1.694(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<11>    |   -0.342(R)|      FAST  |    1.752(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<12>    |   -0.349(R)|      FAST  |    1.759(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<13>    |   -0.318(R)|      FAST  |    1.696(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<14>    |   -0.321(R)|      FAST  |    1.699(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
char<15>    |   -0.354(R)|      FAST  |    1.764(R)|      SLOW  |clk_chr_IBUF_BUFG |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50M to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        23.587(R)|      SLOW  |         7.539(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<1>    |        25.774(R)|      SLOW  |         8.848(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<2>    |        23.963(R)|      SLOW  |         7.775(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<3>    |        24.646(R)|      SLOW  |         8.306(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<4>    |        23.214(R)|      SLOW  |         7.460(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<5>    |        23.320(R)|      SLOW  |         7.562(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<6>    |        23.366(R)|      SLOW  |         7.531(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<7>    |        22.760(R)|      SLOW  |         7.153(R)|      FAST  |clk_50M_BUFGP     |   0.000|
video<8>    |        21.759(R)|      SLOW  |         6.560(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock rst to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        25.035(R)|      SLOW  |        10.112(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<1>    |        27.222(R)|      SLOW  |        11.421(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<2>    |        25.411(R)|      SLOW  |        10.348(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<3>    |        26.094(R)|      SLOW  |        10.726(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<4>    |        24.662(R)|      SLOW  |         9.880(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<5>    |        24.768(R)|      SLOW  |         9.982(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<6>    |        24.814(R)|      SLOW  |         9.823(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<7>    |        24.208(R)|      SLOW  |         9.445(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
video<8>    |        23.207(R)|      SLOW  |         8.852(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |   11.755|         |         |         |
clk_chr        |    9.804|    9.804|         |         |
rst            |   14.568|    8.533|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 30 23:57:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



