{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@86:96@HdlIdDef", "\n  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n\n  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;\n\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@84:94", "\n  // internal registers\n\n  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n\n  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@85:95", "  // internal registers\n\n  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n\n  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@82:92", "  input                                         dac_valid;\n  output  [(DATA_WIDTH-1):0]                    dac_data;\n\n  // internal registers\n\n  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@83:93", "  output  [(DATA_WIDTH-1):0]                    dac_data;\n\n  // internal registers\n\n  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@89:99", "  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;\n  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;\n  reg                                           dma_xfer_req_ff = 1'b0;\n  reg                                           dma_ready = 1'b0;\n\n  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;\n\n  // internal wires\n  wire                                          dma_wren;\n  wire    [(DATA_WIDTH-1):0]                    dac_data_s;\n"]], "Diff Content": {"Delete": [[91, "  reg                                           dma_xfer_req_ff = 1'b0;\n"]], "Add": []}}