// Seed: 994514270
module module_0 #(
    parameter id_0 = 32'd37
) (
    input tri1 _id_0
);
  logic [-1 : id_0] id_2;
  localparam id_3 = -1'h0;
  id_4[-1] (
      id_0 ? 1 && id_3#(
          .id_4({id_3, {-1}, 1'b0, -1} ? 1 : id_3),
          .id_2(-1'b0),
          .id_3(1),
          .id_2(id_3)
      ) : -1,
      1'd0
  );
  integer id_5;
  wire id_6, id_7;
  wire  id_8;
  logic id_9;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd59,
    parameter id_5  = 32'd1,
    parameter id_7  = 32'd76
) (
    output logic id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input wand _id_5,
    input wire id_6,
    input wire _id_7,
    input wand id_8,
    output logic id_9,
    input supply1 id_10
);
  parameter id_12 = 1;
  tri0 [-1 'b0 -  id_7 : id_5] id_13 = -1;
  xor primCall (id_3, id_8, id_13, id_6, id_14, id_12, id_4);
  localparam id_14 = id_12;
  initial id_9 <= 1;
  module_0 modCall_1 (id_14);
  rtran id_15 (
      .id_0(id_7),
      .id_1(-1'd0),
      .id_2(""),
      .id_3(id_10),
      .id_4(1),
      .id_5(-1),
      .id_6(id_1),
      .id_7(1),
      .id_8(1 < 1 << id_8),
      .id_9(1'd0),
      .id_10(id_4),
      .id_11((id_0)),
      .id_12(id_1)
  );
  assign id_2 = -1;
  always id_0 <= 1;
  logic id_16;
  ;
  logic [7:0][-1 : -1][id_14] id_17;
  final deassign id_0;
endmodule
