18:33:18 DEBUG : Logs will be stored at '/home/soc/Documents/duc-k68/lab1/IDE.log'.
18:33:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/soc/Documents/duc-k68/lab1/temp_xsdb_launch_script.tcl
18:33:26 INFO  : Registering command handlers for Vitis TCF services
18:33:28 INFO  : Platform repository initialization has completed.
18:33:28 INFO  : XSCT server has started successfully.
18:33:29 INFO  : plnx-install-location is set to ''
18:33:29 INFO  : Successfully done setting XSCT server connection channel  
18:33:29 INFO  : Successfully done query RDI_DATADIR 
18:33:29 INFO  : Successfully done setting workspace for the tool. 
18:36:13 INFO  : Result from executing command 'getProjects': system_wrapper
18:36:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:36:14 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:36:15 INFO  : Platform 'system_wrapper' is added to custom repositories.
18:36:27 INFO  : Platform 'system_wrapper' is added to custom repositories.
18:37:31 INFO  : Result from executing command 'getProjects': system_wrapper
18:37:31 INFO  : Result from executing command 'getPlatforms': system_wrapper|/home/soc/Documents/duc-k68/lab1/system_wrapper/export/system_wrapper/system_wrapper.xpfm;xilinx_vck190_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:37:36 INFO  : Checking for BSP changes to sync application flags for project 'lab1'...
18:37:40 INFO  : Checking for BSP changes to sync application flags for project 'lab1'...
18:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:39:51 INFO  : 'jtag frequency' command is executed.
18:39:51 INFO  : Context for 'APU' is selected.
18:39:51 INFO  : System reset is completed.
18:39:54 INFO  : 'after 3000' command is executed.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : Hardware design and registers information is loaded from '/home/soc/Documents/duc-k68/lab1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : Sourcing of '/home/soc/Documents/duc-k68/lab1/lab1/_ide/psinit/ps7_init.tcl' is done.
18:39:55 INFO  : 'ps7_init' command is executed.
18:39:55 INFO  : 'ps7_post_config' command is executed.
18:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:55 INFO  : The application '/home/soc/Documents/duc-k68/lab1/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/soc/Documents/duc-k68/lab1/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/soc/Documents/duc-k68/lab1/lab1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/soc/Documents/duc-k68/lab1/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:55 INFO  : 'con' command is executed.
18:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:55 INFO  : Launch script is exported to file '/home/soc/Documents/duc-k68/lab1/lab1_system/_ide/scripts/debugger_lab1-default.tcl'
