Analysis & Synthesis report for CPU_6801
Sun Dec 06 15:22:12 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|wb_cpu01:inst|cpu01:cpu0|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ET3400_ROM:inst11|altsyncram:altsyncram_component|altsyncram_m071:auto_generated
 17. Source assignments for ET3400_RAM:inst16|altsyncram:altsyncram_component|altsyncram_r4d1:auto_generated
 18. Parameter Settings for User Entity Instance: CPUClock:inst3|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: ET3400_ROM:inst11|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: ET3400_RAM:inst16|altsyncram:altsyncram_component
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "wb_cpu01:inst|cpu01:cpu0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 06 15:22:12 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; CPU_6801                                        ;
; Top-level Entity Name              ; Main                                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,222                                           ;
;     Total combinational functions  ; 1,215                                           ;
;     Dedicated logic registers      ; 189                                             ;
; Total registers                    ; 189                                             ;
; Total pins                         ; 69                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 12,288                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Main               ; CPU_6801           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Block Design Naming                                              ; QuartusII          ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; System6801/cpu01/wb_cpu01.vhd    ; yes             ; User VHDL File                     ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd ;         ;
; System6801/cpu01/cpu01.vhd       ; yes             ; User VHDL File                     ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd    ;         ;
; CPUClock.v                       ; yes             ; User Wizard-Generated File         ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v                    ;         ;
; Main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf                      ;         ;
; ET3400_ROM.v                     ; yes             ; User Wizard-Generated File         ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v                  ;         ;
; AddressSelect.v                  ; yes             ; User Verilog HDL File              ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v               ;         ;
; dataEnable.v                     ; yes             ; User Verilog HDL File              ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/dataEnable.v                  ;         ;
; ET3400_RAM.v                     ; yes             ; User Wizard-Generated File         ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v                  ;         ;
; CPU_6801.mif                     ; yes             ; User Memory Initialization File    ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.mif                  ;         ;
; AddressableLatch.v               ; yes             ; User Verilog HDL File              ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v            ;         ;
; KeyboardDecoder.v                ; yes             ; User Verilog HDL File              ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v             ;         ;
; KeyboardEmulator.v               ; yes             ; User Verilog HDL File              ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardEmulator.v            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/cpuclock_altpll.v             ; yes             ; Auto-Generated Megafunction        ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_m071.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_m071.tdf        ;         ;
; db/altsyncram_r4d1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_r4d1.tdf        ;         ;
; 16ndmux.bdf                      ; yes             ; Megafunction                       ; f:/intelfpga/18.1/quartus/libraries/others/maxplus2/16ndmux.bdf                                 ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,222                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 1215                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 790                                                                                    ;
;     -- 3 input functions                    ; 304                                                                                    ;
;     -- <=2 input functions                  ; 121                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 1124                                                                                   ;
;     -- arithmetic mode                      ; 91                                                                                     ;
;                                             ;                                                                                        ;
; Total registers                             ; 189                                                                                    ;
;     -- Dedicated logic registers            ; 189                                                                                    ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 69                                                                                     ;
; Total memory bits                           ; 12288                                                                                  ;
;                                             ;                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; CPUClock:inst3|altpll:altpll_component|CPUClock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 209                                                                                    ;
; Total fan-out                               ; 5078                                                                                   ;
; Average fan-out                             ; 3.26                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                    ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+------------------+--------------+
; |Main                                     ; 1215 (15)           ; 189 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 69   ; 0            ; 0          ; |Main                                                                                  ; Main             ; work         ;
;    |16ndmux:inst30|                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|16ndmux:inst30                                                                   ; 16ndmux          ; work         ;
;    |AddressableLatch:inst21|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst21                                                          ; AddressableLatch ; work         ;
;    |AddressableLatch:inst22|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst22                                                          ; AddressableLatch ; work         ;
;    |AddressableLatch:inst23|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst23                                                          ; AddressableLatch ; work         ;
;    |AddressableLatch:inst24|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst24                                                          ; AddressableLatch ; work         ;
;    |AddressableLatch:inst25|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst25                                                          ; AddressableLatch ; work         ;
;    |AddressableLatch:inst26|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|AddressableLatch:inst26                                                          ; AddressableLatch ; work         ;
;    |CPUClock:inst3|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|CPUClock:inst3                                                                   ; CPUClock         ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|CPUClock:inst3|altpll:altpll_component                                           ; altpll           ; work         ;
;          |CPUClock_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|CPUClock:inst3|altpll:altpll_component|CPUClock_altpll:auto_generated            ; CPUClock_altpll  ; work         ;
;    |ET3400_RAM:inst16|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_RAM:inst16                                                                ; ET3400_RAM       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_RAM:inst16|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_r4d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_RAM:inst16|altsyncram:altsyncram_component|altsyncram_r4d1:auto_generated ; altsyncram_r4d1  ; work         ;
;    |ET3400_ROM:inst11|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_ROM:inst11                                                                ; ET3400_ROM       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_ROM:inst11|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_m071:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ET3400_ROM:inst11|altsyncram:altsyncram_component|altsyncram_m071:auto_generated ; altsyncram_m071  ; work         ;
;    |KeyboardDecoder:inst1|                ; 16 (16)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|KeyboardDecoder:inst1                                                            ; KeyboardDecoder  ; work         ;
;    |KeyboardEmulator:inst2|               ; 24 (24)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|KeyboardEmulator:inst2                                                           ; KeyboardEmulator ; work         ;
;    |memoryDecoder:inst12|                 ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|memoryDecoder:inst12                                                             ; memoryDecoder    ; work         ;
;    |wb_cpu01:inst|                        ; 1019 (0)            ; 169 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|wb_cpu01:inst                                                                    ; wb_cpu01         ; work         ;
;       |cpu01:cpu0|                        ; 1019 (1019)         ; 169 (169)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|wb_cpu01:inst|cpu01:cpu0                                                         ; cpu01            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; ET3400_RAM:inst16|altsyncram:altsyncram_component|altsyncram_r4d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096 ; None         ;
; ET3400_ROM:inst11|altsyncram:altsyncram_component|altsyncram_m071:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 8            ; --           ; --           ; 8192 ; CPU_6801.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |Main|CPUClock:inst3    ; CPUClock.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Main|ET3400_ROM:inst11 ; ET3400_ROM.v    ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Main|ET3400_RAM:inst16 ; ET3400_RAM.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|wb_cpu01:inst|cpu01:cpu0|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; AddressableLatch:inst23|Q[6]                        ; AddressableLatch:inst23|Q[6] ; yes                    ;
; AddressableLatch:inst23|Q[5]                        ; AddressableLatch:inst23|Q[5] ; yes                    ;
; AddressableLatch:inst23|Q[4]                        ; AddressableLatch:inst23|Q[4] ; yes                    ;
; AddressableLatch:inst23|Q[3]                        ; AddressableLatch:inst23|Q[3] ; yes                    ;
; AddressableLatch:inst23|Q[2]                        ; AddressableLatch:inst23|Q[2] ; yes                    ;
; AddressableLatch:inst23|Q[1]                        ; AddressableLatch:inst23|Q[1] ; yes                    ;
; AddressableLatch:inst23|Q[0]                        ; AddressableLatch:inst23|Q[0] ; yes                    ;
; AddressableLatch:inst23|Q[7]                        ; AddressableLatch:inst23|Q[7] ; yes                    ;
; AddressableLatch:inst22|Q[6]                        ; AddressableLatch:inst22|Q[6] ; yes                    ;
; AddressableLatch:inst22|Q[5]                        ; AddressableLatch:inst22|Q[5] ; yes                    ;
; AddressableLatch:inst22|Q[4]                        ; AddressableLatch:inst22|Q[4] ; yes                    ;
; AddressableLatch:inst22|Q[3]                        ; AddressableLatch:inst22|Q[3] ; yes                    ;
; AddressableLatch:inst22|Q[2]                        ; AddressableLatch:inst22|Q[2] ; yes                    ;
; AddressableLatch:inst22|Q[1]                        ; AddressableLatch:inst22|Q[1] ; yes                    ;
; AddressableLatch:inst22|Q[0]                        ; AddressableLatch:inst22|Q[0] ; yes                    ;
; AddressableLatch:inst22|Q[7]                        ; AddressableLatch:inst22|Q[7] ; yes                    ;
; AddressableLatch:inst21|Q[6]                        ; AddressableLatch:inst21|Q[6] ; yes                    ;
; AddressableLatch:inst21|Q[5]                        ; AddressableLatch:inst21|Q[5] ; yes                    ;
; AddressableLatch:inst21|Q[4]                        ; AddressableLatch:inst21|Q[4] ; yes                    ;
; AddressableLatch:inst21|Q[3]                        ; AddressableLatch:inst21|Q[3] ; yes                    ;
; AddressableLatch:inst21|Q[2]                        ; AddressableLatch:inst21|Q[2] ; yes                    ;
; AddressableLatch:inst21|Q[1]                        ; AddressableLatch:inst21|Q[1] ; yes                    ;
; AddressableLatch:inst21|Q[0]                        ; AddressableLatch:inst21|Q[0] ; yes                    ;
; AddressableLatch:inst21|Q[7]                        ; AddressableLatch:inst21|Q[7] ; yes                    ;
; AddressableLatch:inst25|Q[6]                        ; AddressableLatch:inst25|Q[6] ; yes                    ;
; AddressableLatch:inst25|Q[5]                        ; AddressableLatch:inst25|Q[5] ; yes                    ;
; AddressableLatch:inst25|Q[4]                        ; AddressableLatch:inst25|Q[4] ; yes                    ;
; AddressableLatch:inst25|Q[3]                        ; AddressableLatch:inst25|Q[3] ; yes                    ;
; AddressableLatch:inst25|Q[2]                        ; AddressableLatch:inst25|Q[2] ; yes                    ;
; AddressableLatch:inst25|Q[1]                        ; AddressableLatch:inst25|Q[1] ; yes                    ;
; AddressableLatch:inst25|Q[0]                        ; AddressableLatch:inst25|Q[0] ; yes                    ;
; AddressableLatch:inst25|Q[7]                        ; AddressableLatch:inst25|Q[7] ; yes                    ;
; AddressableLatch:inst24|Q[6]                        ; AddressableLatch:inst24|Q[6] ; yes                    ;
; AddressableLatch:inst24|Q[5]                        ; AddressableLatch:inst24|Q[5] ; yes                    ;
; AddressableLatch:inst24|Q[4]                        ; AddressableLatch:inst24|Q[4] ; yes                    ;
; AddressableLatch:inst24|Q[3]                        ; AddressableLatch:inst24|Q[3] ; yes                    ;
; AddressableLatch:inst24|Q[2]                        ; AddressableLatch:inst24|Q[2] ; yes                    ;
; AddressableLatch:inst24|Q[1]                        ; AddressableLatch:inst24|Q[1] ; yes                    ;
; AddressableLatch:inst24|Q[0]                        ; AddressableLatch:inst24|Q[0] ; yes                    ;
; AddressableLatch:inst24|Q[7]                        ; AddressableLatch:inst24|Q[7] ; yes                    ;
; AddressableLatch:inst26|Q[6]                        ; AddressableLatch:inst26|Q[6] ; yes                    ;
; AddressableLatch:inst26|Q[5]                        ; AddressableLatch:inst26|Q[5] ; yes                    ;
; AddressableLatch:inst26|Q[4]                        ; AddressableLatch:inst26|Q[4] ; yes                    ;
; AddressableLatch:inst26|Q[3]                        ; AddressableLatch:inst26|Q[3] ; yes                    ;
; AddressableLatch:inst26|Q[2]                        ; AddressableLatch:inst26|Q[2] ; yes                    ;
; AddressableLatch:inst26|Q[1]                        ; AddressableLatch:inst26|Q[1] ; yes                    ;
; AddressableLatch:inst26|Q[0]                        ; AddressableLatch:inst26|Q[0] ; yes                    ;
; AddressableLatch:inst26|Q[7]                        ; AddressableLatch:inst26|Q[7] ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-----------------------------------------------+------------------------------------------------------+
; Register name                                 ; Reason for Removal                                   ;
+-----------------------------------------------+------------------------------------------------------+
; KeyboardEmulator:inst2|Keyb_Row_O[6]          ; Stuck at VCC due to stuck port data_in               ;
; KeyboardDecoder:inst1|CurrentRowCount[0,1]    ; Stuck at GND due to stuck port data_in               ;
; wb_cpu01:inst|cpu01:cpu0|nmi_req              ; Stuck at GND due to stuck port data_in               ;
; KeyboardDecoder:inst1|Value[5]                ; Stuck at GND due to stuck port data_in               ;
; KeyboardDecoder:inst1|Keyb_Value[5]           ; Stuck at GND due to stuck port data_in               ;
; wb_cpu01:inst|cpu01:cpu0|iv[0]                ; Stuck at VCC due to stuck port data_in               ;
; wb_cpu01:inst|cpu01:cpu0|nmi_ack              ; Stuck at GND due to stuck port data_in               ;
; wb_cpu01:inst|cpu01:cpu0|iv[2]                ; Stuck at VCC due to stuck port data_in               ;
; KeyboardDecoder:inst1|CurrentRow[0]           ; Merged with KeyboardDecoder:inst1|CurrentRowCount[2] ;
; KeyboardDecoder:inst1|CycleCount[0]           ; Merged with KeyboardDecoder:inst1|CurrentRowCount[2] ;
; KeyboardDecoder:inst1|CurrentRow[1]           ; Merged with KeyboardDecoder:inst1|CycleCount[1]      ;
; wb_cpu01:inst|cpu01:cpu0|state.halt_state     ; Lost fanout                                          ;
; wb_cpu01:inst|cpu01:cpu0|state.int_mask_state ; Lost fanout                                          ;
; wb_cpu01:inst|cpu01:cpu0|state.error_state    ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 15        ;                                                      ;
+-----------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+----------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                            ;
+----------------------------------+---------------------------+-------------------------------------------------------------------+
; wb_cpu01:inst|cpu01:cpu0|nmi_req ; Stuck at GND              ; wb_cpu01:inst|cpu01:cpu0|iv[0], wb_cpu01:inst|cpu01:cpu0|nmi_ack, ;
;                                  ; due to stuck port data_in ; wb_cpu01:inst|cpu01:cpu0|iv[2]                                    ;
; KeyboardDecoder:inst1|Value[5]   ; Stuck at GND              ; KeyboardDecoder:inst1|Keyb_Value[5]                               ;
;                                  ; due to stuck port data_in ;                                                                   ;
+----------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Main|KeyboardDecoder:inst1|Value[3]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|accb[1]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|xreg[1]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|xreg[11]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Main|KeyboardEmulator:inst2|Keyb_Row_O[1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|acca[2]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|md[13]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|wb_cpu01:inst|cpu01:cpu0|md[7]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|KeyboardDecoder:inst1|Value[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|state            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|alu_ctrl.alu_and ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|alu_ctrl.alu_sec ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|state            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|DAT_I                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Main|DAT_I                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector9        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector42       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector30       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector37       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector12       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector144      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector150      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector56       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector17       ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector179      ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|wb_cpu01:inst|cpu01:cpu0|Selector168      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ET3400_ROM:inst11|altsyncram:altsyncram_component|altsyncram_m071:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ET3400_RAM:inst16|altsyncram:altsyncram_component|altsyncram_r4d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPUClock:inst3|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CPUClock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 12                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 12                         ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 6                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 4167                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; CPUClock_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ET3400_ROM:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; CPU_6801.mif         ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_m071      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ET3400_RAM:inst16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_r4d1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; CPUClock:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; ET3400_ROM:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; ET3400_RAM:inst16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_cpu01:inst|cpu01:cpu0"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 189                         ;
;     ENA               ; 63                          ;
;     SCLR              ; 10                          ;
;     plain             ; 116                         ;
; cycloneiii_lcell_comb ; 1220                        ;
;     arith             ; 91                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 74                          ;
;     normal            ; 1129                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 230                         ;
;         4 data inputs ; 790                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 18.10                       ;
; Average LUT depth     ; 10.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Dec 06 15:21:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6801 -c CPU_6801
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file system6801/ioport/ioport.vhd
    Info (12022): Found design unit 1: ioport-ioport_arch File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd Line: 46
    Info (12023): Found entity 1: ioport File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file system6801/ioport/wb_ioport.vhd
    Info (12022): Found design unit 1: wb_ioport-bhv_wb_ioport File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd Line: 60
    Info (12023): Found entity 1: wb_ioport File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file system6801/cpu01/wb_cpu01.vhd
    Info (12022): Found design unit 1: wb_cpu01-bhv_wb_cpu01 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd Line: 58
    Info (12023): Found entity 1: wb_cpu01 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file system6801/cpu01/cpu01.vhd
    Info (12022): Found design unit 1: cpu01-CPU_ARCH File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 90
    Info (12023): Found entity 1: cpu01 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file system6801/rams/wb_lpm_ram.vhd
    Info (12022): Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd Line: 62
    Info (12023): Found entity 1: wb_lpm_ram File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file system6801/rams/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-bhv_wb_ram File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd Line: 57
    Info (12023): Found entity 1: wb_ram File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file system6801/roms/wb_rom.vhd
    Info (12022): Found design unit 1: wb_rom-bhv_wb_rom File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd Line: 54
    Info (12023): Found entity 1: wb_rom File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd Line: 34
Info (12021): Found 3 design units, including 1 entities, in source file system6801/cyclone_devkit/wb_cyclone_cpu68.vhd
    Info (12022): Found design unit 1: my_local_pkg File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd Line: 49
    Info (12022): Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd Line: 133
    Info (12023): Found entity 1: wb_cyclone_cpu68 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file cpuclock.v
    Info (12023): Found entity 1: CPUClock File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: Main
Info (12021): Found 1 design units, including 1 entities, in source file et3400_rom.v
    Info (12023): Found entity 1: ET3400_ROM File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file addressselect.v
    Info (12023): Found entity 1: memoryDecoder File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dataenable.v
    Info (12023): Found entity 1: dataEnable File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/dataEnable.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file et3400_ram.v
    Info (12023): Found entity 1: ET3400_RAM File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file addressablelatch.v
    Info (12023): Found entity 1: AddressableLatch File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboarddecoder.v
    Info (12023): Found entity 1: KeyboardDecoder File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file keyboardemulator.v
    Info (12023): Found entity 1: KeyboardEmulator File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardEmulator.v Line: 3
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "KeyboardDecoder" for hierarchy "KeyboardDecoder:inst1"
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(19): truncated value with size 32 to match size of target (4) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 19
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(32): truncated value with size 32 to match size of target (6) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 32
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(36): truncated value with size 32 to match size of target (6) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 36
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(40): truncated value with size 32 to match size of target (6) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 40
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(44): truncated value with size 32 to match size of target (6) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 44
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(51): truncated value with size 32 to match size of target (4) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 51
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(52): truncated value with size 32 to match size of target (3) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 52
Warning (10230): Verilog HDL assignment warning at KeyboardDecoder.v(53): truncated value with size 32 to match size of target (2) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v Line: 53
Info (12128): Elaborating entity "CPUClock" for hierarchy "CPUClock:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "CPUClock:inst3|altpll:altpll_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v Line: 111
Info (12130): Elaborated megafunction instantiation "CPUClock:inst3|altpll:altpll_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v Line: 111
Info (12133): Instantiated megafunction "CPUClock:inst3|altpll:altpll_component" with the following parameter: File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "12"
    Info (12134): Parameter "clk2_phase_shift" = "4167"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CPUClock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cpuclock_altpll.v
    Info (12023): Found entity 1: CPUClock_altpll File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v Line: 30
Info (12128): Elaborating entity "CPUClock_altpll" for hierarchy "CPUClock:inst3|altpll:altpll_component|CPUClock_altpll:auto_generated" File: f:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "AddressableLatch" for hierarchy "AddressableLatch:inst23"
Warning (10240): Verilog HDL Always Construct warning at AddressableLatch.v(10): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[0]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[1]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[2]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[3]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[4]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[5]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[6]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (10041): Inferred latch for "Q[7]" at AddressableLatch.v(10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
Info (12128): Elaborating entity "memoryDecoder" for hierarchy "memoryDecoder:inst12"
Warning (10230): Verilog HDL assignment warning at AddressSelect.v(23): truncated value with size 16 to match size of target (10) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v Line: 23
Warning (10230): Verilog HDL assignment warning at AddressSelect.v(24): truncated value with size 16 to match size of target (9) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v Line: 24
Warning (10230): Verilog HDL assignment warning at AddressSelect.v(25): truncated value with size 16 to match size of target (7) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v Line: 25
Warning (10230): Verilog HDL assignment warning at AddressSelect.v(26): truncated value with size 16 to match size of target (4) File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v Line: 26
Info (12128): Elaborating entity "wb_cpu01" for hierarchy "wb_cpu01:inst"
Warning (10036): Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object "test_alu" assigned a value but never read File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object "test_cc" assigned a value but never read File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd Line: 89
Info (12128): Elaborating entity "cpu01" for hierarchy "wb_cpu01:inst|cpu01:cpu0" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd Line: 96
Info (12128): Elaborating entity "dataEnable" for hierarchy "dataEnable:inst14"
Info (12128): Elaborating entity "ET3400_ROM" for hierarchy "ET3400_ROM:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ET3400_ROM:inst11|altsyncram:altsyncram_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v Line: 83
Info (12130): Elaborated megafunction instantiation "ET3400_ROM:inst11|altsyncram:altsyncram_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v Line: 83
Info (12133): Instantiated megafunction "ET3400_ROM:inst11|altsyncram:altsyncram_component" with the following parameter: File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v Line: 83
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CPU_6801.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m071.tdf
    Info (12023): Found entity 1: altsyncram_m071 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_m071.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m071" for hierarchy "ET3400_ROM:inst11|altsyncram:altsyncram_component|altsyncram_m071:auto_generated" File: f:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ET3400_RAM" for hierarchy "ET3400_RAM:inst16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ET3400_RAM:inst16|altsyncram:altsyncram_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v Line: 87
Info (12130): Elaborated megafunction instantiation "ET3400_RAM:inst16|altsyncram:altsyncram_component" File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v Line: 87
Info (12133): Instantiated megafunction "ET3400_RAM:inst16|altsyncram:altsyncram_component" with the following parameter: File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4d1.tdf
    Info (12023): Found entity 1: altsyncram_r4d1 File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_r4d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r4d1" for hierarchy "ET3400_RAM:inst16|altsyncram:altsyncram_component|altsyncram_r4d1:auto_generated" File: f:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "KeyboardEmulator" for hierarchy "KeyboardEmulator:inst2"
Info (12128): Elaborating entity "16ndmux" for hierarchy "16ndmux:inst30"
Info (12130): Elaborated megafunction instantiation "16ndmux:inst30"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector25" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector26" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector27" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector28" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector29" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector30" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector31" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
    Warning (13048): Converted tri-state node feeding "wb_cpu01:inst|cpu01:cpu0|Selector32" into a selector File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 288
Warning (13012): Latch AddressableLatch:inst23|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst23|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst22|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst21|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst25|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst24|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[6] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[5] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[4] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[3] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[2] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[1] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[0] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13012): Latch AddressableLatch:inst26|Q[7] has unsafe behavior File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst|cpu01:cpu0|pc[8] File: F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd Line: 303
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 1308 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 1222 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Sun Dec 06 15:22:12 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


