library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity trifunc is
	port(
		clk: in std_logic;
		rst: in std_logic;
		t: in std_logic_vector(31 downto 0);
		sin, cos: out std_logic_vector(31 downto 0)
	);
end trifunc;

architecture bhv of trifunc is
	component add
		port(
			clk: in std_logic;
			dataa: in std_logic_vector(31 downto 0);
			datab: in std_logic_vector(31 downto 0);
			res: out std_logic_vector(31 downto 0);
		);
	end component;
	
	component mult7
		port(
			clk: in std_logic;
			dataa: in std_logic_vector(31 downto 0);
			datab: in std_logic_vector(31 downto 0);
			res: out std_logic_vector(31 downto 0);
		);
	end component;
begin
end bhv;