$comment
	File created using the following command:
		vcd file DecimalToBinary.msim.vcd -direction
$end
$date
	Mon Sep 09 18:42:46 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module DecimalToBinary_vlg_vec_tst $end
$var reg 1 ! d0 $end
$var reg 1 " d1 $end
$var reg 1 # d2 $end
$var reg 1 $ d3 $end
$var reg 1 % d4 $end
$var reg 1 & d5 $end
$var reg 1 ' d6 $end
$var reg 1 ( d7 $end
$var reg 1 ) d8 $end
$var reg 1 * d9 $end
$var reg 1 + d10 $end
$var reg 1 , d11 $end
$var wire 1 - b0 $end
$var wire 1 . b1 $end
$var wire 1 / b2 $end
$var wire 1 0 b3 $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 d0~input_o $end
$var wire 1 8 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 9 d11~input_o $end
$var wire 1 : d8~input_o $end
$var wire 1 ; d10~input_o $end
$var wire 1 < d9~input_o $end
$var wire 1 = inst6~combout $end
$var wire 1 > d6~input_o $end
$var wire 1 ? d5~input_o $end
$var wire 1 @ d7~input_o $end
$var wire 1 A d4~input_o $end
$var wire 1 B inst5~combout $end
$var wire 1 C d2~input_o $end
$var wire 1 D d3~input_o $end
$var wire 1 E inst4~combout $end
$var wire 1 F d1~input_o $end
$var wire 1 G inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
12
x3
14
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
$end
#20000
0!
1"
07
1F
1G
1-
#40000
1#
0"
1C
0F
0G
1E
1.
0-
#60000
1$
0#
1D
0C
1G
1-
#80000
1%
0$
1A
0D
0G
0E
1B
1/
0.
0-
#100000
1&
0%
1?
0A
1G
1-
#120000
1'
0&
1>
0?
0G
1E
1.
0-
#140000
1(
0'
1@
0>
1G
1-
#160000
1)
0(
1:
0@
0G
0E
0B
1=
10
0/
0.
0-
#180000
1*
0)
1<
0:
1G
1-
#200000
1+
0*
1;
0<
0G
1E
1.
0-
#220000
1,
0+
19
0;
1G
1-
#240000
0,
09
0G
0E
0=
00
0.
0-
#1000000
