ILA.v,verilog,xil_defaultlib,../../../../CCD231-debug-2021-01-26.srcs/sources_1/ip/ILA/sim/ILA.v,incdir="../../../../CCD231-debug-2021-01-26.srcs/sources_1/ip/ILA/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
