// Seed: 235142183
module module_0;
  always id_1 <= #1 1;
  wire id_2;
  wire id_3;
  id_4 :
  assert property (@(*) id_1 - 1 & 1) id_4 <= "";
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  final $display(id_2['b0]);
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2;
  wand id_1;
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_3 (
    output wor id_0,
    input  wor id_1,
    input  tri id_2
);
endmodule
module module_4 (
    input tri0 id_0,
    input tri id_1#(1),
    input tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input wor id_6,
    output tri id_7,
    input wire id_8
);
  assign id_5 = 1;
  always id_5 = id_8 - id_8;
  module_3 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
