HelpInfo,/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/html,fpgahelp.qhc,synerrmsg.mp,/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/bin/assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/59||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/61||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/63||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/65||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/67||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/69||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/71||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/73||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/75||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/77||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/79||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/81||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/83||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(85);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/85||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(87);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/87||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(89);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/89||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(91);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/91||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(93);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/93||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(95);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/95||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(97);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/97||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(99);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/99||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/101||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/103||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/105||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/107||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/109||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/111||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/113||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/115||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/117||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/119||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/121||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/123||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/125||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/127||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/129||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/131||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/133||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/135||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/137||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/139||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/141||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/143||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/145||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/147||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/149||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/151||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/153||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/155||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/157||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/159||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/161||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/163||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/165||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/167||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/169||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/171||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/173||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/175||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/177||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/179||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/181||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/183||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/185||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/187||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/189||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/191||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/193||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/195||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/197||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PCIe_EP_Demo.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/199||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||PCIe_EP_Demo.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/249||DWC_UpConv_AChannel.v(447);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v'/linenumber/447
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||PCIe_EP_Demo.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/250||DWC_UpConv_AChannel.v(451);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v'/linenumber/451
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||PCIe_EP_Demo.srr(251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/251||DWC_UpConv_AChannel.v(471);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v'/linenumber/471
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||PCIe_EP_Demo.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/292||CoreAXItoAHBL_AHBMasterCtrl.v(4390);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/4390
Implementation;Synthesis||CG1337||@W:Net CAXI4DMAIO1l is not declared.||PCIe_EP_Demo.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/321||coreaxi4dmacontroller_axi4_master_ctrl.v(7954);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7954
Implementation;Synthesis||CG203||@W:Decimal constant '4294967295' is too large as a 32-bit signed constant, and hence truncated to 32-bits. Use sized constant format to make it an unsigned constant.||PCIe_EP_Demo.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/463||PF_DDR3_SS.v(2596);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/2596
Implementation;Synthesis||CG203||@W:Decimal constant '4294967295' is too large as a 32-bit signed constant, and hence truncated to 32-bits. Use sized constant format to make it an unsigned constant.||PCIe_EP_Demo.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/501||PF_DDR4_SS.v(2658);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/2658
Implementation;Synthesis||CG1283||@W:Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value||PCIe_EP_Demo.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/517||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value||PCIe_EP_Demo.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/518||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/519||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/520||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/521||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/522||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/523||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/524||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/525||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/526||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/527||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/528||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/529||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/530||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/531||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/532||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/533||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/534||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/535||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/536||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/537||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/538||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/539||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/540||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/541||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/542||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/543||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/544||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/545||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/546||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/547||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/548||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/549||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/550||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value||PCIe_EP_Demo.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/551||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value||PCIe_EP_Demo.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/552||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/553||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/554||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/555||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/556||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/557||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/558||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/559||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/560||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/561||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/562||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/563||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/564||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/565||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/566||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/567||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/568||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/569||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/570||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/571||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/572||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/573||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/574||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/575||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/576||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/577||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/578||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/579||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/580||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/581||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/582||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/583||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/584||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/585||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/586||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/587||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/588||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/589||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/590||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/591||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/592||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/593||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/594||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/595||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/596||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/597||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/598||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/599||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/600||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/601||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/602||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/603||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/604||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/605||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/606||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/607||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/608||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/609||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/610||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/611||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/612||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/613||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/614||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/615||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG1283||@W:Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value||PCIe_EP_Demo.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/616||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/619||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/620||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/621||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/622||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/623||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/624||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/625||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/626||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/627||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/628||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/629||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/630||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/631||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/632||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/633||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/634||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/635||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/636||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/637||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/638||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/639||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/640||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/641||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/642||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/643||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/644||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/645||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/646||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/647||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/648||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/649||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/650||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/651||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/652||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/653||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/654||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/655||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/656||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/657||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/658||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/659||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/660||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/661||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/662||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/663||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/664||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/665||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/666||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/667||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/668||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/669||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/670||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/671||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/672||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/673||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/674||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/675||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/676||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/677||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/678||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/679||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/680||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/681||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/682||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER1_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/683||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER2_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/684||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER3_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/685||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER4_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/686||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER5_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/687||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER6_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/688||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter MASTER7_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/689||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/690||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/691||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/692||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/693||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/694||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/695||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/696||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/697||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/698||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/699||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/700||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/701||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/702||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/703||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/704||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/705||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/706||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/707||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/708||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/709||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/710||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/711||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/712||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/713||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/714||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/715||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/716||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/717||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_CLOCK_DOMAIN_CROSSING on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||PCIe_EP_Demo.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/718||AXI4_Interconnect.v(3882);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v'/linenumber/3882
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=3||PCIe_EP_Demo.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/1145||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/1149||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/1186||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/1208||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/175
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=2||PCIe_EP_Demo.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/1278||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(2978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/2978||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=10||PCIe_EP_Demo.srr(2979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/2979||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(2982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/2982||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3004||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=73||PCIe_EP_Demo.srr(3005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3005||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3008||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(3029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3029||SlvAxi4ProtConvWrite.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/153
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3031||SlvAxi4ProtConvWrite.v(556);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/556
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(3032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3032||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(3033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3033||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3034||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[13:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3056||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=14||PCIe_EP_Demo.srr(3057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3057||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3060||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[71:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3082||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=72||PCIe_EP_Demo.srr(3083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3083||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3086||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3103||SlvAxi4ProtConvRead.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/438
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=69||PCIe_EP_Demo.srr(3140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3140||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(3190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3190||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v'/linenumber/44
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=74||PCIe_EP_Demo.srr(3200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3200||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(3208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3208||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v'/linenumber/44
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=9||PCIe_EP_Demo.srr(3218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3218||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(3226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3226||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v'/linenumber/44
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=6||PCIe_EP_Demo.srr(3333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3333||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3583||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3584||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3585||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3586||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3587||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3588||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3589||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3590||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3591||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3592||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||PCIe_EP_Demo.srr(3593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3593||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3594||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3595||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3596||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||PCIe_EP_Demo.srr(3597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3597||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3598||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3599||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3600||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||PCIe_EP_Demo.srr(3601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3601||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3602||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3603||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3604||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||PCIe_EP_Demo.srr(3605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3605||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3606||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3607||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3608||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||PCIe_EP_Demo.srr(3609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3609||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3610||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3611||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3612||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_ARREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3613||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_ARREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3614||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_ARREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3615||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_ARREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3616||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_ARREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3617||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RID, as there is no assignment to it.||PCIe_EP_Demo.srr(3618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3618||CoreAxi4Interconnect.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/434
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3619||CoreAxi4Interconnect.v(435);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/435
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3620||CoreAxi4Interconnect.v(436);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/436
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RLAST, as there is no assignment to it.||PCIe_EP_Demo.srr(3621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3621||CoreAxi4Interconnect.v(437);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/437
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3622||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3623||CoreAxi4Interconnect.v(439);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/439
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RID, as there is no assignment to it.||PCIe_EP_Demo.srr(3624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3624||CoreAxi4Interconnect.v(442);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/442
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3625||CoreAxi4Interconnect.v(443);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/443
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3626||CoreAxi4Interconnect.v(444);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/444
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RLAST, as there is no assignment to it.||PCIe_EP_Demo.srr(3627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3627||CoreAxi4Interconnect.v(445);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/445
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3628||CoreAxi4Interconnect.v(446);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/446
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3629||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RID, as there is no assignment to it.||PCIe_EP_Demo.srr(3630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3630||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3631||CoreAxi4Interconnect.v(451);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/451
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3632||CoreAxi4Interconnect.v(452);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/452
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RLAST, as there is no assignment to it.||PCIe_EP_Demo.srr(3633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3633||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3634||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_RVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3635||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RID, as there is no assignment to it.||PCIe_EP_Demo.srr(3636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3636||CoreAxi4Interconnect.v(458);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/458
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3637||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3638||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RLAST, as there is no assignment to it.||PCIe_EP_Demo.srr(3639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3639||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3640||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_RVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3641||CoreAxi4Interconnect.v(463);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/463
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RID, as there is no assignment to it.||PCIe_EP_Demo.srr(3642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3642||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3643||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3644||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RLAST, as there is no assignment to it.||PCIe_EP_Demo.srr(3645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3645||CoreAxi4Interconnect.v(469);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/469
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3646||CoreAxi4Interconnect.v(470);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/470
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_RVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3647||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_HRDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3648||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_HREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3649||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_HRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3650||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_HRDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3651||CoreAxi4Interconnect.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/547
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_HREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3652||CoreAxi4Interconnect.v(549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/549
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_HRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3653||CoreAxi4Interconnect.v(550);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/550
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_HRDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3654||CoreAxi4Interconnect.v(563);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/563
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_HREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3655||CoreAxi4Interconnect.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/565
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_HRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3656||CoreAxi4Interconnect.v(566);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/566
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_HRDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3657||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_HREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3658||CoreAxi4Interconnect.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/581
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_HRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3659||CoreAxi4Interconnect.v(582);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/582
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_HRDATA, as there is no assignment to it.||PCIe_EP_Demo.srr(3660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3660||CoreAxi4Interconnect.v(595);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/595
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_HREADY, as there is no assignment to it.||PCIe_EP_Demo.srr(3661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3661||CoreAxi4Interconnect.v(597);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/597
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_HRESP, as there is no assignment to it.||PCIe_EP_Demo.srr(3662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3662||CoreAxi4Interconnect.v(598);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/598
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWID, as there is no assignment to it.||PCIe_EP_Demo.srr(3663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3663||CoreAxi4Interconnect.v(674);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/674
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWADDR, as there is no assignment to it.||PCIe_EP_Demo.srr(3664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3664||CoreAxi4Interconnect.v(675);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/675
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWLEN, as there is no assignment to it.||PCIe_EP_Demo.srr(3665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3665||CoreAxi4Interconnect.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/676
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWSIZE, as there is no assignment to it.||PCIe_EP_Demo.srr(3666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3666||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWBURST, as there is no assignment to it.||PCIe_EP_Demo.srr(3667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3667||CoreAxi4Interconnect.v(678);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/678
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWLOCK, as there is no assignment to it.||PCIe_EP_Demo.srr(3668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3668||CoreAxi4Interconnect.v(679);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/679
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWCACHE, as there is no assignment to it.||PCIe_EP_Demo.srr(3669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3669||CoreAxi4Interconnect.v(680);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/680
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWPROT, as there is no assignment to it.||PCIe_EP_Demo.srr(3670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3670||CoreAxi4Interconnect.v(681);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/681
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWREGION, as there is no assignment to it.||PCIe_EP_Demo.srr(3671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3671||CoreAxi4Interconnect.v(682);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/682
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWQOS, as there is no assignment to it.||PCIe_EP_Demo.srr(3672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3672||CoreAxi4Interconnect.v(683);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/683
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWUSER, as there is no assignment to it.||PCIe_EP_Demo.srr(3673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3673||CoreAxi4Interconnect.v(684);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/684
Implementation;Synthesis||CG360||@W:Removing wire SLAVE5_AWVALID, as there is no assignment to it.||PCIe_EP_Demo.srr(3674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3674||CoreAxi4Interconnect.v(685);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/685
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWID, as there is no assignment to it.||PCIe_EP_Demo.srr(3675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3675||CoreAxi4Interconnect.v(688);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/688
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWADDR, as there is no assignment to it.||PCIe_EP_Demo.srr(3676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3676||CoreAxi4Interconnect.v(689);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/689
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWLEN, as there is no assignment to it.||PCIe_EP_Demo.srr(3677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3677||CoreAxi4Interconnect.v(690);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/690
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWSIZE, as there is no assignment to it.||PCIe_EP_Demo.srr(3678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3678||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWBURST, as there is no assignment to it.||PCIe_EP_Demo.srr(3679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3679||CoreAxi4Interconnect.v(692);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/692
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWLOCK, as there is no assignment to it.||PCIe_EP_Demo.srr(3680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3680||CoreAxi4Interconnect.v(693);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/693
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWCACHE, as there is no assignment to it.||PCIe_EP_Demo.srr(3681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3681||CoreAxi4Interconnect.v(694);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/694
Implementation;Synthesis||CG360||@W:Removing wire SLAVE6_AWPROT, as there is no assignment to it.||PCIe_EP_Demo.srr(3682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3682||CoreAxi4Interconnect.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/695
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3686||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3687||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3688||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3689||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3690||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3691||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3692||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3693||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3694||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3695||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3696||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3697||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3698||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3699||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3700||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3701||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3702||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3703||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3704||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3705||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3706||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3707||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3708||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3709||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3710||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3711||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3712||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3713||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3714||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3715||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3716||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3717||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3718||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3719||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3720||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis||CL318||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3721||CoreAxi4Interconnect.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/434
Implementation;Synthesis||CL318||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3722||CoreAxi4Interconnect.v(435);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/435
Implementation;Synthesis||CL318||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3723||CoreAxi4Interconnect.v(436);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/436
Implementation;Synthesis||CL318||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3724||CoreAxi4Interconnect.v(437);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/437
Implementation;Synthesis||CL318||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3725||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3726||CoreAxi4Interconnect.v(439);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/439
Implementation;Synthesis||CL318||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3727||CoreAxi4Interconnect.v(442);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/442
Implementation;Synthesis||CL318||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3728||CoreAxi4Interconnect.v(443);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/443
Implementation;Synthesis||CL318||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3729||CoreAxi4Interconnect.v(444);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/444
Implementation;Synthesis||CL318||@W:*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3730||CoreAxi4Interconnect.v(445);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/445
Implementation;Synthesis||CL318||@W:*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3731||CoreAxi4Interconnect.v(446);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/446
Implementation;Synthesis||CL318||@W:*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3732||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CL318||@W:*Output MASTER5_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3733||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CL318||@W:*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3734||CoreAxi4Interconnect.v(451);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/451
Implementation;Synthesis||CL318||@W:*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3735||CoreAxi4Interconnect.v(452);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/452
Implementation;Synthesis||CL318||@W:*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3736||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CL318||@W:*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3737||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CL318||@W:*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3738||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CL318||@W:*Output MASTER6_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3739||CoreAxi4Interconnect.v(458);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/458
Implementation;Synthesis||CL318||@W:*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3740||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER6_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3741||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER6_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3742||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER6_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3743||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER6_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3744||CoreAxi4Interconnect.v(463);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/463
Implementation;Synthesis||CL318||@W:*Output MASTER7_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3745||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER7_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3746||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER7_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3747||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER7_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3748||CoreAxi4Interconnect.v(469);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/469
Implementation;Synthesis||CL318||@W:*Output MASTER7_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3749||CoreAxi4Interconnect.v(470);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/470
Implementation;Synthesis||CL318||@W:*Output MASTER7_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3750||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER3_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3751||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER3_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3752||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER3_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3753||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER4_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3754||CoreAxi4Interconnect.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/547
Implementation;Synthesis||CL318||@W:*Output MASTER4_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3755||CoreAxi4Interconnect.v(549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/549
Implementation;Synthesis||CL318||@W:*Output MASTER4_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3756||CoreAxi4Interconnect.v(550);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/550
Implementation;Synthesis||CL318||@W:*Output MASTER5_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3757||CoreAxi4Interconnect.v(563);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/563
Implementation;Synthesis||CL318||@W:*Output MASTER5_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3758||CoreAxi4Interconnect.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/565
Implementation;Synthesis||CL318||@W:*Output MASTER5_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3759||CoreAxi4Interconnect.v(566);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/566
Implementation;Synthesis||CL318||@W:*Output MASTER6_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3760||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CL318||@W:*Output MASTER6_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3761||CoreAxi4Interconnect.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/581
Implementation;Synthesis||CL318||@W:*Output MASTER6_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3762||CoreAxi4Interconnect.v(582);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/582
Implementation;Synthesis||CL318||@W:*Output MASTER7_HRDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3763||CoreAxi4Interconnect.v(595);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/595
Implementation;Synthesis||CL318||@W:*Output MASTER7_HREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3764||CoreAxi4Interconnect.v(597);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/597
Implementation;Synthesis||CL318||@W:*Output MASTER7_HRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3765||CoreAxi4Interconnect.v(598);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/598
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3766||CoreAxi4Interconnect.v(674);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/674
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3767||CoreAxi4Interconnect.v(675);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/675
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWLEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3768||CoreAxi4Interconnect.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/676
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWSIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3769||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWBURST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3770||CoreAxi4Interconnect.v(678);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/678
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWLOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3771||CoreAxi4Interconnect.v(679);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/679
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWCACHE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3772||CoreAxi4Interconnect.v(680);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/680
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWPROT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3773||CoreAxi4Interconnect.v(681);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/681
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWREGION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3774||CoreAxi4Interconnect.v(682);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/682
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWQOS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3775||CoreAxi4Interconnect.v(683);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/683
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3776||CoreAxi4Interconnect.v(684);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/684
Implementation;Synthesis||CL318||@W:*Output SLAVE5_AWVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3777||CoreAxi4Interconnect.v(685);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/685
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3778||CoreAxi4Interconnect.v(688);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/688
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3779||CoreAxi4Interconnect.v(689);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/689
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWLEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3780||CoreAxi4Interconnect.v(690);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/690
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWSIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3781||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWBURST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3782||CoreAxi4Interconnect.v(692);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/692
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWLOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3783||CoreAxi4Interconnect.v(693);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/693
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWCACHE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3784||CoreAxi4Interconnect.v(694);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/694
Implementation;Synthesis||CL318||@W:*Output SLAVE6_AWPROT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PCIe_EP_Demo.srr(3785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3785||CoreAxi4Interconnect.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/695
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||PCIe_EP_Demo.srr(3791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3791||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||PCIe_EP_Demo.srr(3825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3825||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||PCIe_EP_Demo.srr(3871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3871||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(3896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3896||CoreAXItoAHBL_AHBMasterCtrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(3897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3897||CoreAXItoAHBL_AHBMasterCtrl.v(288);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/288
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(3898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3898||CoreAXItoAHBL_AHBMasterCtrl.v(288);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/288
Implementation;Synthesis||CG775||@N: Component Core_AHBL_Core_AHBL_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||PCIe_EP_Demo.srr(3915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3915||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(3960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3960||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(3999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/3999||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||PCIe_EP_Demo.srr(4166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/4166||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[11:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5786||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=12||PCIe_EP_Demo.srr(5787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5787||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5790||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5810||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=37||PCIe_EP_Demo.srr(5811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5811||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5814||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(5828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5828||SlvAxi4ProtConvWrite.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/153
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5830||SlvAxi4ProtConvWrite.v(556);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/556
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5831||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5832||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5833||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[37:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5853||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=38||PCIe_EP_Demo.srr(5854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5854||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5857||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(5872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5872||SlvAxi4ProtConvRead.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/438
Implementation;Synthesis||CG775||@N: Component CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER not found in library "work" or "__hyper__lib__", but found in library COREAXI4DMACONTROLLER_LIB||PCIe_EP_Demo.srr(5931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5931||coreaxi4dmacontroller.v(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/10
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAOOOII[1:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(5933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5933||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1295);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1295
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOlOII[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5934||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOlOII[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5935||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of CAXI4DMAOlOII[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(5936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5936||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL271||@W:Pruning unused bits 3 to 2 of CAXI4DMAl11II[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(5985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5985||coreaxi4dmacontroller_buffer_descriptors.v(2226);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2226
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5986||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5987||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5988||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5989||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5990||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(5991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5991||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 4 of CAXI4DMAO1IOI[133:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(5992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/5992||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAO0Oll[0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6053||coreaxi4dmacontroller_fixed_priority_arbiter.v(364);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v'/linenumber/364
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAlIO0l, depth=4, width=64||PCIe_EP_Demo.srr(6063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6063||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/438
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAOlO0l, depth=4, width=88||PCIe_EP_Demo.srr(6064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6064||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/496
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAIIO0l, depth=4, width=13||PCIe_EP_Demo.srr(6065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6065||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(469);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/469
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 0||PCIe_EP_Demo.srr(6088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6088||coreaxi4dmacontroller_dma_arbiter.v(868);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/868
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri1RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6094||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri2RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6095||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri3RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6096||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri4RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6097||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri5RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6098||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri6RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6099||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri7RRA, as it has the load but no drivers.||PCIe_EP_Demo.srr(6100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6100||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAO1OOI[1:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6102||coreaxi4dmacontroller_dma_arbiter.v(1887);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/1887
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl00lI, depth=2, width=34||PCIe_EP_Demo.srr(6103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6103||coreaxi4dmacontroller_dma_arbiter.v(2151);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2151
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAI00lI, depth=2, width=56||PCIe_EP_Demo.srr(6104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6104||coreaxi4dmacontroller_dma_arbiter.v(2103);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2103
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAI00lI, depth=2, width=56||PCIe_EP_Demo.srr(6105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6105||coreaxi4dmacontroller_dma_arbiter.v(2103);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2103
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl00lI, depth=2, width=34||PCIe_EP_Demo.srr(6106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6106||coreaxi4dmacontroller_dma_arbiter.v(2151);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2151
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAlO10l. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6145||coreaxi4dmacontroller_rd_tran_queue.v(673);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v'/linenumber/673
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAlOl1l assign 0, register removed by optimization.||PCIe_EP_Demo.srr(6182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6182||coreaxi4dmacontroller_trans_ack.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v'/linenumber/1365
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 4 of CAXI4DMAOlIlI[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(6271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6271||coreaxi4dmacontroller_control_registers.v(225);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v'/linenumber/225
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAO110, depth=4, width=42||PCIe_EP_Demo.srr(6294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6294||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAIOIll, as it has the load but no drivers.||PCIe_EP_Demo.srr(6303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6303||coreaxi4dmacontroller_int_controller.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/231
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAlOIll, as it has the load but no drivers.||PCIe_EP_Demo.srr(6304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6304||coreaxi4dmacontroller_int_controller.v(242);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/242
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAl0Il. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6346||coreaxi4dmacontroller_axi4_master_ctrl.v(8102);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8102
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAI01I[3:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(6347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6347||coreaxi4dmacontroller_axi4_master_ctrl.v(10995);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10995
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAl1Il assign 0, register removed by optimization.||PCIe_EP_Demo.srr(6348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6348||coreaxi4dmacontroller_axi4_master_ctrl.v(8133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8133
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAlllI[3:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(6349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6349||coreaxi4dmacontroller_axi4_master_ctrl.v(7687);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7687
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAlOlI[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(6350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6350||coreaxi4dmacontroller_axi4_master_ctrl.v(7579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7579
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOO1I[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(6351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6351||coreaxi4dmacontroller_axi4_master_ctrl.v(10923);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10923
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAlO1I[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(6352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6352||coreaxi4dmacontroller_axi4_master_ctrl.v(10959);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10959
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of CAXI4DMAlOlI[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(6353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6353||coreaxi4dmacontroller_axi4_master_ctrl.v(7579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7579
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of CAXI4DMAlO1I[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(6354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6354||coreaxi4dmacontroller_axi4_master_ctrl.v(10959);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10959
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of CAXI4DMAOO1I[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(6355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6355||coreaxi4dmacontroller_axi4_master_ctrl.v(10923);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10923
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl100, depth=256, width=64||PCIe_EP_Demo.srr(6374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6374||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAOO10, depth=256, width=64||PCIe_EP_Demo.srr(6375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6375||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||CS101||@W:Index 2 is out of range for variable INTERRUPT||PCIe_EP_Demo.srr(6482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6482||coreaxi4dmacontroller.v(2832);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2832
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||PCIe_EP_Demo.srr(6483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6483||coreaxi4dmacontroller.v(2832);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2832
Implementation;Synthesis||CS101||@W:Index 3 is out of range for variable INTERRUPT||PCIe_EP_Demo.srr(6484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6484||coreaxi4dmacontroller.v(2840);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2840
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||PCIe_EP_Demo.srr(6485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6485||coreaxi4dmacontroller.v(2840);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2840
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAOOOOI, as it has the load but no drivers.||PCIe_EP_Demo.srr(6486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6486||coreaxi4dmacontroller.v(1633);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1633
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAIOOOI, as it has the load but no drivers.||PCIe_EP_Demo.srr(6487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6487||coreaxi4dmacontroller.v(1643);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1643
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAl11l, as it has the load but no drivers.||PCIe_EP_Demo.srr(6488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6488||coreaxi4dmacontroller.v(1728);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1728
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAI0OOI, as it has the load but no drivers.||PCIe_EP_Demo.srr(6489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6489||coreaxi4dmacontroller.v(1736);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1736
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAl0OOI, as it has the load but no drivers.||PCIe_EP_Demo.srr(6490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6490||coreaxi4dmacontroller.v(1739);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1739
Implementation;Synthesis||CS263||@W:Port-width mismatch for port TSTRB. The port definition is 8 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(6493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6493||CoreDMA_Controller.v(483);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.v'/linenumber/483
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||PCIe_EP_Demo.srr(6515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6515||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||PCIe_EP_Demo.srr(6516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6516||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(6519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6519||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6520||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(6533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6533||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(6544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6544||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6546||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6547||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6548||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6549||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6550||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6551||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6552||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6553||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6554||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||PCIe_EP_Demo.srr(6555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6555||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v'/linenumber/159
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(6574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6574||PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/25
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(6575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6575||PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/24
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(6592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6592||OSC_160MHz_OSC_160MHz_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CG133||@W:Object pcie_0_perst_out is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(6648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6648||g5_apblink_master.v(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v'/linenumber/45
Implementation;Synthesis||CG133||@W:Object pcie_1_perst_out is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(6649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6649||g5_apblink_master.v(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v'/linenumber/46
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6966||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6967||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6968||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6969||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6970||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6971||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6972||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6973||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6974||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6975||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6976||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6977||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6978||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6979||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6980||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6981||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6982||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6983||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6984||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6985||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6986||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6987||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6988||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6989||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6990||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6991||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6992||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6993||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6994||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6995||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6996||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6997||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6998||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(6999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/6999||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7000||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7001||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7002||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7003||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7004||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7005||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7006||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7007||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7008||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7009||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7010||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7011||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7012||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7013||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7015||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7017||PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7018||PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7019||PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7021||PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7023||PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7024||PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7025||PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7026||PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7028||PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7030||PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7031||PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7032||PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7033||PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7035||PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7037||PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7038||PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7039||PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7040||PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7042||PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7044||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7045||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7046||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7047||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7048||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7049||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7050||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7051||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7052||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7053||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7054||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7055||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7057||PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7059||PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7060||PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7062||PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7064||PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7065||PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7066||PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7067||PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7069||PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7071||PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7072||PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7073||PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7074||PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7076||PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7078||PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7079||PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7080||PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7081||PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7083||PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7085||PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7086||PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7087||PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7088||PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7090||PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7092||PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7093||PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7094||PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7095||PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7097||PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7099||PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v(63);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v'/linenumber/63
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7102||PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||PCIe_EP_Demo.srr(7103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7103||PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7107||PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7115||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/114
Implementation;Synthesis||CL134||@N: Found RAM outdly, depth=8, width=8||PCIe_EP_Demo.srr(7128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7128||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CL134||@N: Found RAM indly, depth=8, width=8||PCIe_EP_Demo.srr(7129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7129||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||PCIe_EP_Demo.srr(7155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7155||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||PCIe_EP_Demo.srr(7183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7183||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||PCIe_EP_Demo.srr(7184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7184||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||PCIe_EP_Demo.srr(7187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7187||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||PCIe_EP_Demo.srr(7188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7188||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(7190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7190||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7191||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(7192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7192||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7193||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(7194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7194||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7195||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(7196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7196||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||PCIe_EP_Demo.srr(7199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7199||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7204||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7205||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7206||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7207||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7208||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7209||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7210||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7211||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7267||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7268||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7269||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7270||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7271||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7272||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7273||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7274||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7275||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7276||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7277||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7278||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7279||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7280||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7281||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7282||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7283||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7284||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7285||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7286||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7287||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7288||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7289||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7290||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7291||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7292||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7293||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7294||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7295||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7296||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7297||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7298||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7299||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7300||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7301||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7302||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7303||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7304||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7305||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7306||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7307||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7308||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7309||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7310||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7311||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7312||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7313||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7314||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7315||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7316||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7317||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7318||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7319||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7320||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7321||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7322||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7323||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7324||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7325||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7326||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7327||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7328||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7329||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7330||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7331||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7332||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7333||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7334||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7376||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7377||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7378||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7379||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7380||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7381||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7382||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7383||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7384||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7385||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7386||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7387||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7388||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7389||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7390||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7391||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7392||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7393||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7396||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7397||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(7398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7398||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(7399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7399||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||PCIe_EP_Demo.srr(7423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7423||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||PCIe_EP_Demo.srr(7430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7430||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=3, width=64||PCIe_EP_Demo.srr(7468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7468||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[1].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(7477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7477||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7521||PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7528||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7529||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7530||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7538||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7543||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7548||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7553||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7558||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7559||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7560||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7566||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7569||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7572||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(7577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7577||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7582||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7583||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(7584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7584||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7593||PF_DDR3_SS_DDRPHY_BLK.v(15699);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15699
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7594||PF_DDR3_SS_DDRPHY_BLK.v(15700);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15700
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7595||PF_DDR3_SS_DDRPHY_BLK.v(15701);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15701
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7596||PF_DDR3_SS_DDRPHY_BLK.v(15702);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15702
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7597||PF_DDR3_SS_DDRPHY_BLK.v(15704);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15704
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7598||PF_DDR3_SS_DDRPHY_BLK.v(15705);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15705
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7599||PF_DDR3_SS_DDRPHY_BLK.v(15706);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15706
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7600||PF_DDR3_SS_DDRPHY_BLK.v(15707);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15707
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7601||PF_DDR3_SS_DDRPHY_BLK.v(15709);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15709
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7602||PF_DDR3_SS_DDRPHY_BLK.v(15710);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15710
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7603||PF_DDR3_SS_DDRPHY_BLK.v(15711);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15711
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7604||PF_DDR3_SS_DDRPHY_BLK.v(15712);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15712
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7605||PF_DDR3_SS_DDRPHY_BLK.v(15714);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15714
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7606||PF_DDR3_SS_DDRPHY_BLK.v(15715);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15715
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7607||PF_DDR3_SS_DDRPHY_BLK.v(15716);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15716
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(7608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7608||PF_DDR3_SS_DDRPHY_BLK.v(15717);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15717
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7871||PF_DDR3_SS.v(1471);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1471
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7872||PF_DDR3_SS.v(1511);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1511
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7873||PF_DDR3_SS.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1549
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7874||PF_DDR3_SS.v(1588);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1588
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7875||PF_DDR3_SS.v(1627);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1627
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7876||PF_DDR3_SS.v(1666);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1666
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7877||PF_DDR3_SS.v(1703);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1703
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7878||PF_DDR3_SS.v(1742);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1742
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(7879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/7879||PF_DDR3_SS.v(1781);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1781
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8169||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8172||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8175||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8178||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8181||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8184||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8187||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8190||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8193||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8196||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8199||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8202||PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8207||PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8255||PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8260||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8261||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8262||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8268||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8271||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8274||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8279||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8284||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8285||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8286||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8292||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8295||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8298||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PCIe_EP_Demo.srr(8303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8303||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8308||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8309||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||PCIe_EP_Demo.srr(8310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8310||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8315||PF_DDR4_SS_DDRPHY_BLK.v(15794);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15794
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8316||PF_DDR4_SS_DDRPHY_BLK.v(15795);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15795
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8317||PF_DDR4_SS_DDRPHY_BLK.v(15796);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15796
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8318||PF_DDR4_SS_DDRPHY_BLK.v(15797);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15797
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1515_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8319||PF_DDR4_SS_DDRPHY_BLK.v(15798);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15798
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1414_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8320||PF_DDR4_SS_DDRPHY_BLK.v(15799);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15799
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8321||PF_DDR4_SS_DDRPHY_BLK.v(15801);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15801
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8322||PF_DDR4_SS_DDRPHY_BLK.v(15802);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15802
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8323||PF_DDR4_SS_DDRPHY_BLK.v(15803);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15803
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8324||PF_DDR4_SS_DDRPHY_BLK.v(15804);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15804
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1515_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8325||PF_DDR4_SS_DDRPHY_BLK.v(15805);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15805
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1414_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8326||PF_DDR4_SS_DDRPHY_BLK.v(15806);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15806
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8327||PF_DDR4_SS_DDRPHY_BLK.v(15808);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15808
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8328||PF_DDR4_SS_DDRPHY_BLK.v(15809);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15809
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8329||PF_DDR4_SS_DDRPHY_BLK.v(15810);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15810
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8330||PF_DDR4_SS_DDRPHY_BLK.v(15811);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15811
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1515_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8331||PF_DDR4_SS_DDRPHY_BLK.v(15812);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15812
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1414_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8332||PF_DDR4_SS_DDRPHY_BLK.v(15813);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15813
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8333||PF_DDR4_SS_DDRPHY_BLK.v(15815);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15815
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8334||PF_DDR4_SS_DDRPHY_BLK.v(15816);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15816
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8335||PF_DDR4_SS_DDRPHY_BLK.v(15817);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15817
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8336||PF_DDR4_SS_DDRPHY_BLK.v(15818);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15818
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1515_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8337||PF_DDR4_SS_DDRPHY_BLK.v(15819);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15819
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1414_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8338||PF_DDR4_SS_DDRPHY_BLK.v(15820);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15820
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P0_22_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8339||PF_DDR4_SS_DDRPHY_BLK.v(15827);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15827
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P1_22_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8340||PF_DDR4_SS_DDRPHY_BLK.v(15829);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15829
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P2_22_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8341||PF_DDR4_SS_DDRPHY_BLK.v(15831);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15831
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P3_22_unconnected, as it has the load but no drivers.||PCIe_EP_Demo.srr(8342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8342||PF_DDR4_SS_DDRPHY_BLK.v(15833);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15833
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8603||PF_DDR4_SS.v(1514);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1514
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8604||PF_DDR4_SS.v(1554);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1554
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8605||PF_DDR4_SS.v(1592);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1592
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8606||PF_DDR4_SS.v(1631);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1631
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8607||PF_DDR4_SS.v(1670);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1670
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8608||PF_DDR4_SS.v(1709);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1709
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8609||PF_DDR4_SS.v(1746);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1746
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8610||PF_DDR4_SS.v(1785);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1785
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||PCIe_EP_Demo.srr(8611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8611||PF_DDR4_SS.v(1824);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1824
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8682||CoreAXI4SRAM_MAINCTRL.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/148
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8683||CoreAXI4SRAM_MAINCTRL.v(160);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AWADDR_slvif is unused.||PCIe_EP_Demo.srr(8684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8684||CoreAXI4SRAM_MAINCTRL.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input AWSIZE_slvif is unused.||PCIe_EP_Demo.srr(8685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8685||CoreAXI4SRAM_MAINCTRL.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input AWLEN_slvif is unused.||PCIe_EP_Demo.srr(8686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8686||CoreAXI4SRAM_MAINCTRL.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input ARBURST_slvif is unused.||PCIe_EP_Demo.srr(8687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8687||CoreAXI4SRAM_MAINCTRL.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input ARADDR_slvif is unused.||PCIe_EP_Demo.srr(8688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8688||CoreAXI4SRAM_MAINCTRL.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input ARBURST is unused.||PCIe_EP_Demo.srr(8689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8689||CoreAXI4SRAM_MAINCTRL.v(162);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input ARLEN is unused.||PCIe_EP_Demo.srr(8690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8690||CoreAXI4SRAM_MAINCTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input ARSIZE_slvif is unused.||PCIe_EP_Demo.srr(8691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8691||CoreAXI4SRAM_MAINCTRL.v(156);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AWCACHE is unused.||PCIe_EP_Demo.srr(8694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8694||CoreAXI4SRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input AWPROT is unused.||PCIe_EP_Demo.srr(8695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8695||CoreAXI4SRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input AWLOCK is unused.||PCIe_EP_Demo.srr(8696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8696||CoreAXI4SRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input ARCACHE is unused.||PCIe_EP_Demo.srr(8697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8697||CoreAXI4SRAM.v(166);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input ARPROT is unused.||PCIe_EP_Demo.srr(8698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8698||CoreAXI4SRAM.v(167);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input ARLOCK is unused.||PCIe_EP_Demo.srr(8699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8699||CoreAXI4SRAM.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v'/linenumber/168
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P0[16:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8714||PF_DDR4_SS_DDRPHY_BLK.v(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/233
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P1[16:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8715||PF_DDR4_SS_DDRPHY_BLK.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P2[16:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8716||PF_DDR4_SS_DDRPHY_BLK.v(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/235
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P3[16:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8717||PF_DDR4_SS_DDRPHY_BLK.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/236
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8718||PF_DDR4_SS_DDRPHY_BLK.v(280);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8719||PF_DDR4_SS_DDRPHY_BLK.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/281
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8720||PF_DDR4_SS_DDRPHY_BLK.v(282);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/282
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8721||PF_DDR4_SS_DDRPHY_BLK.v(283);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/283
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8722||PF_DDR4_SS_DDRPHY_BLK.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/299
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8723||PF_DDR4_SS_DDRPHY_BLK.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/300
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8724||PF_DDR4_SS_DDRPHY_BLK.v(301);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/301
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(8725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8725||PF_DDR4_SS_DDRPHY_BLK.v(302);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/302
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8726||PF_DDR4_SS_DDRPHY_BLK.v(15800);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15800
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8727||PF_DDR4_SS_DDRPHY_BLK.v(15807);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15807
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8728||PF_DDR4_SS_DDRPHY_BLK.v(15814);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15814
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8729||PF_DDR4_SS_DDRPHY_BLK.v(15821);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/15821
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8730||acg5.v(310);liberoaction://cross_probe/hdl/file/'/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8731||acg5.v(310);liberoaction://cross_probe/hdl/file/'/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8732||acg5.v(310);liberoaction://cross_probe/hdl/file/'/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(8733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8733||acg5.v(310);liberoaction://cross_probe/hdl/file/'/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/lib/generic/acg5.v'/linenumber/310
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_BG_PATTERN is unused.||PCIe_EP_Demo.srr(8734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8734||PF_DDR4_SS_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_CAPTURE is unused.||PCIe_EP_Demo.srr(8735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8735||PF_DDR4_SS_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_EN is unused.||PCIe_EP_Demo.srr(8736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8736||PF_DDR4_SS_DDRPHY_BLK.v(247);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/247
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_START is unused.||PCIe_EP_Demo.srr(8737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8737||PF_DDR4_SS_DDRPHY_BLK.v(248);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/248
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_TRN_COMMAND is unused.||PCIe_EP_Demo.srr(8738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8738||PF_DDR4_SS_DDRPHY_BLK.v(249);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input DFI_CTRLR_BUSY is unused.||PCIe_EP_Demo.srr(8739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8739||PF_DDR4_SS_DDRPHY_BLK.v(262);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/262
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PATTERN is unused.||PCIe_EP_Demo.srr(8740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8740||PF_DDR4_SS_DDRPHY_BLK.v(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/265
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PERIODIC is unused.||PCIe_EP_Demo.srr(8741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8741||PF_DDR4_SS_DDRPHY_BLK.v(266);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/266
Implementation;Synthesis||CL159||@N: Input DFI_PHYUPD_ACK is unused.||PCIe_EP_Demo.srr(8742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8742||PF_DDR4_SS_DDRPHY_BLK.v(271);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/271
Implementation;Synthesis||CL159||@N: Input CLK is unused.||PCIe_EP_Demo.srr(8747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8747||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||PCIe_EP_Demo.srr(8748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8748||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||PCIe_EP_Demo.srr(8763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8763||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||PCIe_EP_Demo.srr(8764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8764||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||PCIe_EP_Demo.srr(8779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8779||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||PCIe_EP_Demo.srr(8780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8780||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||PCIe_EP_Demo.srr(8787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8787||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||PCIe_EP_Demo.srr(8788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8788||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P0 is unused.||PCIe_EP_Demo.srr(8789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8789||CoreDDR_TIP_INT.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/653
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P1 is unused.||PCIe_EP_Demo.srr(8790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8790||CoreDDR_TIP_INT.v(654);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P2 is unused.||PCIe_EP_Demo.srr(8791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8791||CoreDDR_TIP_INT.v(655);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/655
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P3 is unused.||PCIe_EP_Demo.srr(8792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/8792||CoreDDR_TIP_INT.v(656);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/656
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(9400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9400||PF_DDR3_SS_DDRPHY_BLK.v(251);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/251
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||PCIe_EP_Demo.srr(9401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9401||PF_DDR3_SS_DDRPHY_BLK.v(252);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/252
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(9404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9404||PF_DDR3_SS_DDRPHY_BLK.v(15703);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15703
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(9405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9405||PF_DDR3_SS_DDRPHY_BLK.v(15708);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15708
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(9406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9406||PF_DDR3_SS_DDRPHY_BLK.v(15713);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15713
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(9407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9407||PF_DDR3_SS_DDRPHY_BLK.v(15718);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v'/linenumber/15718
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||PCIe_EP_Demo.srr(9458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9458||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||PCIe_EP_Demo.srr(9459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9459||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9474||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9475||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9476||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9477||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9478||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9479||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9480||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9481||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9482||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9501||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9502||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9503||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9515||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9516||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9517||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9518||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PCIe_EP_Demo.srr(9519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9519||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||PCIe_EP_Demo.srr(9528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9528||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||PCIe_EP_Demo.srr(9545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9545||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL177||@W:Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.||PCIe_EP_Demo.srr(9546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9546||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9551||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9579||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||PCIe_EP_Demo.srr(9580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9580||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||PCIe_EP_Demo.srr(9586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9586||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||PCIe_EP_Demo.srr(9594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9594||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||PCIe_EP_Demo.srr(9597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9597||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||PCIe_EP_Demo.srr(9603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9603||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||PCIe_EP_Demo.srr(9609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9609||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||PCIe_EP_Demo.srr(9615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9615||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||CL134||@N: Found RAM late, depth=8, width=1||PCIe_EP_Demo.srr(9653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9653||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL134||@N: Found RAM early, depth=8, width=1||PCIe_EP_Demo.srr(9654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9654||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9655||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9676||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9677||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PCIe_EP_Demo.srr(9680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9680||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9681||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||PCIe_EP_Demo.srr(9689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9689||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||PCIe_EP_Demo.srr(9691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9691||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||PCIe_EP_Demo.srr(9693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9693||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||PCIe_EP_Demo.srr(9695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9695||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||PCIe_EP_Demo.srr(9705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9705||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit wait_cnt[2] is always 0.||PCIe_EP_Demo.srr(9739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9739||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||PCIe_EP_Demo.srr(9740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/9740||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/206
Implementation;Synthesis||CL156||@W:*Input un1_nc568[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10361||PCIe_EP_PCIex4_0_PF_PCIE.v(5233);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/5233
Implementation;Synthesis||CL156||@W:*Input un1_nc579[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10362||PCIe_EP_PCIex4_0_PF_PCIE.v(5236);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/5236
Implementation;Synthesis||CL156||@W:*Input un1_nc590[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10363||PCIe_EP_PCIex4_0_PF_PCIE.v(5259);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/5259
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register lnk_m_cs.||PCIe_EP_Demo.srr(10370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10370||g5_apblink_master.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v'/linenumber/134
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine lnk_m_cs||PCIe_EP_Demo.srr(10393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10393||g5_apblink_master.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v'/linenumber/134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rdata_state.||PCIe_EP_Demo.srr(10448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10448||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register raddr_state.||PCIe_EP_Demo.srr(10455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10455||PATTERN_GEN_CHECKER.v(368);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wdata_state.||PCIe_EP_Demo.srr(10461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10461||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register waddr_state.||PCIe_EP_Demo.srr(10468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10468||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||PCIe_EP_Demo.srr(10485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10485||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||PCIe_EP_Demo.srr(10494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10494||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/119
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_state.||PCIe_EP_Demo.srr(10507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10507||CMD_CTRLR.v(125);liberoaction://cross_probe/hdl/file/'<project>/hdl/CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAI0OOI[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10546||coreaxi4dmacontroller.v(1736);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1736
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAl0OOI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10547||coreaxi4dmacontroller.v(1739);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1739
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAI11l to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10548||coreaxi4dmacontroller.v(2379);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2379
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAl11l[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10549||coreaxi4dmacontroller.v(1728);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1728
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAOOOOI[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10550||coreaxi4dmacontroller.v(1633);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1633
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAIOOOI[11:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10551||coreaxi4dmacontroller.v(1643);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1643
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAllII.||PCIe_EP_Demo.srr(10556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10556||coreaxi4dmacontroller_axi4_master_ctrl.v(8210);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8210
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAI0II.||PCIe_EP_Demo.srr(10568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10568||coreaxi4dmacontroller_axi4_master_ctrl.v(3977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/3977
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAIOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10588||coreaxi4dmacontroller_int_controller.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/231
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAlOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10589||coreaxi4dmacontroller_int_controller.v(242);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/242
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10598||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10614||coreaxi4dmacontroller_trans_ack.v(451);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v'/linenumber/451
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10622||coreaxi4dmacontroller_rd_tran_ctrl.v(585);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/585
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10637||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1641
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10656||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10665||coreaxi4dmacontroller_dma_arbiter.v(1540);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v'/linenumber/1540
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri1RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10671||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri2RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10672||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri3RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10673||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri4RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10674||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri5RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10675||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri6RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10676||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri7RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PCIe_EP_Demo.srr(10677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10677||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/../../../coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10684||coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v'/linenumber/481
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10697||coreaxi4dmacontroller_dscrptr_src_mux.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/733
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10707||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10716||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAll1II.||PCIe_EP_Demo.srr(10723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10723||coreaxi4dmacontroller_buffer_descriptors.v(3228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/3228
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAIO1II.||PCIe_EP_Demo.srr(10748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10748||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||CL189||@N: Register bit CAXI4DMAIO1OI[0] is always 0.||PCIe_EP_Demo.srr(10761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10761||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1223);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1223
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||PCIe_EP_Demo.srr(10762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10762||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(465);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/465
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||PCIe_EP_Demo.srr(10784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10784||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||PCIe_EP_Demo.srr(10795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10795||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_BID[3:0] is unused||PCIe_EP_Demo.srr(10878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10878||Axi4CrossBar.v(162);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v'/linenumber/162
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_RID[3:0] is unused||PCIe_EP_Demo.srr(10880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10880||Axi4CrossBar.v(184);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||PCIe_EP_Demo.srr(10941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10941||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||PCIe_EP_Demo.srr(10943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10943||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||PCIe_EP_Demo.srr(10945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10945||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||PCIe_EP_Demo.srr(10947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10947||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||PCIe_EP_Demo.srr(10949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10949||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||PCIe_EP_Demo.srr(10951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10951||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||PCIe_EP_Demo.srr(10953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10953||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||PCIe_EP_Demo.srr(10955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10955||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||PCIe_EP_Demo.srr(10957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10957||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||PCIe_EP_Demo.srr(10959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10959||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||PCIe_EP_Demo.srr(10961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10961||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||PCIe_EP_Demo.srr(10963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10963||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||PCIe_EP_Demo.srr(10965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10965||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||PCIe_EP_Demo.srr(10967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10967||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||PCIe_EP_Demo.srr(10969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10969||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||PCIe_EP_Demo.srr(10971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10971||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||PCIe_EP_Demo.srr(10973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/10973||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v'/linenumber/392
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||PCIe_EP_Demo.srr(11061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11061||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL247||@W:Input port bit 2 of MASTER_NUM[2:0] is unused||PCIe_EP_Demo.srr(11297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11297||RequestQual.v(32);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v'/linenumber/32
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11385||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.||PCIe_EP_Demo.srr(11386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11386||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.||PCIe_EP_Demo.srr(11387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11387||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.||PCIe_EP_Demo.srr(11388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11388||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11389||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||PCIe_EP_Demo.srr(11390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11390||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.||PCIe_EP_Demo.srr(11391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11391||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.||PCIe_EP_Demo.srr(11392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11392||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11393||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||PCIe_EP_Demo.srr(11394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11394||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||PCIe_EP_Demo.srr(11395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11395||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11396||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11397||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||PCIe_EP_Demo.srr(11398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11398||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||PCIe_EP_Demo.srr(11399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11399||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11400||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11401||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.||PCIe_EP_Demo.srr(11402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11402||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.||PCIe_EP_Demo.srr(11403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11403||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11404||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11405||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.||PCIe_EP_Demo.srr(11406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11406||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.||PCIe_EP_Demo.srr(11407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11407||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11408||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11409||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||PCIe_EP_Demo.srr(11410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11410||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||PCIe_EP_Demo.srr(11411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11411||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11412||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11413||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11414||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11415||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11416||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11417||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11418||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11419||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11420||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11421||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11422||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11423||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11424||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11425||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11426||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11427||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11428||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11429||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11430||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11431||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11432||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11433||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11434||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11435||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11436||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11437||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11438||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11439||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11440||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11441||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||PCIe_EP_Demo.srr(11442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11442||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||PCIe_EP_Demo.srr(11443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11443||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z20.||PCIe_EP_Demo.srr(11444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11444||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11445||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11446||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||PCIe_EP_Demo.srr(11447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11447||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11448||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11449||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11450||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11451||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11452||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z11.||PCIe_EP_Demo.srr(11453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11453||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11454||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||PCIe_EP_Demo.srr(11455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11455||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11456||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11502||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.||PCIe_EP_Demo.srr(11503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11503||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.||PCIe_EP_Demo.srr(11504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11504||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.||PCIe_EP_Demo.srr(11505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11505||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11506||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||PCIe_EP_Demo.srr(11507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11507||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.||PCIe_EP_Demo.srr(11508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11508||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.||PCIe_EP_Demo.srr(11509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11509||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11510||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||PCIe_EP_Demo.srr(11511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11511||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||PCIe_EP_Demo.srr(11512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11512||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11513||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11514||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||PCIe_EP_Demo.srr(11515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11515||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||PCIe_EP_Demo.srr(11516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11516||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11517||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11518||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.||PCIe_EP_Demo.srr(11519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11519||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.||PCIe_EP_Demo.srr(11520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11520||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11521||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11522||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.||PCIe_EP_Demo.srr(11523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11523||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.||PCIe_EP_Demo.srr(11524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11524||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11525||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11526||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||PCIe_EP_Demo.srr(11527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11527||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||PCIe_EP_Demo.srr(11528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11528||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11529||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11530||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11531||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11532||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11533||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11534||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11535||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11536||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11537||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11538||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11539||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11540||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11541||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11542||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11543||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11544||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11545||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11546||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11547||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11548||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11549||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11550||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11551||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11552||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11553||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11554||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11555||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11556||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11557||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11558||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||PCIe_EP_Demo.srr(11559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11559||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||PCIe_EP_Demo.srr(11560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11560||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z20.||PCIe_EP_Demo.srr(11561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11561||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11562||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11563||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||PCIe_EP_Demo.srr(11564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11564||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11565||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11566||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11567||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11568||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11569||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z11.||PCIe_EP_Demo.srr(11570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11570||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11571||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||PCIe_EP_Demo.srr(11572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11572||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11573||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||Z227||@W:Multiple set_clock_groups -name async, remove one set_clock_groups -name async||PCIe_EP_Demo.srr(11613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11613||synthesis.fdc(122);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/122
Implementation;Synthesis||Z227||@W:Multiple set_clock_groups -name async, remove one set_clock_groups -name async||PCIe_EP_Demo.srr(11614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11614||synthesis.fdc(122);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/122
Implementation;Synthesis||MF499||@W:Found issues with constraints. Check report file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_scck.rpt.||PCIe_EP_Demo.srr(11616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11616||null;null
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||PCIe_EP_Demo.srr(11617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11617||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/12
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||PCIe_EP_Demo.srr(11618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11618||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||PCIe_EP_Demo.srr(11619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11619||null;null
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||PCIe_EP_Demo.srr(11620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11620||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11630||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.||PCIe_EP_Demo.srr(11631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11631||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.||PCIe_EP_Demo.srr(11632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11632||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.||PCIe_EP_Demo.srr(11633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11633||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11634||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||PCIe_EP_Demo.srr(11635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11635||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.||PCIe_EP_Demo.srr(11636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11636||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.||PCIe_EP_Demo.srr(11637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11637||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11638||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||PCIe_EP_Demo.srr(11639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11639||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||PCIe_EP_Demo.srr(11640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11640||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11641||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11642||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||PCIe_EP_Demo.srr(11643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11643||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||PCIe_EP_Demo.srr(11644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11644||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11645||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11646||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.||PCIe_EP_Demo.srr(11647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11647||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.||PCIe_EP_Demo.srr(11648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11648||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11649||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11650||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.||PCIe_EP_Demo.srr(11651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11651||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.||PCIe_EP_Demo.srr(11652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11652||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11653||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11654||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||PCIe_EP_Demo.srr(11655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11655||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||PCIe_EP_Demo.srr(11656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11656||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.||PCIe_EP_Demo.srr(11657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11657||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11658||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11659||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11660||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11661||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11662||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11663||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11664||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11665||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||PCIe_EP_Demo.srr(11666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11666||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||PCIe_EP_Demo.srr(11667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11667||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16.||PCIe_EP_Demo.srr(11668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11668||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.||PCIe_EP_Demo.srr(11669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11669||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11670||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11671||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11672||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11673||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11674||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||PCIe_EP_Demo.srr(11675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11675||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11676||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11677||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11678||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11679||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.||PCIe_EP_Demo.srr(11680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11680||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.||PCIe_EP_Demo.srr(11681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11681||WDataController.v(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11682||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11683||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11684||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11685||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11686||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.||PCIe_EP_Demo.srr(11687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11687||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.||PCIe_EP_Demo.srr(11688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11688||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z20.||PCIe_EP_Demo.srr(11689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11689||RDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11690||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||PCIe_EP_Demo.srr(11691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11691||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||PCIe_EP_Demo.srr(11692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11692||ReadDataController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.||PCIe_EP_Demo.srr(11693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11693||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11694||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.||PCIe_EP_Demo.srr(11695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11695||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||PCIe_EP_Demo.srr(11696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11696||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.||PCIe_EP_Demo.srr(11697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11697||AddressController.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z11.||PCIe_EP_Demo.srr(11698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11698||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11699||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.||PCIe_EP_Demo.srr(11700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11700||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.||PCIe_EP_Demo.srr(11701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11701||MasterControl.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v'/linenumber/23
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_16 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11708||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11709||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11710||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11711||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11712||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11713||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_9 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11714||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_8 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11715||coreahblite_matrix4x16.v(3480);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3480
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_7 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11716||coreahblite_matrix4x16.v(3429);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3429
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_6 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11717||coreahblite_matrix4x16.v(3378);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3378
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_5 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11718||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_4 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11719||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_3 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11720||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_2 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11721||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11722||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi4dma_init_0.axi_read_state because it is equivalent to instance CoreDMA_IO_CTRL_0.axi4dma_init_0.rready_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11723||AXI4DMA_INIT.v(616);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI4DMA_INIT.v'/linenumber/616
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rvalid_o because it is equivalent to instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rlast_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11724||AXI_IO_CTRL.v(277);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI_IO_CTRL.v'/linenumber/277
Implementation;Synthesis||FX367||@W:Instance dll_inst_0 parameter type does not match module declaration.||PCIe_EP_Demo.srr(11725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11725||PF_DDR3_SS_DLL_0_PF_CCC.v(32);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v'/linenumber/32
Implementation;Synthesis||FX367||@W:Instance dll_inst_0 parameter type does not match module declaration.||PCIe_EP_Demo.srr(11726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11726||PF_DDR4_SS_DLL_0_PF_CCC.v(32);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v'/linenumber/32
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance PF_RESET_0.PF_RESET_0.dff_1 is being ignored due to limitations in architecture. ||PCIe_EP_Demo.srr(11727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11727||corereset_pf.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v'/linenumber/50
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance PF_RESET_0.PF_RESET_0.dff_0 is being ignored due to limitations in architecture. ||PCIe_EP_Demo.srr(11728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11728||corereset_pf.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v'/linenumber/38
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11729||CoreAXI4SRAM_MAINCTRL.v(1141);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11730||CoreAXI4SRAM_MAINCTRL.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11731||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.||PCIe_EP_Demo.srr(11732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11732||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.||PCIe_EP_Demo.srr(11733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11733||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.||PCIe_EP_Demo.srr(11734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11734||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||PCIe_EP_Demo.srr(11735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11735||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||PCIe_EP_Demo.srr(11736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11736||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.||PCIe_EP_Demo.srr(11737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11737||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.||PCIe_EP_Demo.srr(11738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11738||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.||PCIe_EP_Demo.srr(11739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11739||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.||PCIe_EP_Demo.srr(11740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11740||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.||PCIe_EP_Demo.srr(11741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11741||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_2.||PCIe_EP_Demo.srr(11742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11742||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.||PCIe_EP_Demo.srr(11743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11743||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.||PCIe_EP_Demo.srr(11744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11744||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.||PCIe_EP_Demo.srr(11745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11745||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.||PCIe_EP_Demo.srr(11746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11746||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.||PCIe_EP_Demo.srr(11747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11747||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.||PCIe_EP_Demo.srr(11748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11748||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.||PCIe_EP_Demo.srr(11749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11749||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_1.||PCIe_EP_Demo.srr(11750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11750||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.||PCIe_EP_Demo.srr(11751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11751||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.||PCIe_EP_Demo.srr(11752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11752||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.||PCIe_EP_Demo.srr(11753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11753||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.||PCIe_EP_Demo.srr(11754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11754||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.||PCIe_EP_Demo.srr(11755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11755||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.||PCIe_EP_Demo.srr(11756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11756||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.||PCIe_EP_Demo.srr(11757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11757||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_0.||PCIe_EP_Demo.srr(11758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11758||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11771||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11772||PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11773||PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance VREF_DIRECTION (in view: work.COREDDR_TIP_INT_Z187(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11774||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance VREF_MOVE (in view: work.COREDDR_TIP_INT_Z187(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11775||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P0_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11776||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P1_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11777||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P2_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11778||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P3_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11779||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P0_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11780||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P1_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11781||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P2_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11782||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P3_OUT is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11783||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11784||TIP_CTRL_BLK.v(788);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11785||TRN_CLK.v(583);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/583
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11786||PHY_SIG_MOD.v(622);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11787||PHY_SIG_MOD.v(622);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance gt_error (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11788||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11789||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance gt_error (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11790||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11791||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11792||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/206
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_re_s0 is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11793||APB_IF.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/244
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_we_s0 is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11794||APB_IF.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/244
Implementation;Synthesis||BN362||@N: Removing sequential instance visual_Start_current[2:0] (in view: work.APB_IF_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11795||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/206
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11796||TIP_CTRL_BLK.v(677);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11797||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11798||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11799||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11800||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11801||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11802||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11803||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_0_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11804||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.apb_data_out_tri_enable is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11805||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[0] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11806||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[1] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11807||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[2] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11808||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[3] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11809||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[4] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11810||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[5] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11811||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[6] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11812||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[7] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11813||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11814||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11815||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11816||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11817||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11818||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11819||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11820||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11821||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11822||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11823||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11824||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11825||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11826||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11827||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11828||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11829||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11830||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11831||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11832||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11833||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11834||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11835||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11836||dq_align_dqs_optimization.v(1608);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1608
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11837||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11838||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11839||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11840||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11841||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11842||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11843||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out[5:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11844||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11845||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11846||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11847||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11848||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11849||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11850||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11851||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11852||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11853||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11854||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11855||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11856||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11857||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11858||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11859||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11860||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11861||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11862||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11863||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11864||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11865||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11866||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11867||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11868||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11869||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11870||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11871||dq_align_dqs_optimization.v(1608);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1608
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11872||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11873||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11874||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11875||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11876||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11877||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11878||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out[5:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11879||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11880||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11881||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11882||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11883||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11884||WRLVL_BOT.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11885||WRLVL_BOT.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11886||WRLVL_BOT.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11887||WRLVL_BOT.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11888||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.apb_pause_int[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11889||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11890||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11891||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P0_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11892||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P1_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11893||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P2_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11894||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P3_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11895||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P0_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11896||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P1_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11897||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN362||@N: Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P2_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11898||register_bank.v(175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v'/linenumber/175
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR4_SS(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11899||PF_DDR4_SS.v(2906);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/2906
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11900||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11901||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN362||@N: Removing sequential instance sDat[5:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11902||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance holdDat[5:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11903||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11904||MasterConvertor.v(629);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/629
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11905||MasterConvertor.v(855);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/855
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11906||MasterConvertor.v(748);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/748
Implementation;Synthesis||BN362||@N: Removing sequential instance latARLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11907||SlvAxi4ProtConvRead.v(311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/311
Implementation;Synthesis||BN362||@N: Removing sequential instance latARPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11908||SlvAxi4ProtConvRead.v(311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/311
Implementation;Synthesis||BN362||@N: Removing sequential instance latARCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11909||SlvAxi4ProtConvRead.v(311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/311
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11910||FifoDualPort.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/285
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11911||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11912||FifoDualPort.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/128
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11913||FifoDualPort.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/128
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11914||FifoDualPort.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/128
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11915||FifoDualPort.v(285);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/285
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11916||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(11917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11917||FifoDualPort.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/128
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11920||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11921||SlaveConvertor.v(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/735
Implementation;Synthesis||BN115||@N: Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11922||CoreAxi4Interconnect.v(7493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/7493
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11923||FifoDualPort.v(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/367
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11924||FifoDualPort.v(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v'/linenumber/367
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAO001l is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11925||coreaxi4dmacontroller_wr_tran_ctrl.v(1805);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1805
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAl10ll is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11926||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1476);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1476
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIO1ll is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11927||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1512);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1512
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlIlll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAl0lll[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11928||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1034);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1034
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11929||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11930||PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11931||PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11932||TIP_CTRL_BLK.v(788);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11933||TRN_CLK.v(583);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v'/linenumber/583
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11934||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/206
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_re_s0 is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11935||APB_IF.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/244
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_we_s0 is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11936||APB_IF.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v'/linenumber/244
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11937||TIP_CTRL_BLK.v(677);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.apb_data_out_tri_enable is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11938||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11939||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11940||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11941||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11942||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11943||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11944||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11945||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11946||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11947||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11948||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11949||dq_align_dqs_optimization.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1549
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11950||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11951||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11952||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11953||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11954||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11955||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11956||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11957||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11958||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1532
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.apb_pause_int[0] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(11959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11959||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11960||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(11961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11961||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN115||@N: Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z129(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11962||CoreDDR_TIP_INT.v(887);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/887
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR3_SS(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11963||PF_DDR3_SS.v(2844);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/2844
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11964||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(11965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11965||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11966||MasterConvertor.v(629);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/629
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11967||MasterConvertor.v(855);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/855
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11968||MasterConvertor.v(748);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/748
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11969||MasterConvertor.v(629);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/629
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11970||MasterConvertor.v(855);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/855
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11971||MasterConvertor.v(748);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/748
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11972||MasterConvertor.v(629);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/629
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11973||MasterConvertor.v(855);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/855
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11974||MasterConvertor.v(748);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v'/linenumber/748
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11975||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11976||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11977||SlaveConvertor.v(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/735
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11978||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11979||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11980||SlaveConvertor.v(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/735
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11981||SlaveConvertor.v(510);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/510
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11982||SlaveConvertor.v(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v'/linenumber/735
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11983||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_2(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11984||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_2(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11985||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11986||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_3(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11987||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_3(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11988||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11989||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_6s_64s_1s_3(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11990||DERR_Slave.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v'/linenumber/101
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11991||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11992||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11993||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11994||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11995||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11996||DependenceChecker.v(169);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v'/linenumber/169
Implementation;Synthesis||BN115||@N: Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11997||TransactionController.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/207
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11998||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(11999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/11999||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(12000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12000||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(12001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12001||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12002||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12003||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12004||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12005||PF_DDR4_SS.v(1508);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/1508
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12006||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||BN117||@W:Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. ||PCIe_EP_Demo.srr(12007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12007||PF_DDR3_SS.v(1465);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/1465
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.reset_sync.level_sync_1bit_reset_sync.s1_arst on CLKINT  I_2 ||PCIe_EP_Demo.srr(12011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12011||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.reset_sync.level_sync_1bit_reset_sync.s1_arst on CLKINT  I_2 ||PCIe_EP_Demo.srr(12012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12012||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.reset_n_int_arst on CLKINT  I_4 ||PCIe_EP_Demo.srr(12013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12013||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.reset_n_int_arst on CLKINT  I_4 ||PCIe_EP_Demo.srr(12014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12014||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_RESET_0.PF_RESET_0.dff_1_arst on CLKINT  I_1 ||PCIe_EP_Demo.srr(12015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12015||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2 ||PCIe_EP_Demo.srr(12016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12016||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0.OUT2_HS_IO_CLK_0 on CLKINT  I_1 ||PCIe_EP_Demo.srr(12017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12017||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.CCC_0.OUT2_HS_IO_CLK_0 on CLKINT  I_1 ||PCIe_EP_Demo.srr(12018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12018||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270 on CLKINT  I_1 ||PCIe_EP_Demo.srr(12019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12019||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270 on CLKINT  I_1 ||PCIe_EP_Demo.srr(12020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12020||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS on CLKINT  I_1 ||PCIe_EP_Demo.srr(12021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12021||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS on CLKINT  I_1 ||PCIe_EP_Demo.srr(12022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12022||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS on CLKINT  I_1 ||PCIe_EP_Demo.srr(12023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12023||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS on CLKINT  I_1 ||PCIe_EP_Demo.srr(12024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12024||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90[0] on CLKINT  I_2 ||PCIe_EP_Demo.srr(12025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12025||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0] on CLKINT  I_2 ||PCIe_EP_Demo.srr(12026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12026||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90[0] on CLKINT  I_2 ||PCIe_EP_Demo.srr(12027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12027||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0] on CLKINT  I_2 ||PCIe_EP_Demo.srr(12028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12028||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PCIe_EP_0.PCIex4_0.PCIE_COMMON_AXI_CLK_OUT_net on CLKINT  I_1 ||PCIe_EP_Demo.srr(12029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12029||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR3_SS_0.CCC_0.OUT3_HS_IO_CLK_0 on CLKINT  I_2 ||PCIe_EP_Demo.srr(12030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12030||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0.OUT3_HS_IO_CLK_0 on CLKINT  I_2 ||PCIe_EP_Demo.srr(12031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12031||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=8 on compile point AXItoAPB ||PCIe_EP_Demo.srr(12032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12032||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=24 on compile point CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 ||PCIe_EP_Demo.srr(12033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12033||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point CoreDMA_IO_CTRL ||PCIe_EP_Demo.srr(12034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12034||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=35 on compile point C1_axi_if_Z76 ||PCIe_EP_Demo.srr(12035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12035||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=19 on compile point PF_DDR3_SS ||PCIe_EP_Demo.srr(12036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12036||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=35 on compile point C0_axi_if_Z137 ||PCIe_EP_Demo.srr(12037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12037||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=19 on compile point PF_DDR4_SS ||PCIe_EP_Demo.srr(12038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12038||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist PCIe_EP_Demo ||PCIe_EP_Demo.srr(12039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12039||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12153||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12154||PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12155||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12156||PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock which controls 26 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12157||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR4_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12158||PF_DDR4_SS_CCC_0_PF_CCC.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 12195 sequential elements including AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.genblk1\.rsync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12159||ResetSycnc.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v'/linenumber/44
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12160||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12161||PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12162||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12163||PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock which controls 26 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12164||PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12165||PF_DDR3_SS_CCC_0_PF_CCC.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR3_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||PCIe_EP_Demo.srr(12166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12166||PF_DDR3_SS_CCC_0_PF_CCC.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_0 to RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0||PCIe_EP_Demo.srr(12168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12168||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_0 to RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0||PCIe_EP_Demo.srr(12169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12169||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN||PCIe_EP_Demo.srr(12170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12170||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN||PCIe_EP_Demo.srr(12171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12171||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||PCIe_EP_Demo.srr(12172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12172||null;null
Implementation;Synthesis||Z227||@W:Multiple set_clock_groups -name async, remove one set_clock_groups -name async||PCIe_EP_Demo.srr(12173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12173||synthesis.fdc(123);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/123
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12195||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12202||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12209||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12216||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12223||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_5(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12230||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12237||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12244||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_4(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12251||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12258||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_4(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12265||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12272||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12279||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_10(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12286||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12293||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12300||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12307||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_6(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12314||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12321||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12328||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_8(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12335||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_4(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12342||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_8(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12349||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_11(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12356||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12363||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12368||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12373||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_7(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12380||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_6(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12387||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12394||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_7(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12401||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_3(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12408||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_9(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12415||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_5(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12422||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_13(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12429||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_12(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12436||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_4(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12443||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_10(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12450||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12457||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_5(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12464||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12471||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_5(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12478||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12565||AXI4DMA_INIT.v(456);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12577||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12584||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12591||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12598||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12605||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12612||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_0(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12619||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12626||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12633||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_4(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12640||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12645||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12650||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12690||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12695||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12700||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12727||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12842||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12849||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12856||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(12868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/12868||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_cck.rpt" .||PCIe_EP_Demo.srr(13866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13866||null;null
Implementation;Synthesis||Z227||@W:Multiple set_clock_groups -name async, remove one set_clock_groups -name async||PCIe_EP_Demo.srr(13919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13919||synthesis.fdc(123);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/123
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||PCIe_EP_Demo.srr(13920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13920||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.AXItoAPB(verilog) ||PCIe_EP_Demo.srr(13922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13922||AXItoAPB.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXItoAPB/AXItoAPB.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog) ||PCIe_EP_Demo.srr(13923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13923||coreaxi4dmacontroller.v(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/10
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.CoreDMA_IO_CTRL(verilog) ||PCIe_EP_Demo.srr(13924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13924||CoreDMA_IO_CTRL.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) ||PCIe_EP_Demo.srr(13925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13925||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) ||PCIe_EP_Demo.srr(13926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13926||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.PF_DDR3_SS(verilog) ||PCIe_EP_Demo.srr(13927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13927||PF_DDR3_SS.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/123
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog) ||PCIe_EP_Demo.srr(13928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13928||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog) ||PCIe_EP_Demo.srr(13929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13929||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.PF_DDR4_SS(verilog) ||PCIe_EP_Demo.srr(13930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13930||PF_DDR4_SS.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/138
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.CoreDMA_IO_CTRL(verilog) because ||PCIe_EP_Demo.srr(13941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13941||CoreDMA_IO_CTRL.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13947||CoreAxi4Interconnect.v(2207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2207
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13948||CoreAxi4Interconnect.v(2199);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2199
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13949||CoreAxi4Interconnect.v(2191);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2191
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13950||CoreAxi4Interconnect.v(2183);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2183
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13951||CoreAxi4Interconnect.v(2175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2175
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13952||CoreAxi4Interconnect.v(2167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2167
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13953||CoreAxi4Interconnect.v(2159);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2159
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13954||CoreAxi4Interconnect.v(2151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2151
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13955||CoreAxi4Interconnect.v(2143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2143
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(13956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13956||CoreAxi4Interconnect.v(2135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(13978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13978||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(13985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13985||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(13992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13992||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(13999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/13999||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.CoreDMA_IO_CTRL(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14006||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14007||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14008||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14009||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14010||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14011||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14012||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14013||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14014||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14015||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14016||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14017||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14018||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14019||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14020||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14021||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14022||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14023||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14024||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14051||AXI4DMA_INIT.v(456);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count2[31:0] ||PCIe_EP_Demo.srr(14057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14057||AXI_IO_CTRL.v(459);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI_IO_CTRL.v'/linenumber/459
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count1[31:0] ||PCIe_EP_Demo.srr(14058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14058||AXI_IO_CTRL.v(417);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI_IO_CTRL.v'/linenumber/417
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance dma0_data_cnt[23:0] ||PCIe_EP_Demo.srr(14059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14059||AXI_IO_CTRL.v(401);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI_IO_CTRL.v'/linenumber/401
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') pcie_dma0_end (in view: work.axi_io_ctrl(verilog))||PCIe_EP_Demo.srr(14060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14060||AXI_IO_CTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>/hdl/AXI_IO_CTRL.v'/linenumber/161
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14067||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14074||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14081||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14088||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14095||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14096||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14097||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14098||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14099||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14100||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14101||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14102||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14103||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14104||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14105||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14110||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance currentAddrW[15:0] ||PCIe_EP_Demo.srr(14111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14111||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numTrans[7:0] ||PCIe_EP_Demo.srr(14112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14112||SlvAxi4ProtConvWrite.v(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/357
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance countResp[7:0] ||PCIe_EP_Demo.srr(14113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14113||SlvAxi4ProtConvWrite.v(770);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/770
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[35:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14114||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14119||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance newAddrRd[15:0] ||PCIe_EP_Demo.srr(14120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14120||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numTransRd[7:0] ||PCIe_EP_Demo.srr(14121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14121||SlvAxi4ProtConvRead.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/231
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog) instance numCombRd[7:0] ||PCIe_EP_Demo.srr(14122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14122||SlvAxi4ProtConvRead.v(508);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/508
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[7:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14123||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_state[14] (in view: work.cmd_ctrlr(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(14158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14158||CMD_CTRLR.v(125);liberoaction://cross_probe/hdl/file/'<project>/hdl/CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmd_ctrlr(verilog) instance ram_addr_reg[12:0] ||PCIe_EP_Demo.srr(14159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14159||CMD_CTRLR.v(125);liberoaction://cross_probe/hdl/file/'<project>/hdl/CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||MO231||@N: Found counter in view:work.Core_UART_Core_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||PCIe_EP_Demo.srr(14160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14160||Clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO160||@W:Register bit xmit_state[4] (in view view:work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14169||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/119
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_parity (in view: work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14170||Tx_async.v(339);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v'/linenumber/339
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14177||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14184||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14191||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14203||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance waddr_ram[8:0] ||PCIe_EP_Demo.srr(14204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14204||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rdburst_cnt[16:0] ||PCIe_EP_Demo.srr(14205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14205||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdburst_cnt[16:0] ||PCIe_EP_Demo.srr(14206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14206||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rburst_cnt[16:0] ||PCIe_EP_Demo.srr(14207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14207||PATTERN_GEN_CHECKER.v(368);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wburst_cnt[16:0] ||PCIe_EP_Demo.srr(14208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14208||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdata_cnt[7:0] ||PCIe_EP_Demo.srr(14209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14209||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_1 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14210||PATTERN_GEN_CHECKER.v(507);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_2 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14211||PATTERN_GEN_CHECKER.v(507);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_3 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14212||PATTERN_GEN_CHECKER.v(507);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_0 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14213||PATTERN_GEN_CHECKER.v(507);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') waddr_state21 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14214||PATTERN_GEN_CHECKER.v(193);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/193
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_init_done_o11 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14215||PATTERN_GEN_CHECKER.v(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/274
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') raddr_state18 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14216||PATTERN_GEN_CHECKER.v(406);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/406
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_test_done_o16 (in view: work.pattern_gen_checker(verilog))||PCIe_EP_Demo.srr(14217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14217||PATTERN_GEN_CHECKER.v(498);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/498
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14221||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14222||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14223||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14224||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14225||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14226||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14227||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14228||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_SD_0.pattern_gen_checker_0.rdata_int_u[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14235||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_SD_0.pattern_gen_checker_0.rdata_int_l[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14236||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[15] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14246||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[14] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14247||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[13] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14248||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[12] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14249||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.newAddrRd[11] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14250||SlvAxi4ProtConvRead.v(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/258
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[15] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14251||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[14] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14252||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[13] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14253||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[12] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14254||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currentAddrW[11] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14255||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_SD_0.pattern_gen_checker_0.wdata_int_l[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14256||PATTERN_GEN_CHECKER.v(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_SD_0.pattern_gen_checker_0.wdata_int_u[32] (in view: work.CoreDMA_IO_CTRL(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14257||PATTERN_GEN_CHECKER.v(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/310
Implementation;Synthesis||FX271||@N: Replicating instance UART_SD_0.pattern_gen_checker_0.un1_wdata_state_5_i (in view: work.CoreDMA_IO_CTRL(verilog)) with 62 loads 3 times to improve timing.||PCIe_EP_Demo.srr(14268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14268||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||FX271||@N: Replicating instance UART_SD_0.pattern_gen_checker_0.un1_wdata_o25 (in view: work.CoreDMA_IO_CTRL(verilog)) with 126 loads 3 times to improve timing.||PCIe_EP_Demo.srr(14269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14269||PATTERN_GEN_CHECKER.v(252);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/252
Implementation;Synthesis||FX271||@N: Replicating instance UART_SD_0.pattern_gen_checker_0.un11_i (in view: work.CoreDMA_IO_CTRL(verilog)) with 62 loads 3 times to improve timing.||PCIe_EP_Demo.srr(14270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14270||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>/hdl/PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.PF_DDR3_SS(verilog) because ||PCIe_EP_Demo.srr(14300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14300||PF_DDR3_SS.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v'/linenumber/123
Implementation;Synthesis||FX107||@W:RAM DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.PF_DDR3_SS(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14318||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.PF_DDR3_SS(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14320||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14321||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14322||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14323||CoreDDR_TIP_INT.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_0(verilog) instance dly_cnt[4:0] ||PCIe_EP_Demo.srr(14452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14452||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_0(verilog) instance transition_check_counter[9:0] ||PCIe_EP_Demo.srr(14453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14453||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_0(verilog) instance vcophsel_bclk[6:0] ||PCIe_EP_Demo.srr(14454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14454||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_0(verilog) instance tap_count_cmd[7:0] ||PCIe_EP_Demo.srr(14486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14486||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_0(verilog) instance dly_cnt[9:0] ||PCIe_EP_Demo.srr(14487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14487||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_0(verilog) instance tap_count_refclk[7:0] ||PCIe_EP_Demo.srr(14488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14488||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14489||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14490||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR3_SS(verilog) instance tap_count_dqsw[7:0] ||PCIe_EP_Demo.srr(14491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14491||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR3_SS(verilog) instance tap_count_dqsw270[7:0] ||PCIe_EP_Demo.srr(14492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14492||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR3_SS(verilog) instance tap_offset_move_count[7:0] ||PCIe_EP_Demo.srr(14493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14493||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT_PF_DDR3_SS(verilog) instance tap_count[6:0] ||PCIe_EP_Demo.srr(14513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14513||WRLVL_BOT.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.IOG_IF_2s_18s_0_1_0(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] ||PCIe_EP_Demo.srr(14514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14514||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.csr_reg[1] (in view view:work.IOG_IF_2s_18s_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14515||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.csr_reg[0] (in view view:work.IOG_IF_2s_18s_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14516||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.apb_iog_on (in view view:work.IOG_IF_2s_18s_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14517||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[7] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(14518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14518||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.oor_detected (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(14519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14519||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.reset_wr_regs (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(14520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14520||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[2] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14521||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[3] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14522||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[4] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14523||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[5] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14524||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[6] (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14525||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[0] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14526||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[3] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14527||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[2] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14528||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14529||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14530||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14531||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14532||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14533||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14534||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14535||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14536||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14537||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14538||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14539||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14540||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14541||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14542||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14543||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14544||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14545||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14546||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14547||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14548||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14549||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14550||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14551||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14552||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14553||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14554||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14555||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14556||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN115||@N: Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14557||APB_IOG_CTRL_SM.v(411);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/411
Implementation;Synthesis||MO160||@W:Register bit visual_trn_compl_current[0] (in view view:work.TRN_COMPLETE_Z126_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14570||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14571||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN362||@N: Removing sequential instance visual_trn_compl_current[7] (in view: work.TRN_COMPLETE_Z126_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14572||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(14582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14582||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MO129||@W:Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(14583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14583||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[0] (in view: work.ddr4_vref_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14584||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[1] (in view: work.ddr4_vref_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14585||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[3] (in view: work.ddr4_vref_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14586||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[5] (in view: work.ddr4_vref_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14587||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MO231||@N: Found counter in view:work.write_callibrator_Z127_0(verilog) instance write_counter[7:0] ||PCIe_EP_Demo.srr(14604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14604||write_callibrator.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/449
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_0 (in view: work.write_callibrator_Z127_0(verilog))||PCIe_EP_Demo.srr(14605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14605||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_1 (in view: work.write_callibrator_Z127_0(verilog))||PCIe_EP_Demo.srr(14606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14606||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_2 (in view: work.write_callibrator_Z127_0(verilog))||PCIe_EP_Demo.srr(14607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14607||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_3 (in view: work.write_callibrator_Z127_0(verilog))||PCIe_EP_Demo.srr(14608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14608||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator_0(verilog) instance timeout_counter[22:0] ||PCIe_EP_Demo.srr(14609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14609||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||BN362||@N: Removing sequential instance LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14613||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance LEVELLING.TRN_COMPLETE.visual_trn_compl_current[8] (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14614||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN362||@N: Removing sequential instance DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.out_of_range_reg[9] (in view: work.PF_DDR3_SS(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(14618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14618||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14619||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14620||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[7] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14621||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[6] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14622||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[5] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14623||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[4] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14624||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14625||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14626||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[16] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14627||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14628||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14629||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14630||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14631||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14632||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[9] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14633||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[7] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14634||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14635||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14636||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14637||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14638||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14639||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[13] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14640||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14641||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14642||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[16] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14643||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[15] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14644||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[14] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14645||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_MOVE because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.current_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14646||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14647||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14648||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14649||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14650||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[119] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[115]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14663||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[116] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[112]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14664||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[7] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14665||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[23] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14666||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[97] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14667||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[99] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[103]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14668||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[118] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[114]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14669||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[5] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14670||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[20] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14671||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[21] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14672||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[55] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14673||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[68] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14674||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[71] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14675||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[117] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[113]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14676||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[6] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14677||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[22] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14678||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[37] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14679||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[96] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[100]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14680||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[98] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[102]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14681||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.PF_DDR4_SS(verilog) because ||PCIe_EP_Demo.srr(14734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14734||PF_DDR4_SS.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v'/linenumber/138
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(14757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14757||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14758||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.PF_DDR4_SS(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14760||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.PF_DDR4_SS(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14762||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14763||CoreDDR_TIP_INT.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14764||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(14765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14765||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_1(verilog) instance dly_cnt[4:0] ||PCIe_EP_Demo.srr(14948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14948||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_1(verilog) instance transition_check_counter[9:0] ||PCIe_EP_Demo.srr(14949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14949||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk_1(verilog) instance vcophsel_bclk[6:0] ||PCIe_EP_Demo.srr(14950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14950||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_1(verilog) instance tap_count_cmd[7:0] ||PCIe_EP_Demo.srr(14982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14982||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_1(verilog) instance dly_cnt[9:0] ||PCIe_EP_Demo.srr(14983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14983||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr_1(verilog) instance tap_count_refclk[7:0] ||PCIe_EP_Demo.srr(14984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14984||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14985||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(14986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14986||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR4_SS(verilog) instance tap_count_dqsw[7:0] ||PCIe_EP_Demo.srr(14987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14987||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR4_SS(verilog) instance tap_count_dqsw270[7:0] ||PCIe_EP_Demo.srr(14988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14988||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw_PF_DDR4_SS(verilog) instance tap_offset_move_count[7:0] ||PCIe_EP_Demo.srr(14989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/14989||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT_PF_DDR4_SS(verilog) instance tap_count[6:0] ||PCIe_EP_Demo.srr(15009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15009||WRLVL_BOT.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.IOG_IF_2s_18s_0_1_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] ||PCIe_EP_Demo.srr(15010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15010||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.csr_reg[1] (in view view:work.IOG_IF_2s_18s_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15011||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.csr_reg[0] (in view view:work.IOG_IF_2s_18s_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15012||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||MO160||@W:Register bit APB_IOG_CTRL_SM.apb_iog_on (in view view:work.IOG_IF_2s_18s_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15013||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[7] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15014||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.oor_detected (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15015||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.reset_wr_regs (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15016||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[2] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15017||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[3] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15018||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[4] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15019||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[5] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15020||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[6] (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15021||APB_IOG_CTRL_SM.v(270);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15022||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15023||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15024||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15025||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15026||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15027||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15028||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15029||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15030||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15031||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15032||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15033||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15034||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15035||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15036||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15037||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15038||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15039||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15040||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15041||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15042||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15043||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15044||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15045||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15046||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15047||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15048||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15049||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15050||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15051||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15052||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN115||@N: Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15053||APB_IOG_CTRL_SM.v(411);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/411
Implementation;Synthesis||MO160||@W:Register bit visual_trn_compl_current[0] (in view view:work.TRN_COMPLETE_Z126_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15066||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15067||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN362||@N: Removing sequential instance visual_trn_compl_current[7] (in view: work.TRN_COMPLETE_Z126_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15068||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||MO231||@N: Found counter in view:work.write_callibrator_Z127_1(verilog) instance write_counter[7:0] ||PCIe_EP_Demo.srr(15094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15094||write_callibrator.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/449
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_0 (in view: work.write_callibrator_Z127_1(verilog))||PCIe_EP_Demo.srr(15095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15095||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_1 (in view: work.write_callibrator_Z127_1(verilog))||PCIe_EP_Demo.srr(15096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15096||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_2 (in view: work.write_callibrator_Z127_1(verilog))||PCIe_EP_Demo.srr(15097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15097||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_3 (in view: work.write_callibrator_Z127_1(verilog))||PCIe_EP_Demo.srr(15098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15098||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator_1(verilog) instance timeout_counter[22:0] ||PCIe_EP_Demo.srr(15099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15099||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||BN362||@N: Removing sequential instance LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15103||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance LEVELLING.TRN_COMPLETE.visual_trn_compl_current[8] (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15104||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN362||@N: Removing sequential instance DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.out_of_range_reg[9] (in view: work.PF_DDR4_SS(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15108||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/198
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15109||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15110||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15111||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15112||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15113||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15114||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15115||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15116||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15117||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15118||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15119||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15120||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15121||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15122||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15123||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15124||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15125||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15126||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15127||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15128||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15129||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[16] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15130||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[15] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15131||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[14] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15132||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[13] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15133||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15134||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15135||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_MOVE because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.current_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15136||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15137||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15138||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15139||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15140||CoreDDR_TIP_INT.v(1051);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[116] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[112]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15153||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[84] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15154||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[117] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[113]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15155||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[119] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[115]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15156||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[118] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[114]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15157||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[7] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15158||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[23] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15159||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[39] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15160||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[52] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15161||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[71] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15162||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[87] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15163||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[99] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[103]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15164||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[96] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[100]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15165||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[22] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15166||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[37] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15167||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[53] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15168||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[55] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15169||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[68] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15170||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[85] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15171||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[98] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[102]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15172||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[97] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15173||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[6] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15174||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[5] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15175||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[20] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15176||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[21] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15177||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[38] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15178||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[54] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15179||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/121
Implementation;Synthesis||MF106||@N: Mapping Compile point view:COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog) because ||PCIe_EP_Demo.srr(15244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15244||coreaxi4dmacontroller.v(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/10
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAO00OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) on net CAXI4DMAO00OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15250||coreaxi4dmacontroller_int_controller.v(201);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/201
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAll0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) on net CAXI4DMAll0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15251||coreaxi4dmacontroller_int_controller.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/198
Implementation;Synthesis||MO111||@N: Tristate driver waitStrDscrptr (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) on net waitStrDscrptr (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15252||coreaxi4dmacontroller_int_controller.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v'/linenumber/189
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAI0OOI (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) on net CAXI4DMAI0OOI (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15253||coreaxi4dmacontroller.v(3382);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/3382
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAl11l (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) on net CAXI4DMAl11l (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15254||coreaxi4dmacontroller.v(3382);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/3382
Implementation;Synthesis||MO111||@N: Tristate driver TREADY (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) on net TREADY (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15255||coreaxi4dmacontroller.v(1118);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1118
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAl0OOI (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) on net CAXI4DMAl0OOI (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15256||coreaxi4dmacontroller.v(1739);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/1739
Implementation;Synthesis||MO111||@N: Tristate driver CAXI4DMAI11l (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) on net CAXI4DMAI11l (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15257||coreaxi4dmacontroller.v(2379);liberoaction://cross_probe/hdl/file/'<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v'/linenumber/2379
Implementation;Synthesis||FA239||@W:ROM un402_CAXI4DMAll0II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||PCIe_EP_Demo.srr(15266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15266||coreaxi4dmacontroller_buffer_descriptors.v(1010);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/1010
Implementation;Synthesis||MO106||@N: Found ROM un402_CAXI4DMAll0II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog)) with 31 words by 2 bits.||PCIe_EP_Demo.srr(15267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15267||coreaxi4dmacontroller_buffer_descriptors.v(1010);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/1010
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l_2 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l_2. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15268||coreaxi4dmacontroller_wr_tran_queue.v(775);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/775
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15269||coreaxi4dmacontroller_wr_tran_queue.v(743);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/743
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol4. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15270||coreaxi4dmacontroller_wr_tran_queue.v(957);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/957
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOl11l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAII10l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15271||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol5. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15272||coreaxi4dmacontroller_wr_tran_queue.v(1152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1152
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO1OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15273||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl110l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15274||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIOO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15275||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO110l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15276||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl011l[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO010l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15277||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO111l[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI010l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15278||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0OO0[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOlO1l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15279||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0OO0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIlO1l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15280||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAlOOO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOOO1l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15281||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAII11l[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOI10l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15282||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15283||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15284||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAllO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15285||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl010l. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15286||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.currStateARd[1:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15294||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currStateAWr[1:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15299||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAl00OI.CAXI4DMAl100[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15300||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAl00OI.CAXI4DMAOO10[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15301||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOOO0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI110l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15302||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOOO0[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI110l[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15303||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl1OO0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI0O1l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15304||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl1OO0[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI0O1l[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15305||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAI11OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15317||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1259);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1259
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAO01OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15318||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1187);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1187
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAIl1OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15319||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1151
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAlI1OI because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl1OOI.CAXI4DMAl10OI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15320||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1043);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1043
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15349||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAI01II because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIO1II[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15350||coreaxi4dmacontroller_buffer_descriptors.v(2164);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2164
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15355||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAIll0I because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl10OI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15363||coreaxi4dmacontroller_dscrptr_src_mux.v(1099);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1099
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15368||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAlIOll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAl10OI[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15379||coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v(1480);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v'/linenumber/1480
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAOIOll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAO0O1I.CAXI4DMAl10OI[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15380||coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v(1444);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v'/linenumber/1444
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAIIO0l[8:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z62(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15386||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(469);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/469
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAOlO0l[101:14] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z62(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15387||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/496
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAlIO0l[165:102] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z62(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15388||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(438);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/438
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15393||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAOllll9 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z63(verilog))||PCIe_EP_Demo.srr(15410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15410||coreaxi4dmacontroller_int_error_ctrl_fsm.v(2397);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/2397
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAl1OOl96 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z63(verilog))||PCIe_EP_Demo.srr(15411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15411||coreaxi4dmacontroller_int_error_ctrl_fsm.v(2653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/2653
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAl10OI[11] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z63(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15412||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1641
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAl10OI[12] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z63(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15413||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1641
Implementation;Synthesis||MO160||@W:Register bit CAXI4DMAl10OI[4] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAllOIl_Z64(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15424||coreaxi4dmacontroller_rd_tran_ctrl.v(585);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/585
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAII0ll is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(15425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15425||coreaxi4dmacontroller_rd_tran_ctrl.v(1519);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1519
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAlOl0l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15426||coreaxi4dmacontroller_rd_tran_ctrl.v(1555);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1555
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAOI00l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15427||coreaxi4dmacontroller_rd_tran_ctrl.v(1884);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1884
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAOOl0l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAl10OI[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15428||coreaxi4dmacontroller_rd_tran_ctrl.v(1483);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1483
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAIOl1l18 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1(verilog))||PCIe_EP_Demo.srr(15434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15434||coreaxi4dmacontroller_trans_ack.v(719);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v'/linenumber/719
Implementation;Synthesis||MO160||@W:Register bit CAXI4DMAl10OI[4] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z65(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15446||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||MO160||@W:Register bit CAXI4DMAl10OI[3] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z65(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15447||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAO0l1l is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(15448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15448||coreaxi4dmacontroller_wr_tran_ctrl.v(1435);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1435
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl0l1l is reduced to a combinational gate by constant propagation.||PCIe_EP_Demo.srr(15449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15449||coreaxi4dmacontroller_wr_tran_ctrl.v(1471);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1471
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAlO0ll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl10OI[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15450||coreaxi4dmacontroller_wr_tran_ctrl.v(1399);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1399
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAIll1l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl10OI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15451||coreaxi4dmacontroller_wr_tran_ctrl.v(1363);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1363
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAl10OI[1] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z65(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15452||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAl10OI[7] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z65(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15453||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[8] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15454||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[9] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15455||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[18] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15456||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[19] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15457||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[20] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15458||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[21] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15459||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[22] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15460||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[23] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15461||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[24] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15462||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[25] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15463||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[26] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15464||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[27] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15465||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[28] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15466||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[29] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15467||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[30] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15468||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[31] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15469||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[32] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15470||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[33] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15471||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[34] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15472||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[35] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15473||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[36] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15474||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[37] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15475||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[38] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15476||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[39] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15477||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[40] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15478||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[41] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15479||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[8] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15480||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[9] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15481||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[18] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15482||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[19] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15483||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[20] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15484||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[21] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15485||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[22] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15486||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[23] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15487||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[24] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15488||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[25] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15489||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[26] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15490||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[27] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15491||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[28] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15492||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[29] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15493||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[30] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15494||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[31] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15495||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[32] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15496||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[33] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15497||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[34] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15498||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[35] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15499||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[36] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15500||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[37] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15501||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[38] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15502||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[39] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15503||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[40] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15504||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[41] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(15505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15505||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||MO160||@W:Register bit genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[7] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15506||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||MO160||@W:Register bit genblk1\.CAXI4DMAllIll.CAXI4DMAO0I0l[6] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15507||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||MO160||@W:Register bit genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[7] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15508||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||MO160||@W:Register bit genblk2\.CAXI4DMAl0Ill.CAXI4DMAO0I0l[6] (in view view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15509||coreaxi4dmacontroller_int_x_ctrl.v(581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v'/linenumber/581
Implementation;Synthesis||FX107||@W:RAM genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110[13:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15510||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||FX107||@W:RAM genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110[13:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(15511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15511||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog) instance CAXI4DMAO00I[7:0] ||PCIe_EP_Demo.srr(15536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15536||coreaxi4dmacontroller_axi4_master_ctrl.v(7999);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7999
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog) instance CAXI4DMAll1I[7:0] ||PCIe_EP_Demo.srr(15537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15537||coreaxi4dmacontroller_axi4_master_ctrl.v(11108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/11108
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog) instance CAXI4DMAIl0I[8:0] ||PCIe_EP_Demo.srr(15538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15538||coreaxi4dmacontroller_axi4_master_ctrl.v(8035);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8035
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') CAXI4DMAl0II42 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog))||PCIe_EP_Demo.srr(15539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15539||null;null
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAI00I22 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog))||PCIe_EP_Demo.srr(15540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15540||coreaxi4dmacontroller_axi4_master_ctrl.v(6275);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/6275
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') CAXI4DMAOO0I5 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog))||PCIe_EP_Demo.srr(15541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15541||coreaxi4dmacontroller_axi4_master_ctrl.v(5665);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/5665
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAlI0I[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAlI0I[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15542||coreaxi4dmacontroller_axi4_master_ctrl.v(7378);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7378
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAO11I[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAO11I[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15543||coreaxi4dmacontroller_axi4_master_ctrl.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10820
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAOllI[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAOllI[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15544||coreaxi4dmacontroller_axi4_master_ctrl.v(7651);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7651
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[8] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15548||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[8] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15549||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[9] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15550||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[9] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15551||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[10] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15552||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[10] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15553||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[11] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15554||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[11] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15555||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[12] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15556||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[12] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15557||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[13] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15558||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[13] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15559||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[14] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15560||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[14] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15561||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[15] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15562||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[15] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15563||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[16] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15564||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[16] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15565||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[17] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15566||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[17] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15567||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[18] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15568||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[18] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15569||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[19] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15570||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[19] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15571||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[20] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15572||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[20] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15573||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[21] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15574||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[21] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15575||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[22] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15576||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[22] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15577||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[23] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15578||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[23] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15579||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[24] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15580||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[24] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15581||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[25] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15582||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[25] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15583||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[26] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15584||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[26] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15585||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[27] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15586||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[27] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15587||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[28] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15588||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[28] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15589||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAl1l0I[29] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15590||coreaxi4dmacontroller_dscrptr_src_mux.v(1166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/1166
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAI00ll[29] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(15591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15591||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1404);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1404
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[4] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15597||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[3] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15598||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[2] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15599||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15600||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15601||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[19] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15602||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[18] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15603||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[17] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15604||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[16] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15605||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[15] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15606||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[14] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15607||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[13] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15608||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[12] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15609||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[11] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15610||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[10] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15611||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[9] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15612||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[8] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15613||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[7] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15614||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[6] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15615||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[5] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15616||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[31] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15617||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[30] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15618||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[29] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15619||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[28] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15620||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[27] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15621||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[26] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15622||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[25] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15623||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[24] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15624||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[23] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15625||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[22] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15626||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[21] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15627||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||BN132||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlII[20] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIII. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15628||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1579);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1579
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAIOO1I.CAXI4DMAlIO1I_0_a3 (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 171 loads 3 times to improve timing.||PCIe_EP_Demo.srr(15651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15651||coreaxi4dmacontroller_dscrptr_src_mux.v(526);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/526
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAl110I.CAXI4DMAII11I.CAXI4DMAIII1l[3] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 4 loads 1 time to improve timing.||PCIe_EP_Demo.srr(15660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15660||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/397
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAl110I.CAXI4DMAII11I.CAXI4DMAIII1l[2] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 4 loads 1 time to improve timing.||PCIe_EP_Demo.srr(15661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15661||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/397
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAl110I.CAXI4DMAII11I.CAXI4DMAIII1l[1] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 4 loads 1 time to improve timing.||PCIe_EP_Demo.srr(15662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15662||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/397
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAl110I.CAXI4DMAII11I.CAXI4DMAIII1l[0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 4 loads 1 time to improve timing.||PCIe_EP_Demo.srr(15663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15663||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(397);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/397
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAl00OI.CAXI4DMAIO1051 (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 100 loads 2 times to improve timing.||PCIe_EP_Demo.srr(15664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15664||coreaxi4dmacontroller_cache.v(507);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v'/linenumber/507
Implementation;Synthesis||FX271||@N: Replicating instance CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAIl01l[0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69(verilog)) with 30 loads 2 times to improve timing.||PCIe_EP_Demo.srr(15665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15665||coreaxi4dmacontroller_wr_tran_ctrl.v(1728);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1728
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.PCIe_EP_Demo(verilog) because ||PCIe_EP_Demo.srr(15808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15808||PCIe_EP_Demo.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/PCIe_EP_Demo/PCIe_EP_Demo.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15814||CoreAxi4Interconnect.v(2207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2207
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15815||CoreAxi4Interconnect.v(2199);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2199
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15816||CoreAxi4Interconnect.v(2191);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2191
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15817||CoreAxi4Interconnect.v(2183);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2183
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15818||CoreAxi4Interconnect.v(2175);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2175
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15819||CoreAxi4Interconnect.v(2167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2167
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15820||CoreAxi4Interconnect.v(2159);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2159
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15821||CoreAxi4Interconnect.v(2151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2151
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15822||CoreAxi4Interconnect.v(2143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2143
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z27(verilog)) has its enable tied to GND.||PCIe_EP_Demo.srr(15823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15823||CoreAxi4Interconnect.v(2135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v'/linenumber/2135
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15846||RdFifoDualPort.v(240);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15847||RdFifoDualPort.v(240);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15848||RdFifoDualPort.v(240);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||FA239||@W:ROM AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0] (in view: work.AXItoAPB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||PCIe_EP_Demo.srr(15857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15857||CoreAXItoAHBL_readByteCnt.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||MO106||@N: Found ROM AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0] (in view: work.AXItoAPB(verilog)) with 128 words by 8 bits.||PCIe_EP_Demo.srr(15858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15858||CoreAXItoAHBL_readByteCnt.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15868||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15875||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15882||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15889||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15896||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15903||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15910||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15917||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15924||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15931||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15938||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15945||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15952||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15959||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(15966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15966||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15967||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15968||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15969||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15970||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15971||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15972||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15973||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15974||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15975||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15976||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15977||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15978||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15979||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15980||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15981||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15982||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15983||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15984||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15985||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15986||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.rrArb.rrArb.grantEnc[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.rrArb.rrArb.grant[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15987||RoundRobinArb.v(159);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v'/linenumber/159
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15988||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15989||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15990||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15991||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15992||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15993||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15994||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15995||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15996||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15997||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15998||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(15999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/15999||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16000||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16001||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16002||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16003||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16004||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16005||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16006||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16007||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16008||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16009||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16010||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16011||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16012||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16013||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.rrArb.rrArb.grantEnc[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.rrArb.rrArb.grant[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16014||RoundRobinArb.v(159);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v'/linenumber/159
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16015||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16016||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16017||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16018||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16019||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16020||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16021||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16022||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16023||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16024||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16025||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16026||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16027||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16028||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16029||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16030||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16031||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16032||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16033||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16034||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16035||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16036||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16037||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16038||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16039||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16040||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16041||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16042||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16043||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16044||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16045||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16046||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16047||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16048||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16049||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16050||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16051||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16052||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16053||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16054||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16055||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[2\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z17(verilog)) is 4 words by 3 bits.||PCIe_EP_Demo.srr(16056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16056||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[1\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z17(verilog)) is 4 words by 3 bits.||PCIe_EP_Demo.srr(16057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16057||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[0\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z17(verilog)) is 4 words by 3 bits.||PCIe_EP_Demo.srr(16058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16058||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16059||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16060||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[5\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16061||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16062||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[4\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16063||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z22(verilog)) is 4 words by 2 bits.||PCIe_EP_Demo.srr(16064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16064||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16075||DERR_Slave.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v'/linenumber/228
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16076||DERR_Slave.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v'/linenumber/228
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DERR_Slave_6s_64s_1s_3(verilog) instance rxCount[7:0] ||PCIe_EP_Demo.srr(16077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16077||DERR_Slave.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v'/linenumber/228
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16084||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16091||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16098||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16105||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16112||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16113||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16114||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16115||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16116||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16117||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16118||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16121||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[3:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16122||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16129||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16136||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16143||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16150||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16157||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16162||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16163||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||FX107||@W:RAM genblk1\.DPRam.mem[7:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16164||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16169||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog) instance numCombRd[7:0] ||PCIe_EP_Demo.srr(16170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16170||SlvAxi4ProtConvRead.v(508);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/508
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[64:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16171||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[13:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16172||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis||FX107||@W:RAM ram.mem[46:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16173||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16174||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[48:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16175||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16176||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[4:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_9s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16177||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16184||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16191||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16198||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16205||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16212||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_PCIe_EP_Demo_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16213||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16220||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16227||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16234||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16241||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16248||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16249||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[3:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16250||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[45:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_69s_2s_1_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16251||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s_1_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16252||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[47:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_69s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16253||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16254||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM ram.mem[3:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_9s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(16255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16255||RAM_BLOCK.v(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v'/linenumber/44
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16262||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16269||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16276||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16283||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16290||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER_Z70(verilog))||PCIe_EP_Demo.srr(16326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16326||g5_apblink_master.v(120);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v'/linenumber/120
Implementation;Synthesis||MO231||@N: Found counter in view:work.debounce_PCIe_EP_Demo(verilog) instance q_reg[12:0] ||PCIe_EP_Demo.srr(16327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16327||Debounce.v(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/Debounce.v'/linenumber/69
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog) instance genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rdbeat_cnt[8:0] ||PCIe_EP_Demo.srr(16414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16414||CoreAXI4SRAM_MAINCTRL.v(1666);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1666
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog) instance genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.ram_rdreq_cntr[8:0] ||PCIe_EP_Demo.srr(16415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16415||CoreAXI4SRAM_MAINCTRL.v(1398);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1398
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[7] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16416||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[6] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16417||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[5] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16418||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[4] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16419||CoreAXI4SRAM_MAINCTRL.v(1755);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/1755
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[7] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16420||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[6] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16421||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[5] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16422||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||MO160||@W:Register bit genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[4] (in view view:work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16423||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.ren_sc8 (in view: work.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z190(verilog))||PCIe_EP_Demo.srr(16424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16424||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk2\.arrs.sDat[18] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16428||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk1\.awrs.sDat[18] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16429||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk2\.arrs.holdDat[18] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16430||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk1\.awrs.holdDat[18] (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16431||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[0] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16433||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[1] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16434||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[2] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16435||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.awcon.mstctrlBlk\[1\]\.mstctrl.trnscon.genblk3\[0\]\.openTransVec\[0\][6] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16439||TransactionController.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/299
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.awcon.mstctrlBlk\[2\]\.mstctrl.trnscon.genblk3\[0\]\.openTransVec\[0\][6] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16440||TransactionController.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/299
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.awcon.mstctrlBlk\[0\]\.mstctrl.trnscon.genblk3\[0\]\.openTransVec\[0\][6] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16441||TransactionController.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/299
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[3] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16442||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[4] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16443||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[5] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16444||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[6] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16445||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[7] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16446||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[8] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16447||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[9] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16448||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[10] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16449||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1\.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned_load_r[11] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16450||CoreAXI4SRAM_MAINCTRL.v(570);liberoaction://cross_probe/hdl/file/'<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v'/linenumber/570
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.arcon.mstctrlBlk\[2\]\.mstctrl.trnscon.genblk3\[0\]\.openTransVec\[0\][4] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16454||TransactionController.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/299
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.arcon.mstctrlBlk\[0\]\.mstctrl.trnscon.genblk3\[0\]\.openTransVec\[0\][8] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16455||TransactionController.v(299);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v'/linenumber/299
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.currentAddrW[2] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16465||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.currentAddrW[1] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16466||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.currentAddrW[0] (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16467||SlvAxi4ProtConvWrite.v(300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/300
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_389_i (in view: work.PCIe_EP_Demo(verilog)) with 73 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16478||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat25 (in view: work.PCIe_EP_Demo(verilog)) with 73 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16479||RegSliceFull.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_423_i (in view: work.PCIe_EP_Demo(verilog)) with 71 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16480||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_491_i (in view: work.PCIe_EP_Demo(verilog)) with 42 loads 2 times to improve timing.||PCIe_EP_Demo.srr(16481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16481||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat5 (in view: work.PCIe_EP_Demo(verilog)) with 42 loads 2 times to improve timing.||PCIe_EP_Demo.srr(16482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16482||RegSliceFull.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_457_i (in view: work.PCIe_EP_Demo(verilog)) with 44 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16483||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat5 (in view: work.PCIe_EP_Demo(verilog)) with 44 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16484||RegSliceFull.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[0\]\.wrDMux.MASTER_WREADY_2_0_a2[0] (in view: work.PCIe_EP_Demo(verilog)) with 130 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16485||WriteDataMux.v(369);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v'/linenumber/369
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.N_62_i (in view: work.PCIe_EP_Demo(verilog)) with 73 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16486||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.holdDat15 (in view: work.PCIe_EP_Demo(verilog)) with 71 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16492||RegSliceFull.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.rgsl.genblk3\.rrs.N_155_i (in view: work.PCIe_EP_Demo(verilog)) with 73 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16493||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.N_155_i (in view: work.PCIe_EP_Demo(verilog)) with 72 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16494||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_work_C0_fastinit_Z173_verilog_inst (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16540||null;null
Implementation;Synthesis||FX271||@N: Replicating instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select (in view: work.PCIe_EP_Demo(verilog)) with 61 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16679||write_callibrator.v(473);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v'/linenumber/473
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_work_C0_axi_if_Z137_verilog_inst (in view: work.PCIe_EP_Demo(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(16721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16721||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(16739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16739||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16740||RegSliceFull.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/68
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.rgsl.genblk2\.arrs.N_4409_i (in view: work.PCIe_EP_Demo(verilog)) with 48 loads 3 times to improve timing.||PCIe_EP_Demo.srr(16830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16830||RegSliceFull.v(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) because ||PCIe_EP_Demo.srr(16864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16864||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(16927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16927||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance read_count[11:0] ||PCIe_EP_Demo.srr(16928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16928||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance en_wait_cnt[9:0] ||PCIe_EP_Demo.srr(16929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16929||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog) instance txdly_cnt[7:0] ||PCIe_EP_Demo.srr(16930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16930||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_0(verilog) instance pause_delay_cnt[7:0] ||PCIe_EP_Demo.srr(16943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16943||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_0(verilog) instance good_cnt[7:0] ||PCIe_EP_Demo.srr(16944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16944||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_0(verilog) instance delay_cnt[7:0] ||PCIe_EP_Demo.srr(16945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16945||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_0(verilog) instance init_delay[7:0] ||PCIe_EP_Demo.srr(16946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16946||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.AXItoAPB(verilog) because ||PCIe_EP_Demo.srr(16991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/16991||AXItoAPB.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/AXItoAPB/AXItoAPB.v'/linenumber/9
Implementation;Synthesis||FA239||@W:ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z46(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||PCIe_EP_Demo.srr(17005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17005||CoreAXItoAHBL_readByteCnt.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||MO106||@N: Found ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z46(verilog)) with 128 words by 8 bits.||PCIe_EP_Demo.srr(17006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17006||CoreAXItoAHBL_readByteCnt.v(41);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.currStateAWr[1:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(17014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17014||SlvAxi4ProtConvWrite.v(418);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v'/linenumber/418
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.currStateARd[1:0] (in view: work.PCIe_EP_Demo(verilog)); safe FSM implementation is not required.||PCIe_EP_Demo.srr(17019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17019||SlvAxi4ProtConvRead.v(337);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v'/linenumber/337
Implementation;Synthesis||BN132||@W:Removing sequential instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17027||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||FX107||@W:RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(17033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17033||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PCIe_EP_Demo.srr(17034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17034||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(17065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17065||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(17066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17066||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PCIe_EP_Demo.srr(17067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17067||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z50_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17086||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z50_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17087||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z50_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17088||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXIOutReg.AWREADY because it is equivalent to instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17092||CoreAXItoAHBL_AXIOutReg.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_PenableScheduler.PENABLE because it is equivalent to instance AXItoAPB_0.AHBtoAPB_0.AHBtoAPB_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17093||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17097||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17098||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17099||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17100||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17101||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17102||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] (in view: work.AXItoAPB(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(17103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17103||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] (in view: work.AXItoAPB(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(17104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17104||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17108||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] (in view: work.AXItoAPB(verilog)) because it does not drive other instances.||PCIe_EP_Demo.srr(17109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17109||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) because ||PCIe_EP_Demo.srr(17298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17298||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17361||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance read_count[11:0] ||PCIe_EP_Demo.srr(17362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17362||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance en_wait_cnt[9:0] ||PCIe_EP_Demo.srr(17363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17363||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog) instance txdly_cnt[7:0] ||PCIe_EP_Demo.srr(17364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17364||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_0(verilog) instance pause_delay_cnt[7:0] ||PCIe_EP_Demo.srr(17377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17377||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_0(verilog) instance good_cnt[7:0] ||PCIe_EP_Demo.srr(17378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17378||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_0(verilog) instance delay_cnt[7:0] ||PCIe_EP_Demo.srr(17379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17379||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_0(verilog) instance init_delay[7:0] ||PCIe_EP_Demo.srr(17380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17380||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog) because ||PCIe_EP_Demo.srr(17422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17422||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17485||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog) instance read_count[11:0] ||PCIe_EP_Demo.srr(17486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17486||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog) instance en_wait_cnt[9:0] ||PCIe_EP_Demo.srr(17487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17487||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog) instance txdly_cnt[7:0] ||PCIe_EP_Demo.srr(17488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17488||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_1(verilog) instance pause_delay_cnt[7:0] ||PCIe_EP_Demo.srr(17501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17501||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_1(verilog) instance good_cnt[7:0] ||PCIe_EP_Demo.srr(17502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17502||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_1(verilog) instance delay_cnt[7:0] ||PCIe_EP_Demo.srr(17503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17503||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_0_1(verilog) instance init_delay[7:0] ||PCIe_EP_Demo.srr(17504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17504||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog) because ||PCIe_EP_Demo.srr(17549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17549||RDLVL_TRAIN.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v'/linenumber/18
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PCIe_EP_Demo.srr(17612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17612||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog) instance read_count[11:0] ||PCIe_EP_Demo.srr(17613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17613||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog) instance en_wait_cnt[9:0] ||PCIe_EP_Demo.srr(17614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17614||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog) instance txdly_cnt[7:0] ||PCIe_EP_Demo.srr(17615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17615||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_1(verilog) instance pause_delay_cnt[7:0] ||PCIe_EP_Demo.srr(17628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17628||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_1(verilog) instance good_cnt[7:0] ||PCIe_EP_Demo.srr(17629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17629||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_1(verilog) instance delay_cnt[7:0] ||PCIe_EP_Demo.srr(17630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17630||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization_1_1(verilog) instance init_delay[7:0] ||PCIe_EP_Demo.srr(17631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17631||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17784||synthesis.fdc(124);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/124
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17785||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17786||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17787||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17788||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17789||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17790||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17791||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17792||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17793||null;null
Implementation;Synthesis||BW150||@W:Clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_4_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||PCIe_EP_Demo.srr(17794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17794||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17795||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17796||null;null
Implementation;Synthesis||BW150||@W:Clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_4_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||PCIe_EP_Demo.srr(17797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17797||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17798||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17799||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PCIe_EP_Demo.srr(17800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17800||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 20.00ns ||PCIe_EP_Demo.srr(17814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17814||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_PAD_P with period 10.00ns ||PCIe_EP_Demo.srr(17815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17815||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns ||PCIe_EP_Demo.srr(17816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17816||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK with period 6.25ns ||PCIe_EP_Demo.srr(17817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17817||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV with period 12.50ns ||PCIe_EP_Demo.srr(17818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17818||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.25ns ||PCIe_EP_Demo.srr(17819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17819||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 with period 5.00ns ||PCIe_EP_Demo.srr(17820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17820||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.25ns ||PCIe_EP_Demo.srr(17821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17821||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.25ns ||PCIe_EP_Demo.srr(17822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17822||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.N_3_1.||PCIe_EP_Demo.srr(17823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17823||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||PCIe_EP_Demo.srr(17824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17824||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.N_3_0.||PCIe_EP_Demo.srr(17825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17825||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||PCIe_EP_Demo.srr(17826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17826||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.N_3_2.||PCIe_EP_Demo.srr(17827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17827||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].||PCIe_EP_Demo.srr(17828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17828||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.CCC_0.pll_inst_0_clkint_4.||PCIe_EP_Demo.srr(17829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17829||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.N_3_1.||PCIe_EP_Demo.srr(17830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17830||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||PCIe_EP_Demo.srr(17831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17831||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.N_3_0.||PCIe_EP_Demo.srr(17832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17832||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||PCIe_EP_Demo.srr(17833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17833||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.N_3_2.||PCIe_EP_Demo.srr(17834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17834||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CCC_111MHz_0.CCC_111MHz_0.pll_inst_0_clkint_0.||PCIe_EP_Demo.srr(17835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17835||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].||PCIe_EP_Demo.srr(17836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17836||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.67ns ||PCIe_EP_Demo.srr(17837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17837||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.67ns ||PCIe_EP_Demo.srr(17838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17838||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.67ns ||PCIe_EP_Demo.srr(17839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/17839||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[0] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[1] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[2] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[3] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[4] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[5] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[6] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[7] PCIe_EP_0.PCIex4_0.PCIE_1.WAKEREQ PCIe_EP_0.PCIex4_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18848||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin ||PCIe_EP_Demo.srr(18849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18849||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18850||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18851||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18852||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18853||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18854||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18855||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18856||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18857||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18858||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18859||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18860||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18861||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18862||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18863||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18864||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18865||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18866||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18867||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18868||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18869||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18870||synthesis.fdc(44);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/44
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18871||synthesis.fdc(45);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/45
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18872||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18873||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18874||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18875||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18876||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18877||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18878||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18879||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18880||synthesis.fdc(54);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/54
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18881||synthesis.fdc(55);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/55
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18882||synthesis.fdc(56);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/56
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18883||synthesis.fdc(57);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/57
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18884||synthesis.fdc(58);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/58
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18885||synthesis.fdc(59);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/59
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18886||synthesis.fdc(69);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/69
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18887||synthesis.fdc(70);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/70
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR3_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18888||synthesis.fdc(71);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/71
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18889||synthesis.fdc(72);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/72
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18890||synthesis.fdc(73);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/73
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18891||synthesis.fdc(74);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/74
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18892||synthesis.fdc(75);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/75
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18893||synthesis.fdc(76);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/76
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18894||synthesis.fdc(77);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/77
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18895||synthesis.fdc(78);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/78
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18896||synthesis.fdc(79);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/79
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18897||synthesis.fdc(80);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/80
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18898||synthesis.fdc(81);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/81
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18899||synthesis.fdc(82);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/82
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18900||synthesis.fdc(83);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/83
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18901||synthesis.fdc(84);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/84
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18902||synthesis.fdc(85);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/85
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18903||synthesis.fdc(86);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/86
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18904||synthesis.fdc(87);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/87
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18905||synthesis.fdc(88);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/88
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18906||synthesis.fdc(89);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/89
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18907||synthesis.fdc(90);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/90
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18908||synthesis.fdc(91);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/91
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18909||synthesis.fdc(92);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/92
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18910||synthesis.fdc(93);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/93
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18911||synthesis.fdc(94);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/94
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18912||synthesis.fdc(95);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/95
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18913||synthesis.fdc(96);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/96
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18914||synthesis.fdc(97);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/97
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18915||synthesis.fdc(98);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/98
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18916||synthesis.fdc(99);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/99
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18917||synthesis.fdc(100);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/100
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18918||synthesis.fdc(101);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/101
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18919||synthesis.fdc(102);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/102
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18920||synthesis.fdc(103);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/103
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18921||synthesis.fdc(104);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/104
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18922||synthesis.fdc(105);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/105
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18923||synthesis.fdc(106);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/106
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||PCIe_EP_Demo.srr(18924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18924||synthesis.fdc(107);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/107
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18925||synthesis.fdc(117);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/117
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18926||synthesis.fdc(118);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/118
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||PCIe_EP_Demo.srr(18927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/PCIe_EP_Demo.srr'/linenumber/18927||synthesis.fdc(119);liberoaction://cross_probe/hdl/file/'<project>/designer/PCIe_EP_Demo/synthesis.fdc'/linenumber/119
Implementation;Place and Route;RootName:PCIe_EP_Demo
Implementation;Place and Route||(null)||Please refer to the log file for details about 19 Info(s)||PCIe_EP_Demo_layout_log.log;liberoaction://open_report/file/PCIe_EP_Demo_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:PCIe_EP_Demo
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||PCIe_EP_Demo_generateBitstream.log;liberoaction://open_report/file/PCIe_EP_Demo_generateBitstream.log||(null);(null)
