<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/kvm/x86_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7d4a63de74ade5b71efa0d7754886aba.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">x86_cpu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 Andreas Sandberg</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__cpu_8hh.html">cpu/kvm/x86_cpu.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;linux/kvm.h&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;cerrno&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpuid_8hh.html">arch/x86/cpuid.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2interrupts_8hh.html">arch/x86/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="msr_8hh.html">arch/x86/regs/msr.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2utility_8hh.html">arch/x86/utility.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;debug/Kvm.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;debug/KvmIO.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;debug/KvmInt.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">   54</a></span>&#160;<span class="preprocessor">#define MSR_TSC 0x10</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">   56</a></span>&#160;<span class="preprocessor">#define IO_PCI_CONF_ADDR 0xCF8</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">   57</a></span>&#160;<span class="preprocessor">#define IO_PCI_CONF_DATA_BASE 0xCFC</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// Task segment type of an inactive 32-bit or 64-bit task</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">   60</a></span>&#160;<span class="preprocessor">#define SEG_SYS_TYPE_TSS_AVAILABLE 9</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Task segment type of an active 32-bit or 64-bit task</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">   62</a></span>&#160;<span class="preprocessor">#define SEG_SYS_TYPE_TSS_BUSY 11</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Non-conforming accessed code segment</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">   65</a></span>&#160;<span class="preprocessor">#define SEG_CS_TYPE_ACCESSED 9</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// Non-conforming accessed code segment that can be read</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">   67</a></span>&#160;<span class="preprocessor">#define SEG_CS_TYPE_READ_ACCESSED 11</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// The lowest bit of the type field for normal segments (code and</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// data) is used to indicate that a segment has been accessed.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">   71</a></span>&#160;<span class="preprocessor">#define SEG_TYPE_BIT_ACCESSED 1</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structFXSave.html">   73</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structFXSave.html">FXSave</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structFXSave.html#afb1d70a19a37f49b87ced91b8f39b651">   75</a></span>&#160;    uint16_t <a class="code" href="structFXSave.html#afb1d70a19a37f49b87ced91b8f39b651">fcw</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structFXSave.html#a040c0c1526d6db992c9a3b761bcc73e0">   76</a></span>&#160;    uint16_t <a class="code" href="structFXSave.html#a040c0c1526d6db992c9a3b761bcc73e0">fsw</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structFXSave.html#a34bb447cc194c675338ad41bbf524999">   77</a></span>&#160;    uint8_t <a class="code" href="structFXSave.html#a34bb447cc194c675338ad41bbf524999">ftwx</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structFXSave.html#a78ab3787b23d1bf7593e43d864ebf50b">   78</a></span>&#160;    uint8_t <a class="code" href="structFXSave.html#a78ab3787b23d1bf7593e43d864ebf50b">pad0</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structFXSave.html#a5ebca7076d6aa795c3300fa86dcd96d2">   79</a></span>&#160;    uint16_t <a class="code" href="structFXSave.html#a5ebca7076d6aa795c3300fa86dcd96d2">last_opcode</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">   82</a></span>&#160;            uint32_t <a class="code" href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">fpu_ip</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structFXSave.html#a87000024ca148613c6a27825ded7e1b9">   83</a></span>&#160;            uint16_t <a class="code" href="structFXSave.html#a87000024ca148613c6a27825ded7e1b9">fpu_cs</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structFXSave.html#a299befa442e6116d1c280f7634851cd1">   84</a></span>&#160;            uint16_t <a class="code" href="structFXSave.html#a299befa442e6116d1c280f7634851cd1">pad1</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">   85</a></span>&#160;            uint32_t <a class="code" href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">fpu_dp</a>;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structFXSave.html#ab1d7f6c2c125af85c7320ad4b1b794a9">   86</a></span>&#160;            uint16_t <a class="code" href="structFXSave.html#ab1d7f6c2c125af85c7320ad4b1b794a9">fpu_ds</a>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structFXSave.html#a8933abd881eaa057083d05175dc3b0fe">   87</a></span>&#160;            uint16_t <a class="code" href="structFXSave.html#a8933abd881eaa057083d05175dc3b0fe">pad2</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        } ctrl32;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structFXSave.html#a70b954cddbdc5d31703def07eca258a1">   91</a></span>&#160;            uint64_t <a class="code" href="structFXSave.html#a70b954cddbdc5d31703def07eca258a1">fpu_ip</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structFXSave.html#a1ef0d05b3a93fa9fe5fd671c0f8c73e0">   92</a></span>&#160;            uint64_t <a class="code" href="structFXSave.html#a1ef0d05b3a93fa9fe5fd671c0f8c73e0">fpu_dp</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        } ctrl64;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    };</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structFXSave.html#a126d3f5d6f579bcaca3017405999bd92">   95</a></span>&#160;    uint32_t <a class="code" href="structFXSave.html#a126d3f5d6f579bcaca3017405999bd92">mxcsr</a>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">   96</a></span>&#160;    uint32_t <a class="code" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">mxcsr_mask</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structFXSave.html#aa3a6bc4428e2e21a7515f87801006733">   98</a></span>&#160;    uint8_t fpr[8][16];</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structFXSave.html#af25e76baee802d28b5d5343bf2c496b9">   99</a></span>&#160;    uint8_t xmm[16][16];</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structFXSave.html#a79a2f39ee1b5dac944393f2b4859a558">  101</a></span>&#160;    uint64_t reserved[12];</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <a class="code" href="x86__cpu_8cc.html#a71c71aceb8fa2a663f6ac608a6df0b08">M5_ATTR_PACKED</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;static_assert(<span class="keyword">sizeof</span>(<a class="code" href="structFXSave.html">FXSave</a>) == 512, <span class="stringliteral">&quot;Unexpected size of FXSave&quot;</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">  106</a></span>&#160;<span class="preprocessor">#define FOREACH_IREG()                          \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">    do {                                        \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">        APPLY_IREG(rax, INTREG_RAX);            \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">        APPLY_IREG(rbx, INTREG_RBX);            \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">        APPLY_IREG(rcx, INTREG_RCX);            \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">        APPLY_IREG(rdx, INTREG_RDX);            \</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">        APPLY_IREG(rsi, INTREG_RSI);            \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">        APPLY_IREG(rdi, INTREG_RDI);            \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">        APPLY_IREG(rsp, INTREG_RSP);            \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">        APPLY_IREG(rbp, INTREG_RBP);            \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">        APPLY_IREG(r8, INTREG_R8);              \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">        APPLY_IREG(r9, INTREG_R9);              \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">        APPLY_IREG(r10, INTREG_R10);            \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">        APPLY_IREG(r11, INTREG_R11);            \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">        APPLY_IREG(r12, INTREG_R12);            \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">        APPLY_IREG(r13, INTREG_R13);            \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">        APPLY_IREG(r14, INTREG_R14);            \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">        APPLY_IREG(r15, INTREG_R15);            \</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">  126</a></span>&#160;<span class="preprocessor">#define FOREACH_SREG()                                  \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">    do {                                                \</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">        APPLY_SREG(cr0, MISCREG_CR0);                   \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">        APPLY_SREG(cr2, MISCREG_CR2);                   \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">        APPLY_SREG(cr3, MISCREG_CR3);                   \</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">        APPLY_SREG(cr4, MISCREG_CR4);                   \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">        APPLY_SREG(cr8, MISCREG_CR8);                   \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">        APPLY_SREG(efer, MISCREG_EFER);                 \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">        APPLY_SREG(apic_base, MISCREG_APIC_BASE);       \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">  137</a></span>&#160;<span class="preprocessor">#define FOREACH_DREG()                          \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    do {                                        \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">        APPLY_DREG(db[0], MISCREG_DR0);         \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">        APPLY_DREG(db[1], MISCREG_DR1);         \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">        APPLY_DREG(db[2], MISCREG_DR2);         \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">        APPLY_DREG(db[3], MISCREG_DR3);         \</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">        APPLY_DREG(dr6, MISCREG_DR6);           \</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">        APPLY_DREG(dr7, MISCREG_DR7);           \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">  147</a></span>&#160;<span class="preprocessor">#define FOREACH_SEGMENT()                                       \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    do {                                                        \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(cs, MISCREG_CS - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(ds, MISCREG_DS - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(es, MISCREG_ES - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(fs, MISCREG_FS - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(gs, MISCREG_GS - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(ss, MISCREG_SS - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(tr, MISCREG_TR - MISCREG_SEG_SEL_BASE);   \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">        APPLY_SEGMENT(ldt, MISCREG_TSL - MISCREG_SEG_SEL_BASE); \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">  159</a></span>&#160;<span class="preprocessor">#define FOREACH_DTABLE()                                        \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    do {                                                        \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">        APPLY_DTABLE(gdt, MISCREG_TSG - MISCREG_SEG_SEL_BASE);  \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">        APPLY_DTABLE(idt, MISCREG_IDTR - MISCREG_SEG_SEL_BASE); \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> STRUCT, <span class="keyword">typename</span> ENTRY&gt;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a4d7c66991f8604e79b58f14f7a1d6306">  166</a></span>&#160;<span class="keyword">static</span> STRUCT *<a class="code" href="x86__cpu_8cc.html#a4d7c66991f8604e79b58f14f7a1d6306">newVarStruct</a>(<span class="keywordtype">size_t</span> entries)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> (STRUCT *)<span class="keyword">operator</span> <span class="keyword">new</span>(<span class="keyword">sizeof</span>(STRUCT) + entries * <span class="keyword">sizeof</span>(ENTRY));</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">  172</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_regs &amp;regs)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM register state:\n&quot;</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define APPLY_IREG(kreg, mreg)                  \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#undef APPLY_IREG</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\trip: 0x%llx\n&quot;</span>, regs.rip);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\trflags: 0x%llx\n&quot;</span>, regs.rflags);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a74ec3b8549e1f3e742423b0ec38bb9de">  188</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *reg_name, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t%s: @0x%llx+%x [sel: 0x%x, type: 0x%x]\n&quot;</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;           <span class="stringliteral">&quot;\t\tpres.: %u, dpl: %u, db: %u, s: %u, l: %u, g: %u, avl: %u, unus.: %u\n&quot;</span>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;           reg_name,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;           seg.base, seg.limit, seg.selector, seg.type,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;           seg.present, seg.dpl, seg.db, seg.s, seg.l, seg.g, seg.avl, seg.unusable);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a69fa7ec6c7399ac8aa29df5e7bfa9efc">  198</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *reg_name, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_dtable &amp;dtable)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t%s: @0x%llx+%x\n&quot;</span>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;           reg_name, dtable.base, dtable.limit);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a36910f19c3862f43565434410f6d211b">  205</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define APPLY_SREG(kreg, mreg)                          \</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define APPLY_SEGMENT(kreg, idx)                \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    dumpKvm(# kreg, sregs.kreg);</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define APPLY_DTABLE(kreg, idx)                 \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    dumpKvm(# kreg, sregs.kreg);</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Special registers:\n&quot;</span>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Interrupt Bitmap:&quot;</span>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; KVM_NR_INTERRUPTS; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> += 64)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  0x%.8x&quot;</span>, sregs.interrupt_bitmap[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> / 64]);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#undef APPLY_SREG</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#undef APPLY_SEGMENT</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#undef APPLY_DTABLE</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_debugregs &amp;regs)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM debug state:\n&quot;</span>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define APPLY_DREG(kreg, mreg)                  \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">FOREACH_DREG</a>();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#undef APPLY_DREG</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tflags: 0x%llx\n&quot;</span>, regs.flags);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">  246</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structFXSave.html">FXSave</a> &amp;<a class="code" href="namespaceRiscvISA.html#a1b97a1a2fdad753aadcdc37fb1e7d820">xs</a>)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_ip: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">ctrl64</a>.fpu_ip);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_dp: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">ctrl64</a>.fpu_dp);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tmxcsr_mask: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">mxcsr_mask</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a66c7b9de0f3bb8c466dd0b8d4fb3567b">  254</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_ip: 0x%x\n&quot;</span>, fpu.last_ip);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_dp: 0x%x\n&quot;</span>, fpu.last_dp);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">  262</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">dumpFpuCommon</a>(<span class="keyword">const</span> T &amp;fpu)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classtop.html">top</a>((fpu.fsw &gt;&gt; 11) &amp; 0x7);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tfcw: 0x%x\n&quot;</span>, fpu.fcw);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tfsw: 0x%x (top: %i, &quot;</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;           <span class="stringliteral">&quot;conditions: %s%s%s%s, exceptions: %s%s%s%s%s%s %s%s%s)\n&quot;</span>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;           fpu.fsw, top,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80">CC0Bit</a>) ? <span class="stringliteral">&quot;C0&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee">CC1Bit</a>) ? <span class="stringliteral">&quot;C1&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3">CC2Bit</a>) ? <span class="stringliteral">&quot;C2&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5">CC3Bit</a>) ? <span class="stringliteral">&quot;C3&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0">IEBit</a>) ? <span class="stringliteral">&quot;I&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870">DEBit</a>) ? <span class="stringliteral">&quot;D&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82">ZEBit</a>) ? <span class="stringliteral">&quot;Z&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635">OEBit</a>) ? <span class="stringliteral">&quot;O&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865">UEBit</a>) ? <span class="stringliteral">&quot;U&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf">PEBit</a>) ? <span class="stringliteral">&quot;P&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0">StackFaultBit</a>) ? <span class="stringliteral">&quot;SF &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3">ErrSummaryBit</a>) ? <span class="stringliteral">&quot;ES &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;           (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c">BusyBit</a>) ? <span class="stringliteral">&quot;BUSY &quot;</span> : <span class="stringliteral">&quot;&quot;</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        );</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tftwx: 0x%x\n&quot;</span>, fpu.ftwx);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_opcode: 0x%x\n&quot;</span>, fpu.last_opcode);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(fpu);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tmxcsr: 0x%x\n&quot;</span>, fpu.mxcsr);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFP Stack:\n&quot;</span>);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> empty(!((fpu.ftwx &gt;&gt; reg_idx) &amp; 0x1));</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">double</span> value(<a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="keywordtype">char</span> hex[33];</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; 10; ++<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            snprintf(&amp;hex[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>*2], 3, <span class="stringliteral">&quot;%.2x&quot;</span>, fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][j]);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t\tST%i/%i: 0x%s (%f)%s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, reg_idx,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;               hex, value, empty ? <span class="stringliteral">&quot; (e)&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tXMM registers:\n&quot;</span>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordtype">char</span> hex[33];</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            snprintf(&amp;hex[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>*2], 3, <span class="stringliteral">&quot;%.2x&quot;</span>, fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][j]);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t\t%i: 0x%s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, hex);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a97136c2e8a5ac2deba6e38795d3b5053">  312</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;FPU registers:\n&quot;</span>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">dumpFpuCommon</a>(fpu);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a865009cd8e167f82ccbd8cdca9eb143c">  319</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;xsave)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;FPU registers (XSave):\n&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">dumpFpuCommon</a>(*(<a class="code" href="structFXSave.html">FXSave</a> *)xsave.region);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#ae1337a353229bd0870744e1043623ff4">  326</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_msrs &amp;msrs)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;MSRs:\n&quot;</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; msrs.nmsrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct </span>kvm_msr_entry &amp;<a class="code" href="namespaceX86ISA.html#add94976f9091df7440777936476768c1">e</a>(msrs.entries[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t0x%x: 0x%x\n&quot;</span>, e.index, e.data);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#af915161a847a8b42b652e6196c97d13f">  338</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xcrs &amp;regs)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM XCR registers:\n&quot;</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFlags: 0x%x\n&quot;</span>, regs.flags);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; regs.nr_xcrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tXCR[0x%x]: 0x%x\n&quot;</span>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;               regs.xcrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].xcr,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;               regs.xcrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].value);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">  351</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_events &amp;events)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;vCPU events:\n&quot;</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tException: [inj: %i, nr: %i, has_ec: %i, ec: %i]\n&quot;</span>,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;           events.exception.injected, events.exception.nr,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;           events.exception.has_error_code, events.exception.error_code);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tInterrupt: [inj: %i, nr: %i, soft: %i]\n&quot;</span>,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;           events.interrupt.injected, events.interrupt.nr,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;           events.interrupt.soft);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tNMI: [inj: %i, pending: %i, masked: %i]\n&quot;</span>,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;           events.nmi.injected, events.nmi.pending,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;           events.nmi.masked);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tSIPI vector: 0x%x\n&quot;</span>, events.sipi_vector);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFlags: 0x%x\n&quot;</span>, events.flags);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">  372</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">// x86-64 doesn&#39;t currently use the full 64-bit virtual address</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// space, instead it uses signed 48 bit addresses that are</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// sign-extended to 64 bits.  Such addresses are known as</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// &quot;canonical&quot;.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    uint64_t upper_half(addr &amp; 0xffff800000000000ULL);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> upper_half == 0 || upper_half == 0xffff800000000000;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">  383</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, <span class="keyword">const</span> <span class="keywordtype">int</span> idx, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;         <span class="keyword">struct</span> kvm_sregs sregs)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="comment">// Check the register base</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a>(seg.base))</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal %s base: 0x%x\n&quot;</span>, name, seg.base);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="keywordflow">if</span> (seg.base &amp; 0xffffffff00000000ULL)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal %s base: 0x%x\n&quot;</span>, name, seg.base);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">// Check the type</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordflow">switch</span> (seg.type) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            <span class="keywordflow">if</span> (seg.dpl != 0)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is 3 but dpl != 0.\n&quot;</span>);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          <span class="keywordflow">case</span> 9:</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;          <span class="keywordflow">case</span> 11:</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            <span class="keywordflow">if</span> (seg.dpl != sregs.ss.dpl)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is %i but CS DPL != SS DPL\n&quot;</span>, seg.type);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;          <span class="keywordflow">case</span> 13:</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;          <span class="keywordflow">case</span> 15:</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <span class="keywordflow">if</span> (seg.dpl &gt; sregs.ss.dpl)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is %i but CS DPL &gt; SS DPL\n&quot;</span>, seg.type);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal CS type: %i\n&quot;</span>, seg.type);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordflow">switch</span> (seg.type) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <span class="keywordflow">if</span> (sregs.cs.type == 3 &amp;&amp; seg.dpl != 0)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is 3, but SS DPL is != 0.\n&quot;</span>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            <span class="keywordflow">if</span> (!(sregs.cr0 &amp; 1) &amp;&amp; seg.dpl != 0)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;SS DPL is %i, but CR0 PE is 0\n&quot;</span>, seg.dpl);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal SS type: %i\n&quot;</span>, seg.type);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordflow">if</span> (!(seg.type &amp; 0x1) ||</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;            ((seg.type &amp; 0x8) &amp;&amp; !(seg.type &amp; 0x2)))</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s has an illegal type field: %i\n&quot;</span>, name, seg.type);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="comment">// TODO: We should check the CPU mode</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keywordflow">if</span> (seg.type != 3 &amp;&amp; seg.type != 11)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: Illegal segment type (%i)\n&quot;</span>, name, seg.type);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="keywordflow">if</span> (seg.type != 2)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: Illegal segment type (%i)\n&quot;</span>, name, seg.type);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="keywordflow">if</span> (!seg.s)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: S flag not set\n&quot;</span>, name);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="keywordflow">if</span> (seg.s)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: S flag is set\n&quot;</span>, name);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="keywordflow">if</span> (seg.unusable)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordflow">if</span> (!seg.present)</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: P flag not set\n&quot;</span>, name);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">if</span> (((seg.limit &amp; 0xFFF) == 0 &amp;&amp; seg.g) ||</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            ((seg.limit &amp; 0xFFF00000) != 0 &amp;&amp; !seg.g)) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s limit (0x%x) and g (%i) combination is illegal.\n&quot;</span>,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                 name, seg.limit, seg.g);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        }</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// TODO: Check CS DB</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">  525</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU::X86KvmCPU</a>(X86KvmCPUParams *params)</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    : <a class="code" href="classBaseKvmCPU.html">BaseKvmCPU</a>(params),</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      useXSave(params-&gt;useXSave)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;{</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="classKvm.html">Kvm</a> &amp;kvm(*<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#ae0fabb304256e3dc786a75c3257747cd">kvm</a>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#acf2a838749187c939b8ef688b1e12561">capSetTSSAddress</a>())</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_SET_TSS_ADDR)\n&quot;</span>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a474c6c0d940f1b8e4cda1edb01794927">capExtendedCPUID</a>())</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_EXT_CPUID)\n&quot;</span>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a76ac23607fd13f6bbe5570dcd78d5d87">capUserNMI</a>())</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_USER_NMI)\n&quot;</span>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a3e77d89038de8edfd70d38a7fb418a41">capVCPUEvents</a>())</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_VCPU_EVENTS)\n&quot;</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">haveDebugRegs</a> = kvm.<a class="code" href="classKvm.html#a2c742dcecd70094190a32813c95eeacf">capDebugRegs</a>();</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">haveXSave</a> = kvm.<a class="code" href="classKvm.html#a58cceee792536ec454b06971f3b428ed">capXSave</a>();</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">haveXCRs</a> = kvm.<a class="code" href="classKvm.html#affe9eb98aa1cd2654fc664feaaacc360">capXCRs</a>();</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a> &amp;&amp; !<a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">haveXSave</a>) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: XSAVE not supported by host. MXCSR synchronization might be &quot;</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;             <span class="stringliteral">&quot;unreliable due to kernel bugs.\n&quot;</span>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a>) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: XSave FPU/SIMD synchronization disabled by user.\n&quot;</span>);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">  553</a></span>&#160;<a class="code" href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">X86KvmCPU::~X86KvmCPU</a>()</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;{</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;}</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a5c69a3508fcf721145e6278bc009dc9a">  558</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a5c69a3508fcf721145e6278bc009dc9a">X86KvmCPU::startup</a>()</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;{</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a>();</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">updateCPUID</a>();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">// TODO: Do we need to create an identity mapped TSS area? We</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="comment">// should call kvm.vm.setTSSAddress() here in that case. It should</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// only be needed for old versions of the virtualization</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="comment">// extensions. We should make sure that the identity range is</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="comment">// reserved in the e820 memory map in that case.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">  572</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">X86KvmCPU::dump</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">dumpIntRegs</a>();</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a>)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <a class="code" href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">dumpXSave</a>();</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <a class="code" href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">dumpFpuRegs</a>();</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <a class="code" href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">dumpSpecRegs</a>();</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">dumpDebugRegs</a>();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">dumpXCRs</a>();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">dumpVCpuEvents</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">dumpMSRs</a>();</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;}</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">  587</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">X86KvmCPU::dumpFpuRegs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keyword">struct </span>kvm_fpu fpu;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <a class="code" href="classBaseKvmCPU.html#abcbadbad04e92cad95651d887c0c0789">getFPUState</a>(fpu);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(fpu);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">  595</a></span>&#160;<a class="code" href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">X86KvmCPU::dumpIntRegs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keyword">struct </span>kvm_regs regs;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a8cab5eb8e29833b4a26f9d90d8cdd383">getRegisters</a>(regs);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(regs);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">  603</a></span>&#160;<a class="code" href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">X86KvmCPU::dumpSpecRegs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keyword">struct </span>kvm_sregs sregs;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a3b191200d5426b13d7569f5ec3c60ce4">getSpecialRegisters</a>(sregs);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(sregs);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">  611</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">X86KvmCPU::dumpDebugRegs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">haveDebugRegs</a>) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <span class="keyword">struct </span>kvm_debugregs dregs;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <a class="code" href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b">getDebugRegisters</a>(dregs);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(dregs);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Debug registers not supported by kernel.\n&quot;</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">  625</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">X86KvmCPU::dumpXCRs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">haveXCRs</a>) {</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="keyword">struct </span>kvm_xcrs xcrs;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <a class="code" href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948">getXCRs</a>(xcrs);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(xcrs);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;XCRs not supported by kernel.\n&quot;</span>);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">  637</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">X86KvmCPU::dumpXSave</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">haveXSave</a>) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keyword">struct </span>kvm_xsave xsave;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <a class="code" href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">getXSave</a>(xsave);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(xsave);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;XSave not supported by kernel.\n&quot;</span>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;}</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">  649</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">X86KvmCPU::dumpVCpuEvents</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keyword">struct </span>kvm_vcpu_events events;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">getVCpuEvents</a>(events);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(events);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">  657</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">X86KvmCPU::dumpMSRs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keyword">const</span> Kvm::MSRIndexVector &amp;supported_msrs(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#ae0fabb304256e3dc786a75c3257747cd">kvm</a>-&gt;getSupportedMSRs());</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    std::unique_ptr&lt;struct kvm_msrs&gt; msrs(</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;            supported_msrs.size()));</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    msrs-&gt;nmsrs = supported_msrs.size();</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; supported_msrs.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keyword">struct </span>kvm_msr_entry &amp;<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>(msrs-&gt;entries[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        e.index = supported_msrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        e.reserved = 0;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        e.data = 0;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    }</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <a class="code" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">getMSRs</a>(*msrs.get());</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(*msrs.get());</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">  677</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">X86KvmCPU::updateKvmState</a>()</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">updateKvmStateRegs</a>();</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">updateKvmStateSRegs</a>();</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">updateKvmStateFPU</a>();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">updateKvmStateMSRs</a>();</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;X86KvmCPU::updateKvmState():\n&quot;</span>);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <a class="code" href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">dump</a>();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;}</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">  690</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">X86KvmCPU::updateKvmStateRegs</a>()</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keyword">struct </span>kvm_regs regs;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define APPLY_IREG(kreg, mreg) regs.kreg = tc-&gt;readIntReg(mreg)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#undef APPLY_IREG</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    regs.rip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>() - <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">/* You might think that setting regs.rflags to the contents</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">     * MISCREG_RFLAGS here would suffice. In that case you&#39;re</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">     * mistaken. We need to reconstruct it from a bunch of ucode</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">     * registers and wave a dead chicken over it (aka mask out and set</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">     * reserved bits) to get it to work.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    regs.rflags = <a class="code" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">X86ISA::getRFlags</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aebc7ec36486a368d9b6a55c06a61b57c">setRegisters</a>(regs);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">  712</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">struct</span> kvm_segment &amp;kvm_seg,</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                 <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(index)));</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    kvm_seg.base = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    kvm_seg.limit = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index));</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    kvm_seg.selector = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(index));</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    kvm_seg.type = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.type;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    kvm_seg.present = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.present;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    kvm_seg.dpl = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.dpl;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    kvm_seg.db = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.defaultSize;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    kvm_seg.s = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.system;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    kvm_seg.l = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.longMode;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    kvm_seg.g = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.granularity;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    kvm_seg.avl = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.avl;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// A segment is normally unusable when the selector is zero. There</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">// is a attr.unusable flag in gem5, but it seems unused. qemu</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">// seems to set this to 0 all the time, so we just do the same and</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">// hope for the best.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    kvm_seg.unusable = 0;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">  737</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">struct</span> kvm_dtable &amp;kvm_dtable,</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    kvm_dtable.base = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index));</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    kvm_dtable.limit = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index));</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;}</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">  745</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(<span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>)</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;{</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="comment">// Intel&#39;s VMX requires that (some) usable segments are flagged as</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="comment">// &#39;accessed&#39; (i.e., the lowest bit in the segment type is set)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">// when entering VMX. This wouldn&#39;t necessary be the case even if</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="comment">// gem5 did set the access bits correctly, so we force it to one</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="comment">// in that case.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">if</span> (!seg.unusable)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        seg.type |= <a class="code" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">SEG_TYPE_BIT_ACCESSED</a>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">  757</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">X86KvmCPU::updateKvmStateSRegs</a>()</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keyword">struct </span>kvm_sregs sregs;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define APPLY_SREG(kreg, mreg) sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) setKvmSegmentReg(tc, sregs.kreg, idx)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define APPLY_DTABLE(kreg, idx) setKvmDTableReg(tc, sregs.kreg, idx)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#undef APPLY_SREG</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#undef APPLY_SEGMENT</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#undef APPLY_DTABLE</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="comment">// Clear the interrupt bitmap</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    memset(&amp;sregs.interrupt_bitmap, 0, <span class="keyword">sizeof</span>(sregs.interrupt_bitmap));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="comment">// VMX requires CS, SS, DS, ES, FS, and GS to have the accessed</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="comment">// bit in the type field set.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.cs);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.ss);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.ds);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.es);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.fs);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.gs);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">// There are currently some cases where the active task isn&#39;t</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">// marked as busy. This is illegal in VMX, so we force it to busy.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">if</span> (sregs.tr.type == <a class="code" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">SEG_SYS_TYPE_TSS_AVAILABLE</a>) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <a class="code" href="logging_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;tr.type (%i) is not busy. Forcing the busy bit.\n&quot;</span>,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;             sregs.tr.type);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        sregs.tr.type = <a class="code" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">SEG_SYS_TYPE_TSS_BUSY</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="comment">// VMX requires the DPL of SS and CS to be the same for</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">// non-conforming code segments. It seems like m5 doesn&#39;t set the</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="comment">// DPL of SS correctly when taking interrupts, so we need to fix</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="comment">// that here.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">if</span> ((sregs.cs.type == <a class="code" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">SEG_CS_TYPE_ACCESSED</a> ||</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;         sregs.cs.type == <a class="code" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">SEG_CS_TYPE_READ_ACCESSED</a>) &amp;&amp;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        sregs.cs.dpl != sregs.ss.dpl) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        <a class="code" href="logging_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;CS.DPL (%i) != SS.DPL (%i): Forcing SS.DPL to %i\n&quot;</span>,</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;             sregs.cs.dpl, sregs.ss.dpl, sregs.cs.dpl);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        sregs.ss.dpl = sregs.cs.dpl;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">// Do checks after fixing up the state to avoid getting excessive</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="comment">// amounts of warnings.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    RFLAGS rflags_nocc(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">if</span> (!rflags_nocc.vm) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <span class="comment">// Do segment verification if the CPU isn&#39;t entering virtual</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <span class="comment">// 8086 mode.  We currently assume that unrestricted guest</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <span class="comment">// mode is available.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">        checkSeg(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#undef APPLY_SEGMENT</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="classBaseKvmCPU.html#ae1f8b031817e1a09782a240f29ba010e">setSpecialRegisters</a>(sregs);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">  826</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">updateKvmStateFPUCommon</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, T &amp;fpu)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    fpu.mxcsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    fpu.fcw = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// No need to rebuild from MISCREG_FSW and MISCREG_TOP if we read</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">// with effects.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    fpu.fsw = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    uint64_t ftw(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>));</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    fpu.ftwx = <a class="code" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">X86ISA::convX87TagsToXTags</a>(ftw);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    fpu.last_opcode = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classtop.html">top</a>((fpu.fsw &gt;&gt; 11) &amp; 0x7);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">double</span> value(<a class="code" href="base_2types_8hh.html#ab4e5735506bfadfa28c4c59c5dd8781a">bitsToFloat64</a>(</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">FLOATREG_FPR</a>(reg_idx))));</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting KVM FP reg %i (st[%i]) := %f\n&quot;</span>,</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                reg_idx, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <a class="code" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">X86ISA::storeFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], value);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">// TODO: We should update the MMX state</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        *(uint64_t *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][0] =</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">FLOATREG_XMM_LOW</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        *(uint64_t *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][8] =</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">FLOATREG_XMM_HIGH</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;}</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">  860</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">X86KvmCPU::updateKvmStateFPULegacy</a>()</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;{</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keyword">struct </span>kvm_fpu fpu;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="comment">// There is some padding in the FP registers, so we&#39;d better zero</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="comment">// the whole struct.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    memset(&amp;fpu, 0, <span class="keyword">sizeof</span>(fpu));</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">updateKvmStateFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, fpu);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>))</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FISEG is non-zero.\n&quot;</span>);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    fpu.last_ip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>))</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FOSEG is non-zero.\n&quot;</span>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    fpu.last_dp = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a7c46f81a68500486be995b37d0fd28e8">setFPUState</a>(fpu);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">  884</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">X86KvmCPU::updateKvmStateFPUXSave</a>()</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keyword">struct </span>kvm_xsave kxsave;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="structFXSave.html">FXSave</a> &amp;xsave(*(<a class="code" href="structFXSave.html">FXSave</a> *)kxsave.region);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="comment">// There is some padding and reserved fields in the structure, so</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="comment">// we&#39;d better zero the whole thing.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    memset(&amp;kxsave, 0, <span class="keyword">sizeof</span>(kxsave));</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">updateKvmStateFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, xsave);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>))</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FISEG is non-zero.\n&quot;</span>);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    xsave.ctrl64.fpu_ip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>))</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FOSEG is non-zero.\n&quot;</span>);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    xsave.ctrl64.fpu_dp = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">setXSave</a>(kxsave);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">  909</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">X86KvmCPU::updateKvmStateFPU</a>()</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;{</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a>)</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        <a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">updateKvmStateFPUXSave</a>();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">updateKvmStateFPULegacy</a>();</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">  918</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">X86KvmCPU::updateKvmStateMSRs</a>()</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;{</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="classstd_1_1vector.html">KvmMSRVector</a> msrs;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keyword">const</span> Kvm::MSRIndexVector &amp;indices(<a class="code" href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">getMsrIntersection</a>());</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = indices.cbegin(); it != indices.cend(); ++it) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        <span class="keyword">struct </span>kvm_msr_entry e;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        e.index = *it;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        e.reserved = 0;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        e.data = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">msrMap</a>.at(*it));</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Adding MSR: idx: 0x%x, data: 0x%x\n&quot;</span>,</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                e.index, e.data);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        msrs.push_back(e);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    }</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">setMSRs</a>(msrs);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">  940</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">X86KvmCPU::updateThreadContext</a>()</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keyword">struct </span>kvm_regs regs;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keyword">struct </span>kvm_sregs sregs;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a8cab5eb8e29833b4a26f9d90d8cdd383">getRegisters</a>(regs);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a3b191200d5426b13d7569f5ec3c60ce4">getSpecialRegisters</a>(sregs);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;X86KvmCPU::updateThreadContext():\n&quot;</span>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        <a class="code" href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">dump</a>();</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">updateThreadContextRegs</a>(regs, sregs);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">updateThreadContextSRegs</a>(sregs);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a>) {</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keyword">struct </span>kvm_xsave xsave;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <a class="code" href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">getXSave</a>(xsave);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;       <a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">updateThreadContextXSave</a>(xsave);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        <span class="keyword">struct </span>kvm_fpu fpu;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <a class="code" href="classBaseKvmCPU.html#abcbadbad04e92cad95651d887c0c0789">getFPUState</a>(fpu);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">updateThreadContextFPU</a>(fpu);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    }</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">updateThreadContextMSRs</a>();</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="comment">// The M5 misc reg caches some values from other</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="comment">// registers. Writing to it with side effects causes it to be</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">// updated from its source registers.</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>, 0);</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;}</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">  974</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">X86KvmCPU::updateThreadContextRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_regs &amp;regs,</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                                   <span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;{</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define APPLY_IREG(kreg, mreg) tc-&gt;setIntReg(mreg, regs.kreg)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#undef APPLY_IREG</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a>(regs.rip + sregs.cs.base));</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="comment">// Flags are spread out across multiple semi-magic registers so we</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="comment">// need some special care when updating them.</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <a class="code" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">X86ISA::setRFlags</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, regs.rflags);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;}</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">  992</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;kvm_seg,</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>(0);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    attr.type = kvm_seg.type;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    attr.present = kvm_seg.present;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    attr.dpl = kvm_seg.dpl;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    attr.defaultSize = kvm_seg.db;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    attr.system = kvm_seg.s;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    attr.longMode = kvm_seg.l;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    attr.granularity = kvm_seg.g;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    attr.avl = kvm_seg.avl;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    attr.unusable = kvm_seg.unusable;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="comment">// We need some setMiscReg magic here to keep the effective base</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="comment">// addresses in sync. We need an up-to-date version of EFER, so</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="comment">// make sure this is called after the sregs have been synced.</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index), kvm_seg.base);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index), kvm_seg.limit);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(index), kvm_seg.selector);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(index), attr);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;}</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4"> 1017</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_dtable &amp;kvm_dtable,</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="comment">// We need some setMiscReg magic here to keep the effective base</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="comment">// addresses in sync. We need an up-to-date version of EFER, so</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="comment">// make sure this is called after the sregs have been synced.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index), kvm_dtable.base);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index), kvm_dtable.limit);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;}</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20"> 1028</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">X86KvmCPU::updateThreadContextSRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;{</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    assert(<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>()-&gt;apic_base == sregs.apic_base);</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    assert(<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>()-&gt;cr8 == sregs.cr8);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define APPLY_SREG(kreg, mreg) tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) setContextSegment(tc, sregs.kreg, idx)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define APPLY_DTABLE(kreg, idx) setContextSegment(tc, sregs.kreg, idx)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#undef APPLY_SREG</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#undef APPLY_SEGMENT</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#undef APPLY_DTABLE</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15"> 1046</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15">updateThreadContextFPUCommon</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">const</span> T &amp;fpu)</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classtop.html">top</a>((fpu.fsw &gt;&gt; 11) &amp; 0x7);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">double</span> value(<a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]));</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting gem5 FP reg %i (st[%i]) := %f\n&quot;</span>,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                reg_idx, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">FLOATREG_FPR</a>(reg_idx), <a class="code" href="base_2types_8hh.html#a9c9733faf4a4f644448949390269c532">floatToBits64</a>(value));</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="comment">// TODO: We should update the MMX state</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">MISCREG_X87_TOP</a>, top);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, fpu.mxcsr);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>, fpu.fcw);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>, fpu.fsw);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    uint64_t ftw(<a class="code" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">convX87XTagsToTags</a>(fpu.ftwx));</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="comment">// TODO: Are these registers really the same?</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>, ftw);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea">MISCREG_FTAG</a>, ftw);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>, fpu.last_opcode);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(<a class="code" href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">FLOATREG_XMM_LOW</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), *(uint64_t *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][0]);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">FLOATREG_XMM_HIGH</a>(i), *(uint64_t *)&amp;fpu.xmm[i][8]);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;}</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239"> 1079</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">X86KvmCPU::updateThreadContextFPU</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;{</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <a class="code" href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15">updateThreadContextFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, fpu);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>, 0);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>, fpu.last_ip);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>, 0);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>, fpu.last_dp);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;}</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0"> 1090</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">X86KvmCPU::updateThreadContextXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;kxsave)</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;{</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keyword">const</span> <a class="code" href="structFXSave.html">FXSave</a> &amp;xsave(*(<span class="keyword">const</span> <a class="code" href="structFXSave.html">FXSave</a> *)kxsave.region);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <a class="code" href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15">updateThreadContextFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, xsave);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>, 0);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>, xsave.<a class="code" href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">ctrl64</a>.fpu_ip);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>, 0);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>, xsave.<a class="code" href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">ctrl64</a>.fpu_dp);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;}</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d"> 1103</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">X86KvmCPU::updateThreadContextMSRs</a>()</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keyword">const</span> Kvm::MSRIndexVector &amp;msrs(<a class="code" href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">getMsrIntersection</a>());</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(msrs.size()));</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keyword">struct </span>kvm_msr_entry *entry;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="comment">// Create a list of MSRs to read</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    kvm_msrs-&gt;nmsrs = msrs.size();</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    entry = &amp;kvm_msrs-&gt;entries[0];</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = msrs.cbegin(); it != msrs.cend(); ++it, ++entry) {</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        entry-&gt;index = *it;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        entry-&gt;reserved = 0;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        entry-&gt;data = 0;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    }</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <a class="code" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">getMSRs</a>(*kvm_msrs.get());</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="comment">// Update M5&#39;s state</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    entry = &amp;kvm_msrs-&gt;entries[0];</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; kvm_msrs-&gt;nmsrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, ++entry) {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting M5 MSR: idx: 0x%x, data: 0x%x\n&quot;</span>,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                entry-&gt;index, entry-&gt;data);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">X86ISA::msrMap</a>.<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a>(entry-&gt;index), entry-&gt;data);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;}</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538"> 1133</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">X86KvmCPU::deliverInterrupts</a>()</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;{</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda">syncThreadContext</a>();</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;        <span class="comment">// Migrate to the interrupt controller&#39;s thread to get the</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        <span class="comment">// interrupt. Even though the individual methods are safe to</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;        <span class="comment">// call across threads, we might still lose interrupts unless</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;        <span class="comment">// they are getInterrupt() and updateIntrInfo() are called</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        <span class="comment">// atomically.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;        <a class="code" href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a> migrate(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;<a class="code" href="classEventManager.html#a28f1d32cd7103729384b10214c94a102">eventQueue</a>());</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        fault = <a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;getInterrupt(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;updateIntrInfo(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    }</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <a class="code" href="classX86ISA_1_1X86Interrupt.html">X86Interrupt</a> *x86int(dynamic_cast&lt;X86Interrupt *&gt;(fault.get()));</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">if</span> (dynamic_cast&lt;NonMaskableInterrupt *&gt;(fault.get())) {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;Delivering NMI\n&quot;</span>);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <a class="code" href="group__KvmInterrupts.html#ga6b691230f7fdecaef914ef88773790c7">kvmNonMaskableInterrupt</a>();</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dynamic_cast&lt;InitInterrupt *&gt;(fault.get())) {</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;INIT interrupt\n&quot;</span>);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;        fault.get()-&gt;invoke(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        <span class="comment">// Delay the kvm state update since we won&#39;t enter KVM on this</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        <span class="comment">// tick.</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a2242ff2f4ed324f075563acbfe087bb2">threadContextDirty</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        <span class="comment">// HACK: gem5 doesn&#39;t actually have any BIOS code, which means</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <span class="comment">// that we need to halt the thread and wait for a startup</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <span class="comment">// interrupt before restarting the thread. The simulated CPUs</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        <span class="comment">// use the same kind of hack using a microcode routine.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aefb406bd528f64ecb5036b600e401a87">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a16d560bf0850d37e4c92870c2f76d7d0">suspend</a>();</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dynamic_cast&lt;StartupInterrupt *&gt;(fault.get())) {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;STARTUP interrupt\n&quot;</span>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        fault.get()-&gt;invoke(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        <span class="comment">// The kvm state is assumed to have been updated when entering</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <span class="comment">// kvmRun(), so we need to update manually it here.</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <a class="code" href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">updateKvmState</a>();</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (x86int) {</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <span class="keyword">struct </span>kvm_interrupt kvm_int;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        kvm_int.irq = x86int-&gt;<a class="code" href="classX86ISA_1_1X86FaultBase.html#af22183543a33a4d6bf1a71d52eadb6cf">getVector</a>();</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;Delivering interrupt: %s (%u)\n&quot;</span>,</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                fault-&gt;name(), kvm_int.irq);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;        <a class="code" href="group__KvmInterrupts.html#gaea8d68988b33fa1dbcc4e42f5dc762b6">kvmInterrupt</a>(kvm_int);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unknown interrupt type\n&quot;</span>);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    }</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ab41dd5df99853de5c12628cddfb0d2b1"> 1186</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ab41dd5df99853de5c12628cddfb0d2b1">X86KvmCPU::kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks)</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;{</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>());</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keyword">auto</span> *lapic = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1Interrupts.html">X86ISA::Interrupts</a> *<span class="keyword">&gt;</span>(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">if</span> (lapic-&gt;checkInterruptsRaw()) {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        <span class="keywordflow">if</span> (lapic-&gt;hasPendingUnmaskable()) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                    <span class="stringliteral">&quot;Delivering unmaskable interrupt.\n&quot;</span>);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;            <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda">syncThreadContext</a>();</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;            <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">deliverInterrupts</a>();</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kvm_run.ready_for_interrupt_injection) {</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;            <span class="comment">// KVM claims that it is ready for an interrupt. It might</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;            <span class="comment">// be lying if we just updated rflags and disabled</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;            <span class="comment">// interrupts (e.g., by doing a CPU handover). Let&#39;s sync</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;            <span class="comment">// the thread context and check if there are /really/</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;            <span class="comment">// interrupts that should be delivered now.</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda">syncThreadContext</a>();</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;            <span class="keywordflow">if</span> (lapic-&gt;checkInterrupts(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>)) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                        <span class="stringliteral">&quot;M5 has pending interrupts, delivering interrupt.\n&quot;</span>);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">deliverInterrupts</a>();</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                        <span class="stringliteral">&quot;Interrupt delivery delayed due to KVM confusion.\n&quot;</span>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                kvm_run.request_interrupt_window = 1;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            }</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!kvm_run.request_interrupt_window) {</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                    <span class="stringliteral">&quot;M5 has pending interrupts, requesting interrupt &quot;</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                    <span class="stringliteral">&quot;window.\n&quot;</span>);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;            kvm_run.request_interrupt_window = 1;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;        }</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        kvm_run.request_interrupt_window = 0;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    }</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="comment">// The CPU might have been suspended as a result of the INIT</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="comment">// interrupt delivery hack. In that case, don&#39;t enter into KVM.</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a7435ef26f94d8129433dec26236fee4b">_status</a> == <a class="code" href="classBaseKvmCPU.html#aa0641cc1ddeea39ae9504b45ffaab24fa406fbd7a03689308f5327d16b1312e75">Idle</a>)</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">kvmRunWrapper</a>(ticks);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;}</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a8d717dcb85f5baf54c655d89d8124e24"> 1234</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a8d717dcb85f5baf54c655d89d8124e24">X86KvmCPU::kvmRunDrain</a>()</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>());</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8">archIsDrained</a>()) {</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;kvmRunDrain: Architecture code isn&#39;t drained\n&quot;</span>);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;        <span class="comment">// Tell KVM to find a suitable place to deliver interrupts. This</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;        <span class="comment">// should ensure that pending interrupts have been delivered and</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;        <span class="comment">// things are reasonably consistent (i.e., no interrupts pending</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        <span class="comment">// in the guest).</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;        kvm_run.request_interrupt_window = 1;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        <span class="comment">// Limit the run to 1 millisecond. That is hopefully enough to</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        <span class="comment">// reach an interrupt window. Otherwise, we&#39;ll just try again</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        <span class="comment">// later.</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">kvmRunWrapper</a>(1 * <a class="code" href="namespaceSimClock_1_1Float.html#a86c175ee2f226a6a597a3677d3f2fea1">SimClock::Float::ms</a>);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;kvmRunDrain: Delivering pending IO\n&quot;</span>);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">kvmRunWrapper</a>(0);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    }</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc"> 1259</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">X86KvmCPU::kvmRunWrapper</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks)</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;{</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>());</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="comment">// Synchronize the APIC base and CR8 here since they are present</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="comment">// in the kvm_run struct, which makes the synchronization really</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="comment">// cheap.</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    kvm_run.apic_base = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    kvm_run.cr8 = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> run_ticks(<a class="code" href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a>(ticks));</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, kvm_run.apic_base);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    kvm_run.cr8 = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">return</span> run_ticks;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;}</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;uint64_t</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#aa2743976a379b6dd85a34f0408ec21a3"> 1278</a></span>&#160;<a class="code" href="classX86KvmCPU.html#aa2743976a379b6dd85a34f0408ec21a3">X86KvmCPU::getHostCycles</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847">getMSR</a>(<a class="code" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">MSR_TSC</a>);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2"> 1284</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">X86KvmCPU::handleIOMiscReg32</a>(<span class="keywordtype">int</span> miscreg)</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;{</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>());</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keyword">const</span> uint16_t port(kvm_run.io.port);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    assert(kvm_run.exit_reason == KVM_EXIT_IO);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">if</span> (kvm_run.io.size != 4) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected IO size (%u) for address 0x%x.\n&quot;</span>,</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;              kvm_run.io.size, port);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">if</span> (kvm_run.io.count != 1) {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected IO count (%u) for address 0x%x.\n&quot;</span>,</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;              kvm_run.io.count, port);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    uint32_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>((uint32_t *)<a class="code" href="classBaseKvmCPU.html#ac21a337cebaf1ece2812b646cba2f1a7">getGuestData</a>(kvm_run.io.data_offset));</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">if</span> (kvm_run.io.direction == KVM_EXIT_IO_OUT)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(miscreg, *data);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;        *data = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(miscreg);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;}</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ace765e0d7966c9e1cea1fe0152ac8346"> 1309</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ace765e0d7966c9e1cea1fe0152ac8346">X86KvmCPU::handleKvmExitIO</a>()</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;{</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">getKvmRunState</a>());</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordtype">bool</span> isWrite(kvm_run.io.direction == KVM_EXIT_IO_OUT);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *guestData(<a class="code" href="classBaseKvmCPU.html#ac21a337cebaf1ece2812b646cba2f1a7">getGuestData</a>(kvm_run.io.data_offset));</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay(0);</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    uint16_t port(kvm_run.io.port);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a>(kvm_run.io.count);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    assert(kvm_run.io.direction == KVM_EXIT_IO_IN ||</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;           kvm_run.io.direction == KVM_EXIT_IO_OUT);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmIO, <span class="stringliteral">&quot;KVM-x86: Handling IO instruction (%s) (port: 0x%x)\n&quot;</span>,</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;            (isWrite ? <span class="stringliteral">&quot;out&quot;</span> : <span class="stringliteral">&quot;in&quot;</span>), kvm_run.io.port);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="comment">/* Vanilla gem5 handles PCI discovery in the TLB(!). Since we</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">     * don&#39;t use the TLB component, we need to intercept and handle</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">     * the PCI configuration space IO ports here.</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">     * The IO port PCI discovery mechanism uses one address register</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">     * and one data register. We map the address register to a misc</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">     * reg and use that to re-route data register accesses to the</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">     * right location in the PCI configuration space.</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">if</span> (port == <a class="code" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">IO_PCI_CONF_ADDR</a>) {</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        <a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">handleIOMiscReg32</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((port &amp; ~0x3) == <a class="code" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">IO_PCI_CONF_DATA_BASE</a>) {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pciConfigAddr(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>));</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;        <span class="keywordflow">if</span> (pciConfigAddr &amp; 0x80000000) {</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;            pAddr = <a class="code" href="namespaceX86ISA.html#a5b68d0901ef27939565621f528be9b94">X86ISA::x86PciConfigAddress</a>((pciConfigAddr &amp; 0x7ffffffc) |</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                                (port &amp; 0x3));</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;            pAddr = <a class="code" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">X86ISA::x86IOAddress</a>(port);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;        }</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        pAddr = <a class="code" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">X86ISA::x86IOAddress</a>(port);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    }</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keyword">const</span> <a class="code" href="classMemCmd.html">MemCmd</a> cmd(isWrite ? <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a> : <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="comment">// Temporarily lock and migrate to the device event queue to</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="comment">// prevent races in multi-core mode.</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <a class="code" href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a> migrate(<a class="code" href="classBaseKvmCPU.html#a91acd3378bc31da677bc0e2f14b38c50">deviceEventQueue</a>());</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;        <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> io_req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;            pAddr, kvm_run.io.size,</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;            <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>, <a class="code" href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">dataMasterId</a>());</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        io_req-&gt;setContext(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(io_req, cmd);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(guestData);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        delay += <a class="code" href="classBaseKvmCPU.html#a91a536e52f05c96d88a83832db91b543">dataPort</a>.<a class="code" href="classBaseKvmCPU_1_1KVMCpuPort.html#a19b7ff4db123aa2e2b89f5095304be5b">submitIO</a>(pkt);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        guestData += kvm_run.io.size;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">return</span> delay;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;}</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a39f6a53ee10cef1188ccc5ad9dee2c6f"> 1372</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a39f6a53ee10cef1188ccc5ad9dee2c6f">X86KvmCPU::handleKvmExitIRQWindowOpen</a>()</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;{</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="comment">// We don&#39;t need to do anything here since this is caught the next</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="comment">// time we execute kvmRun(). We still overload the exit event to</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="comment">// silence the warning about an unhandled exit event.</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8"> 1381</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8">X86KvmCPU::archIsDrained</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keyword">struct </span>kvm_vcpu_events events;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <a class="code" href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">getVCpuEvents</a>(events);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="comment">// We could probably handle this in a by re-inserting interrupts</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="comment">// that are pending into gem5 on a drain. However, that would</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="comment">// probably be tricky to do reliably, so we&#39;ll just prevent a</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <span class="comment">// drain if there is anything pending in the</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="comment">// guest. X86KvmCPU::kvmRunDrain() minimizes the amount of code</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="comment">// executed in the guest by requesting an interrupt window if</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="comment">// there are pending interrupts.</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> pending_events(events.exception.injected ||</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                              events.interrupt.injected ||</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                              events.nmi.injected || events.nmi.pending);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="keywordflow">if</span> (pending_events) {</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;archIsDrained: Pending events: %s %s %s %s\n&quot;</span>,</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                events.exception.injected ? <span class="stringliteral">&quot;exception&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                events.interrupt.injected ? <span class="stringliteral">&quot;interrupt&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                events.nmi.injected ? <span class="stringliteral">&quot;nmi[i]&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;                events.nmi.pending ? <span class="stringliteral">&quot;nmi[p]&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    }</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordflow">return</span> !pending_events;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;}</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="keyword">static</span> <span class="keyword">struct </span>kvm_cpuid_entry2</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2"> 1410</a></span>&#160;<a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(uint32_t function, uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>,</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;             <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;result)</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;{</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keyword">struct </span>kvm_cpuid_entry2 e;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    e.function = <span class="keyword">function</span>;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    e.index = <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    e.flags = 0;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    e.eax = (uint32_t)result.rax;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    e.ebx = (uint32_t)result.rbx;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    e.ecx = (uint32_t)result.rcx;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    e.edx = (uint32_t)result.rdx;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;}</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578"> 1426</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">X86KvmCPU::updateCPUID</a>()</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;{</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    Kvm::CPUIDVector m5_supported;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="comment">/* TODO: We currently don&#39;t support any of the functions that</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">     * iterate through data structures in the CPU using an index. It&#39;s</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">     * currently not a problem since M5 doesn&#39;t expose any of them at</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">     * the moment.</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="comment">/* Basic features */</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> func0;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, 0x0, 0, func0);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="keywordflow">for</span> (uint32_t <span class="keyword">function</span> = 0; <span class="keyword">function</span> &lt;= func0.<a class="code" href="structX86ISA_1_1CpuidResult.html#ab6799fcae83936e817104267eecc15ba">rax</a>; ++<span class="keyword">function</span>) {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> <a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        uint32_t idx(0);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">function</span>, idx, cpuid);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        m5_supported.push_back(<a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(<span class="keyword">function</span>, idx, cpuid));</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    }</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    <span class="comment">/* Extended features */</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> efunc0;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, 0x80000000, 0, efunc0);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">for</span> (uint32_t <span class="keyword">function</span> = 0x80000000; <span class="keyword">function</span> &lt;= efunc0.<a class="code" href="structX86ISA_1_1CpuidResult.html#ab6799fcae83936e817104267eecc15ba">rax</a>; ++<span class="keyword">function</span>) {</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;        <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> <a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        uint32_t idx(0);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;        <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>, <span class="keyword">function</span>, idx, cpuid);</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;        m5_supported.push_back(<a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(<span class="keyword">function</span>, idx, cpuid));</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    }</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">setCPUID</a>(m5_supported);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622"> 1462</a></span>&#160;<a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">X86KvmCPU::setCPUID</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_cpuid2 &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>)</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;{</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_CPUID2, (<span class="keywordtype">void</span> *)&amp;cpuid) == -1)</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest CPUID2 (errno: %i)\n&quot;</span>,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;              errno);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;}</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a5ef919936d3ba50be36f674cb8d336bb"> 1470</a></span>&#160;<a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">X86KvmCPU::setCPUID</a>(<span class="keyword">const</span> Kvm::CPUIDVector &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>)</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;{</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    std::unique_ptr&lt;struct kvm_cpuid2&gt; kvm_cpuid(</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        newVarStruct&lt;struct kvm_cpuid2, struct kvm_cpuid_entry2&gt;(cpuid.size()));</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    kvm_cpuid-&gt;nent = cpuid.size();</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    std::copy(cpuid.begin(), cpuid.end(), kvm_cpuid-&gt;entries);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">setCPUID</a>(*kvm_cpuid);</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;}</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9"> 1482</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">X86KvmCPU::setMSRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_msrs &amp;msrs)</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;{</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_MSRS, (<span class="keywordtype">void</span> *)&amp;msrs) == -1)</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest MSRs (errno: %i)\n&quot;</span>,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;              errno);</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;}</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a423b14ab279a267a5f9e08980d1e497a"> 1490</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">X86KvmCPU::setMSRs</a>(<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">KvmMSRVector</a> &amp;msrs)</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;{</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;        newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(msrs.size()));</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    kvm_msrs-&gt;nmsrs = msrs.size();</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    std::copy(msrs.begin(), msrs.end(), kvm_msrs-&gt;entries);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">setMSRs</a>(*kvm_msrs);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;}</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033"> 1502</a></span>&#160;<a class="code" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">X86KvmCPU::getMSRs</a>(<span class="keyword">struct</span> kvm_msrs &amp;msrs)<span class="keyword"> const</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_MSRS, (<span class="keywordtype">void</span> *)&amp;msrs) == -1)</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest MSRs (errno: %i)\n&quot;</span>,</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;              errno);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;}</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83"> 1511</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">X86KvmCPU::setMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, uint64_t value)</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;        newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(1));</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="keyword">struct </span>kvm_msr_entry &amp;entry(kvm_msrs-&gt;entries[0]);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    kvm_msrs-&gt;nmsrs = 1;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    entry.index = <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    entry.reserved = 0;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    entry.data = value;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">setMSRs</a>(*kvm_msrs.get());</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;}</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;uint64_t</div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847"> 1526</a></span>&#160;<a class="code" href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847">X86KvmCPU::getMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)<span class="keyword"> const</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(1));</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keyword">struct </span>kvm_msr_entry &amp;entry(kvm_msrs-&gt;entries[0]);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    kvm_msrs-&gt;nmsrs = 1;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    entry.index = <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    entry.reserved = 0;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    entry.data = 0;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <a class="code" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">getMSRs</a>(*kvm_msrs.get());</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keywordflow">return</span> entry.data;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="keyword">const</span> Kvm::MSRIndexVector &amp;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663"> 1542</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">X86KvmCPU::getMsrIntersection</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">cachedMsrIntersection</a>.empty()) {</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;        <span class="keyword">const</span> Kvm::MSRIndexVector &amp;kvm_msrs(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#ae0fabb304256e3dc786a75c3257747cd">kvm</a>-&gt;getSupportedMSRs());</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html">Kvm</a>, <span class="stringliteral">&quot;kvm-x86: Updating MSR intersection\n&quot;</span>);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = kvm_msrs.cbegin(); it != kvm_msrs.cend(); ++it) {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">X86ISA::msrMap</a>.<a class="code" href="classSimObject.html#a2d22556f4a5c932a267783fd33f4db79">find</a>(*it) != <a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">X86ISA::msrMap</a>.end()) {</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                <a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">cachedMsrIntersection</a>.push_back(*it);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html">Kvm</a>, <span class="stringliteral">&quot;kvm-x86: Adding MSR 0x%x\n&quot;</span>, *it);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;kvm-x86: MSR (0x%x) unsupported by gem5. Skipping.\n&quot;</span>,</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                     *it);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;            }</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;        }</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    }</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">cachedMsrIntersection</a>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;}</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b"> 1563</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b">X86KvmCPU::getDebugRegisters</a>(<span class="keyword">struct</span> kvm_debugregs &amp;regs)<span class="keyword"> const</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_DEBUGREGS, &amp;regs) == -1)</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unsupported getDebugRegisters call.\n&quot;</span>);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;}</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27"> 1574</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">X86KvmCPU::setDebugRegisters</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_debugregs &amp;regs)</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;{</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#ifdef KVM_SET_DEBUGREGS</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_DEBUGREGS, (<span class="keywordtype">void</span> *)&amp;regs) == -1)</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unsupported setDebugRegisters call.\n&quot;</span>);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;}</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948"> 1585</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948">X86KvmCPU::getXCRs</a>(<span class="keyword">struct</span> kvm_xcrs &amp;regs)<span class="keyword"> const</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_XCRS, &amp;regs) == -1)</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa"> 1592</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">X86KvmCPU::setXCRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xcrs &amp;regs)</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;{</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_XCRS, (<span class="keywordtype">void</span> *)&amp;regs) == -1)</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;}</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200"> 1599</a></span>&#160;<a class="code" href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">X86KvmCPU::getXSave</a>(<span class="keyword">struct</span> kvm_xsave &amp;xsave)<span class="keyword"> const</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_XSAVE, &amp;xsave) == -1)</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;}</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f"> 1606</a></span>&#160;<a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">X86KvmCPU::setXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;xsave)</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;{</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_XSAVE, (<span class="keywordtype">void</span> *)&amp;xsave) == -1)</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;}</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6"> 1614</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">X86KvmCPU::getVCpuEvents</a>(<span class="keyword">struct</span> kvm_vcpu_events &amp;events)<span class="keyword"> const</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_VCPU_EVENTS, &amp;events) == -1)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c"> 1621</a></span>&#160;<a class="code" href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">X86KvmCPU::setVCpuEvents</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_events &amp;events)</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;{</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_SET_VCPU_EVENTS, (<span class="keywordtype">void</span> *)&amp;events) == -1)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<a class="code" href="classX86KvmCPU.html">X86KvmCPU</a> *</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;X86KvmCPUParams::create()</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;{</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;}</div><div class="ttc" id="namespaceX86ISA_html_a749793fafee6c9c40af6247a89e054ac"><div class="ttname"><a href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">X86ISA::count</a></div><div class="ttdeci">count</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00705">misc.hh:705</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a63dc742d9f92e753afad1247ec41214b"><div class="ttname"><a href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b">X86KvmCPU::getDebugRegisters</a></div><div class="ttdeci">void getDebugRegisters(struct kvm_debugregs &amp;regs) const</div><div class="ttdoc">Wrappers around KVM&amp;#39;s state transfer methods. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01563">x86_cpu.cc:1563</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a4a17e8eb656d44e302e42eaad4ed7d55"><div class="ttname"><a href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">SEG_CS_TYPE_ACCESSED</a></div><div class="ttdeci">#define SEG_CS_TYPE_ACCESSED</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00065">x86_cpu.cc:65</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_aef738411dd04ee04e0dd34b256cd3c15"><div class="ttname"><a href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15">updateThreadContextFPUCommon</a></div><div class="ttdeci">static void updateThreadContextFPUCommon(ThreadContext *tc, const T &amp;fpu)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01046">x86_cpu.cc:1046</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a9e1d3385a07232993d15e67b246997b2"><div class="ttname"><a href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">X86KvmCPU::handleIOMiscReg32</a></div><div class="ttdeci">void handleIOMiscReg32(int miscreg)</div><div class="ttdoc">Handle a 32-bit IO access that should be mapped to a MiscReg. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01284">x86_cpu.cc:1284</a></div></div>
<div class="ttc" id="classKvm_html_a474c6c0d940f1b8e4cda1edb01794927"><div class="ttname"><a href="classKvm.html#a474c6c0d940f1b8e4cda1edb01794927">Kvm::capExtendedCPUID</a></div><div class="ttdeci">bool capExtendedCPUID() const</div><div class="ttdoc">Support for BaseKvmCPU::setCPUID2 and getSupportedCPUID(). </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00109">vm.cc:109</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abc3c39610e2a90f27e9248072c1dab90"><div class="ttname"><a href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">X86ISA::getRFlags</a></div><div class="ttdeci">uint64_t getRFlags(ThreadContext *tc)</div><div class="ttdoc">Reconstruct the rflags register from the internal gem5 register state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00257">utility.cc:257</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a71a8c98819a14678713aadad6d7b85aa"><div class="ttname"><a href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">X86KvmCPU::setXCRs</a></div><div class="ttdeci">void setXCRs(const struct kvm_xcrs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01592">x86_cpu.cc:1592</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classX86KvmCPU_html_ae9fdb100098d52b71f91e0adad7bffd9"><div class="ttname"><a href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">X86KvmCPU::setMSRs</a></div><div class="ttdeci">void setMSRs(const struct kvm_msrs &amp;msrs)</div><div class="ttdoc">Methods to access MSRs in the guest. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01482">x86_cpu.cc:1482</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_af22183543a33a4d6bf1a71d52eadb6cf"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#af22183543a33a4d6bf1a71d52eadb6cf">X86ISA::X86FaultBase::getVector</a></div><div class="ttdeci">virtual uint8_t getVector() const</div><div class="ttdoc">Get the vector of an interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00099">faults.hh:99</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_ab981dfcf0b109de1740a5684d6eed5d8"><div class="ttname"><a href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">SEG_SYS_TYPE_TSS_AVAILABLE</a></div><div class="ttdeci">#define SEG_SYS_TYPE_TSS_AVAILABLE</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00060">x86_cpu.cc:60</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a91acd3378bc31da677bc0e2f14b38c50"><div class="ttname"><a href="classBaseKvmCPU.html#a91acd3378bc31da677bc0e2f14b38c50">BaseKvmCPU::deviceEventQueue</a></div><div class="ttdeci">EventQueue * deviceEventQueue()</div><div class="ttdoc">Get a pointer to the event queue owning devices. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00430">base.hh:430</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">X86ISA::MISCREG_CR8</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00115">misc.hh:115</a></div></div>
<div class="ttc" id="classSimpleThread_html_a16d560bf0850d37e4c92870c2f76d7d0"><div class="ttname"><a href="classSimpleThread.html#a16d560bf0850d37e4c92870c2f76d7d0">SimpleThread::suspend</a></div><div class="ttdeci">void suspend() override</div><div class="ttdoc">Set the status to Suspended. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8cc_source.html#l00183">simple_thread.cc:183</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a804bae9fdadd0da02e431f6542c3ee27"><div class="ttname"><a href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">X86KvmCPU::setDebugRegisters</a></div><div class="ttdeci">void setDebugRegisters(const struct kvm_debugregs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01574">x86_cpu.cc:1574</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a0dd1c17ee1639164887df8dae4a46861"><div class="ttname"><a href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a></div><div class="ttdeci">static void forceSegAccessed(struct kvm_segment &amp;seg)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00745">x86_cpu.cc:745</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">X86ISA::MISCREG_FTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00385">misc.hh:385</a></div></div>
<div class="ttc" id="structFXSave_html_a2170c4491c5e58b7ca85ce5a782db75f"><div class="ttname"><a href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">FXSave::fpu_ip</a></div><div class="ttdeci">uint32_t fpu_ip</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00082">x86_cpu.cc:82</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a82903f5a0c72911a7caf2bef602e1663"><div class="ttname"><a href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">X86KvmCPU::getMsrIntersection</a></div><div class="ttdeci">const Kvm::MSRIndexVector &amp; getMsrIntersection() const</div><div class="ttdoc">Get a list of MSRs supported by both gem5 and KVM. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01542">x86_cpu.cc:1542</a></div></div>
<div class="ttc" id="classMemCmd_html"><div class="ttname"><a href="classMemCmd.html">MemCmd</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00076">packet.hh:76</a></div></div>
<div class="ttc" id="classtop_html"><div class="ttname"><a href="classtop.html">top</a></div><div class="ttdef"><b>Definition:</b> <a href="communication_2sc__signal_2register__port_2test01_2test_8h_source.html#l00061">test.h:61</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a38a7dc551e78924805eae46b8dc0e538"><div class="ttname"><a href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">X86KvmCPU::deliverInterrupts</a></div><div class="ttdeci">void deliverInterrupts()</div><div class="ttdoc">Inject pending interrupts from gem5 into the virtual CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01133">x86_cpu.cc:1133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c">X86ISA::BusyBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00099">misc.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab2da532658ce0604fdd89c4f949268c5"><div class="ttname"><a href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">X86KvmCPU::haveXSave</a></div><div class="ttdeci">bool haveXSave</div><div class="ttdoc">Kvm::capXSave() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00244">x86_cpu.hh:244</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf">X86ISA::PEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00090">misc.hh:90</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_aa249f80ee7382ea304af9e36af7e7b36"><div class="ttname"><a href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">IO_PCI_CONF_ADDR</a></div><div class="ttdeci">#define IO_PCI_CONF_ADDR</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00056">x86_cpu.cc:56</a></div></div>
<div class="ttc" id="classBaseKvmCPU_1_1KVMCpuPort_html_a19b7ff4db123aa2e2b89f5095304be5b"><div class="ttname"><a href="classBaseKvmCPU_1_1KVMCpuPort.html#a19b7ff4db123aa2e2b89f5095304be5b">BaseKvmCPU::KVMCpuPort::submitIO</a></div><div class="ttdeci">Tick submitIO(PacketPtr pkt)</div><div class="ttdoc">Interface to send Atomic or Timing IO request. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00180">base.cc:180</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a2242ff2f4ed324f075563acbfe087bb2"><div class="ttname"><a href="classBaseKvmCPU.html#a2242ff2f4ed324f075563acbfe087bb2">BaseKvmCPU::threadContextDirty</a></div><div class="ttdeci">bool threadContextDirty</div><div class="ttdoc">Is the gem5 context dirty? Set to true to force an update of the KVM vCPU state upon the next call to...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00629">base.hh:629</a></div></div>
<div class="ttc" id="msr_8hh_html"><div class="ttname"><a href="msr_8hh.html">msr.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">X86ISA::MISCREG_FOP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00391">misc.hh:391</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a30ade32416f767fa3d97c6e703b45720"><div class="ttname"><a href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">X86KvmCPU::dumpMSRs</a></div><div class="ttdeci">void dumpMSRs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00657">x86_cpu.cc:657</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a3b191200d5426b13d7569f5ec3c60ce4"><div class="ttname"><a href="classBaseKvmCPU.html#a3b191200d5426b13d7569f5ec3c60ce4">BaseKvmCPU::getSpecialRegisters</a></div><div class="ttdeci">void getSpecialRegisters(struct kvm_sregs &amp;regs) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00856">base.cc:856</a></div></div>
<div class="ttc" id="arch_2x86_2faults_8hh_html"><div class="ttname"><a href="arch_2x86_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="structFXSave_html"><div class="ttname"><a href="structFXSave.html">FXSave</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00073">x86_cpu.cc:73</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classBaseCPU_html_ad632b5fdf96b18eb627ef842494d48a5"><div class="ttname"><a href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">BaseCPU::interrupts</a></div><div class="ttdeci">std::vector&lt; BaseInterrupts * &gt; interrupts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00222">base.hh:222</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a76cee3dce21295def5b0ad86a25b3835"><div class="ttname"><a href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a></div><div class="ttdeci">virtual Tick kvmRun(Tick ticks)</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00728">base.cc:728</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a51d8093baee27ba8789bb1af7af824a2"><div class="ttname"><a href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a></div><div class="ttdeci">static void setKvmDTableReg(ThreadContext *tc, struct kvm_dtable &amp;kvm_dtable, const int index)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00737">x86_cpu.cc:737</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870">X86ISA::DEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00086">misc.hh:86</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a46e515cb79d18dc59725e3012d959dc7"><div class="ttname"><a href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">X86KvmCPU::updateKvmStateFPUXSave</a></div><div class="ttdeci">void updateKvmStateFPUXSave()</div><div class="ttdoc">Update FPU and SIMD registers using the XSave API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00884">x86_cpu.cc:884</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_add94976f9091df7440777936476768c1"><div class="ttname"><a href="namespaceX86ISA.html#add94976f9091df7440777936476768c1">X86ISA::e</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00755">misc.hh:755</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a7dbae927888360923f7d7dbb529a3668"><div class="ttname"><a href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">SEG_SYS_TYPE_TSS_BUSY</a></div><div class="ttdeci">#define SEG_SYS_TYPE_TSS_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00062">x86_cpu.cc:62</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a39f6a53ee10cef1188ccc5ad9dee2c6f"><div class="ttname"><a href="classX86KvmCPU.html#a39f6a53ee10cef1188ccc5ad9dee2c6f">X86KvmCPU::handleKvmExitIRQWindowOpen</a></div><div class="ttdeci">Tick handleKvmExitIRQWindowOpen() override</div><div class="ttdoc">The guest exited because an interrupt window was requested. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01372">x86_cpu.cc:1372</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a37b0833de5c513bb273b2ef526ae4327"><div class="ttname"><a href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">BaseKvmCPU::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdoc">ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00151">base.hh:151</a></div></div>
<div class="ttc" id="group__KvmInterrupts_html_ga6b691230f7fdecaef914ef88773790c7"><div class="ttname"><a href="group__KvmInterrupts.html#ga6b691230f7fdecaef914ef88773790c7">BaseKvmCPU::kvmNonMaskableInterrupt</a></div><div class="ttdeci">void kvmNonMaskableInterrupt()</div><div class="ttdoc">Send a non-maskable interrupt to the guest. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00826">base.cc:826</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a1d1d6997a94e9b4e9e0e96b7b9f1aff0"><div class="ttname"><a href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">X86KvmCPU::updateKvmStateRegs</a></div><div class="ttdeci">void updateKvmStateRegs()</div><div class="ttdoc">Support routines to update the state of the KVM CPU from gem5&amp;#39;s state representation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00690">x86_cpu.cc:690</a></div></div>
<div class="ttc" id="structFXSave_html_af4f27ae6ca356f98301c077fd68c5eaa"><div class="ttname"><a href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">FXSave::fpu_dp</a></div><div class="ttdeci">uint32_t fpu_dp</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00085">x86_cpu.cc:85</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a8ccda1441792c0dd603212a06fb77948"><div class="ttname"><a href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948">X86KvmCPU::getXCRs</a></div><div class="ttdeci">void getXCRs(struct kvm_xcrs &amp;regs) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01585">x86_cpu.cc:1585</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a93b7cce9679d78d1fa61f8656aaa548c"><div class="ttname"><a href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">X86KvmCPU::setVCpuEvents</a></div><div class="ttdeci">void setVCpuEvents(const struct kvm_vcpu_events &amp;events)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01621">x86_cpu.cc:1621</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">X86ISA::MISCREG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00299">misc.hh:299</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">X86ISA::MISCREG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00305">misc.hh:305</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a2eda49451551556a19bac833dac33ea6"><div class="ttname"><a href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">X86KvmCPU::getVCpuEvents</a></div><div class="ttdeci">void getVCpuEvents(struct kvm_vcpu_events &amp;events) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01614">x86_cpu.cc:1614</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3">X86ISA::CC2Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00097">misc.hh:97</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a6c94dd764dcf751db115e6f6e0861239"><div class="ttname"><a href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">X86KvmCPU::updateThreadContextFPU</a></div><div class="ttdeci">void updateThreadContextFPU(const struct kvm_fpu &amp;fpu)</div><div class="ttdoc">Update FPU and SIMD registers using the legacy API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01079">x86_cpu.cc:1079</a></div></div>
<div class="ttc" id="x86__cpu_8hh_html"><div class="ttname"><a href="x86__cpu_8hh.html">x86_cpu.hh</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a64546b78e0c66406e0c585251017e97d"><div class="ttname"><a href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">SEG_CS_TYPE_READ_ACCESSED</a></div><div class="ttdeci">#define SEG_CS_TYPE_READ_ACCESSED</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00067">x86_cpu.cc:67</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_afc32dfd12cc5e8ffc7b1d8571d1b9622"><div class="ttname"><a href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">X86KvmCPU::setCPUID</a></div><div class="ttdeci">void setCPUID(const struct kvm_cpuid2 &amp;cpuid)</div><div class="ttdoc">Methods to access CPUID information using the extended API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01462">x86_cpu.cc:1462</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a04b56742122e69e4fbebb1832029be20"><div class="ttname"><a href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">X86KvmCPU::updateThreadContextSRegs</a></div><div class="ttdeci">void updateThreadContextSRegs(const struct kvm_sregs &amp;sregs)</div><div class="ttdoc">Update control registers (CRx, segments, etc.) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01028">x86_cpu.cc:1028</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">X86ISA::MISCREG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00302">misc.hh:302</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a4d4061bc93950e881300fc67c076eebd"><div class="ttname"><a href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">SEG_TYPE_BIT_ACCESSED</a></div><div class="ttdeci">#define SEG_TYPE_BIT_ACCESSED</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00071">x86_cpu.cc:71</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3">X86ISA::ErrSummaryBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00094">misc.hh:94</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1c59b162dd01876db0d38d9698bdd88e"><div class="ttname"><a href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">MipsISA::cpuid</a></div><div class="ttdeci">Bitfield&lt; 28, 21 &gt; cpuid</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00094">dt_constants.hh:94</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_abcbadbad04e92cad95651d887c0c0789"><div class="ttname"><a href="classBaseKvmCPU.html#abcbadbad04e92cad95651d887c0c0789">BaseKvmCPU::getFPUState</a></div><div class="ttdeci">void getFPUState(struct kvm_fpu &amp;state) const</div><div class="ttdoc">Get/Set the guest FPU/vector state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00870">base.cc:870</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00090">packet.hh:90</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a418537ad60ed701603175c2cf51f176f"><div class="ttname"><a href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">X86ISA::storeFloat80</a></div><div class="ttdeci">void storeFloat80(void *_mem, double value)</div><div class="ttdoc">Convert and store a double as an 80-bit float. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00364">utility.cc:364</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html"><div class="ttname"><a href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="ttdoc">Base class for KVM based CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00079">base.hh:79</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_aee4b487828f065cc85edb345fd60ee19"><div class="ttname"><a href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">X86KvmCPU::dumpSpecRegs</a></div><div class="ttdeci">void dumpSpecRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00603">x86_cpu.cc:603</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0">X86ISA::IEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00085">misc.hh:85</a></div></div>
<div class="ttc" id="classKvm_html_a3e77d89038de8edfd70d38a7fb418a41"><div class="ttname"><a href="classKvm.html#a3e77d89038de8edfd70d38a7fb418a41">Kvm::capVCPUEvents</a></div><div class="ttdeci">bool capVCPUEvents() const</div><div class="ttdoc">Support for getting and setting the kvm_vcpu_events structure. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00157">vm.cc:157</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab0ce6bdb0931020a3b33bb641d906033"><div class="ttname"><a href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">X86KvmCPU::getMSRs</a></div><div class="ttdeci">void getMSRs(struct kvm_msrs &amp;msrs) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01502">x86_cpu.cc:1502</a></div></div>
<div class="ttc" id="classThreadContext_html_a347b871ff912f57fb64af0cde4a54ebe"><div class="ttname"><a href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg</a></div><div class="ttdeci">virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="structFXSave_html_a5ebca7076d6aa795c3300fa86dcd96d2"><div class="ttname"><a href="structFXSave.html#a5ebca7076d6aa795c3300fa86dcd96d2">FXSave::last_opcode</a></div><div class="ttdeci">uint16_t last_opcode</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00079">x86_cpu.cc:79</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">X86ISA::MISCREG_FSW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00384">misc.hh:384</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classPacket_html_afe77e06caa81808b679abf9291dfc44f"><div class="ttname"><a href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">Packet::dataStatic</a></div><div class="ttdeci">void dataStatic(T *p)</div><div class="ttdoc">Set the data pointer to the following value that should not be freed. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01040">packet.hh:1040</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a7174d4d5d8e57f423f727d67beaa463d"><div class="ttname"><a href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a></div><div class="ttdeci">static void checkSeg(const char *name, const int idx, const struct kvm_segment &amp;seg, struct kvm_sregs sregs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00383">x86_cpu.cc:383</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a897edaa2f5ac7a67d3897d65908e8522"><div class="ttname"><a href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a></div><div class="ttdeci">static bool isCanonicalAddress(uint64_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00372">x86_cpu.cc:372</a></div></div>
<div class="ttc" id="cpuid_8hh_html"><div class="ttname"><a href="cpuid_8hh.html">cpuid.hh</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_ac071f56204bac6717fe834e758908929"><div class="ttname"><a href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a></div><div class="ttdeci">static void dumpKvm(const struct kvm_regs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00172">x86_cpu.cc:172</a></div></div>
<div class="ttc" id="classKvm_html_a76ac23607fd13f6bbe5570dcd78d5d87"><div class="ttname"><a href="classKvm.html#a76ac23607fd13f6bbe5570dcd78d5d87">Kvm::capUserNMI</a></div><div class="ttdeci">bool capUserNMI() const</div><div class="ttdoc">Support for BaseKvmCPU::kvmNonMaskableInterrupt(). </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00115">vm.cc:115</a></div></div>
<div class="ttc" id="structX86ISA_1_1CpuidResult_html_ab6799fcae83936e817104267eecc15ba"><div class="ttname"><a href="structX86ISA_1_1CpuidResult.html#ab6799fcae83936e817104267eecc15ba">X86ISA::CpuidResult::rax</a></div><div class="ttdeci">uint64_t rax</div><div class="ttdef"><b>Definition:</b> <a href="cpuid_8hh_source.html#l00042">cpuid.hh:42</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html">X86ISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00076">interrupts.hh:76</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ace9c7fbbeb433ffe5bba3a3d0185bc17"><div class="ttname"><a href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">X86KvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState() override</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00677">x86_cpu.cc:677</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ae1f8b031817e1a09782a240f29ba010e"><div class="ttname"><a href="classBaseKvmCPU.html#ae1f8b031817e1a09782a240f29ba010e">BaseKvmCPU::setSpecialRegisters</a></div><div class="ttdeci">void setSpecialRegisters(const struct kvm_sregs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00863">base.cc:863</a></div></div>
<div class="ttc" id="structFXSave_html_a87000024ca148613c6a27825ded7e1b9"><div class="ttname"><a href="structFXSave.html#a87000024ca148613c6a27825ded7e1b9">FXSave::fpu_cs</a></div><div class="ttdeci">uint16_t fpu_cs</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00083">x86_cpu.cc:83</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab4e5735506bfadfa28c4c59c5dd8781a"><div class="ttname"><a href="base_2types_8hh.html#ab4e5735506bfadfa28c4c59c5dd8781a">bitsToFloat64</a></div><div class="ttdeci">static double bitsToFloat64(uint64_t val)</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00210">types.hh:210</a></div></div>
<div class="ttc" id="logging_8hh_html_ae7d790080fa18103d7582effff570b9e"><div class="ttname"><a href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a></div><div class="ttdeci">#define inform(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00213">logging.hh:213</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">X86ISA::MISCREG_FOSEG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00389">misc.hh:389</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">X86ISA::MISCREG_PCI_CONFIG_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00398">misc.hh:398</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a9687b0de58e7126c4e4bfa5396205bfe"><div class="ttname"><a href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a></div><div class="ttdeci">#define FOREACH_SEGMENT()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00147">x86_cpu.cc:147</a></div></div>
<div class="ttc" id="logging_8hh_html_a3ac67e8755a9cc9c3bf9e84e0f221458"><div class="ttname"><a href="logging_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a></div><div class="ttdeci">#define hack(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00214">logging.hh:214</a></div></div>
<div class="ttc" id="classEventQueue_1_1ScopedMigration_html"><div class="ttname"><a href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a></div><div class="ttdoc">Temporarily migrate execution to a different event queue. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00552">eventq.hh:552</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">X86ISA::MISCREG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00309">misc.hh:309</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_af76c9f7776aade1bf9d7dfa8a0c6b341"><div class="ttname"><a href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a></div><div class="ttdeci">#define DTRACE(x)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00213">trace.hh:213</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="structFXSave_html_aff547638956fdd4bfea5e057bcdcbca5"><div class="ttname"><a href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">FXSave::mxcsr_mask</a></div><div class="ttdeci">uint32_t mxcsr_mask</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00096">x86_cpu.cc:96</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5">X86ISA::CC3Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00098">misc.hh:98</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">X86ISA::MISCREG_CS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00315">misc.hh:315</a></div></div>
<div class="ttc" id="compiler_8hh_html_af11a60640164f7def0b5a1dac3cdb63b"><div class="ttname"><a href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a></div><div class="ttdeci">#define M5_FALLTHROUGH</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00086">compiler.hh:86</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_adeeeb00ef99797a5acd84121aa9d48ce"><div class="ttname"><a href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">BaseKvmCPU::vm</a></div><div class="ttdeci">KvmVM &amp; vm</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00153">base.hh:153</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ac11dcccb28512f5119d858f0013a865f"><div class="ttname"><a href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">X86KvmCPU::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdoc">Dump the internal state to the terminal. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00572">x86_cpu.cc:572</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab07809fafe3d56bd3789c7ada8139259"><div class="ttname"><a href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">X86ISA::FLOATREG_FPR</a></div><div class="ttdeci">static FloatRegIndex FLOATREG_FPR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="float_8hh_source.html#l00125">float.hh:125</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab5e5496f9b86c4e1c985be6b308266b8"><div class="ttname"><a href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8">X86KvmCPU::archIsDrained</a></div><div class="ttdeci">bool archIsDrained() const override</div><div class="ttdoc">Check if there are pending events in the vCPU that prevents it from being drained. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01381">x86_cpu.cc:1381</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a8728270df2de2c2b050d8218731304ec"><div class="ttname"><a href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">ArmISA::at</a></div><div class="ttdeci">Bitfield&lt; 35, 32 &gt; at</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00153">miscregs_types.hh:153</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82">X86ISA::ZEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00087">misc.hh:87</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ac68f196980acc04ce2279fb376e1401b"><div class="ttname"><a href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">X86ISA::FLOATREG_XMM_HIGH</a></div><div class="ttdeci">static FloatRegIndex FLOATREG_XMM_HIGH(int index)</div><div class="ttdef"><b>Definition:</b> <a href="float_8hh_source.html#l00137">float.hh:137</a></div></div>
<div class="ttc" id="classBaseCPU_html_abbd220667ac02348779a344806bf7d65"><div class="ttname"><a href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">BaseCPU::dataMasterId</a></div><div class="ttdeci">MasterID dataMasterId() const</div><div class="ttdoc">Reads this CPU&amp;#39;s unique data requestor ID. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00189">base.hh:189</a></div></div>
<div class="ttc" id="structFXSave_html_a1ef0d05b3a93fa9fe5fd671c0f8c73e0"><div class="ttname"><a href="structFXSave.html#a1ef0d05b3a93fa9fe5fd671c0f8c73e0">FXSave::fpu_dp</a></div><div class="ttdeci">uint64_t fpu_dp</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00092">x86_cpu.cc:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceSimClock_1_1Float_html_a86c175ee2f226a6a597a3677d3f2fea1"><div class="ttname"><a href="namespaceSimClock_1_1Float.html#a86c175ee2f226a6a597a3677d3f2fea1">SimClock::Float::ms</a></div><div class="ttdeci">double ms</div><div class="ttdoc">millisecond </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8cc_source.html#l00053">core.cc:53</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af6a8e453b18c470d95aa96fe4a5dccfd"><div class="ttname"><a href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">X86KvmCPU::dumpIntRegs</a></div><div class="ttdeci">void dumpIntRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00595">x86_cpu.cc:595</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">X86ISA::MISCREG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00298">misc.hh:298</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80">X86ISA::CC0Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00095">misc.hh:95</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae29bce938723f4a249ffc28064f94578"><div class="ttname"><a href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">X86KvmCPU::updateCPUID</a></div><div class="ttdeci">void updateCPUID()</div><div class="ttdoc">Transfer gem5&amp;#39;s CPUID values into the virtual CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01426">x86_cpu.cc:1426</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a4d7c66991f8604e79b58f14f7a1d6306"><div class="ttname"><a href="x86__cpu_8cc.html#a4d7c66991f8604e79b58f14f7a1d6306">newVarStruct</a></div><div class="ttdeci">static STRUCT * newVarStruct(size_t entries)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00166">x86_cpu.cc:166</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a356ecb0e240862ff8435fda6237e8cc9"><div class="ttname"><a href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">FOREACH_DREG</a></div><div class="ttdeci">#define FOREACH_DREG()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00137">x86_cpu.cc:137</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a8cab5eb8e29833b4a26f9d90d8cdd383"><div class="ttname"><a href="classBaseKvmCPU.html#a8cab5eb8e29833b4a26f9d90d8cdd383">BaseKvmCPU::getRegisters</a></div><div class="ttdeci">void getRegisters(struct kvm_regs &amp;regs) const</div><div class="ttdoc">Get/Set the register state of the guest vCPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00842">base.cc:842</a></div></div>
<div class="ttc" id="structFXSave_html_a299befa442e6116d1c280f7634851cd1"><div class="ttname"><a href="structFXSave.html#a299befa442e6116d1c280f7634851cd1">FXSave::pad1</a></div><div class="ttdeci">uint16_t pad1</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00084">x86_cpu.cc:84</a></div></div>
<div class="ttc" id="structFXSave_html_ab1d7f6c2c125af85c7320ad4b1b794a9"><div class="ttname"><a href="structFXSave.html#ab1d7f6c2c125af85c7320ad4b1b794a9">FXSave::fpu_ds</a></div><div class="ttdeci">uint16_t fpu_ds</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00086">x86_cpu.cc:86</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae6679b41ceb610a77f04670463cbe737"><div class="ttname"><a href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">X86ISA::convX87XTagsToTags</a></div><div class="ttdeci">uint16_t convX87XTagsToTags(uint8_t ftwx)</div><div class="ttdoc">Convert an x87 xtag word to normal tags format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00314">utility.cc:314</a></div></div>
<div class="ttc" id="structFXSave_html_afb1d70a19a37f49b87ced91b8f39b651"><div class="ttname"><a href="structFXSave.html#afb1d70a19a37f49b87ced91b8f39b651">FXSave::fcw</a></div><div class="ttdeci">uint16_t fcw</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00075">x86_cpu.cc:75</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8e6c7caa7d14ba13d978bc181d93eca7"><div class="ttname"><a href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">X86ISA::setRFlags</a></div><div class="ttdeci">void setRFlags(ThreadContext *tc, uint64_t val)</div><div class="ttdoc">Set update the rflags register and internal gem5 state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00273">utility.cc:273</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a9f255925d0dd5ba1d6e2ddf65a722727"><div class="ttname"><a href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">X86KvmCPU::updateKvmStateFPU</a></div><div class="ttdeci">void updateKvmStateFPU()</div><div class="ttdoc">Update FPU and SIMD registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00909">x86_cpu.cc:909</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a853c59cbb1255d0a1917aab9ba79003e"><div class="ttname"><a href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">X86KvmCPU::dumpXSave</a></div><div class="ttdeci">void dumpXSave() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00637">x86_cpu.cc:637</a></div></div>
<div class="ttc" id="structFXSave_html_a8933abd881eaa057083d05175dc3b0fe"><div class="ttname"><a href="structFXSave.html#a8933abd881eaa057083d05175dc3b0fe">FXSave::pad2</a></div><div class="ttdeci">uint16_t pad2</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00087">x86_cpu.cc:87</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee">X86ISA::CC1Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00096">misc.hh:96</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">X86ISA::MISCREG_FCW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00383">misc.hh:383</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea">X86ISA::MISCREG_FTAG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00386">misc.hh:386</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="classX86KvmCPU_html_a018e7fe4d332e87563a6b3fd5751e17d"><div class="ttname"><a href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">X86KvmCPU::updateThreadContextMSRs</a></div><div class="ttdeci">void updateThreadContextMSRs()</div><div class="ttdoc">Update MSR registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01103">x86_cpu.cc:1103</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7a287359d6688cb50477df97dcbdd196"><div class="ttname"><a href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">X86ISA::MISCREG_SEG_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00507">misc.hh:507</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a76372c0deb853353e2de9dcd9bc379f9"><div class="ttname"><a href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">X86KvmCPU::updateThreadContextRegs</a></div><div class="ttdeci">void updateThreadContextRegs(const struct kvm_regs &amp;regs, const struct kvm_sregs &amp;sregs)</div><div class="ttdoc">Support routines to update the state of gem5&amp;#39;s thread context from KVM&amp;#39;s state representation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00974">x86_cpu.cc:974</a></div></div>
<div class="ttc" id="structFXSave_html_a126d3f5d6f579bcaca3017405999bd92"><div class="ttname"><a href="structFXSave.html#a126d3f5d6f579bcaca3017405999bd92">FXSave::mxcsr</a></div><div class="ttdeci">uint32_t mxcsr</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00095">x86_cpu.cc:95</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a5c69a3508fcf721145e6278bc009dc9a"><div class="ttname"><a href="classX86KvmCPU.html#a5c69a3508fcf721145e6278bc009dc9a">X86KvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00558">x86_cpu.cc:558</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9c9733faf4a4f644448949390269c532"><div class="ttname"><a href="base_2types_8hh.html#a9c9733faf4a4f644448949390269c532">floatToBits64</a></div><div class="ttdeci">static uint64_t floatToBits64(double val)</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00183">types.hh:183</a></div></div>
<div class="ttc" id="structFXSave_html_a78ab3787b23d1bf7593e43d864ebf50b"><div class="ttname"><a href="structFXSave.html#a78ab3787b23d1bf7593e43d864ebf50b">FXSave::pad0</a></div><div class="ttdeci">uint8_t pad0</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00078">x86_cpu.cc:78</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a87c11bf30d7ba04a30d91b1be0a90a83"><div class="ttname"><a href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">X86KvmCPU::setMSR</a></div><div class="ttdeci">void setMSR(uint32_t index, uint64_t value)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01511">x86_cpu.cc:1511</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a9ff77eeeeb2117a40ab232d9cf134530"><div class="ttname"><a href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">updateKvmStateFPUCommon</a></div><div class="ttdeci">static void updateKvmStateFPUCommon(ThreadContext *tc, T &amp;fpu)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00826">x86_cpu.cc:826</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a48c775564f0d1af0d31d6a9bd4a5f421"><div class="ttname"><a href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">X86KvmCPU::updateKvmStateSRegs</a></div><div class="ttdeci">void updateKvmStateSRegs()</div><div class="ttdoc">Update control registers (CRx, segments, etc.) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00757">x86_cpu.cc:757</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ace765e0d7966c9e1cea1fe0152ac8346"><div class="ttname"><a href="classX86KvmCPU.html#ace765e0d7966c9e1cea1fe0152ac8346">X86KvmCPU::handleKvmExitIO</a></div><div class="ttdeci">Tick handleKvmExitIO() override</div><div class="ttdoc">Handle x86 legacy IO (in/out) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01309">x86_cpu.cc:1309</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a7435ef26f94d8129433dec26236fee4b"><div class="ttname"><a href="classBaseKvmCPU.html#a7435ef26f94d8129433dec26236fee4b">BaseKvmCPU::_status</a></div><div class="ttdeci">Status _status</div><div class="ttdoc">CPU run state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00232">base.hh:232</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a43e49c8214cd25734629ab3abf40b80b"><div class="ttname"><a href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a></div><div class="ttdeci">bool doCpuid(ThreadContext *tc, uint32_t function, uint32_t index, CpuidResult &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="cpuid_8cc_source.html#l00089">cpuid.cc:89</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a506467e24ff3c534cbf8a469d89006ba"><div class="ttname"><a href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">X86KvmCPU::useXSave</a></div><div class="ttdeci">bool useXSave</div><div class="ttdoc">Should the XSave interface be used to sync the FPU and SIMD registers? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00249">x86_cpu.hh:249</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">X86ISA::MISCREG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00300">misc.hh:300</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">X86ISA::MISCREG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00301">misc.hh:301</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865">X86ISA::UEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00089">misc.hh:89</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a4029d97a751adf09992b4b1688fca84b"><div class="ttname"><a href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">dumpFpuCommon</a></div><div class="ttdeci">static void dumpFpuCommon(const T &amp;fpu)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00262">x86_cpu.cc:262</a></div></div>
<div class="ttc" id="group__KvmInterrupts_html_gaea8d68988b33fa1dbcc4e42f5dc762b6"><div class="ttname"><a href="group__KvmInterrupts.html#gaea8d68988b33fa1dbcc4e42f5dc762b6">BaseKvmCPU::kvmInterrupt</a></div><div class="ttdeci">void kvmInterrupt(const struct kvm_interrupt &amp;interrupt)</div><div class="ttdoc">Send a normal interrupt to the guest. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00834">base.cc:834</a></div></div>
<div class="ttc" id="structFXSave_html_a040c0c1526d6db992c9a3b761bcc73e0"><div class="ttname"><a href="structFXSave.html#a040c0c1526d6db992c9a3b761bcc73e0">FXSave::fsw</a></div><div class="ttdeci">uint16_t fsw</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00076">x86_cpu.cc:76</a></div></div>
<div class="ttc" id="structFXSave_html_a70b954cddbdc5d31703def07eca258a1"><div class="ttname"><a href="structFXSave.html#a70b954cddbdc5d31703def07eca258a1">FXSave::fpu_ip</a></div><div class="ttdeci">uint64_t fpu_ip</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00091">x86_cpu.cc:91</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ac21a337cebaf1ece2812b646cba2f1a7"><div class="ttname"><a href="classBaseKvmCPU.html#ac21a337cebaf1ece2812b646cba2f1a7">BaseKvmCPU::getGuestData</a></div><div class="ttdeci">uint8_t * getGuestData(uint64_t offset) const</div><div class="ttdoc">Retrieve a pointer to guest data stored at the end of the kvm_run structure. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00310">base.hh:310</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afaa9240a3523dc80cfb1ecfba872f27e"><div class="ttname"><a href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">X86ISA::x86IOAddress</a></div><div class="ttdeci">static Addr x86IOAddress(const uint32_t port)</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00081">x86_traits.hh:81</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a7c46f81a68500486be995b37d0fd28e8"><div class="ttname"><a href="classBaseKvmCPU.html#a7c46f81a68500486be995b37d0fd28e8">BaseKvmCPU::setFPUState</a></div><div class="ttdeci">void setFPUState(const struct kvm_fpu &amp;state)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00877">base.cc:877</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a71c71aceb8fa2a663f6ac608a6df0b08"><div class="ttname"><a href="x86__cpu_8cc.html#a71c71aceb8fa2a663f6ac608a6df0b08">M5_ATTR_PACKED</a></div><div class="ttdeci">struct FXSave M5_ATTR_PACKED</div></div>
<div class="ttc" id="classX86KvmCPU_html_a306311de09c09daf091234000e7879a8"><div class="ttname"><a href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">X86KvmCPU::dumpVCpuEvents</a></div><div class="ttdeci">void dumpVCpuEvents() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00649">x86_cpu.cc:649</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">X86ISA::MISCREG_RFLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00136">misc.hh:136</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a76ee9e999aa64c972a62a976e5655102"><div class="ttname"><a href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">X86KvmCPU::dumpFpuRegs</a></div><div class="ttdeci">void dumpFpuRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00587">x86_cpu.cc:587</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7bc24b3cbc37b86996d22a27f1522c92"><div class="ttname"><a href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">X86ISA::msrMap</a></div><div class="ttdeci">const MsrMap msrMap</div><div class="ttdoc">Map between MSR addresses and their corresponding misc registers. </div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7e1716adfb57ca8bf4794517d887ea54"><div class="ttname"><a href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">X86ISA::FLOATREG_XMM_LOW</a></div><div class="ttdeci">static FloatRegIndex FLOATREG_XMM_LOW(int index)</div><div class="ttdef"><b>Definition:</b> <a href="float_8hh_source.html#l00131">float.hh:131</a></div></div>
<div class="ttc" id="classEventManager_html_a28f1d32cd7103729384b10214c94a102"><div class="ttname"><a href="classEventManager.html#a28f1d32cd7103729384b10214c94a102">EventManager::eventQueue</a></div><div class="ttdeci">EventQueue * eventQueue() const</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00738">eventq.hh:738</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af458b07a29578029a6d03b2fd998466f"><div class="ttname"><a href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">X86KvmCPU::setXSave</a></div><div class="ttdeci">void setXSave(const struct kvm_xsave &amp;xsave)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01606">x86_cpu.cc:1606</a></div></div>
<div class="ttc" id="classSimObject_html_a2d22556f4a5c932a267783fd33f4db79"><div class="ttname"><a href="classSimObject.html#a2d22556f4a5c932a267783fd33f4db79">SimObject::find</a></div><div class="ttdeci">static SimObject * find(const char *name)</div><div class="ttdoc">Find the SimObject with the given name and return a pointer to it. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00174">sim_object.cc:174</a></div></div>
<div class="ttc" id="cpu_2kvm_2base_8hh_html"><div class="ttname"><a href="cpu_2kvm_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="x86__cpu_8cc_html_a8e529a8d690941d970b53028ee411ec2"><div class="ttname"><a href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a></div><div class="ttdeci">static struct kvm_cpuid_entry2 makeKvmCpuid(uint32_t function, uint32_t index, CpuidResult &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01410">x86_cpu.cc:1410</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_aa90701ca0a4e8e76a8fe2e712b1435a2"><div class="ttname"><a href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a></div><div class="ttdeci">#define FOREACH_SREG()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00126">x86_cpu.cc:126</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635">X86ISA::OEBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00088">misc.hh:88</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="structFXSave_html_a50cd7294f9c426472b5180cf6484b7b3"><div class="ttname"><a href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">FXSave::ctrl64</a></div><div class="ttdeci">struct FXSave::@31::@34 ctrl64</div></div>
<div class="ttc" id="classBaseKvmCPU_html_a91a536e52f05c96d88a83832db91b543"><div class="ttname"><a href="classBaseKvmCPU.html#a91a536e52f05c96d88a83832db91b543">BaseKvmCPU::dataPort</a></div><div class="ttdeci">KVMCpuPort dataPort</div><div class="ttdoc">Port for data requests. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00614">base.hh:614</a></div></div>
<div class="ttc" id="classKvm_html_acf2a838749187c939b8ef688b1e12561"><div class="ttname"><a href="classKvm.html#acf2a838749187c939b8ef688b1e12561">Kvm::capSetTSSAddress</a></div><div class="ttdeci">bool capSetTSSAddress() const</div><div class="ttdoc">Support for KvmVM::setTSSAddress() </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00103">vm.cc:103</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0"><div class="ttname"><a href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0">X86ISA::StackFaultBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00093">misc.hh:93</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_aa2743976a379b6dd85a34f0408ec21a3"><div class="ttname"><a href="classX86KvmCPU.html#aa2743976a379b6dd85a34f0408ec21a3">X86KvmCPU::getHostCycles</a></div><div class="ttdeci">uint64_t getHostCycles() const override</div><div class="ttdoc">Get the value of the hardware cycle counter in the guest. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01278">x86_cpu.cc:1278</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_ad8b16766eca6fa646fa2cc82fbd44cb7"><div class="ttname"><a href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a></div><div class="ttdeci">#define FOREACH_DTABLE()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00159">x86_cpu.cc:159</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">X86ISA::MISCREG_X87_TOP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00379">misc.hh:379</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a23893bd97416c83087cc340d9a0f0ae2"><div class="ttname"><a href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">X86KvmCPU::dumpDebugRegs</a></div><div class="ttdeci">void dumpDebugRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00611">x86_cpu.cc:611</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_aebc7ec36486a368d9b6a55c06a61b57c"><div class="ttname"><a href="classBaseKvmCPU.html#aebc7ec36486a368d9b6a55c06a61b57c">BaseKvmCPU::setRegisters</a></div><div class="ttdeci">void setRegisters(const struct kvm_regs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00849">base.cc:849</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af06c83aaca7b88e7b7ef4f01279e6200"><div class="ttname"><a href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">X86KvmCPU::getXSave</a></div><div class="ttdeci">void getXSave(struct kvm_xsave &amp;xsave) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01599">x86_cpu.cc:1599</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa93647de9b8d18e70a3a0aa4b28f4bb7"><div class="ttname"><a href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">X86ISA::convX87TagsToXTags</a></div><div class="ttdeci">uint8_t convX87TagsToXTags(uint16_t ftw)</div><div class="ttdoc">Convert an x87 tag word to abridged tag format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00289">utility.cc:289</a></div></div>
<div class="ttc" id="x86_2interrupts_8hh_html"><div class="ttname"><a href="x86_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5b68d0901ef27939565621f528be9b94"><div class="ttname"><a href="namespaceX86ISA.html#a5b68d0901ef27939565621f528be9b94">X86ISA::x86PciConfigAddress</a></div><div class="ttdeci">static Addr x86PciConfigAddress(const uint32_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00087">x86_traits.hh:87</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Interrupt_html"><div class="ttname"><a href="classX86ISA_1_1X86Interrupt.html">X86ISA::X86Interrupt</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00141">faults.hh:141</a></div></div>
<div class="ttc" id="structX86ISA_1_1CpuidResult_html"><div class="ttname"><a href="structX86ISA_1_1CpuidResult.html">X86ISA::CpuidResult</a></div><div class="ttdef"><b>Definition:</b> <a href="cpuid_8hh_source.html#l00040">cpuid.hh:40</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a8d717dcb85f5baf54c655d89d8124e24"><div class="ttname"><a href="classX86KvmCPU.html#a8d717dcb85f5baf54c655d89d8124e24">X86KvmCPU::kvmRunDrain</a></div><div class="ttdeci">Tick kvmRunDrain() override</div><div class="ttdoc">Run the virtual CPU until draining completes. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01234">x86_cpu.cc:1234</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a05127157d55aca2814725c2e283a2d19"><div class="ttname"><a href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a></div><div class="ttdeci">static void setKvmSegmentReg(ThreadContext *tc, struct kvm_segment &amp;kvm_seg, const int index)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00712">x86_cpu.cc:712</a></div></div>
<div class="ttc" id="classKvm_html_affe9eb98aa1cd2654fc664feaaacc360"><div class="ttname"><a href="classKvm.html#affe9eb98aa1cd2654fc664feaaacc360">Kvm::capXCRs</a></div><div class="ttdeci">bool capXCRs() const</div><div class="ttdoc">Support for getting and setting the x86 XCRs. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00177">vm.cc:177</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classX86KvmCPU_html_ae2d7e689c9b79d8544297ab6c7f0df19"><div class="ttname"><a href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">X86KvmCPU::dumpXCRs</a></div><div class="ttdeci">void dumpXCRs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00625">x86_cpu.cc:625</a></div></div>
<div class="ttc" id="group__KvmIoctl_html_gaea3beb8166f5849f6c733e1376454e5c"><div class="ttname"><a href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">BaseKvmCPU::ioctl</a></div><div class="ttdeci">int ioctl(int request, long p1) const</div><div class="ttdoc">vCPU ioctl interface. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l01178">base.cc:1178</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a5242fcbaf586dae287efe4163b97c019"><div class="ttname"><a href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">IO_PCI_CONF_DATA_BASE</a></div><div class="ttdeci">#define IO_PCI_CONF_DATA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00057">x86_cpu.cc:57</a></div></div>
<div class="ttc" id="classKvm_html_a58cceee792536ec454b06971f3b428ed"><div class="ttname"><a href="classKvm.html#a58cceee792536ec454b06971f3b428ed">Kvm::capXSave</a></div><div class="ttdeci">bool capXSave() const</div><div class="ttdoc">Support for getting and setting the kvm_xsave structure. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00187">vm.cc:187</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad39b4fd83d34ffd5bb94572663e7c80d"><div class="ttname"><a href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">X86KvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext() override</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00940">x86_cpu.cc:940</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">X86ISA::MISCREG_MXCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00382">misc.hh:382</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a4b124779791e8a47507e4ff40f60fcfc"><div class="ttname"><a href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">X86KvmCPU::kvmRunWrapper</a></div><div class="ttdeci">Tick kvmRunWrapper(Tick ticks)</div><div class="ttdoc">Wrapper that synchronizes state in kvm_run. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01259">x86_cpu.cc:1259</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a95c05cceb7cdce6304fb8ebe174bf300"><div class="ttname"><a href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a></div><div class="ttdeci">void setContextSegment(ThreadContext *tc, const struct kvm_segment &amp;kvm_seg, const int index)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00992">x86_cpu.cc:992</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">X86ISA::MISCREG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00303">misc.hh:303</a></div></div>
<div class="ttc" id="structFXSave_html_a34bb447cc194c675338ad41bbf524999"><div class="ttname"><a href="structFXSave.html#a34bb447cc194c675338ad41bbf524999">FXSave::ftwx</a></div><div class="ttdeci">uint8_t ftwx</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00077">x86_cpu.cc:77</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">X86ISA::MISCREG_FIOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00388">misc.hh:388</a></div></div>
<div class="ttc" id="classKvmVM_html_ae0fabb304256e3dc786a75c3257747cd"><div class="ttname"><a href="classKvmVM.html#ae0fabb304256e3dc786a75c3257747cd">KvmVM::kvm</a></div><div class="ttdeci">Kvm * kvm</div><div class="ttdoc">Global KVM interface. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8hh_source.html#l00411">vm.hh:411</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1b97a1a2fdad753aadcdc37fb1e7d820"><div class="ttname"><a href="namespaceRiscvISA.html#a1b97a1a2fdad753aadcdc37fb1e7d820">RiscvISA::xs</a></div><div class="ttdeci">Bitfield&lt; 16, 15 &gt; xs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00619">registers.hh:619</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a48a07da9eda1a7054027cbbd5701f7cc"><div class="ttname"><a href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">MSR_TSC</a></div><div class="ttdeci">#define MSR_TSC</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00054">x86_cpu.cc:54</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_aa0641cc1ddeea39ae9504b45ffaab24fa406fbd7a03689308f5327d16b1312e75"><div class="ttname"><a href="classBaseKvmCPU.html#aa0641cc1ddeea39ae9504b45ffaab24fa406fbd7a03689308f5327d16b1312e75">BaseKvmCPU::Idle</a></div><div class="ttdoc">Context not scheduled in KVM. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00191">base.hh:191</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a5200a5d735b056f13b7ee17c1dc696e8"><div class="ttname"><a href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00124">base.cc:124</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_afb705166f14ee12bd416eedba7e9b847"><div class="ttname"><a href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847">X86KvmCPU::getMSR</a></div><div class="ttdeci">uint64_t getMSR(uint32_t index) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01526">x86_cpu.cc:1526</a></div></div>
<div class="ttc" id="classKvm_html_a2c742dcecd70094190a32813c95eeacf"><div class="ttname"><a href="classKvm.html#a2c742dcecd70094190a32813c95eeacf">Kvm::capDebugRegs</a></div><div class="ttdeci">bool capDebugRegs() const</div><div class="ttdoc">Support for getting and setting the kvm_debugregs structure. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00167">vm.cc:167</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad81b9df95e3f2804e3bf36a9ea5295f6"><div class="ttname"><a href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">X86KvmCPU::updateKvmStateMSRs</a></div><div class="ttdeci">void updateKvmStateMSRs()</div><div class="ttdoc">Update MSR registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00918">x86_cpu.cc:918</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af168da9f13db91573ad374b3745868b6"><div class="ttname"><a href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">X86KvmCPU::~X86KvmCPU</a></div><div class="ttdeci">virtual ~X86KvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00553">x86_cpu.cc:553</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">X86ISA::MISCREG_FOOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00390">misc.hh:390</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_aefb406bd528f64ecb5036b600e401a87"><div class="ttname"><a href="classBaseKvmCPU.html#aefb406bd528f64ecb5036b600e401a87">BaseKvmCPU::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdoc">A cached copy of a thread&amp;#39;s state in the form of a SimpleThread object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00146">base.hh:146</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a173af83929fd495f7bb40037ed01ad06"><div class="ttname"><a href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80</a></div><div class="ttdeci">double loadFloat80(const void *_mem)</div><div class="ttdoc">Load an 80-bit float from memory and convert it to double. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00355">utility.cc:355</a></div></div>
<div class="ttc" id="x86_2utility_8hh_html"><div class="ttname"><a href="x86_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="classKvm_html"><div class="ttname"><a href="classKvm.html">Kvm</a></div><div class="ttdoc">KVM parent interface. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8hh_source.html#l00074">vm.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0ff9290207eddeb5cf7bfc3fa0c9cd14"><div class="ttname"><a href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></div><div class="ttdeci">attr</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00625">miscregs_types.hh:625</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">X86ISA::MISCREG_FISEG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00387">misc.hh:387</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab41dd5df99853de5c12628cddfb0d2b1"><div class="ttname"><a href="classX86KvmCPU.html#ab41dd5df99853de5c12628cddfb0d2b1">X86KvmCPU::kvmRun</a></div><div class="ttdeci">Tick kvmRun(Tick ticks) override</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01186">x86_cpu.cc:1186</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a5789ae4baf4ab5475c896bbd83ae5145"><div class="ttname"><a href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">X86KvmCPU::updateKvmStateFPULegacy</a></div><div class="ttdeci">void updateKvmStateFPULegacy()</div><div class="ttdoc">Update FPU and SIMD registers using the legacy API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00860">x86_cpu.cc:860</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_a1b70a9e03d3e57124b5ec691a3de8720"><div class="ttname"><a href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a></div><div class="ttdeci">#define FOREACH_IREG()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00106">x86_cpu.cc:106</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="classX86KvmCPU_html_a0615270d1e0aef54b06aac4c302647a0"><div class="ttname"><a href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">X86KvmCPU::updateThreadContextXSave</a></div><div class="ttdeci">void updateThreadContextXSave(const struct kvm_xsave &amp;kxsave)</div><div class="ttdoc">Update FPU and SIMD registers using the XSave API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01090">x86_cpu.cc:1090</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad80d492cf5f6bd500928f9af45f8e623"><div class="ttname"><a href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">X86KvmCPU::haveXCRs</a></div><div class="ttdeci">bool haveXCRs</div><div class="ttdoc">Kvm::capXCRs() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00251">x86_cpu.hh:251</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a03f6e9969fea6937f45942db4fa0d69d"><div class="ttname"><a href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU::X86KvmCPU</a></div><div class="ttdeci">X86KvmCPU(X86KvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00525">x86_cpu.cc:525</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="x86__cpu_8cc_html_adf41008a4447459acb9f919d51a2805b"><div class="ttname"><a href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a></div><div class="ttdeci">static void dumpFpuSpec(const struct FXSave &amp;xs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00246">x86_cpu.cc:246</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae9fb86dbdd13a59abb41ebe492087fd5"><div class="ttname"><a href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">X86KvmCPU::haveDebugRegs</a></div><div class="ttdeci">bool haveDebugRegs</div><div class="ttdoc">Kvm::capDebugRegs() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00242">x86_cpu.hh:242</a></div></div>
<div class="ttc" id="classX86KvmCPU_html"><div class="ttname"><a href="classX86KvmCPU.html">X86KvmCPU</a></div><div class="ttdoc">x86 implementation of a KVM-based hardware virtualized CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00041">x86_cpu.hh:41</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a3649b9bb401a970776a7f56840e80af0"><div class="ttname"><a href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">X86KvmCPU::cachedMsrIntersection</a></div><div class="ttdeci">Kvm::MSRIndexVector cachedMsrIntersection</div><div class="ttdoc">Cached intersection of supported MSRs. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00238">x86_cpu.hh:238</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ad64da0a757d283b8a01ad93b2f896bda"><div class="ttname"><a href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda">BaseKvmCPU::syncThreadContext</a></div><div class="ttdeci">void syncThreadContext()</div><div class="ttdoc">Update a thread context if the KVM state is dirty with respect to the cached thread context...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00966">base.cc:966</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ae5c568b0d8f7a76d4d89c2575ae34190"><div class="ttname"><a href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190">BaseKvmCPU::getKvmRunState</a></div><div class="ttdeci">struct kvm_run * getKvmRunState()</div><div class="ttdoc">Get a pointer to the kvm_run structure containing all the input and output parameters from kvmRun()...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00300">base.hh:300</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
