{
 "Files" : [
  {
   "Path" : "D:/GowinProjects/adc_card/src/adc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/adc_mem_driver_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/controle2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/fifo_top/fifo_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/spi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/GowinProjects/adc_card/src/uart_control.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "D:/GowinProjects/adc_card/src"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/GowinProjects/adc_card/impl/temp/rtl_parser.result",
 "Top" : "controle",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_2008"
}