

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_GmG9vF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5Reama"
Running: cat _ptx_5Reama | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mAUbcF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mAUbcF --output-file  /dev/null 2> _ptx_5Reamainfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5Reama _ptx2_mAUbcF _ptx_5Reamainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=30122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 30122 (inst/sec)
gpgpu_simulation_rate = 2481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=53506

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 56 sec (176 sec)
gpgpu_simulation_rate = 53506 (inst/sec)
gpgpu_simulation_rate = 3612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=40991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f1b2955d2f0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 40991 (inst/sec)
gpgpu_simulation_rate = 3091 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=51887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 3 sec (363 sec)
gpgpu_simulation_rate = 51887 (inst/sec)
gpgpu_simulation_rate = 3610 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=26692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f1b28841cd0 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 52 sec (892 sec)
gpgpu_simulation_rate = 26692 (inst/sec)
gpgpu_simulation_rate = 2569 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=31224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 5 sec (905 sec)
gpgpu_simulation_rate = 31224 (inst/sec)
gpgpu_simulation_rate = 2782 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 647130
gpu_sim_insn = 4995458
gpu_ipc =       7.7194
gpu_tot_sim_cycle = 3392082
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.8034
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 14236860
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7992
partiton_reqs_in_parallel_util = 14236860
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 647130
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.2716 GB/Sec
L2_BW_total  =       1.8790 GB/Sec
gpu_total_sim_rate=24062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
821, 821, 991, 821, 820, 821, 1069, 821, 821, 836, 821, 821, 965, 821, 821, 836, 1053, 896, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 662, 662, 662, 662, 662, 662, 1055, 662, 662, 884, 662, 832, 662, 662, 662, 662, 832, 620, 620, 620, 620, 620, 635, 620, 620, 791, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153486	W0_Idle:75480031	W0_Scoreboard:20198014	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1334 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 3392081 
mrq_lat_table:4954 	269 	278 	1284 	332 	382 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51034 	11065 	36 	1 	899 	130 	2576 	1209 	10 	53 	54 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	35858 	463 	109 	3 	25818 	51 	0 	1 	0 	899 	130 	2576 	1209 	10 	53 	54 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50336 	9237 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	578 	84 	1 	4 	8 	6 	16 	16 	13 	17 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    199148    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    205275    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  3.500000  3.090909  3.727273  3.062500  2.473684  2.727273  3.923077  2.944444  3.588235  3.714286  4.800000  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.466667  2.846154  3.100000  3.181818  3.083333  2.666667  2.785714  3.642857  2.666667  4.272727  4.500000  7.333333  5.571429  4.416667  4.727273 
dram[2]:  2.086957  3.777778  2.294118  2.933333  3.800000  2.642857  2.923077  3.181818  2.894737  3.111111  3.411765  3.500000  6.666667  5.222222  7.400000  5.375000 
dram[3]:  2.777778  3.000000  3.400000  3.083333  2.500000  2.470588  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.600000  3.363636  3.333333  3.333333  3.200000  3.153846  3.066667  3.571429  4.090909  3.857143  4.166667  4.727273  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  3.636364  2.785714  3.444444  3.714286  3.222222  4.272727  3.000000  3.588235  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  3.083333  3.222222  3.454545  2.818182  2.900000  2.714286  3.105263  3.375000  3.615385  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  4.000000  4.333333  3.200000  2.647059  3.100000  2.437500  3.416667  3.818182  4.888889  3.687500  3.600000  3.923077  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.250000  3.900000  3.181818  3.500000  2.769231  2.466667  4.600000  3.727273  3.400000  3.666667  4.333333  4.363636  5.777778  5.125000 
dram[9]:  3.625000  2.777778  2.375000  3.363636  2.157895  3.888889  3.090909  3.875000  3.285714  3.636364  3.714286  4.363636  5.222222  4.454545  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  4.833333  3.416667  3.000000  2.764706  2.304348  2.842105  3.294118  4.600000  4.000000  6.250000  5.000000  3.923077 10.250000 
average row locality = 7595/2158 = 3.519462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15541     29528      1566      4851      1354     11906      5490      4176      6542     14080      9666     12782     24346     23337     16711     15988
dram[1]:      10537     18780      4920      1752      4908      2465      1749      1373      7273     20479     21201     15615     19726     29057     13375     13961
dram[2]:       8775     12142      7068      2070      6417      1506      4740      3589      6099      6566      9753     18005     21779     21832     18965     21792
dram[3]:      13519     18966      2092      1527      5702      2293      1650      1298      7568      9725     14652     11099     22110     22952     19028     14469
dram[4]:      12591     16549      8192      1880      1815      1763      1570      1239      6691      7394     17730     11062     16804     20632     16540     17616
dram[5]:       9669     12239      1656      1371      8526      1642     14162      8406      7102      5892     10174     11374     20291     23611     18406     20698
dram[6]:       9560     13739     14022     13480     12878     11672      6583      2892      7749      6219     11994     19226     19266     19204     18883     20387
dram[7]:      10694     10397      2140      3837      1825      2491      7044      3043      8543      8152     12033     18879     18527     20883     15659     24538
dram[8]:      12598     10421      1509      1552      8538      4292      2989      9893     13898     22286     16038     14745     26321     17104     22022     30817
dram[9]:      11808     13646      6760      1565      9258      1471      2460      1575      8251     15193     19467     11795     17373     16678     15197     20445
dram[10]:      10826      8212      4371     17605      2357      1318      2738      6293     12555      6855     14140     13228     16326     23660     15236     18785
maximum mf latency per bank:
dram[0]:     230680    256733       359     58337       412    246367    199207     72800     10608    246182     10680     72649    199432     81858     72743     18365
dram[1]:      18152    256719    128582       365    116858     31869     18179       492     39113    199359    248804    102013     13300    263199     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410    122723     72755     10607     32067     10648    199452     13306     79960     18268    230279
dram[3]:     257915    199406     10825       371    193082     32575       491       556     31713    171042    122778     11297    157904    208804     18309     18339
dram[4]:     122787    199325    240381       371       497       463      3445       526     10603     10616    246294     10691     13300     13301     18277     18308
dram[5]:      18169     94258      6771       360    199439       441    246241    122935     10607     10623     30159     10678     13300    263246    122823    256807
dram[6]:      18170     18183    309298    213540    309356    309267     72797     41318    122768     10618     10644    309409    143804    124249    122550     77435
dram[7]:      18158     18197       364     67274     12174     25652    219375     32761     10616     10646    137045    248157    122953     13316     20756    257910
dram[8]:      18166     18213       365       366    246315     72685     32701    309278    278034    309307    246309    246312    199489     13301    248288    249065
dram[9]:      18177     18204    199544       361    199529       418     32618       501     10643    230458    246427     10705     13300     13316     18328    180433
dram[10]:      18175     18207    122738    258751     32574       430     75319    277999    278049     10662     85985    123011     13310    246390     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375228 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001483
n_activity=13831 dram_eff=0.3622
bk0: 136a 3377373i bk1: 112a 3377469i bk2: 116a 3377638i bk3: 116a 3377593i bk4: 132a 3377547i bk5: 144a 3377245i bk6: 156a 3377105i bk7: 108a 3377348i bk8: 172a 3377406i bk9: 172a 3377165i bk10: 200a 3377206i bk11: 188a 3377156i bk12: 168a 3377504i bk13: 156a 3377452i bk14: 168a 3377542i bk15: 152a 3377517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00265857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375335 n_act=195 n_pre=179 n_req=675 n_rd=2324 n_write=94 bw_util=0.001432
n_activity=13338 dram_eff=0.3626
bk0: 136a 3377400i bk1: 124a 3377404i bk2: 116a 3377532i bk3: 112a 3377622i bk4: 116a 3377575i bk5: 132a 3377477i bk6: 124a 3377304i bk7: 128a 3377256i bk8: 168a 3377371i bk9: 180a 3377166i bk10: 176a 3377457i bk11: 172a 3377340i bk12: 152a 3377657i bk13: 148a 3377548i bk14: 172a 3377466i bk15: 168a 3377354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375208 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001491
n_activity=14183 dram_eff=0.3552
bk0: 156a 3377201i bk1: 124a 3377563i bk2: 132a 3377403i bk3: 144a 3377387i bk4: 124a 3377563i bk5: 128a 3377410i bk6: 128a 3377382i bk7: 124a 3377365i bk8: 188a 3377214i bk9: 192a 3377075i bk10: 200a 3377221i bk11: 176a 3377229i bk12: 148a 3377673i bk13: 164a 3377414i bk14: 140a 3377742i bk15: 160a 3377486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00239926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375202 n_act=208 n_pre=192 n_req=713 n_rd=2416 n_write=109 bw_util=0.001495
n_activity=14135 dram_eff=0.3573
bk0: 152a 3377226i bk1: 128a 3377405i bk2: 128a 3377642i bk3: 120a 3377549i bk4: 148a 3377365i bk5: 132a 3377330i bk6: 128a 3377451i bk7: 140a 3377144i bk8: 172a 3377402i bk9: 176a 3377104i bk10: 164a 3377514i bk11: 180a 3377317i bk12: 164a 3377540i bk13: 160a 3377441i bk14: 148a 3377644i bk15: 176a 3377348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00229654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f1b2fe6d8f0 :  mf: uid=1064118, sid16:w40, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3392081), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375349 n_act=184 n_pre=168 n_req=682 n_rd=2326 n_write=100 bw_util=0.001436
n_activity=13042 dram_eff=0.372
bk0: 128a 3377380i bk1: 136a 3377362i bk2: 132a 3377568i bk3: 104a 3377626i bk4: 104a 3377669i bk5: 120a 3377583i bk6: 132a 3377355i bk7: 140a 3377181i bk8: 166a 3377351i bk9: 164a 3377336i bk10: 184a 3377331i bk11: 180a 3377256i bk12: 172a 3377463i bk13: 148a 3377523i bk14: 160a 3377546i bk15: 156a 3377430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375172 n_act=211 n_pre=195 n_req=719 n_rd=2440 n_write=109 bw_util=0.001509
n_activity=14230 dram_eff=0.3583
bk0: 140a 3377365i bk1: 136a 3377318i bk2: 140a 3377365i bk3: 128a 3377528i bk4: 124a 3377468i bk5: 104a 3377580i bk6: 96a 3377561i bk7: 108a 3377452i bk8: 164a 3377519i bk9: 188a 3377123i bk10: 212a 3377217i bk11: 180a 3377250i bk12: 156a 3377634i bk13: 216a 3376951i bk14: 172a 3377433i bk15: 176a 3377326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00264052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375263 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001467
n_activity=13651 dram_eff=0.3631
bk0: 144a 3377392i bk1: 112a 3377561i bk2: 128a 3377550i bk3: 108a 3377630i bk4: 128a 3377524i bk5: 112a 3377522i bk6: 112a 3377517i bk7: 128a 3377302i bk8: 192a 3377220i bk9: 180a 3377152i bk10: 172a 3377404i bk11: 188a 3377109i bk12: 188a 3377327i bk13: 164a 3377356i bk14: 168a 3377508i bk15: 164a 3377289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375359 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001432
n_activity=12695 dram_eff=0.3809
bk0: 136a 3377489i bk1: 136a 3377483i bk2: 92a 3377803i bk3: 104a 3377565i bk4: 144a 3377366i bk5: 108a 3377528i bk6: 132a 3377257i bk7: 136a 3377362i bk8: 148a 3377516i bk9: 148a 3377409i bk10: 204a 3377247i bk11: 192a 3377127i bk12: 172a 3377438i bk13: 144a 3377554i bk14: 172a 3377455i bk15: 156a 3377459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00233739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375404 n_act=177 n_pre=161 n_req=660 n_rd=2300 n_write=85 bw_util=0.001412
n_activity=12360 dram_eff=0.3859
bk0: 100a 3377666i bk1: 124a 3377530i bk2: 128a 3377558i bk3: 140a 3377569i bk4: 116a 3377553i bk5: 96a 3377593i bk6: 124a 3377344i bk7: 124a 3377247i bk8: 164a 3377508i bk9: 152a 3377364i bk10: 188a 3377342i bk11: 188a 3377193i bk12: 172a 3377449i bk13: 164a 3377372i bk14: 172a 3377489i bk15: 148a 3377464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00232288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375419 n_act=185 n_pre=169 n_req=653 n_rd=2268 n_write=86 bw_util=0.001394
n_activity=12639 dram_eff=0.3725
bk0: 104a 3377656i bk1: 96a 3377607i bk2: 132a 3377475i bk3: 128a 3377536i bk4: 136a 3377348i bk5: 120a 3377548i bk6: 112a 3377434i bk7: 108a 3377435i bk8: 164a 3377408i bk9: 148a 3377413i bk10: 184a 3377395i bk11: 176a 3377318i bk12: 160a 3377537i bk13: 164a 3377384i bk14: 168a 3377497i bk15: 168a 3377333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00206712
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3378127 n_nop=3375202 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001502
n_activity=14020 dram_eff=0.3619
bk0: 116a 3377676i bk1: 132a 3377416i bk2: 148a 3377408i bk3: 104a 3377728i bk4: 128a 3377561i bk5: 132a 3377368i bk6: 140a 3377160i bk7: 160a 3376901i bk8: 188a 3377241i bk9: 192a 3377130i bk10: 164a 3377507i bk11: 176a 3377215i bk12: 164a 3377552i bk13: 156a 3377443i bk14: 172a 3377420i bk15: 144a 3377562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.06625
	minimum = 6
	maximum = 28
Network latency average = 7.05819
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.61738
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000479317
	minimum = 0.000334555 (at node 2)
	maximum = 0.000615024 (at node 38)
Accepted packet rate average = 0.000479317
	minimum = 0.000334555 (at node 2)
	maximum = 0.000615024 (at node 38)
Injected flit rate average = 0.000719702
	minimum = 0.000358507 (at node 2)
	maximum = 0.00117983 (at node 38)
Accepted flit rate average= 0.000719702
	minimum = 0.000577165 (at node 43)
	maximum = 0.000951124 (at node 6)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9005 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52784 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.28841 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200328 (7 samples)
	minimum = 0.0168407 (7 samples)
	maximum = 0.0270254 (7 samples)
Accepted packet rate average = 0.0200328 (7 samples)
	minimum = 0.0168407 (7 samples)
	maximum = 0.0270254 (7 samples)
Injected flit rate average = 0.0301089 (7 samples)
	minimum = 0.0169244 (7 samples)
	maximum = 0.0509334 (7 samples)
Accepted flit rate average = 0.0301089 (7 samples)
	minimum = 0.0226044 (7 samples)
	maximum = 0.0397722 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 2 sec (1382 sec)
gpgpu_simulation_rate = 24062 (inst/sec)
gpgpu_simulation_rate = 2454 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3962
gpu_sim_insn = 4456084
gpu_ipc =    1124.7057
gpu_tot_sim_cycle = 3618194
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.4224
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14493
partiton_reqs_in_parallel = 87164
partiton_reqs_in_parallel_total    = 40023961
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.0860
partiton_reqs_in_parallel_util = 87164
partiton_reqs_in_parallel_util_total    = 40023961
gpu_sim_cycle_parition_util = 3962
gpu_tot_sim_cycle_parition_util    = 1819280
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     280.6439 GB/Sec
L2_BW_total  =       2.0689 GB/Sec
gpu_total_sim_rate=27012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
920, 905, 1075, 935, 919, 905, 1153, 905, 905, 920, 920, 905, 1049, 920, 905, 920, 1158, 1016, 872, 857, 887, 857, 872, 872, 857, 857, 872, 857, 902, 857, 857, 872, 746, 746, 746, 761, 746, 761, 1154, 776, 746, 968, 776, 931, 746, 746, 746, 746, 916, 704, 704, 719, 704, 719, 719, 704, 704, 905, 704, 704, 719, 704, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7749
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1963
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 900
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171687	W0_Idle:75495219	W0_Scoreboard:20240232	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1163 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 3618193 
mrq_lat_table:4954 	269 	278 	1284 	332 	382 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62736 	11094 	36 	1 	899 	130 	2576 	1209 	10 	53 	54 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	44733 	1049 	268 	299 	27604 	77 	3 	1 	0 	899 	130 	2576 	1209 	10 	53 	54 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57758 	9973 	3827 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	585 	85 	1 	4 	8 	6 	16 	16 	13 	17 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    199148    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    205275    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  3.500000  3.090909  3.727273  3.062500  2.473684  2.727273  3.923077  2.944444  3.588235  3.714286  4.800000  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.466667  2.846154  3.100000  3.181818  3.083333  2.666667  2.785714  3.642857  2.666667  4.272727  4.500000  7.333333  5.571429  4.416667  4.727273 
dram[2]:  2.086957  3.777778  2.294118  2.933333  3.800000  2.642857  2.923077  3.181818  2.894737  3.111111  3.411765  3.500000  6.666667  5.222222  7.400000  5.375000 
dram[3]:  2.777778  3.000000  3.400000  3.083333  2.500000  2.470588  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.600000  3.363636  3.333333  3.333333  3.200000  3.153846  3.066667  3.571429  4.090909  3.857143  4.166667  4.727273  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  3.636364  2.785714  3.444444  3.714286  3.222222  4.272727  3.000000  3.588235  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  3.083333  3.222222  3.454545  2.818182  2.900000  2.714286  3.105263  3.375000  3.615385  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  4.000000  4.333333  3.200000  2.647059  3.100000  2.437500  3.416667  3.818182  4.888889  3.687500  3.600000  3.923077  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.250000  3.900000  3.181818  3.500000  2.769231  2.466667  4.600000  3.727273  3.400000  3.666667  4.333333  4.363636  5.777778  5.125000 
dram[9]:  3.625000  2.777778  2.375000  3.363636  2.157895  3.888889  3.090909  3.875000  3.285714  3.636364  3.714286  4.363636  5.222222  4.454545  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  4.833333  3.416667  3.000000  2.764706  2.304348  2.842105  3.294118  4.600000  4.000000  6.250000  5.000000  3.923077 10.250000 
average row locality = 7595/2158 = 3.519462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15589     29611      1617      4927      1606     12079      5735      4540      6769     14311      9886     13047     24567     23613     16944     16276
dram[1]:      10638     18823      4959      1837      5154      2781      2026      1660      7487     20726     21467     15904     19994     29327     13619     14195
dram[2]:       8828     12242      7116      2136      6648      1742      5065      3935      6329      6790      9978     18244     22067     22064     19265     22075
dram[3]:      13565     19015      2170      1559      5914      2498      2001      1562      7830      9953     14903     11350     22334     23189     19285     14665
dram[4]:      12627     16621      8257      1928      2135      2059      1826      1480      6932      7668     17938     11318     17020     20887     16802     17866
dram[5]:       9729     12275      1712      1433      8758      1921     14598      8816      7400      6120     10385     11619     20551     23785     18658     20927
dram[6]:       9639     13836     14099     13560     13154     11988      6965      3179      7964      6468     12272     19487     19474     19430     19142     20647
dram[7]:      10766     10467      2210      3891      2017      2802      7344      3336      8846      8423     12263     19121     18762     21165     15878     24800
dram[8]:      12719     10535      1549      1612      8792      4602      3341     10222     14231     22601     16281     14961     28970     17335     22233     31079
dram[9]:      11897     13702      6839      1635      9494      1732      2793      1946      8512     15465     19683     12051     17643     16932     15395     20626
dram[10]:      10907      8280      4442     17692      2583      1533      2963      6522     12795      7068     14415     13441     16553     23921     15446     19061
maximum mf latency per bank:
dram[0]:     230680    256733       359     58337       412    246367    199207     72800     10608    246182     10680     72649    199432     81858     72743     18365
dram[1]:      18152    256719    128582       365    116858     31869     18179       492     39113    199359    248804    102013     13300    263199     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410    122723     72755     10607     32067     10648    199452     13306     79960     18268    230279
dram[3]:     257915    199406     10825       371    193082     32575       491       556     31713    171042    122778     11297    157904    208804     18309     18339
dram[4]:     122787    199325    240381       371       497       463      3445       526     10603     10616    246294     10691     13300     13301     18277     18308
dram[5]:      18169     94258      6771       360    199439       441    246241    122935     10607     10623     30159     10678     13300    263246    122823    256807
dram[6]:      18170     18183    309298    213540    309356    309267     72797     41318    122768     10618     10644    309409    143804    124249    122550     77435
dram[7]:      18158     18197       364     67274     12174     25652    219375     32761     10616     10646    137045    248157    122953     13316     20756    257910
dram[8]:      18166     18213       365       366    246315     72685     32701    309278    278034    309307    246309    246312    199489     13301    248288    249065
dram[9]:      18177     18204    199544       361    199529       418     32618       501     10643    230458    246427     10705     13300     13316     18328    180433
dram[10]:      18175     18207    122738    258751     32574       430     75319    277999    278049     10662     85985    123011     13310    246390     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382583 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.00148
n_activity=13831 dram_eff=0.3622
bk0: 136a 3384728i bk1: 112a 3384824i bk2: 116a 3384993i bk3: 116a 3384948i bk4: 132a 3384902i bk5: 144a 3384600i bk6: 156a 3384460i bk7: 108a 3384703i bk8: 172a 3384761i bk9: 172a 3384520i bk10: 200a 3384561i bk11: 188a 3384511i bk12: 168a 3384859i bk13: 156a 3384807i bk14: 168a 3384897i bk15: 152a 3384872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0026528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382690 n_act=195 n_pre=179 n_req=675 n_rd=2324 n_write=94 bw_util=0.001428
n_activity=13338 dram_eff=0.3626
bk0: 136a 3384755i bk1: 124a 3384759i bk2: 116a 3384887i bk3: 112a 3384977i bk4: 116a 3384930i bk5: 132a 3384832i bk6: 124a 3384659i bk7: 128a 3384611i bk8: 168a 3384726i bk9: 180a 3384521i bk10: 176a 3384812i bk11: 172a 3384695i bk12: 152a 3385012i bk13: 148a 3384903i bk14: 172a 3384821i bk15: 168a 3384709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00249625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382563 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001488
n_activity=14183 dram_eff=0.3552
bk0: 156a 3384556i bk1: 124a 3384918i bk2: 132a 3384758i bk3: 144a 3384742i bk4: 124a 3384918i bk5: 128a 3384765i bk6: 128a 3384737i bk7: 124a 3384720i bk8: 188a 3384569i bk9: 192a 3384430i bk10: 200a 3384576i bk11: 176a 3384584i bk12: 148a 3385028i bk13: 164a 3384769i bk14: 140a 3385097i bk15: 160a 3384841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00239405
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382557 n_act=208 n_pre=192 n_req=713 n_rd=2416 n_write=109 bw_util=0.001492
n_activity=14135 dram_eff=0.3573
bk0: 152a 3384581i bk1: 128a 3384760i bk2: 128a 3384997i bk3: 120a 3384904i bk4: 148a 3384720i bk5: 132a 3384685i bk6: 128a 3384806i bk7: 140a 3384499i bk8: 172a 3384757i bk9: 176a 3384459i bk10: 164a 3384869i bk11: 180a 3384672i bk12: 164a 3384895i bk13: 160a 3384796i bk14: 148a 3384999i bk15: 176a 3384703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00229155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382702 n_act=184 n_pre=168 n_req=682 n_rd=2328 n_write=100 bw_util=0.001434
n_activity=13060 dram_eff=0.3718
bk0: 128a 3384735i bk1: 136a 3384717i bk2: 132a 3384923i bk3: 104a 3384981i bk4: 104a 3385024i bk5: 120a 3384938i bk6: 132a 3384710i bk7: 140a 3384536i bk8: 168a 3384703i bk9: 164a 3384691i bk10: 184a 3384686i bk11: 180a 3384611i bk12: 172a 3384818i bk13: 148a 3384878i bk14: 160a 3384901i bk15: 156a 3384785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00245814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382527 n_act=211 n_pre=195 n_req=719 n_rd=2440 n_write=109 bw_util=0.001506
n_activity=14230 dram_eff=0.3583
bk0: 140a 3384720i bk1: 136a 3384673i bk2: 140a 3384720i bk3: 128a 3384883i bk4: 124a 3384823i bk5: 104a 3384935i bk6: 96a 3384916i bk7: 108a 3384807i bk8: 164a 3384874i bk9: 188a 3384478i bk10: 212a 3384572i bk11: 180a 3384605i bk12: 156a 3384989i bk13: 216a 3384306i bk14: 172a 3384788i bk15: 176a 3384681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00263478
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382618 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001464
n_activity=13651 dram_eff=0.3631
bk0: 144a 3384747i bk1: 112a 3384916i bk2: 128a 3384905i bk3: 108a 3384985i bk4: 128a 3384879i bk5: 112a 3384877i bk6: 112a 3384872i bk7: 128a 3384657i bk8: 192a 3384575i bk9: 180a 3384507i bk10: 172a 3384759i bk11: 188a 3384464i bk12: 188a 3384682i bk13: 164a 3384711i bk14: 168a 3384863i bk15: 164a 3384644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024354
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382714 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001428
n_activity=12695 dram_eff=0.3809
bk0: 136a 3384844i bk1: 136a 3384838i bk2: 92a 3385158i bk3: 104a 3384920i bk4: 144a 3384721i bk5: 108a 3384883i bk6: 132a 3384612i bk7: 136a 3384717i bk8: 148a 3384871i bk9: 148a 3384764i bk10: 204a 3384602i bk11: 192a 3384482i bk12: 172a 3384793i bk13: 144a 3384909i bk14: 172a 3384810i bk15: 156a 3384814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00233231
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382759 n_act=177 n_pre=161 n_req=660 n_rd=2300 n_write=85 bw_util=0.001409
n_activity=12360 dram_eff=0.3859
bk0: 100a 3385021i bk1: 124a 3384885i bk2: 128a 3384913i bk3: 140a 3384924i bk4: 116a 3384908i bk5: 96a 3384948i bk6: 124a 3384699i bk7: 124a 3384602i bk8: 164a 3384863i bk9: 152a 3384719i bk10: 188a 3384697i bk11: 188a 3384548i bk12: 172a 3384804i bk13: 164a 3384727i bk14: 172a 3384844i bk15: 148a 3384819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231784
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382774 n_act=185 n_pre=169 n_req=653 n_rd=2268 n_write=86 bw_util=0.001391
n_activity=12639 dram_eff=0.3725
bk0: 104a 3385011i bk1: 96a 3384962i bk2: 132a 3384830i bk3: 128a 3384891i bk4: 136a 3384703i bk5: 120a 3384903i bk6: 112a 3384789i bk7: 108a 3384790i bk8: 164a 3384763i bk9: 148a 3384768i bk10: 184a 3384750i bk11: 176a 3384673i bk12: 160a 3384892i bk13: 164a 3384739i bk14: 168a 3384852i bk15: 168a 3384688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00206263
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3385482 n_nop=3382557 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001499
n_activity=14020 dram_eff=0.3619
bk0: 116a 3385031i bk1: 132a 3384771i bk2: 148a 3384763i bk3: 104a 3385083i bk4: 128a 3384916i bk5: 132a 3384723i bk6: 140a 3384515i bk7: 160a 3384256i bk8: 188a 3384596i bk9: 192a 3384485i bk10: 164a 3384862i bk11: 176a 3384570i bk12: 164a 3384907i bk13: 156a 3384798i bk14: 172a 3384775i bk15: 144a 3384917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2553
	minimum = 6
	maximum = 294
Network latency average = 9.90193
	minimum = 6
	maximum = 203
Slowest packet = 137107
Flit latency average = 9.7279
	minimum = 6
	maximum = 202
Slowest flit = 206502
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0592325
	minimum = 0.0483464 (at node 3)
	maximum = 0.175461 (at node 44)
Accepted packet rate average = 0.0592325
	minimum = 0.0483464 (at node 3)
	maximum = 0.175461 (at node 44)
Injected flit rate average = 0.0888488
	minimum = 0.0589498 (at node 3)
	maximum = 0.222292 (at node 44)
Accepted flit rate average= 0.0888488
	minimum = 0.0737188 (at node 47)
	maximum = 0.30409 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9448 (8 samples)
	minimum = 6 (8 samples)
	maximum = 87.75 (8 samples)
Network latency average = 9.5746 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.875 (8 samples)
Flit latency average = 9.34335 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0249328 (8 samples)
	minimum = 0.0207789 (8 samples)
	maximum = 0.0455798 (8 samples)
Accepted packet rate average = 0.0249328 (8 samples)
	minimum = 0.0207789 (8 samples)
	maximum = 0.0455798 (8 samples)
Injected flit rate average = 0.0374514 (8 samples)
	minimum = 0.0221775 (8 samples)
	maximum = 0.0723533 (8 samples)
Accepted flit rate average = 0.0374514 (8 samples)
	minimum = 0.0289937 (8 samples)
	maximum = 0.0728119 (8 samples)
Injected packet size average = 1.5021 (8 samples)
Accepted packet size average = 1.5021 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 16 sec (1396 sec)
gpgpu_simulation_rate = 27012 (inst/sec)
gpgpu_simulation_rate = 2591 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 816616
gpu_sim_insn = 5111858
gpu_ipc =       6.2598
gpu_tot_sim_cycle = 4662032
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.1853
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14493
partiton_reqs_in_parallel = 17965552
partiton_reqs_in_parallel_total    = 40111125
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.4574
partiton_reqs_in_parallel_util = 17965552
partiton_reqs_in_parallel_util_total    = 40111125
gpu_sim_cycle_parition_util = 816616
gpu_tot_sim_cycle_parition_util    = 1823242
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.6744 GB/Sec
L2_BW_total  =       2.5996 GB/Sec
gpu_total_sim_rate=20960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1035, 1020, 1190, 1050, 1231, 1450, 1268, 1438, 1020, 1035, 1533, 1243, 1308, 1035, 1269, 1035, 1250, 1108, 1135, 949, 979, 949, 1161, 1187, 949, 1197, 1134, 949, 1269, 949, 949, 964, 884, 884, 1002, 899, 1081, 1122, 1292, 1085, 884, 1106, 914, 1370, 884, 1055, 1055, 884, 1008, 796, 796, 811, 796, 811, 811, 796, 796, 1168, 796, 796, 811, 993, 1019, 796, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2754
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 900
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196936	W0_Idle:87948375	W0_Scoreboard:53067534	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1432 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 4661764 
mrq_lat_table:11762 	294 	311 	3943 	549 	413 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106819 	15158 	36 	1 	899 	135 	2600 	1291 	60 	405 	282 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	86378 	1125 	268 	299 	34030 	77 	3 	1 	0 	899 	135 	2604 	1287 	60 	405 	282 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95082 	10212 	3828 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	6607 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	991 	88 	4 	6 	10 	10 	22 	21 	18 	24 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.351351  2.200000  2.411765  2.475000  2.348837  2.083333  2.243902  2.304348  2.211539  2.480000  2.510638  2.750000  2.717949  2.628572  2.969697 
dram[1]:  2.069767  2.093023  2.444444  2.289474  2.093023  2.205128  2.357143  2.400000  2.422222  2.208333  2.568182  2.787879  2.939394  2.666667  3.088235  2.909091 
dram[2]:  1.854545  2.645161  2.000000  2.113636  2.333333  2.152174  2.187500  2.195122  2.418605  2.265306  2.627907  2.279070  2.969697  2.764706  2.758621  2.878788 
dram[3]:  2.019608  2.162162  1.975000  2.100000  2.020000  2.039216  2.384615  2.121951  2.769231  2.320755  2.682927  2.500000  2.500000  2.731707  2.700000  3.031250 
dram[4]:  2.181818  2.333333  2.000000  2.125000  2.257143  2.186047  2.238095  2.260870  2.309524  2.155555  2.586957  2.642857  3.666667  2.939394  2.710526  2.705882 
dram[5]:  2.044445  2.217391  2.041667  2.542857  2.170213  2.512195  2.311111  2.128205  2.521739  2.214286  2.681818  2.589744  2.878788  2.488372  2.622222  2.864865 
dram[6]:  2.300000  2.195122  2.463415  2.264706  2.447368  2.255319  2.243902  2.235294  2.129630  2.630435  2.333333  2.156863  2.897436  2.937500  2.681818  2.882353 
dram[7]:  2.264706  2.621622  2.424242  2.333333  1.983607  2.371428  2.263158  2.333333  2.472222  2.763158  2.674419  2.361702  2.666667  3.571429  2.675000  2.540540 
dram[8]:  2.042553  2.350000  2.119048  2.562500  1.977273  2.272727  2.125000  2.159091  2.500000  2.230769  2.511628  2.842105  2.909091  2.564103  3.000000  3.218750 
dram[9]:  2.315789  2.111111  2.088889  2.086957  2.019608  2.232558  2.236842  2.687500  2.142857  2.380952  2.348837  3.088235  2.787879  3.029412  2.789474  2.692308 
dram[10]:  2.588235  2.300000  2.025641  2.315789  2.302325  2.418605  2.312500  2.125000  2.208333  2.288461  2.575000  2.488889  3.310345  2.764706  2.843750  3.233333 
average row locality = 17371/7198 = 2.413309
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      12201     10954      3860      3671      7266      9483      7893      4547      8048     11432     10459      9317     19298     16149     13885     15143
dram[1]:       9871     13232      4153      2908     10618      8644      6605      4914      7039     14477      9653     12305     17490     15954      7320     11377
dram[2]:       9335      5577     11802      5762      8142      9378      7313     11401      7528      9634     10374     12096     12875     18636     23019     18459
dram[3]:      12477     13131     10483     11903      7653      4913      5744      4133      7201     10080      8981     12199     16843     15196     12194     17101
dram[4]:      11574     12400     11245      5544      2785      8149      8896      2102      8217      9688     15158     15117     18690     13170     16682     13759
dram[5]:       8498      7418      4615      6585     11679       914      9745      4852      7120      6932      8677     12472     14032     18205     16995     13217
dram[6]:       8494      8936      8938     12822      5813      8576      6108      7210      8579      5536     10676     19824     12540     18596     18153     13038
dram[7]:       8052      5272      3806      9051      8783     10292      9056      3501     11097      8834     15750     16221     14029     17019     15755     20576
dram[8]:       8748     12502      8643      2465     10817     12302      7561      7892     11326     12923     14450      9166     17464     14836     17128     17269
dram[9]:      10818     10608     11008      5987      5314      2173      1503      4007      7931     11726     12765      7924     17315      9878     14147     12380
dram[10]:       4541      8718      7702     12322      5432      6111      5194      5066      9061     15690     10471     10617     12874     15839     16548     14786
maximum mf latency per bank:
dram[0]:     230680    256733    122955     94942    166126    246367    199207    133582    217497    246182    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    128582     94967    142351    142395    256028    122958    255893    217481    248804    255841    217055    263199     18301    122911
dram[2]:     217011     18175    217437    133608    217535    166058    256100    217558    122892    217452    145283    199452    122776    217156    255665    255523
dram[3]:     257915    199406    217402    217522    193082    217456    133606    132738    217463    171042    122881    217335    166118    217372    217094    255675
dram[4]:     165915    217040    240381    142285    107673    165938    256195    109678    136411    217209    255793    217099    255658    141921    217454    217007
dram[5]:     122679     94258    122455    217450    199439       441    246241    122935    122817    122855    122869    255949    107458    263246    255658    256807
dram[6]:     122794    217424    309298    213540    309356    309267    122669    256050    217034    133553    122948    309409    143804    255715    255661    122709
dram[7]:     122747     44143    122408    142293    217546    217560    255999     79986    217630    255845    255736    248157    255632    217024    255677    257910
dram[8]:     122877    166191    133519     94905    246315    217499    217603    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     133627    216951    217406    122482    199529    109677     32618    122758    217235    230458    246427    107589    217401     79854    255668    180433
dram[10]:      18175    122793    123034    258751    166035    165983    133594    277999    278049    256021    141999    217408    141786    246390    122854    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895312 n_act=675 n_pre=659 n_req=1619 n_rd=4736 n_write=435 bw_util=0.00211
n_activity=36721 dram_eff=0.2816
bk0: 296a 4899820i bk1: 252a 4900094i bk2: 288a 4899959i bk3: 244a 4900313i bk4: 280a 4900009i bk5: 288a 4899844i bk6: 288a 4899659i bk7: 268a 4899791i bk8: 320a 4899833i bk9: 332a 4899465i bk10: 360a 4899497i bk11: 352a 4899485i bk12: 292a 4900123i bk13: 312a 4899817i bk14: 276a 4900275i bk15: 288a 4900033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00293095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895623 n_act=630 n_pre=614 n_req=1539 n_rd=4548 n_write=402 bw_util=0.00202
n_activity=34795 dram_eff=0.2845
bk0: 256a 4900035i bk1: 272a 4899927i bk2: 256a 4900255i bk3: 256a 4900168i bk4: 272a 4899963i bk5: 260a 4900107i bk6: 288a 4899837i bk7: 280a 4899838i bk8: 324a 4899848i bk9: 324a 4899601i bk10: 340a 4899814i bk11: 288a 4900021i bk12: 280a 4900205i bk13: 288a 4900096i bk14: 292a 4900193i bk15: 272a 4900132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00281018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895464 n_act=655 n_pre=639 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002064
n_activity=35228 dram_eff=0.2872
bk0: 304a 4899600i bk1: 248a 4900308i bk2: 268a 4900011i bk3: 292a 4899923i bk4: 268a 4900146i bk5: 300a 4899776i bk6: 300a 4899659i bk7: 272a 4899870i bk8: 324a 4899856i bk9: 336a 4899548i bk10: 344a 4899799i bk11: 308a 4899800i bk12: 292a 4900156i bk13: 284a 4900029i bk14: 256a 4900391i bk15: 292a 4900103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895324 n_act=675 n_pre=659 n_req=1589 n_rd=4760 n_write=399 bw_util=0.002105
n_activity=36212 dram_eff=0.2849
bk0: 304a 4899652i bk1: 244a 4900114i bk2: 256a 4900109i bk3: 264a 4900107i bk4: 300a 4899743i bk5: 308a 4899722i bk6: 276a 4900030i bk7: 252a 4899951i bk8: 316a 4899992i bk9: 372a 4899362i bk10: 328a 4899907i bk11: 316a 4899890i bk12: 300a 4899958i bk13: 320a 4899774i bk14: 308a 4899949i bk15: 296a 4900057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00260638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895552 n_act=639 n_pre=623 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002041
n_activity=34909 dram_eff=0.2866
bk0: 288a 4899891i bk1: 256a 4900171i bk2: 300a 4899799i bk3: 272a 4900054i bk4: 236a 4900314i bk5: 292a 4899939i bk6: 272a 4899854i bk7: 288a 4899652i bk8: 292a 4899998i bk9: 300a 4899705i bk10: 368a 4899693i bk11: 340a 4899541i bk12: 260a 4900537i bk13: 280a 4900124i bk14: 304a 4900011i bk15: 272a 4900114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00269206
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895244 n_act=675 n_pre=659 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002138
n_activity=36930 dram_eff=0.2837
bk0: 268a 4899867i bk1: 296a 4899764i bk2: 292a 4899802i bk3: 264a 4900195i bk4: 304a 4899794i bk5: 276a 4899943i bk6: 300a 4899623i bk7: 256a 4899987i bk8: 352a 4899776i bk9: 292a 4899905i bk10: 360a 4899810i bk11: 316a 4899859i bk12: 280a 4900254i bk13: 316a 4899742i bk14: 336a 4899790i bk15: 308a 4899947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00299583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895184 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.00216
n_activity=36683 dram_eff=0.2886
bk0: 276a 4900031i bk1: 272a 4900003i bk2: 288a 4899940i bk3: 244a 4900293i bk4: 276a 4900161i bk5: 304a 4899671i bk6: 276a 4899892i bk7: 332a 4899394i bk8: 340a 4899518i bk9: 356a 4899450i bk10: 332a 4899763i bk11: 344a 4899427i bk12: 328a 4899903i bk13: 276a 4900009i bk14: 340a 4899717i bk15: 288a 4899937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895523 n_act=627 n_pre=611 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002063
n_activity=34517 dram_eff=0.293
bk0: 232a 4900351i bk1: 284a 4900061i bk2: 244a 4900388i bk3: 268a 4900052i bk4: 352a 4899290i bk5: 252a 4900134i bk6: 264a 4899973i bk7: 284a 4899895i bk8: 276a 4900161i bk9: 316a 4899886i bk10: 356a 4899730i bk11: 340a 4899557i bk12: 300a 4900004i bk13: 288a 4900086i bk14: 312a 4899857i bk15: 296a 4899980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00269431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895441 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002076
n_activity=35023 dram_eff=0.2906
bk0: 292a 4899700i bk1: 284a 4899945i bk2: 268a 4900026i bk3: 248a 4900252i bk4: 268a 4899978i bk5: 284a 4899795i bk6: 296a 4899654i bk7: 288a 4899665i bk8: 304a 4900033i bk9: 348a 4899318i bk10: 324a 4899761i bk11: 316a 4899800i bk12: 284a 4900188i bk13: 292a 4899857i bk14: 292a 4900104i bk15: 292a 4900018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00283874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895523 n_act=650 n_pre=634 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002044
n_activity=35221 dram_eff=0.2845
bk0: 264a 4900095i bk1: 284a 4899823i bk2: 280a 4899915i bk3: 288a 4899859i bk4: 292a 4899645i bk5: 276a 4899859i bk6: 244a 4900064i bk7: 252a 4900093i bk8: 328a 4899726i bk9: 304a 4899794i bk10: 312a 4899972i bk11: 312a 4899993i bk12: 272a 4900248i bk13: 296a 4900047i bk14: 300a 4900070i bk15: 296a 4899915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00257496
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4901817 n_nop=4895471 n_act=643 n_pre=627 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002071
n_activity=35742 dram_eff=0.284
bk0: 248a 4900314i bk1: 276a 4899977i bk2: 252a 4900187i bk3: 268a 4900074i bk4: 280a 4900052i bk5: 288a 4899777i bk6: 328a 4899607i bk7: 288a 4899575i bk8: 328a 4899779i bk9: 356a 4899350i bk10: 312a 4899900i bk11: 336a 4899614i bk12: 280a 4900252i bk13: 272a 4900058i bk14: 268a 4900221i bk15: 280a 4900093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00274123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12300
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90533
	minimum = 6
	maximum = 31
Network latency average = 6.9027
	minimum = 6
	maximum = 26
Slowest packet = 225343
Flit latency average = 6.39274
	minimum = 6
	maximum = 25
Slowest flit = 338842
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00119733
	minimum = 0.000838216 (at node 5)
	maximum = 0.00145601 (at node 40)
Accepted packet rate average = 0.00119733
	minimum = 0.000838216 (at node 5)
	maximum = 0.00145601 (at node 40)
Injected flit rate average = 0.0018042
	minimum = 0.00101762 (at node 5)
	maximum = 0.00262731 (at node 35)
Accepted flit rate average= 0.0018042
	minimum = 0.00149703 (at node 5)
	maximum = 0.00243811 (at node 4)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.496 (9 samples)
	minimum = 6 (9 samples)
	maximum = 81.4444 (9 samples)
Network latency average = 9.27773 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Flit latency average = 9.0155 (9 samples)
	minimum = 6 (9 samples)
	maximum = 58.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0222955 (9 samples)
	minimum = 0.0185632 (9 samples)
	maximum = 0.0406771 (9 samples)
Accepted packet rate average = 0.0222955 (9 samples)
	minimum = 0.0185632 (9 samples)
	maximum = 0.0406771 (9 samples)
Injected flit rate average = 0.0334906 (9 samples)
	minimum = 0.0198264 (9 samples)
	maximum = 0.064606 (9 samples)
Accepted flit rate average = 0.0334906 (9 samples)
	minimum = 0.0259385 (9 samples)
	maximum = 0.0649926 (9 samples)
Injected packet size average = 1.50212 (9 samples)
Accepted packet size average = 1.50212 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 3 sec (2043 sec)
gpgpu_simulation_rate = 20960 (inst/sec)
gpgpu_simulation_rate = 2281 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7727
gpu_sim_insn = 4498644
gpu_ipc =     582.1980
gpu_tot_sim_cycle = 4891909
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.6732
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14493
partiton_reqs_in_parallel = 169994
partiton_reqs_in_parallel_total    = 58076677
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.9067
partiton_reqs_in_parallel_util = 169994
partiton_reqs_in_parallel_util_total    = 58076677
gpu_sim_cycle_parition_util = 7727
gpu_tot_sim_cycle_parition_util    = 2639858
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     290.7552 GB/Sec
L2_BW_total  =       2.9367 GB/Sec
gpu_total_sim_rate=22904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1200, 1170, 1340, 1200, 1411, 1600, 1403, 1573, 1185, 1185, 1668, 1408, 1473, 1200, 1389, 1185, 1364, 1222, 1249, 1063, 1108, 1063, 1290, 1286, 1048, 1326, 1233, 1078, 1368, 1033, 1078, 1093, 968, 998, 1116, 998, 1195, 1236, 1376, 1229, 983, 1235, 1013, 1469, 998, 1169, 1169, 998, 1122, 925, 925, 925, 940, 925, 925, 910, 880, 1297, 910, 880, 910, 1122, 1118, 895, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126536
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119991
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1659
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386930	W0_Idle:87982912	W0_Scoreboard:53112103	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1239 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 4891908 
mrq_lat_table:11762 	294 	311 	3943 	549 	413 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128743 	16862 	104 	8 	899 	135 	2600 	1291 	60 	405 	282 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	90654 	2057 	1670 	5832 	43696 	1842 	86 	40 	7 	899 	135 	2604 	1287 	60 	405 	282 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102588 	10872 	3833 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	22139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1007 	88 	4 	6 	10 	10 	22 	21 	18 	24 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.351351  2.200000  2.411765  2.475000  2.348837  2.083333  2.243902  2.304348  2.211539  2.480000  2.510638  2.750000  2.717949  2.628572  2.969697 
dram[1]:  2.069767  2.093023  2.444444  2.289474  2.093023  2.205128  2.357143  2.400000  2.422222  2.208333  2.568182  2.787879  2.939394  2.666667  3.088235  2.909091 
dram[2]:  1.854545  2.645161  2.000000  2.113636  2.333333  2.152174  2.187500  2.195122  2.418605  2.265306  2.627907  2.279070  2.969697  2.764706  2.758621  2.878788 
dram[3]:  2.019608  2.162162  1.975000  2.100000  2.020000  2.039216  2.384615  2.121951  2.769231  2.320755  2.682927  2.500000  2.500000  2.731707  2.700000  3.031250 
dram[4]:  2.181818  2.333333  2.000000  2.125000  2.257143  2.186047  2.238095  2.260870  2.309524  2.155555  2.586957  2.642857  3.666667  2.939394  2.710526  2.705882 
dram[5]:  2.044445  2.217391  2.041667  2.542857  2.170213  2.512195  2.311111  2.128205  2.521739  2.214286  2.681818  2.589744  2.878788  2.488372  2.622222  2.864865 
dram[6]:  2.300000  2.195122  2.463415  2.264706  2.447368  2.255319  2.243902  2.235294  2.129630  2.630435  2.333333  2.156863  2.897436  2.937500  2.681818  2.882353 
dram[7]:  2.264706  2.621622  2.424242  2.333333  1.983607  2.371428  2.263158  2.333333  2.472222  2.763158  2.674419  2.361702  2.666667  3.571429  2.675000  2.540540 
dram[8]:  2.042553  2.350000  2.119048  2.562500  1.977273  2.272727  2.125000  2.159091  2.500000  2.230769  2.511628  2.842105  2.909091  2.564103  3.000000  3.218750 
dram[9]:  2.315789  2.111111  2.088889  2.086957  2.019608  2.232558  2.236842  2.687500  2.142857  2.380952  2.348837  3.088235  2.787879  3.029412  2.789474  2.692308 
dram[10]:  2.588235  2.300000  2.025641  2.315789  2.302325  2.418605  2.312500  2.125000  2.208333  2.288461  2.575000  2.488889  3.310345  2.764706  2.843750  3.233333 
average row locality = 17371/7198 = 2.413309
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4460
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      12311     11099      3971      3817      7453      9684      8118      4785      8283     11649     10693      9555     19536     16360     14129     15386
dram[1]:      10004     13385      4299      3055     10818      8834      6839      5146      7277     14742      9892     12609     17738     16211      7536     11603
dram[2]:       9450      5699     11927      5895      8341      9584      7519     11665      7775      9871     10618     12355     13096     18873     23293     18699
dram[3]:      12585     13278     10619     12052      7827      5081      5992      4363      7442     10298      9212     12480     17081     15412     12388     17332
dram[4]:      11704     12517     11350      5672      3024      8358      9100      2322      8487      9963     15382     15358     18933     13387     16889     13992
dram[5]:       8617      7538      4727      6732     11880      1096      9948      5110      7341      7198      8892     12746     14300     18401     17165     13452
dram[6]:       8643      9119      9043     12968      6006      8748      6343      7413      8822      5742     10913     20068     12742     18836     18348     13280
dram[7]:       8220      5426      3963      9176      8956     10521      9316      3728     11409      9082     15989     16479     14263     17257     15987     20831
dram[8]:       8902     12626      8808      2638     11056     12503      7805      8143     11653     13208     14769      9461     26361     15107     17399     17496
dram[9]:      10932     10758     11162      6118      5498      2378      1813      4300      8209     12011     13062      8180     17588     10117     14378     12610
dram[10]:       4697      8858      7870     12477      5635      6306      5390      5287      9318     15927     10751     10863     13088     16086     16810     15018
maximum mf latency per bank:
dram[0]:     230680    256733    122955     94942    166126    246367    199207    133582    217497    246182    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    128582     94967    142351    142395    256028    122958    255893    217481    248804    255841    217055    263199     18301    122911
dram[2]:     217011     18175    217437    133608    217535    166058    256100    217558    122892    217452    145283    199452    122776    217156    255665    255523
dram[3]:     257915    199406    217402    217522    193082    217456    133606    132738    217463    171042    122881    217335    166118    217372    217094    255675
dram[4]:     165915    217040    240381    142285    107673    165938    256195    109678    136411    217209    255793    217099    255658    141921    217454    217007
dram[5]:     122679     94258    122455    217450    199439       441    246241    122935    122817    122855    122869    255949    107458    263246    255658    256807
dram[6]:     122794    217424    309298    213540    309356    309267    122669    256050    217034    133553    122948    309409    143804    255715    255661    122709
dram[7]:     122747     44143    122408    142293    217546    217560    255999     79986    217630    255845    255736    248157    255632    217024    255677    257910
dram[8]:     122877    166191    133519     94905    246315    217499    217603    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     133627    216951    217406    122482    199529    109677     32618    122758    217235    230458    246427    107589    217401     79854    255668    180433
dram[10]:      18175    122793    123034    258751    166035    165983    133594    277999    278049    256021    141999    217408    141786    246390    122854    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909659 n_act=675 n_pre=659 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002104
n_activity=36721 dram_eff=0.2816
bk0: 296a 4914167i bk1: 252a 4914441i bk2: 288a 4914306i bk3: 244a 4914660i bk4: 280a 4914356i bk5: 288a 4914191i bk6: 288a 4914006i bk7: 268a 4914138i bk8: 320a 4914180i bk9: 332a 4913812i bk10: 360a 4913844i bk11: 352a 4913832i bk12: 292a 4914470i bk13: 312a 4914164i bk14: 276a 4914622i bk15: 288a 4914380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0029224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909970 n_act=630 n_pre=614 n_req=1539 n_rd=4548 n_write=402 bw_util=0.002014
n_activity=34795 dram_eff=0.2845
bk0: 256a 4914382i bk1: 272a 4914274i bk2: 256a 4914602i bk3: 256a 4914515i bk4: 272a 4914310i bk5: 260a 4914454i bk6: 288a 4914184i bk7: 280a 4914185i bk8: 324a 4914195i bk9: 324a 4913948i bk10: 340a 4914161i bk11: 288a 4914368i bk12: 280a 4914552i bk13: 288a 4914443i bk14: 292a 4914540i bk15: 272a 4914479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00280198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909811 n_act=655 n_pre=639 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002058
n_activity=35228 dram_eff=0.2872
bk0: 304a 4913947i bk1: 248a 4914655i bk2: 268a 4914358i bk3: 292a 4914270i bk4: 268a 4914493i bk5: 300a 4914123i bk6: 300a 4914006i bk7: 272a 4914217i bk8: 324a 4914203i bk9: 336a 4913895i bk10: 344a 4914146i bk11: 308a 4914147i bk12: 292a 4914503i bk13: 284a 4914376i bk14: 256a 4914738i bk15: 292a 4914450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00266753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909671 n_act=675 n_pre=659 n_req=1589 n_rd=4760 n_write=399 bw_util=0.002099
n_activity=36212 dram_eff=0.2849
bk0: 304a 4913999i bk1: 244a 4914461i bk2: 256a 4914456i bk3: 264a 4914454i bk4: 300a 4914090i bk5: 308a 4914069i bk6: 276a 4914377i bk7: 252a 4914298i bk8: 316a 4914339i bk9: 372a 4913709i bk10: 328a 4914254i bk11: 316a 4914237i bk12: 300a 4914305i bk13: 320a 4914121i bk14: 308a 4914296i bk15: 296a 4914404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00259877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909899 n_act=639 n_pre=623 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002035
n_activity=34909 dram_eff=0.2866
bk0: 288a 4914238i bk1: 256a 4914518i bk2: 300a 4914146i bk3: 272a 4914401i bk4: 236a 4914661i bk5: 292a 4914286i bk6: 272a 4914201i bk7: 288a 4913999i bk8: 292a 4914345i bk9: 300a 4914052i bk10: 368a 4914040i bk11: 340a 4913888i bk12: 260a 4914884i bk13: 280a 4914471i bk14: 304a 4914358i bk15: 272a 4914461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00268421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909591 n_act=675 n_pre=659 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002131
n_activity=36930 dram_eff=0.2837
bk0: 268a 4914214i bk1: 296a 4914111i bk2: 292a 4914149i bk3: 264a 4914542i bk4: 304a 4914141i bk5: 276a 4914290i bk6: 300a 4913970i bk7: 256a 4914334i bk8: 352a 4914123i bk9: 292a 4914252i bk10: 360a 4914157i bk11: 316a 4914206i bk12: 280a 4914601i bk13: 316a 4914089i bk14: 336a 4914137i bk15: 308a 4914294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00298709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909531 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002153
n_activity=36683 dram_eff=0.2886
bk0: 276a 4914378i bk1: 272a 4914350i bk2: 288a 4914287i bk3: 244a 4914640i bk4: 276a 4914508i bk5: 304a 4914018i bk6: 276a 4914239i bk7: 332a 4913741i bk8: 340a 4913865i bk9: 356a 4913797i bk10: 332a 4914110i bk11: 344a 4913774i bk12: 328a 4914250i bk13: 276a 4914356i bk14: 340a 4914064i bk15: 288a 4914284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909870 n_act=627 n_pre=611 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002057
n_activity=34517 dram_eff=0.293
bk0: 232a 4914698i bk1: 284a 4914408i bk2: 244a 4914735i bk3: 268a 4914399i bk4: 352a 4913637i bk5: 252a 4914481i bk6: 264a 4914320i bk7: 284a 4914242i bk8: 276a 4914508i bk9: 316a 4914233i bk10: 356a 4914077i bk11: 340a 4913904i bk12: 300a 4914351i bk13: 288a 4914433i bk14: 312a 4914204i bk15: 296a 4914327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00268644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909788 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.00207
n_activity=35023 dram_eff=0.2906
bk0: 292a 4914047i bk1: 284a 4914292i bk2: 268a 4914373i bk3: 248a 4914599i bk4: 268a 4914325i bk5: 284a 4914142i bk6: 296a 4914001i bk7: 288a 4914012i bk8: 304a 4914380i bk9: 348a 4913665i bk10: 324a 4914108i bk11: 316a 4914147i bk12: 284a 4914535i bk13: 292a 4914204i bk14: 292a 4914451i bk15: 292a 4914365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00283046
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909870 n_act=650 n_pre=634 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002038
n_activity=35221 dram_eff=0.2845
bk0: 264a 4914442i bk1: 284a 4914170i bk2: 280a 4914262i bk3: 288a 4914206i bk4: 292a 4913992i bk5: 276a 4914206i bk6: 244a 4914411i bk7: 252a 4914440i bk8: 328a 4914073i bk9: 304a 4914141i bk10: 312a 4914319i bk11: 312a 4914340i bk12: 272a 4914595i bk13: 296a 4914394i bk14: 300a 4914417i bk15: 296a 4914262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00256745
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4916164 n_nop=4909818 n_act=643 n_pre=627 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002065
n_activity=35742 dram_eff=0.284
bk0: 248a 4914661i bk1: 276a 4914324i bk2: 252a 4914534i bk3: 268a 4914421i bk4: 280a 4914399i bk5: 288a 4914124i bk6: 328a 4913954i bk7: 288a 4913922i bk8: 328a 4914126i bk9: 356a 4913697i bk10: 312a 4914247i bk11: 336a 4913961i bk12: 280a 4914599i bk13: 272a 4914405i bk14: 268a 4914568i bk15: 280a 4914440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00273323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12300
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4114
	minimum = 6
	maximum = 587
Network latency average = 36.0275
	minimum = 6
	maximum = 352
Slowest packet = 258561
Flit latency average = 40.8712
	minimum = 6
	maximum = 351
Slowest flit = 438953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0613551
	minimum = 0.048146 (at node 26)
	maximum = 0.309907 (at node 44)
Accepted packet rate average = 0.0613551
	minimum = 0.048146 (at node 26)
	maximum = 0.309907 (at node 44)
Injected flit rate average = 0.0920326
	minimum = 0.0797256 (at node 26)
	maximum = 0.333916 (at node 44)
Accepted flit rate average= 0.0920326
	minimum = 0.0647124 (at node 26)
	maximum = 0.595807 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8875 (10 samples)
	minimum = 6 (10 samples)
	maximum = 132 (10 samples)
Network latency average = 11.9527 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.9 (10 samples)
Flit latency average = 12.2011 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0262015 (10 samples)
	minimum = 0.0215215 (10 samples)
	maximum = 0.0676002 (10 samples)
Accepted packet rate average = 0.0262015 (10 samples)
	minimum = 0.0215215 (10 samples)
	maximum = 0.0676002 (10 samples)
Injected flit rate average = 0.0393448 (10 samples)
	minimum = 0.0258164 (10 samples)
	maximum = 0.0915369 (10 samples)
Accepted flit rate average = 0.0393448 (10 samples)
	minimum = 0.0298159 (10 samples)
	maximum = 0.118074 (10 samples)
Injected packet size average = 1.50163 (10 samples)
Accepted packet size average = 1.50163 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 26 sec (2066 sec)
gpgpu_simulation_rate = 22904 (inst/sec)
gpgpu_simulation_rate = 2367 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 791271
gpu_sim_insn = 5750033
gpu_ipc =       7.2668
gpu_tot_sim_cycle = 5910402
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.9792
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 605
gpu_stall_icnt2sh    = 21442
partiton_reqs_in_parallel = 17407556
partiton_reqs_in_parallel_total    = 58246671
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      12.8002
partiton_reqs_in_parallel_util = 17407556
partiton_reqs_in_parallel_util_total    = 58246671
gpu_sim_cycle_parition_util = 791271
gpu_tot_sim_cycle_parition_util    = 2647585
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      26.1979 GB/Sec
L2_BW_total  =       5.9380 GB/Sec
gpu_total_sim_rate=18700

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1482, 1687, 2332, 1692, 2084, 2277, 2105, 2169, 1977, 1926, 2095, 2059, 2491, 1706, 2552, 1861, 1780, 1978, 2095, 1844, 1658, 1586, 1940, 1902, 1819, 1973, 1560, 2175, 2006, 1267, 1702, 1653, 1268, 1780, 1379, 1090, 1484, 1803, 1586, 2003, 1829, 1550, 1302, 1756, 1406, 1822, 1261, 1090, 2053, 1410, 1597, 1574, 1281, 1563, 1213, 1343, 1054, 2072, 1526, 1313, 1407, 1608, 1552, 1337, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 156980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150428
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1666
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419195	W0_Idle:97309755	W0_Scoreboard:87313295	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1536 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 5910364 
mrq_lat_table:23709 	502 	623 	7575 	1915 	1190 	748 	401 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337039 	23771 	128 	8 	905 	199 	2777 	1740 	667 	1426 	1433 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	285267 	13873 	3426 	5935 	50609 	1870 	86 	40 	7 	905 	199 	2781 	1736 	667 	1426 	1433 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243242 	25614 	6592 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	82650 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1484 	90 	8 	9 	13 	18 	31 	31 	23 	27 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.159091  2.258427  2.188889  2.275862  2.395349  2.218750  2.103093  2.269663  2.250000  2.084906  2.265957  2.223301  2.500000  2.400000  2.426829  2.692308 
dram[1]:  2.135417  2.276596  2.188235  2.096774  2.302325  2.420455  2.211765  2.359550  2.065421  2.194175  2.400000  2.465909  2.480000  2.359550  2.971014  2.352273 
dram[2]:  2.038835  2.615385  2.011111  2.079208  2.475610  2.275510  2.307692  2.390805  2.347826  2.171171  2.318681  2.203883  2.373494  2.730769  2.464286  2.487500 
dram[3]:  2.150943  2.253012  2.131313  1.901961  2.210000  2.153846  2.413793  2.042105  2.395833  2.252525  2.346939  2.391304  2.469136  2.432099  2.468354  2.683544 
dram[4]:  2.282353  2.192308  2.159091  2.120879  2.412500  2.125000  2.276596  2.193548  2.264368  2.219780  2.168421  2.458823  2.918919  2.451220  2.482759  2.472528 
dram[5]:  2.224719  2.361446  2.129032  2.356322  2.362637  2.288889  2.144444  2.161290  2.367347  2.222222  2.488636  2.354839  2.436782  2.436170  2.392857  2.568182 
dram[6]:  2.351064  2.213592  2.367816  2.200000  2.252874  2.136364  2.350515  2.270833  2.149533  2.505495  2.179245  2.223301  2.433735  2.638554  2.333333  2.500000 
dram[7]:  2.149425  2.275862  2.209302  2.266667  2.096154  2.420455  2.239130  2.314607  2.180000  2.408602  2.409091  2.198113  2.318182  2.670588  2.470588  2.290698 
dram[8]:  2.106383  2.411765  2.180000  2.375000  2.275510  2.247312  2.244681  2.164948  2.408602  2.213592  2.303030  2.469880  2.433333  2.344445  2.542169  2.567568 
dram[9]:  2.329268  2.200000  2.031915  2.178571  2.075472  2.087379  2.687500  2.379310  2.135417  2.160000  2.308511  2.430233  2.528090  2.466667  2.388889  2.581395 
dram[10]:  2.425000  2.183908  2.265060  2.172043  2.298851  2.160919  2.282609  2.333333  2.084112  2.183673  2.363636  2.318681  2.811594  2.578313  2.547619  2.675325 
average row locality = 36728/15899 = 2.310082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       144       147       151       155       149       152       153       157       156       166       157       158       146       156 
dram[1]:       153       164       141       147       149       161       138       155       159       164       158       159       137       154       155       149 
dram[2]:       161       156       138       157       152       167       157       158       153       173       157       167       144       159       156       152 
dram[3]:       173       140       163       147       168       144       160       141       166       165       170       160       148       145       142       158 
dram[4]:       148       129       146       150       141       157       158       148       142       148       152       153       160       149       161       168 
dram[5]:       150       151       148       157       162       152       143       153       169       160       161       155       155       169       151       170 
dram[6]:       170       170       157       158       142       138       171       164       166       166       170       166       151       161       151       159 
dram[7]:       141       148       141       155       163       158       154       156       162       166       159       169       152       168       157       147 
dram[8]:       150       157       165       144       168       156       156       157       169       165       163       150       159       155       156       141 
dram[9]:       147       149       146       135       163       163       160       153       146       156       161       154       164       164       161       161 
dram[10]:       147       144       141       152       147       139       159       160       163       159       152       156       145       156       157       150 
total reads: 27272
bank skew: 173/129 = 1.34
chip skew: 2560/2410 = 1.06
number of total write accesses:
dram[0]:        48        51        53        51        55        58        55        50        54        64        57        63        53        58        53        54 
dram[1]:        52        50        45        48        49        52        50        55        62        62        58        58        49        56        50        58 
dram[2]:        49        48        43        53        51        56        53        50        63        68        54        60        53        54        51        47 
dram[3]:        55        47        48        47        53        52        50        53        64        58        60        60        52        52        53        54 
dram[4]:        46        42        44        43        52        47        56        56        55        54        54        56        56        52        55        57 
dram[5]:        48        45        50        48        53        54        50        48        63        60        58        64        57        60        50        56 
dram[6]:        51        58        49        51        54        50        57        54        64        62        61        63        51        58        59        56 
dram[7]:        46        50        49        49        55        55        52        50        56        58        53        64        52        59        53        50 
dram[8]:        48        48        53        46        55        53        55        53        55        63        65        55        60        56        55        49 
dram[9]:        44        49        45        48        57        52        55        54        59        60        56        55        61        58        54        61 
dram[10]:        47        46        47        50        53        49        51        50        60        55        56        55        49        58        57        56 
total reads: 9456
bank skew: 68/42 = 1.62
chip skew: 898/825 = 1.09
average mf latency per bank:
dram[0]:      18613     18457      7926     11186     10810     14571     16030     13190     16654     11143     17906     16244     19181     19582     18699     16068
dram[1]:      13183     17600     13192     12345     13434     14562      8241     14318     14870     15068     13288     14494     17194     15958     13395     14922
dram[2]:      14553     14983     14440     16072     14886     19563     14444     18805     14928     14016     14930     16734     14330     19815     18620     19246
dram[3]:      18643     16639     17028     14039     16638     12352     13368     14308     11196     13873     11414     14179     14418     17122     15918     17791
dram[4]:      16051     16411     14527     14756     10084     14139     15720     12849     12317     11780     18245     18414     23543     15861     19054     19484
dram[5]:      16677     15165     14660      9014     13512     11946     17281     13115     14229     10460     12117     15499     14047     17846     17006     15593
dram[6]:      16836     14216     15483     14675      9065     14285     14373     13815     16626     14655     13265     19083     17101     20064     22495     17256
dram[7]:      13726     12567      8188     12616     10731     11350     14201     14292     14110     13250     18853     17232     18975     20009     18227     19129
dram[8]:      12739     18410     16413     10994     18816     17609     17476     16367     17679     12364     15569     13068     23179     19452     19787     18291
dram[9]:      21220     14682     14044     16727     14341     12510     12032     19652     13379     19183     17390     13494     17931     16067     17816     15945
dram[10]:      15755     12851     12507     14178     11226     15480     15215     15863     13442     20106     14613     15758     14353     18444     21203     19273
maximum mf latency per bank:
dram[0]:     230680    256733    185244    185227    261820    261720    261695    261839    261798    246182    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    185264    185252    261769    185395    256028    261781    261790    217481    248804    255841    217055    263199    185217    185270
dram[2]:     217011    185426    217437    185272    261787    261728    256100    261724    185361    217452    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    217402    217522    261819    217456    261773    261742    217463    185059    185193    217335    185239    217372    217094    255675
dram[4]:     185279    217040    240381    185164    185212    261797    261754    185356    185219    217209    255793    217099    255658    185251    217454    217007
dram[5]:     185317    185168    185269    217450    261729    261804    261814    261781    185276    185204    185136    255949    185238    263246    255658    256807
dram[6]:     185330    217424    309298    213540    309356    309267    261746    261862    217034    185181    185291    309409    185277    255715    255661    185144
dram[7]:     185145    185183    139239    185211    261743    217560    261749    185346    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185244    185297    185311    185329    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185168    216951    217406    185328    261816    261825    261838    261836    217235    261776    246427    185344    217401    185053    255668    185501
dram[10]:     185202    167185    185167    258751    261744    261776    261740    277999    278049    261765    185320    217408    167055    246390    185182    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371628 n_act=1452 n_pre=1436 n_req=3316 n_rd=9756 n_write=1165 bw_util=0.003421
n_activity=66003 dram_eff=0.3309
bk0: 568a 6380385i bk1: 600a 6379954i bk2: 576a 6379736i bk3: 588a 6379793i bk4: 604a 6380509i bk5: 620a 6379829i bk6: 596a 6380118i bk7: 608a 6380272i bk8: 612a 6380231i bk9: 628a 6379501i bk10: 624a 6379917i bk11: 664a 6379493i bk12: 628a 6380230i bk13: 632a 6379890i bk14: 584a 6380838i bk15: 624a 6380630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00838956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371683 n_act=1425 n_pre=1409 n_req=3297 n_rd=9772 n_write=1148 bw_util=0.00342
n_activity=65130 dram_eff=0.3353
bk0: 612a 6379935i bk1: 656a 6379585i bk2: 564a 6380096i bk3: 588a 6379846i bk4: 596a 6380566i bk5: 644a 6379649i bk6: 552a 6380791i bk7: 620a 6379927i bk8: 636a 6379239i bk9: 656a 6379318i bk10: 632a 6380223i bk11: 636a 6379665i bk12: 548a 6381004i bk13: 616a 6379781i bk14: 620a 6381000i bk15: 596a 6379766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.00837374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371401 n_act=1452 n_pre=1436 n_req=3360 n_rd=10028 n_write=1120 bw_util=0.003492
n_activity=66477 dram_eff=0.3354
bk0: 644a 6379765i bk1: 624a 6380054i bk2: 552a 6381048i bk3: 628a 6379518i bk4: 608a 6380637i bk5: 668a 6379755i bk6: 628a 6380328i bk7: 632a 6380012i bk8: 612a 6379488i bk9: 692a 6378460i bk10: 628a 6380184i bk11: 668a 6379211i bk12: 576a 6380654i bk13: 636a 6380285i bk14: 624a 6380497i bk15: 608a 6380669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00978367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371429 n_act=1468 n_pre=1452 n_req=3348 n_rd=9960 n_write=1128 bw_util=0.003473
n_activity=67010 dram_eff=0.3309
bk0: 692a 6379225i bk1: 560a 6380310i bk2: 652a 6379630i bk3: 588a 6379628i bk4: 672a 6380102i bk5: 576a 6380622i bk6: 640a 6380655i bk7: 564a 6380116i bk8: 664a 6379279i bk9: 660a 6379516i bk10: 680a 6379306i bk11: 640a 6379338i bk12: 592a 6380815i bk13: 580a 6380476i bk14: 568a 6380765i bk15: 632a 6380396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00827477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371981 n_act=1397 n_pre=1381 n_req=3235 n_rd=9640 n_write=1038 bw_util=0.003344
n_activity=64747 dram_eff=0.3298
bk0: 592a 6380011i bk1: 516a 6380956i bk2: 584a 6380624i bk3: 600a 6380293i bk4: 564a 6381057i bk5: 628a 6380412i bk6: 632a 6379382i bk7: 592a 6379677i bk8: 568a 6380363i bk9: 592a 6379885i bk10: 608a 6380050i bk11: 612a 6379927i bk12: 640a 6380579i bk13: 596a 6380521i bk14: 644a 6380006i bk15: 672a 6379645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00741437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371404 n_act=1447 n_pre=1431 n_req=3370 n_rd=10024 n_write=1131 bw_util=0.003494
n_activity=66761 dram_eff=0.3342
bk0: 600a 6380424i bk1: 604a 6380522i bk2: 592a 6380261i bk3: 628a 6379886i bk4: 648a 6380034i bk5: 608a 6380626i bk6: 572a 6380343i bk7: 612a 6380162i bk8: 676a 6379013i bk9: 640a 6379544i bk10: 644a 6379655i bk11: 620a 6379031i bk12: 620a 6379291i bk13: 676a 6379410i bk14: 604a 6380001i bk15: 680a 6379829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.00925919
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6370993 n_act=1496 n_pre=1480 n_req=3458 n_rd=10240 n_write=1228 bw_util=0.003592
n_activity=68573 dram_eff=0.3345
bk0: 680a 6379235i bk1: 680a 6378661i bk2: 628a 6379656i bk3: 632a 6379078i bk4: 568a 6380241i bk5: 552a 6380786i bk6: 684a 6379268i bk7: 656a 6379789i bk8: 664a 6378811i bk9: 664a 6378636i bk10: 680a 6379149i bk11: 664a 6378659i bk12: 604a 6380745i bk13: 644a 6380018i bk14: 604a 6379642i bk15: 636a 6379193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00984803
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371437 n_act=1454 n_pre=1438 n_req=3347 n_rd=9984 n_write=1124 bw_util=0.003479
n_activity=65527 dram_eff=0.339
bk0: 564a 6380531i bk1: 592a 6379799i bk2: 564a 6380823i bk3: 620a 6379855i bk4: 652a 6379833i bk5: 632a 6380090i bk6: 616a 6380232i bk7: 624a 6379794i bk8: 648a 6379266i bk9: 664a 6379610i bk10: 636a 6380474i bk11: 676a 6379292i bk12: 608a 6380392i bk13: 672a 6378947i bk14: 628a 6380012i bk15: 588a 6379960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00834555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371337 n_act=1456 n_pre=1440 n_req=3380 n_rd=10044 n_write=1160 bw_util=0.003509
n_activity=66400 dram_eff=0.3375
bk0: 600a 6379877i bk1: 628a 6380223i bk2: 660a 6379654i bk3: 576a 6380643i bk4: 672a 6379901i bk5: 624a 6379794i bk6: 624a 6380246i bk7: 628a 6379510i bk8: 676a 6379885i bk9: 660a 6379377i bk10: 652a 6379704i bk11: 600a 6380198i bk12: 636a 6379939i bk13: 620a 6379499i bk14: 624a 6380178i bk15: 564a 6380162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00907784
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371466 n_act=1457 n_pre=1441 n_req=3351 n_rd=9932 n_write=1141 bw_util=0.003468
n_activity=65872 dram_eff=0.3362
bk0: 588a 6380338i bk1: 596a 6379846i bk2: 584a 6380563i bk3: 540a 6380348i bk4: 652a 6380046i bk5: 652a 6379966i bk6: 640a 6380011i bk7: 612a 6380165i bk8: 584a 6379894i bk9: 624a 6379700i bk10: 644a 6379974i bk11: 616a 6380142i bk12: 656a 6379770i bk13: 656a 6379491i bk14: 644a 6380356i bk15: 644a 6380039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0089416
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6385437 n_nop=6371880 n_act=1396 n_pre=1380 n_req=3266 n_rd=9708 n_write=1073 bw_util=0.003377
n_activity=64762 dram_eff=0.3329
bk0: 588a 6380350i bk1: 576a 6380568i bk2: 564a 6380517i bk3: 608a 6379921i bk4: 588a 6380757i bk5: 556a 6380221i bk6: 636a 6380613i bk7: 640a 6379852i bk8: 652a 6379251i bk9: 636a 6379249i bk10: 608a 6380027i bk11: 624a 6379629i bk12: 580a 6380905i bk13: 624a 6380413i bk14: 628a 6380386i bk15: 600a 6380364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00842605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1198, Miss_rate = 0.073, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1241, Miss_rate = 0.075, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1253, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1218, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1289, Miss_rate = 0.077, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1290, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1208, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1267, Miss_rate = 0.075, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1278, Miss_rate = 0.076, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1229, Miss_rate = 0.074, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1267, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1286, Miss_rate = 0.058, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1225, Miss_rate = 0.075, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1235, Miss_rate = 0.076, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1211, Miss_rate = 0.074, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1216, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27272
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12821
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75291
	minimum = 6
	maximum = 174
Network latency average = 8.47075
	minimum = 6
	maximum = 174
Slowest packet = 550507
Flit latency average = 7.93781
	minimum = 6
	maximum = 174
Slowest flit = 839937
Fragmentation average = 1.60034e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00552792
	minimum = 0.00430826 (at node 12)
	maximum = 0.00659446 (at node 34)
Accepted packet rate average = 0.00552792
	minimum = 0.00430826 (at node 12)
	maximum = 0.00659446 (at node 34)
Injected flit rate average = 0.00858559
	minimum = 0.00549623 (at node 12)
	maximum = 0.0122727 (at node 34)
Accepted flit rate average= 0.00858559
	minimum = 0.00778243 (at node 28)
	maximum = 0.0105305 (at node 10)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2389 (11 samples)
	minimum = 6 (11 samples)
	maximum = 135.818 (11 samples)
Network latency average = 11.6362 (11 samples)
	minimum = 6 (11 samples)
	maximum = 96.6364 (11 samples)
Flit latency average = 11.8135 (11 samples)
	minimum = 6 (11 samples)
	maximum = 95.9091 (11 samples)
Fragmentation average = 1.45485e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0243221 (11 samples)
	minimum = 0.0199567 (11 samples)
	maximum = 0.0620542 (11 samples)
Accepted packet rate average = 0.0243221 (11 samples)
	minimum = 0.0199567 (11 samples)
	maximum = 0.0620542 (11 samples)
Injected flit rate average = 0.0365485 (11 samples)
	minimum = 0.0239691 (11 samples)
	maximum = 0.0843311 (11 samples)
Accepted flit rate average = 0.0365485 (11 samples)
	minimum = 0.0278129 (11 samples)
	maximum = 0.108297 (11 samples)
Injected packet size average = 1.50269 (11 samples)
Accepted packet size average = 1.50269 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 18 sec (2838 sec)
gpgpu_simulation_rate = 18700 (inst/sec)
gpgpu_simulation_rate = 2082 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14629
gpu_sim_insn = 4715414
gpu_ipc =     322.3333
gpu_tot_sim_cycle = 6147181
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.4004
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 742
gpu_stall_icnt2sh    = 21622
partiton_reqs_in_parallel = 321701
partiton_reqs_in_parallel_total    = 75654227
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      12.3595
partiton_reqs_in_parallel_util = 321701
partiton_reqs_in_parallel_util_total    = 75654227
gpu_sim_cycle_parition_util = 14629
gpu_tot_sim_cycle_parition_util    = 3438856
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     257.4763 GB/Sec
L2_BW_total  =       6.3220 GB/Sec
gpu_total_sim_rate=20064

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1662, 1867, 2497, 1872, 2264, 2457, 2285, 2334, 2157, 2106, 2260, 2239, 2671, 1886, 2732, 2041, 1960, 2158, 2275, 2024, 1838, 1766, 2120, 2067, 1999, 2153, 1740, 2355, 2171, 1447, 1882, 1833, 1412, 1924, 1523, 1234, 1628, 1947, 1730, 2147, 1973, 1694, 1431, 1900, 1550, 1966, 1405, 1234, 2197, 1554, 1741, 1718, 1425, 1707, 1357, 1487, 1198, 2216, 1670, 1457, 1551, 1752, 1696, 1466, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 451614
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2172
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911932	W0_Idle:97385724	W0_Scoreboard:87371238	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1407 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 6147180 
mrq_lat_table:24368 	506 	669 	7783 	2037 	1340 	892 	430 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372231 	28212 	196 	46 	905 	199 	2777 	1740 	667 	1426 	1433 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	289095 	15117 	4741 	13815 	71973 	5687 	295 	89 	39 	905 	199 	2781 	1736 	667 	1426 	1433 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250619 	26403 	6597 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	114218 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1513 	91 	8 	9 	13 	18 	31 	31 	23 	27 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        20        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        17        16        16        89        17        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.159091  2.292135  2.163043  2.261364  2.395349  2.218750  2.103093  2.269663  2.380435  2.205607  2.368421  2.461539  2.529412  2.527472  2.433735  2.696203 
dram[1]:  2.144330  2.263158  2.188235  2.096774  2.302325  2.420455  2.197675  2.359550  2.247706  2.417476  2.505376  2.685393  2.461539  2.471910  2.971429  2.420455 
dram[2]:  2.038835  2.607595  2.011111  2.068627  2.475610  2.262626  2.293478  2.390805  2.537634  2.383929  2.457447  2.432692  2.506024  2.897436  2.470588  2.487500 
dram[3]:  2.150943  2.253012  2.131313  1.901961  2.210000  2.153846  2.413793  2.031250  2.690722  2.350000  2.524272  2.634409  2.604938  2.536585  2.475000  2.721519 
dram[4]:  2.261364  2.192308  2.159091  2.120879  2.412500  2.125000  2.276596  2.180851  2.415730  2.384615  2.255102  2.662791  3.000000  2.530120  2.477273  2.500000 
dram[5]:  2.224719  2.357143  2.129032  2.325843  2.347826  2.274725  2.131868  2.148936  2.585859  2.330000  2.666667  2.617021  2.579545  2.505263  2.388235  2.561798 
dram[6]:  2.400000  2.259615  2.367816  2.200000  2.252874  2.123595  2.350515  2.270833  2.302752  2.659575  2.366972  2.424528  2.452381  2.797619  2.329670  2.528736 
dram[7]:  2.172414  2.261364  2.209302  2.266667  2.096154  2.420455  2.239130  2.314607  2.297030  2.563830  2.556818  2.452830  2.382022  2.835294  2.465116  2.287356 
dram[8]:  2.106383  2.453488  2.180000  2.375000  2.262626  2.247312  2.255319  2.164948  2.563830  2.342857  2.545455  2.630952  3.489362  2.489130  2.552941  2.567568 
dram[9]:  2.329268  2.204301  2.031915  2.178571  2.075472  2.076923  2.679012  2.363636  2.329897  2.316832  2.443299  2.563218  2.586957  2.537634  2.406593  2.586207 
dram[10]:  2.450000  2.183908  2.265060  2.172043  2.269663  2.160919  2.282609  2.333333  2.250000  2.333333  2.527472  2.500000  2.885714  2.642857  2.552941  2.679487 
average row locality = 38090/16044 = 2.374096
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       144       147       151       155       149       152       157       162       161       175       159       163       147       157 
dram[1]:       154       164       141       147       149       161       138       155       168       172       165       167       139       158       156       151 
dram[2]:       161       156       138       157       152       167       157       158       160       182       164       176       148       164       157       152 
dram[3]:       173       140       163       147       168       144       160       141       176       169       181       169       152       149       143       159 
dram[4]:       149       129       146       150       141       157       158       148       148       153       157       161       164       152       162       170 
dram[5]:       150       152       148       157       162       152       143       153       177       165       168       166       160       173       152       171 
dram[6]:       173       172       157       158       142       138       171       164       173       173       180       176       153       167       152       161 
dram[7]:       142       148       141       155       163       158       154       156       167       172       164       179       155       173       158       148 
dram[8]:       150       159       165       144       168       156       156       157       175       171       173       156       166       161       158       141 
dram[9]:       147       151       146       135       163       163       160       153       153       162       167       159       169       169       163       162 
dram[10]:       147       144       141       152       147       139       159       160       170       165       159       163       148       159       158       151 
total reads: 27717
bank skew: 182/129 = 1.41
chip skew: 2610/2445 = 1.07
number of total write accesses:
dram[0]:        48        53        55        52        55        58        55        50        62        74        64        81        56        67        55        56 
dram[1]:        54        51        45        48        49        52        51        55        77        77        68        72        53        62        52        62 
dram[2]:        49        50        43        54        51        57        54        50        76        85        67        77        60        62        53        47 
dram[3]:        55        47        48        47        53        52        50        54        85        66        79        76        59        59        55        56 
dram[4]:        50        42        44        43        52        47        56        57        67        64        64        68        61        58        56        60 
dram[5]:        48        46        50        50        54        55        51        49        79        68        72        80        67        65        51        57 
dram[6]:        55        63        49        51        54        51        57        54        78        77        78        81        53        68        60        59 
dram[7]:        47        51        49        49        55        55        52        50        65        69        61        81        57        68        54        51 
dram[8]:        48        52        53        46        56        53        56        53        66        75        79        65       162        68        59        49 
dram[9]:        44        54        45        48        57        53        57        55        73        72        70        64        69        67        56        63 
dram[10]:        49        46        47        50        55        49        51        50        73        66        71        67        54        63        59        58 
total reads: 10373
bank skew: 162/42 = 3.86
chip skew: 1040/889 = 1.17
average mf latency per bank:
dram[0]:      18747     18312      7964     11245     10967     14722     16202     13368     15949     10620     17163     14728     18902     18552     18602     16012
dram[1]:      13121     17651     13329     12479     13601     14712      8384     14483     13597     13863     12524     13362     16859     15409     13382     14689
dram[2]:      14675     14954     14583     16107     15038     19621     14544     18981     13856     12824     13842     15210     13760     18847     18544     19437
dram[3]:      18746     16777     17141     14165     16783     12514     13537     14427     10046     13359     10283     12923     13845     16391     15858     17710
dram[4]:      15776     16553     14651     14884     10250     14293     15892     12962     11502     11178     17223     17014     22769     15364     19039     19217
dram[5]:      16806     15140     14790      9050     13594     12039     17374     13229     13073     10069     11250     13992     13291     17339     17013     15612
dram[6]:      16430     13908     15602     14805      9224     14378     14526     13976     15414     13554     12066     17200     16960     18874     22455     17043
dram[7]:      13725     12650      8322     12737     10882     11503     14394     14469     13467     12510     17990     15637     18452     19018     18236     19127
dram[8]:      12924     18036     16551     11138     18901     17778     17602     16577     16661     11670     14327     12382     21174     18126     19441     18502
dram[9]:      21362     14312     14175     16868     14493     12609     12100     19749     12354     17917     16137     12866     17118     15280     17660     15895
dram[10]:      15732     12986     12644     14302     11285     15663     15397     16035     12536     18832     13425     14663     13968     17938     21074     19166
maximum mf latency per bank:
dram[0]:     230680    256733    185244    185227    261820    261720    261695    261839    261798    246182    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    185264    185252    261769    185395    256028    261781    261790    217481    248804    255841    217055    263199    185217    185270
dram[2]:     217011    185426    217437    185272    261787    261728    256100    261724    185361    217452    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    217402    217522    261819    217456    261773    261742    217463    185059    185193    217335    185239    217372    217094    255675
dram[4]:     185279    217040    240381    185164    185212    261797    261754    185356    185219    217209    255793    217099    255658    185251    217454    217007
dram[5]:     185317    185168    185269    217450    261729    261804    261814    261781    185276    185204    185136    255949    185238    263246    255658    256807
dram[6]:     185330    217424    309298    213540    309356    309267    261746    261862    217034    185181    185291    309409    185277    255715    255661    185144
dram[7]:     185145    185183    139239    185211    261743    217560    261749    185346    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185244    185297    185311    185329    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185168    216951    217406    185328    261816    261825    261838    261836    217235    261776    246427    185344    217401    185053    255668    185501
dram[10]:     185202    167185    185167    258751    261744    261776    261740    277999    278049    261765    185320    217408    167055    246390    185182    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398563 n_act=1462 n_pre=1446 n_req=3413 n_rd=9888 n_write=1241 bw_util=0.003471
n_activity=67282 dram_eff=0.3308
bk0: 568a 6407546i bk1: 604a 6407088i bk2: 576a 6406824i bk3: 588a 6406922i bk4: 604a 6407670i bk5: 620a 6406990i bk6: 596a 6407280i bk7: 608a 6407435i bk8: 628a 6407223i bk9: 648a 6406454i bk10: 644a 6406935i bk11: 700a 6406381i bk12: 636a 6407328i bk13: 652a 6406892i bk14: 588a 6407962i bk15: 628a 6407753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00863706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398563 n_act=1438 n_pre=1422 n_req=3413 n_rd=9940 n_write=1237 bw_util=0.003486
n_activity=66726 dram_eff=0.335
bk0: 616a 6407058i bk1: 656a 6406708i bk2: 564a 6407255i bk3: 588a 6407006i bk4: 596a 6407730i bk5: 644a 6406815i bk6: 552a 6407928i bk7: 620a 6407094i bk8: 672a 6405985i bk9: 688a 6406151i bk10: 660a 6407176i bk11: 668a 6406595i bk12: 556a 6408048i bk13: 632a 6406857i bk14: 624a 6408099i bk15: 604a 6406868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.00910676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398274 n_act=1463 n_pre=1447 n_req=3484 n_rd=10196 n_write=1220 bw_util=0.00356
n_activity=67952 dram_eff=0.336
bk0: 644a 6406931i bk1: 624a 6407185i bk2: 552a 6408212i bk3: 628a 6406648i bk4: 608a 6407800i bk5: 668a 6406885i bk6: 628a 6407461i bk7: 632a 6407175i bk8: 640a 6406311i bk9: 728a 6405245i bk10: 656a 6407022i bk11: 704a 6406112i bk12: 592a 6407721i bk13: 656a 6407328i bk14: 628a 6407609i bk15: 608a 6407832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0106063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398299 n_act=1479 n_pre=1463 n_req=3475 n_rd=10136 n_write=1223 bw_util=0.003543
n_activity=68729 dram_eff=0.3305
bk0: 692a 6406385i bk1: 560a 6407471i bk2: 652a 6406795i bk3: 588a 6406793i bk4: 672a 6407268i bk5: 576a 6407789i bk6: 640a 6407822i bk7: 564a 6407247i bk8: 704a 6406043i bk9: 676a 6406483i bk10: 724a 6406097i bk11: 676a 6406236i bk12: 608a 6407880i bk13: 596a 6407511i bk14: 572a 6407886i bk15: 636a 6407525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00920313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398897 n_act=1411 n_pre=1395 n_req=3334 n_rd=9780 n_write=1117 bw_util=0.003399
n_activity=66107 dram_eff=0.3297
bk0: 596a 6407011i bk1: 516a 6408113i bk2: 584a 6407782i bk3: 600a 6407452i bk4: 564a 6408220i bk5: 628a 6407575i bk6: 632a 6406546i bk7: 592a 6406807i bk8: 592a 6407221i bk9: 612a 6406817i bk10: 628a 6406971i bk11: 644a 6406884i bk12: 656a 6407641i bk13: 608a 6407597i bk14: 648a 6407132i bk15: 680a 6406742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00788604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398264 n_act=1463 n_pre=1447 n_req=3491 n_rd=10196 n_write=1230 bw_util=0.003564
n_activity=68331 dram_eff=0.3344
bk0: 600a 6407588i bk1: 608a 6407650i bk2: 592a 6407428i bk3: 628a 6406976i bk4: 648a 6407163i bk5: 608a 6407753i bk6: 572a 6407473i bk7: 612a 6407292i bk8: 708a 6405845i bk9: 660a 6406480i bk10: 672a 6406535i bk11: 664a 6405889i bk12: 640a 6406320i bk13: 692a 6406464i bk14: 608a 6407113i bk15: 684a 6406943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0100006
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6397806 n_act=1514 n_pre=1498 n_req=3598 n_rd=10440 n_write=1342 bw_util=0.003675
n_activity=70587 dram_eff=0.3338
bk0: 692a 6406321i bk1: 688a 6405703i bk2: 628a 6406816i bk3: 632a 6406239i bk4: 568a 6407403i bk5: 552a 6407917i bk6: 684a 6406433i bk7: 656a 6406958i bk8: 692a 6405614i bk9: 692a 6405399i bk10: 720a 6406002i bk11: 704a 6405490i bk12: 612a 6407849i bk13: 668a 6407004i bk14: 608a 6406763i bk15: 644a 6406287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0107914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398374 n_act=1460 n_pre=1444 n_req=3447 n_rd=10132 n_write=1190 bw_util=0.003531
n_activity=66770 dram_eff=0.3391
bk0: 568a 6407676i bk1: 592a 6406932i bk2: 564a 6407984i bk3: 620a 6407018i bk4: 652a 6406996i bk5: 632a 6407253i bk6: 616a 6407395i bk7: 624a 6406958i bk8: 668a 6406189i bk9: 688a 6406515i bk10: 656a 6407516i bk11: 716a 6406179i bk12: 620a 6407471i bk13: 692a 6406000i bk14: 632a 6407139i bk15: 592a 6407086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00880797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398100 n_act=1470 n_pre=1454 n_req=3596 n_rd=10224 n_write=1352 bw_util=0.00361
n_activity=68349 dram_eff=0.3387
bk0: 600a 6407036i bk1: 636a 6407311i bk2: 660a 6406816i bk3: 576a 6407806i bk4: 672a 6407036i bk5: 624a 6406957i bk6: 624a 6407402i bk7: 628a 6406675i bk8: 700a 6406612i bk9: 684a 6406076i bk10: 692a 6406675i bk11: 624a 6407205i bk12: 664a 6406565i bk13: 644a 6406421i bk14: 632a 6407244i bk15: 564a 6407320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0102216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398327 n_act=1477 n_pre=1461 n_req=3469 n_rd=10088 n_write=1247 bw_util=0.003535
n_activity=67543 dram_eff=0.3356
bk0: 588a 6407498i bk1: 604a 6406864i bk2: 584a 6407720i bk3: 540a 6407509i bk4: 652a 6407210i bk5: 652a 6407097i bk6: 640a 6407137i bk7: 612a 6407303i bk8: 612a 6406732i bk9: 648a 6406583i bk10: 668a 6406856i bk11: 636a 6407132i bk12: 676a 6406777i bk13: 676a 6406473i bk14: 652a 6407460i bk15: 648a 6407146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00976297
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6412600 n_nop=6398795 n_act=1408 n_pre=1392 n_req=3370 n_rd=9848 n_write=1157 bw_util=0.003432
n_activity=66066 dram_eff=0.3332
bk0: 588a 6407474i bk1: 576a 6407727i bk2: 564a 6407679i bk3: 608a 6407083i bk4: 588a 6407858i bk5: 556a 6407384i bk6: 636a 6407777i bk7: 640a 6407018i bk8: 680a 6406113i bk9: 660a 6406131i bk10: 636a 6406878i bk11: 652a 6406560i bk12: 592a 6407960i bk13: 636a 6407490i bk14: 632a 6407498i bk15: 604a 6407474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0091381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1210, Miss_rate = 0.068, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1262, Miss_rate = 0.070, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 579, Reservation_fails = 2
L2_cache_bank[3]: Access = 17995, Miss = 1275, Miss_rate = 0.071, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1237, Miss_rate = 0.069, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1312, Miss_rate = 0.072, Pending_hits = 594, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 607, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1225, Miss_rate = 0.069, Pending_hits = 612, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1260, Miss_rate = 0.069, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1289, Miss_rate = 0.070, Pending_hits = 614, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1301, Miss_rate = 0.071, Pending_hits = 618, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 610, Reservation_fails = 2
L2_cache_bank[14]: Access = 18022, Miss = 1244, Miss_rate = 0.069, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1289, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 684, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1245, Miss_rate = 0.070, Pending_hits = 582, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 592, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1254, Miss_rate = 0.071, Pending_hits = 586, Reservation_fails = 3
L2_cache_bank[20]: Access = 17795, Miss = 1229, Miss_rate = 0.069, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1233, Miss_rate = 0.068, Pending_hits = 591, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27717
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13232
L2_total_cache_reservation_fails = 18
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6185
	minimum = 6
	maximum = 824
Network latency average = 43.5211
	minimum = 6
	maximum = 579
Slowest packet = 743629
Flit latency average = 52.0991
	minimum = 6
	maximum = 578
Slowest flit = 1141489
Fragmentation average = 0.00317069
	minimum = 0
	maximum = 252
Injected packet rate average = 0.0543328
	minimum = 0.0418376 (at node 4)
	maximum = 0.318875 (at node 44)
Accepted packet rate average = 0.0543328
	minimum = 0.0418376 (at node 4)
	maximum = 0.318875 (at node 44)
Injected flit rate average = 0.0814992
	minimum = 0.0616284 (at node 46)
	maximum = 0.331556 (at node 44)
Accepted flit rate average= 0.0814992
	minimum = 0.0505879 (at node 4)
	maximum = 0.625068 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6872 (12 samples)
	minimum = 6 (12 samples)
	maximum = 193.167 (12 samples)
Network latency average = 14.2932 (12 samples)
	minimum = 6 (12 samples)
	maximum = 136.833 (12 samples)
Flit latency average = 15.1706 (12 samples)
	minimum = 6 (12 samples)
	maximum = 136.083 (12 samples)
Fragmentation average = 0.000265558 (12 samples)
	minimum = 0 (12 samples)
	maximum = 21.0833 (12 samples)
Injected packet rate average = 0.0268229 (12 samples)
	minimum = 0.0217801 (12 samples)
	maximum = 0.0834559 (12 samples)
Accepted packet rate average = 0.0268229 (12 samples)
	minimum = 0.0217801 (12 samples)
	maximum = 0.0834559 (12 samples)
Injected flit rate average = 0.0402944 (12 samples)
	minimum = 0.0271073 (12 samples)
	maximum = 0.104933 (12 samples)
Accepted flit rate average = 0.0402944 (12 samples)
	minimum = 0.0297108 (12 samples)
	maximum = 0.151362 (12 samples)
Injected packet size average = 1.50224 (12 samples)
Accepted packet size average = 1.50224 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 0 sec (2880 sec)
gpgpu_simulation_rate = 20064 (inst/sec)
gpgpu_simulation_rate = 2134 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 802817
gpu_sim_insn = 8878634
gpu_ipc =      11.0594
gpu_tot_sim_cycle = 7177220
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       9.2884
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 304133
gpu_stall_icnt2sh    = 1206397
partiton_reqs_in_parallel = 17358583
partiton_reqs_in_parallel_total    = 75975928
partiton_level_parallism =      21.6221
partiton_level_parallism_total  =      13.0043
partiton_reqs_in_parallel_util = 17358583
partiton_reqs_in_parallel_util_total    = 75975928
gpu_sim_cycle_parition_util = 802536
gpu_tot_sim_cycle_parition_util    = 3453485
partiton_level_parallism_util =      21.6297
partiton_level_parallism_util_total  =      21.9300
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     101.8941 GB/Sec
L2_BW_total  =      16.8122 GB/Sec
gpu_total_sim_rate=16851

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3027, 3159, 3753, 2975, 3726, 4063, 3704, 3768, 3700, 3447, 3782, 3465, 4223, 3589, 4314, 3490, 2933, 3296, 3507, 3381, 2935, 2960, 3510, 3398, 3196, 3160, 2906, 3452, 3518, 2766, 3146, 2891, 2400, 2885, 2438, 2335, 2796, 3046, 2812, 3263, 2936, 2569, 2438, 2831, 2488, 2908, 2333, 2207, 2881, 2317, 2495, 2432, 2064, 2237, 2099, 2244, 1963, 3038, 2426, 2299, 2291, 2529, 2487, 2253, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1935596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1921190
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9520
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2511262	W0_Idle:105981635	W0_Scoreboard:120482117	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1295 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1769 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 7177182 
mrq_lat_table:47914 	1197 	1518 	13687 	5532 	4547 	5747 	8279 	8915 	3038 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1120109 	111911 	10416 	4912 	1363 	1004 	3835 	3331 	3431 	6189 	6370 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	615070 	97433 	238007 	110538 	121980 	58297 	4643 	1107 	517 	1347 	1006 	3773 	3329 	3436 	6182 	6370 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	460230 	179170 	216068 	17648 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	387924 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2009 	133 	18 	13 	14 	28 	36 	40 	32 	33 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        27        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        24        16        22        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        20        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        20        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        27        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        20        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        28        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        25        16        89        17        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        17        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.598174  2.717073  2.624390  2.701493  2.664975  2.494024  2.502283  2.675258  2.670000  2.527426  2.546729  2.515556  2.751152  2.763485  2.497908  2.776824 
dram[1]:  2.557851  2.669683  2.623188  2.563981  2.561321  2.542289  2.627551  2.716495  2.585470  2.537778  2.790323  2.789474  2.713568  2.618182  2.761682  2.502041 
dram[2]:  2.457983  2.693069  2.656085  2.574074  2.559242  2.483333  2.584541  2.616114  2.693780  2.625571  2.660000  2.633745  2.567797  3.028037  2.602679  2.726852 
dram[3]:  2.562232  2.765363  2.741463  2.458716  2.559184  2.438818  2.762376  2.660194  2.771845  2.525253  2.754808  2.752381  2.638298  2.559829  2.527426  2.668161 
dram[4]:  2.592105  2.621495  2.610577  2.700483  2.568182  2.540909  2.525581  2.576037  2.714286  2.675258  2.539823  2.766169  3.112299  2.703704  2.659575  2.673820 
dram[5]:  2.568889  2.796954  2.620192  2.647619  2.477366  2.547511  2.558252  2.475982  2.817308  2.457399  2.656716  2.740385  2.528455  2.689956  2.587719  2.714286 
dram[6]:  2.716216  2.599190  2.866667  2.778894  2.506977  2.407408  2.491525  2.546256  2.502146  2.588495  2.545833  2.730392  2.484978  2.874418  2.752252  2.606061 
dram[7]:  2.668367  2.635945  2.792270  2.635000  2.373494  2.550848  2.497835  2.598086  2.482301  2.712264  2.735751  2.584821  2.594828  2.870370  2.695833  2.593750 
dram[8]:  2.682692  2.850961  2.536364  2.642157  2.472973  2.394737  2.623116  2.641860  2.768473  2.770000  2.769231  2.635468  3.101770  2.699115  2.743243  2.606195 
dram[9]:  2.771574  2.573333  2.488038  2.617486  2.478992  2.506550  2.778325  2.798969  2.700000  2.633803  2.590909  2.701493  2.605932  2.688073  2.536585  2.716895 
dram[10]:  2.788177  2.590090  2.753927  2.798995  2.695000  2.417840  2.635897  2.655340  2.502183  2.612903  2.868020  2.844086  2.680952  2.613734  2.849514  2.688797 
average row locality = 100425/38068 = 2.638042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       421       413       404       412       397       454       414       404       393       431       401       403       439       468       433       461 
dram[1]:       448       444       408       410       408       394       389       402       427       404       385       417       398       419       436       443 
dram[2]:       440       411       388       428       413       442       411       421       400       417       396       450       427       465       427       438 
dram[3]:       447       392       430       404       456       421       416       410       412       376       419       416       444       432       431       437 
dram[4]:       441       418       408       426       414       423       398       407       395       387       417       410       425       419       456       452 
dram[5]:       434       420       414       418       441       411       404       419       424       396       390       406       439       445       430       467 
dram[6]:       459       472       423       415       399       394       439       443       416       419       438       418       427       446       441       444 
dram[7]:       394       424       431       401       438       448       422       413       410       422       394       421       442       438       466       422 
dram[8]:       422       445       426       417       416       407       395       427       414       401       415       389       439       436       446       426 
dram[9]:       419       431       394       371       430       434       425       415       371       403       415       396       444       429       454       428 
dram[10]:       427       433       401       431       408       391       404       421       399       420       407       383       403       432       425       456 
total reads: 74051
bank skew: 472/371 = 1.27
chip skew: 6893/6632 = 1.04
number of total write accesses:
dram[0]:       148       144       134       131       128       172       134       115       141       168       144       163       158       198       164       186 
dram[1]:       171       146       135       131       135       117       126       125       178       167       134       166       142       157       155       170 
dram[2]:       145       133       114       128       127       154       124       131       163       158       136       190       179       183       156       151 
dram[3]:       150       103       132       132       171       157       142       138       159       124       154       162       176       167       168       158 
dram[4]:       150       143       135       133       151       136       145       152       156       132       157       146       157       165       169       171 
dram[5]:       144       131       131       138       161       152       123       148       162       152       144       164       183       171       160       179 
dram[6]:       144       170       136       138       140       126       149       135       167       166       173       139       152       172       170       158 
dram[7]:       129       148       147       126       153       154       155       130       151       153       134       158       160       182       181       159 
dram[8]:       136       148       132       122       133       139       127       141       148       153       161       146       262       174       163       163 
dram[9]:       127       148       126       108       160       140       139       128       142       158       155       147       171       157       170       167 
dram[10]:       139       142       125       126       131       124       110       126       174       147       158       146       160       177       162       192 
total reads: 26374
bank skew: 262/103 = 2.54
chip skew: 2448/2339 = 1.05
average mf latency per bank:
dram[0]:      24631     22730     18786     20056     20926     19672     22864     24711     24581     22583     27670     23548     26248     22061     22628     21079
dram[1]:      21995     25039     18388     18881     20681     20741     21963     21944     22022     21539     25783     22435     24767     24428     21756     23110
dram[2]:      21486     22080     20136     21882     21907     20130     22944     24423     25271     22711     25696     22893     21922     22814     24123     23252
dram[3]:      22460     25160     21827     20048     18763     19282     19822     24315     19990     23378     21914     23657     21373     22834     21273     23689
dram[4]:      23508     22015     19477     18874     20025     21519     19783     19695     25581     25372     24800     26357     24615     23335     21790     21372
dram[5]:      21948     22893     19329     17998     19757     18266     24237     21082     23524     20721     22856     23573     20656     22905     23312     22358
dram[6]:      23495     21437     19726     19606     19177     21480     22532     25357     23480     21161     21916     26569     23552     25935     24437     22481
dram[7]:      21892     21643     18515     19193     19734     18603     21787     22777     23022     21280     25347     23343     22303     21879     20794     22376
dram[8]:      23102     22613     20726     20635     25357     22232     22915     25714     22998     23386     25058     23698     24918     24401     22879     21426
dram[9]:      27286     23612     19622     22366     20968     18821     20747     25911     24448     25249     26395     22812     23624     21965     21643     20839
dram[10]:      24018     22532     21699     22162     21368     21942     24682     24601     21337     26187     24668     22644     20651     22088     23400     22107
maximum mf latency per bank:
dram[0]:     230680    256733    185244    185227    261820    261720    261695    261839    261798    256327    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    185264    185252    261769    256141    256325    261781    261790    256161    248804    255841    217055    263199    185336    185638
dram[2]:     217011    185594    217437    185272    261787    261728    256310    261724    256336    256342    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    217402    217522    261819    256472    261773    261742    256314    256336    185193    217335    185331    217372    217094    255675
dram[4]:     185494    217040    240381    185164    256234    261797    261754    256644    256359    256334    255793    217099    255658    185476    217454    217007
dram[5]:     185502    185777    185269    217450    261729    261804    261814    261781    256202    256341    185189    255949    185238    263246    255658    256807
dram[6]:     185628    217424    309298    213540    309356    309267    261746    261862    256304    256315    185291    309409    185282    255715    255661    185355
dram[7]:     185549    185402    184833    185211    261743    256141    261749    256561    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185360    185297    185311    185329    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185426    216951    217406    185328    261816    261825    261838    261836    217235    261776    246427    185344    217401    185053    255668    185501
dram[10]:     185727    185552    185167    258751    261744    261776    261740    277999    278049    261765    185323    217408    185030    246390    185182    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7863987 n_act=3498 n_pre=3482 n_req=9176 n_rd=26992 n_write=5353 bw_util=0.008185
n_activity=148575 dram_eff=0.4354
bk0: 1684a 7873607i bk1: 1652a 7874076i bk2: 1616a 7874283i bk3: 1648a 7874144i bk4: 1588a 7875611i bk5: 1816a 7872727i bk6: 1656a 7875351i bk7: 1616a 7880411i bk8: 1572a 7877511i bk9: 1724a 7872874i bk10: 1604a 7875947i bk11: 1612a 7875201i bk12: 1756a 7875935i bk13: 1872a 7871345i bk14: 1732a 7873531i bk15: 1844a 7872138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864784 n_act=3416 n_pre=3400 n_req=8987 n_rd=26528 n_write=5184 bw_util=0.008025
n_activity=145746 dram_eff=0.4352
bk0: 1792a 7872823i bk1: 1776a 7873252i bk2: 1632a 7877055i bk3: 1640a 7876578i bk4: 1632a 7876963i bk5: 1576a 7878899i bk6: 1556a 7879177i bk7: 1608a 7877128i bk8: 1708a 7874656i bk9: 1616a 7874826i bk10: 1540a 7877781i bk11: 1668a 7874847i bk12: 1592a 7875173i bk13: 1676a 7873916i bk14: 1744a 7873522i bk15: 1772a 7871973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864132 n_act=3475 n_pre=3459 n_req=9146 n_rd=27096 n_write=5150 bw_util=0.00816
n_activity=148143 dram_eff=0.4353
bk0: 1760a 7873891i bk1: 1644a 7874436i bk2: 1552a 7879832i bk3: 1712a 7877372i bk4: 1652a 7878706i bk5: 1768a 7873988i bk6: 1644a 7877697i bk7: 1684a 7877572i bk8: 1600a 7874533i bk9: 1668a 7874122i bk10: 1584a 7875779i bk11: 1800a 7872013i bk12: 1708a 7872779i bk13: 1860a 7873087i bk14: 1708a 7873060i bk15: 1752a 7873248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864158 n_act=3476 n_pre=3460 n_req=9136 n_rd=26972 n_write=5246 bw_util=0.008153
n_activity=148868 dram_eff=0.4328
bk0: 1788a 7874324i bk1: 1568a 7878018i bk2: 1720a 7875801i bk3: 1616a 7874070i bk4: 1824a 7873402i bk5: 1684a 7876473i bk6: 1664a 7877771i bk7: 1640a 7876458i bk8: 1648a 7875115i bk9: 1504a 7878477i bk10: 1676a 7876199i bk11: 1664a 7873184i bk12: 1776a 7874532i bk13: 1728a 7874515i bk14: 1724a 7872405i bk15: 1748a 7873762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864442 n_act=3424 n_pre=3408 n_req=9094 n_rd=26784 n_write=5254 bw_util=0.008107
n_activity=148083 dram_eff=0.4327
bk0: 1764a 7873341i bk1: 1672a 7875081i bk2: 1632a 7877704i bk3: 1704a 7876945i bk4: 1656a 7876881i bk5: 1692a 7877088i bk6: 1592a 7876787i bk7: 1628a 7875457i bk8: 1580a 7877447i bk9: 1548a 7876143i bk10: 1668a 7872919i bk11: 1640a 7875220i bk12: 1700a 7876293i bk13: 1676a 7874095i bk14: 1824a 7873445i bk15: 1808a 7870783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168177
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7863906 n_act=3520 n_pre=3504 n_req=9201 n_rd=27032 n_write=5350 bw_util=0.008195
n_activity=149517 dram_eff=0.4332
bk0: 1736a 7875041i bk1: 1680a 7874320i bk2: 1656a 7877421i bk3: 1672a 7875325i bk4: 1764a 7874573i bk5: 1644a 7877610i bk6: 1616a 7877524i bk7: 1676a 7875169i bk8: 1696a 7872841i bk9: 1584a 7874981i bk10: 1560a 7876358i bk11: 1624a 7875133i bk12: 1756a 7871579i bk13: 1780a 7872628i bk14: 1720a 7871218i bk15: 1868a 7870583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7863298 n_act=3561 n_pre=3545 n_req=9328 n_rd=27572 n_write=5336 bw_util=0.008328
n_activity=150798 dram_eff=0.4365
bk0: 1836a 7875413i bk1: 1888a 7871837i bk2: 1692a 7876600i bk3: 1660a 7874070i bk4: 1596a 7876747i bk5: 1576a 7877731i bk6: 1756a 7874476i bk7: 1772a 7874907i bk8: 1664a 7873819i bk9: 1676a 7873110i bk10: 1752a 7873587i bk11: 1672a 7875768i bk12: 1708a 7873891i bk13: 1784a 7873656i bk14: 1764a 7870654i bk15: 1776a 7871228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1697
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7863824 n_act=3512 n_pre=3496 n_req=9206 n_rd=27144 n_write=5336 bw_util=0.008219
n_activity=147625 dram_eff=0.44
bk0: 1576a 7875392i bk1: 1696a 7874071i bk2: 1724a 7875524i bk3: 1604a 7875854i bk4: 1752a 7872659i bk5: 1792a 7874578i bk6: 1688a 7877688i bk7: 1652a 7876651i bk8: 1640a 7874283i bk9: 1688a 7874561i bk10: 1576a 7876311i bk11: 1684a 7874819i bk12: 1768a 7871699i bk13: 1752a 7870939i bk14: 1864a 7870146i bk15: 1688a 7874262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16673
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864358 n_act=3418 n_pre=3402 n_req=9169 n_rd=26884 n_write=5250 bw_util=0.008132
n_activity=145309 dram_eff=0.4423
bk0: 1688a 7873510i bk1: 1780a 7873954i bk2: 1704a 7874083i bk3: 1668a 7877005i bk4: 1664a 7878725i bk5: 1628a 7875440i bk6: 1580a 7878532i bk7: 1708a 7874884i bk8: 1656a 7874718i bk9: 1604a 7874680i bk10: 1660a 7875915i bk11: 1556a 7875214i bk12: 1756a 7873582i bk13: 1744a 7873273i bk14: 1784a 7872481i bk15: 1704a 7871493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166029
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864747 n_act=3421 n_pre=3405 n_req=9002 n_rd=26636 n_write=5103 bw_util=0.008032
n_activity=145436 dram_eff=0.4365
bk0: 1676a 7876053i bk1: 1724a 7875935i bk2: 1576a 7875061i bk3: 1484a 7878159i bk4: 1720a 7876496i bk5: 1736a 7877196i bk6: 1700a 7879083i bk7: 1660a 7878741i bk8: 1484a 7877892i bk9: 1612a 7874760i bk10: 1660a 7876441i bk11: 1584a 7877362i bk12: 1776a 7873530i bk13: 1716a 7872641i bk14: 1816a 7873020i bk15: 1712a 7872752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165194
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7903312 n_nop=7864987 n_act=3348 n_pre=3332 n_req=8980 n_rd=26564 n_write=5081 bw_util=0.008008
n_activity=146735 dram_eff=0.4313
bk0: 1708a 7874457i bk1: 1732a 7876201i bk2: 1604a 7876112i bk3: 1724a 7876269i bk4: 1632a 7877705i bk5: 1564a 7875577i bk6: 1616a 7881320i bk7: 1684a 7877549i bk8: 1596a 7874109i bk9: 1680a 7874380i bk10: 1628a 7876227i bk11: 1532a 7876120i bk12: 1612a 7874634i bk13: 1728a 7873214i bk14: 1700a 7874474i bk15: 1824a 7871505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3302, Miss_rate = 0.058, Pending_hits = 783, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3446, Miss_rate = 0.060, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3299, Miss_rate = 0.058, Pending_hits = 749, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3333, Miss_rate = 0.058, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3302, Miss_rate = 0.058, Pending_hits = 743, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3472, Miss_rate = 0.060, Pending_hits = 767, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3455, Miss_rate = 0.060, Pending_hits = 766, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3288, Miss_rate = 0.058, Pending_hits = 763, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3354, Miss_rate = 0.058, Pending_hits = 772, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3342, Miss_rate = 0.058, Pending_hits = 760, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3376, Miss_rate = 0.059, Pending_hits = 753, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3382, Miss_rate = 0.059, Pending_hits = 782, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3442, Miss_rate = 0.060, Pending_hits = 776, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3451, Miss_rate = 0.059, Pending_hits = 773, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3397, Miss_rate = 0.059, Pending_hits = 758, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3389, Miss_rate = 0.059, Pending_hits = 768, Reservation_fails = 0
L2_cache_bank[16]: Access = 70240, Miss = 3373, Miss_rate = 0.048, Pending_hits = 832, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3348, Miss_rate = 0.059, Pending_hits = 747, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3352, Miss_rate = 0.059, Pending_hits = 740, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3307, Miss_rate = 0.058, Pending_hits = 748, Reservation_fails = 3
L2_cache_bank[20]: Access = 56661, Miss = 3274, Miss_rate = 0.058, Pending_hits = 737, Reservation_fails = 0
L2_cache_bank[21]: Access = 57158, Miss = 3367, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74051
L2_total_cache_miss_rate = 0.0582
L2_total_cache_pending_hits = 16788
L2_total_cache_reservation_fails = 22
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 798593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.5562
	minimum = 6
	maximum = 1052
Network latency average = 24.285
	minimum = 6
	maximum = 912
Slowest packet = 1185293
Flit latency average = 21.3356
	minimum = 6
	maximum = 912
Slowest flit = 3370125
Fragmentation average = 0.0317622
	minimum = 0
	maximum = 637
Injected packet rate average = 0.0215003
	minimum = 0.0184046 (at node 20)
	maximum = 0.0247037 (at node 41)
Accepted packet rate average = 0.0215003
	minimum = 0.0184046 (at node 20)
	maximum = 0.0247037 (at node 41)
Injected flit rate average = 0.0362382
	minimum = 0.0242029 (at node 20)
	maximum = 0.0512652 (at node 37)
Accepted flit rate average= 0.0362382
	minimum = 0.031818 (at node 46)
	maximum = 0.0427097 (at node 8)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1387 (13 samples)
	minimum = 6 (13 samples)
	maximum = 259.231 (13 samples)
Network latency average = 15.0618 (13 samples)
	minimum = 6 (13 samples)
	maximum = 196.462 (13 samples)
Flit latency average = 15.6449 (13 samples)
	minimum = 6 (13 samples)
	maximum = 195.769 (13 samples)
Fragmentation average = 0.00268837 (13 samples)
	minimum = 0 (13 samples)
	maximum = 68.4615 (13 samples)
Injected packet rate average = 0.0264135 (13 samples)
	minimum = 0.0215204 (13 samples)
	maximum = 0.0789365 (13 samples)
Accepted packet rate average = 0.0264135 (13 samples)
	minimum = 0.0215204 (13 samples)
	maximum = 0.0789365 (13 samples)
Injected flit rate average = 0.0399824 (13 samples)
	minimum = 0.0268839 (13 samples)
	maximum = 0.100805 (13 samples)
Accepted flit rate average = 0.0399824 (13 samples)
	minimum = 0.0298729 (13 samples)
	maximum = 0.143004 (13 samples)
Injected packet size average = 1.51371 (13 samples)
Accepted packet size average = 1.51371 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 56 sec (3956 sec)
gpgpu_simulation_rate = 16851 (inst/sec)
gpgpu_simulation_rate = 1814 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15186
gpu_sim_insn = 5472444
gpu_ipc =     360.3611
gpu_tot_sim_cycle = 7414556
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.7291
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 304278
gpu_stall_icnt2sh    = 1206594
partiton_reqs_in_parallel = 333947
partiton_reqs_in_parallel_total    = 93334511
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =      12.6330
partiton_reqs_in_parallel_util = 333947
partiton_reqs_in_parallel_util_total    = 93334511
gpu_sim_cycle_parition_util = 15186
gpu_tot_sim_cycle_parition_util    = 4256021
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      21.9302
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.9980 GB/Sec
L2_BW_total  =      16.7963 GB/Sec
gpu_total_sim_rate=18020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3207, 3339, 3933, 3155, 3906, 4243, 3884, 3948, 3880, 3627, 3962, 3645, 4403, 3769, 4494, 3670, 3113, 3476, 3687, 3561, 3115, 3140, 3690, 3578, 3376, 3340, 3086, 3632, 3698, 2946, 3326, 3071, 2544, 3029, 2582, 2479, 2940, 3190, 2956, 3407, 3080, 2713, 2582, 2975, 2632, 3052, 2477, 2351, 3025, 2461, 2639, 2576, 2208, 2381, 2243, 2388, 2107, 3182, 2570, 2443, 2435, 2673, 2631, 2397, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2243566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2228659
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10021
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3026885	W0_Idle:106060697	W0_Scoreboard:120539674	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1295 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1721 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 7414555 
mrq_lat_table:51360 	1251 	1735 	14443 	5809 	4707 	5956 	8414 	8915 	3038 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1154334 	118395 	10468 	4981 	1388 	1004 	3835 	3331 	3431 	6189 	6370 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	618718 	98668 	239348 	118429 	144411 	62262 	4874 	1140 	579 	1365 	1006 	3773 	3329 	3436 	6182 	6370 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	467678 	179872 	216089 	17648 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	420608 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2039 	134 	18 	13 	14 	28 	36 	40 	32 	33 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        24        21        16        27        16        16        21        16 
dram[1]:        16        16        16        32        16        16        17        16        30        24        16        22        16        28        16        22 
dram[2]:        16        16        16        16        16        16        16        16        30        26        16        26        16        40        16        22 
dram[3]:        16        16        16        26        17        16        16        16        31        24        20        25        16        16        16        16 
dram[4]:        34        16        16        27        16        16        16        16        17        29        16        43        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        44        16        16        37        42 
dram[6]:        16        16        16        21        16        16        17        16        24        20        21        38        16        16        16        16 
dram[7]:        22        16        16        16        16        15        16        16        30        17        33        28        16        26        16        16 
dram[8]:        16        16        16        16        15        15        17        16        30        17        42        16        94        29        16        28 
dram[9]:        40        16        16        16        15        15        16        16        21        18        16        48        27        40        35        16 
dram[10]:        16        22        16        23        17        16        16        16        33        31        19        19        16        16        16        16 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.769231  2.907767  2.757282  2.827586  2.664975  2.494024  2.495455  2.675258  2.778325  2.607438  2.720930  2.707965  2.949541  2.942149  2.644628  2.944444 
dram[1]:  2.716049  2.842342  2.764423  2.702830  2.561321  2.534653  2.627551  2.707692  2.687764  2.659292  2.994653  2.985714  2.925000  2.780269  2.921659  2.636000 
dram[2]:  2.610879  2.871921  2.670103  2.691244  2.559242  2.487500  2.576923  2.616114  2.819905  2.717489  2.865672  2.803279  2.725738  3.202765  2.777778  2.908676 
dram[3]:  2.717949  2.950000  2.858536  2.581818  2.552845  2.438818  2.753695  2.652174  2.894231  2.636816  2.933649  2.966825  2.783333  2.740426  2.693277  2.861607 
dram[4]:  2.741379  2.751152  2.666667  2.834123  2.568182  2.533937  2.518518  2.576037  2.838235  2.801020  2.722467  2.946079  3.319149  2.881279  2.838983  2.863248 
dram[5]:  2.737778  2.984848  2.770335  2.785714  2.477366  2.540540  2.558252  2.469565  2.937799  2.575893  2.801932  2.928571  2.704453  2.844828  2.753247  2.871369 
dram[6]:  2.905830  2.745968  2.964647  2.920792  2.506977  2.407408  2.485232  2.539474  2.601695  2.669565  2.707819  2.899039  2.675214  3.074074  2.932735  2.780172 
dram[7]:  2.828283  2.800000  2.866667  2.706468  2.357143  2.544304  2.497835  2.590476  2.596491  2.816901  2.913265  2.768889  2.772532  3.045662  2.858921  2.768889 
dram[8]:  2.870813  3.009569  2.628959  2.785366  2.472973  2.394737  2.623116  2.641860  2.892683  2.900497  2.947619  2.848039  3.656522  2.839130  2.932735  2.777292 
dram[9]:  2.970000  2.734513  2.576190  2.781421  2.478992  2.500000  2.765854  2.798969  2.858639  2.766355  2.775785  2.916256  2.736625  2.855856  2.698795  2.904546 
dram[10]:  2.941176  2.728889  2.838542  2.896039  2.678218  2.404651  2.635897  2.639423  2.627706  2.739726  3.014852  3.069519  2.890995  2.782051  3.043478  2.867769 
average row locality = 105679/38354 = 2.755358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       436       428       414       422       397       454       414       404       403       441       417       419       455       484       449       477 
dram[1]:       462       458       418       420       408       394       389       402       437       414       401       433       414       435       452       459 
dram[2]:       453       424       393       436       413       442       411       421       410       427       412       466       443       481       443       454 
dram[3]:       460       404       438       414       456       421       416       410       422       386       435       432       460       448       447       453 
dram[4]:       456       430       416       438       414       423       398       407       405       397       433       426       441       435       472       468 
dram[5]:       449       435       424       427       441       411       404       419       434       406       406       422       455       461       446       483 
dram[6]:       475       487       431       426       399       394       439       443       426       429       454       434       443       462       457       460 
dram[7]:       408       439       440       407       438       448       422       413       420       432       410       437       458       454       482       438 
dram[8]:       436       458       436       427       416       407       395       427       424       411       431       405       456       452       462       442 
dram[9]:       435       445       401       381       430       434       425       415       382       414       431       412       460       445       470       444 
dram[10]:       439       447       407       439       408       391       404       421       410       431       423       399       419       448       441       472 
total reads: 75836
bank skew: 487/381 = 1.28
chip skew: 7059/6796 = 1.04
number of total write accesses:
dram[0]:       176       171       154       152       128       172       135       115       161       190       168       193       188       228       191       212 
dram[1]:       198       173       157       153       135       118       126       126       200       187       159       194       171       185       182       200 
dram[2]:       171       159       125       148       127       155       125       131       185       179       164       218       203       214       182       183 
dram[3]:       176       127       148       154       172       157       143       139       180       144       184       194       208       196       194       188 
dram[4]:       180       167       152       160       151       137       146       152       174       152       185       175       183       196       198       202 
dram[5]:       167       156       155       158       161       153       123       149       180       171       174       193       213       199       190       209 
dram[6]:       173       194       156       164       140       126       150       136       188       185       204       169       183       202       197       185 
dram[7]:       152       177       162       137       156       155       155       131       172       168       161       186       188       213       207       185 
dram[8]:       164       171       145       144       133       139       127       141       169       172       188       176       385       201       192       194 
dram[9]:       159       173       140       128       160       141       142       128       164       178       188       180       205       189       202       195 
dram[10]:       161       167       138       146       133       126       110       128       197       169       186       175       191       203       189       222 
total reads: 29843
bank skew: 385/110 = 3.50
chip skew: 2841/2641 = 1.08
average mf latency per bank:
dram[0]:      22949     21188     17844     19023     20986     19724     22888     24781     23370     21519     25866     21865     24434     20695     21170     19851
dram[1]:      20674     23459     17411     17874     20743     20766     22035     21973     20998     20552     23990     20944     22932     22760     20343     21557
dram[2]:      20189     20651     19563     20878     21968     20151     22970     24490     23995     21629     23830     21501     20629     21332     22565     21563
dram[3]:      21127     23509     20976     18966     18786     19339     19853     24339     19040     22146     20374     21929     19903     21305     19943     22053
dram[4]:      21891     20733     18665     17689     20083     21538     19813     19761     24427     24071     23119     24471     23027     21666     20389     19935
dram[5]:      20639     21393     18239     17152     19813     18293     24306     21110     22537     19772     21133     21932     19299     21440     21691     20933
dram[6]:      21910     20253     18830     18424     19237     21544     22556     25378     22385     20252     20431     24630     21851     24204     22893     21046
dram[7]:      20497     20146     17822     18642     19691     18627     21855     22806     21913     20481     23533     21782     20854     20404     19590     20936
dram[8]:      21544     21370     19962     19531     25428     22298     23002     25788     21899     22319     23426     21940     23077     22866     21378     19913
dram[9]:      25135     22175     18911     21105     21028     18850     20706     25987     23068     24015     24406     21021     21914     20369     20159     19465
dram[10]:      22711     21149     21000     21153     21356     21927     24760     24581     20227     24832     22967     20955     19128     20727     21864     20697
maximum mf latency per bank:
dram[0]:     230680    256733    185244    185227    261820    261720    261695    261839    261798    256327    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    185264    185252    261769    256141    256325    261781    261790    256161    248804    255841    217055    263199    185336    185638
dram[2]:     217011    185594    217437    185272    261787    261728    256310    261724    256336    256342    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    217402    217522    261819    256472    261773    261742    256314    256336    185193    217335    185331    217372    217094    255675
dram[4]:     185494    217040    240381    185164    256234    261797    261754    256644    256359    256334    255793    217099    255658    185476    217454    217007
dram[5]:     185502    185777    185269    217450    261729    261804    261814    261781    256202    256341    185189    255949    185238    263246    255658    256807
dram[6]:     185628    217424    309298    213540    309356    309267    261746    261862    256304    256315    185291    309409    185282    255715    255661    185355
dram[7]:     185549    185402    184833    185211    261743    256141    261749    256561    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185360    185297    185311    185329    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185426    216951    217406    185328    261816    261825    261838    261836    217235    261776    246427    185344    217401    185053    255668    185501
dram[10]:     185727    185552    185167    258751    261744    261776    261740    277999    278049    261765    185323    217408    185030    246390    185182    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891123 n_act=3521 n_pre=3505 n_req=9648 n_rd=27656 n_write=5704 bw_util=0.008412
n_activity=154480 dram_eff=0.4319
bk0: 1744a 7901240i bk1: 1712a 7901813i bk2: 1656a 7902149i bk3: 1688a 7901978i bk4: 1588a 7903804i bk5: 1816a 7900923i bk6: 1656a 7903515i bk7: 1616a 7908611i bk8: 1612a 7905221i bk9: 1764a 7900455i bk10: 1668a 7903583i bk11: 1676a 7902863i bk12: 1820a 7903717i bk13: 1936a 7899103i bk14: 1796a 7901246i bk15: 1908a 7899906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891914 n_act=3440 n_pre=3424 n_req=9460 n_rd=27184 n_write=5547 bw_util=0.008253
n_activity=151463 dram_eff=0.4322
bk0: 1848a 7900534i bk1: 1832a 7901001i bk2: 1672a 7904920i bk3: 1680a 7904447i bk4: 1632a 7905162i bk5: 1576a 7907061i bk6: 1556a 7907375i bk7: 1608a 7905284i bk8: 1748a 7902319i bk9: 1656a 7902579i bk10: 1604a 7905513i bk11: 1732a 7902573i bk12: 1656a 7902881i bk13: 1740a 7901557i bk14: 1808a 7901188i bk15: 1836a 7899538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891302 n_act=3500 n_pre=3484 n_req=9598 n_rd=27716 n_write=5507 bw_util=0.008377
n_activity=153638 dram_eff=0.4325
bk0: 1812a 7901657i bk1: 1696a 7902212i bk2: 1572a 7907740i bk3: 1744a 7905288i bk4: 1652a 7906898i bk5: 1768a 7902176i bk6: 1644a 7905856i bk7: 1684a 7905769i bk8: 1640a 7902230i bk9: 1708a 7901729i bk10: 1648a 7903429i bk11: 1864a 7899617i bk12: 1772a 7900576i bk13: 1924a 7900698i bk14: 1772a 7900779i bk15: 1816a 7900867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891312 n_act=3500 n_pre=3484 n_req=9606 n_rd=27608 n_write=5605 bw_util=0.008375
n_activity=154389 dram_eff=0.4303
bk0: 1840a 7902081i bk1: 1616a 7905838i bk2: 1752a 7903768i bk3: 1656a 7901913i bk4: 1824a 7901560i bk5: 1684a 7904670i bk6: 1664a 7905931i bk7: 1640a 7904627i bk8: 1688a 7902838i bk9: 1544a 7906129i bk10: 1740a 7903854i bk11: 1728a 7900792i bk12: 1840a 7902111i bk13: 1792a 7902178i bk14: 1788a 7900165i bk15: 1812a 7901511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891559 n_act=3455 n_pre=3439 n_req=9569 n_rd=27436 n_write=5620 bw_util=0.008335
n_activity=153898 dram_eff=0.4296
bk0: 1824a 7900953i bk1: 1720a 7902799i bk2: 1664a 7905551i bk3: 1752a 7904703i bk4: 1656a 7905069i bk5: 1692a 7905245i bk6: 1592a 7904949i bk7: 1628a 7903654i bk8: 1620a 7905239i bk9: 1588a 7903862i bk10: 1732a 7900559i bk11: 1704a 7902837i bk12: 1764a 7904092i bk13: 1740a 7901763i bk14: 1888a 7901175i bk15: 1872a 7898502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891033 n_act=3544 n_pre=3528 n_req=9674 n_rd=27692 n_write=5712 bw_util=0.008423
n_activity=155272 dram_eff=0.4303
bk0: 1796a 7902795i bk1: 1740a 7902023i bk2: 1696a 7905286i bk3: 1708a 7903264i bk4: 1764a 7902772i bk5: 1644a 7905769i bk6: 1616a 7905724i bk7: 1676a 7903333i bk8: 1736a 7900624i bk9: 1624a 7902772i bk10: 1624a 7903886i bk11: 1688a 7902761i bk12: 1820a 7899257i bk13: 1844a 7900274i bk14: 1784a 7898806i bk15: 1932a 7898232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165768
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7890389 n_act=3589 n_pre=3573 n_req=9811 n_rd=28236 n_write=5722 bw_util=0.008563
n_activity=156554 dram_eff=0.4338
bk0: 1900a 7903110i bk1: 1948a 7899606i bk2: 1724a 7904427i bk3: 1704a 7901861i bk4: 1596a 7904939i bk5: 1576a 7905928i bk6: 1756a 7902616i bk7: 1772a 7903071i bk8: 1704a 7901511i bk9: 1716a 7900776i bk10: 1816a 7901165i bk11: 1736a 7903380i bk12: 1772a 7901558i bk13: 1848a 7901347i bk14: 1828a 7898397i bk15: 1840a 7898953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7890994 n_act=3539 n_pre=3523 n_req=9651 n_rd=27784 n_write=5669 bw_util=0.008435
n_activity=153106 dram_eff=0.437
bk0: 1632a 7903203i bk1: 1756a 7901715i bk2: 1760a 7903429i bk3: 1628a 7903892i bk4: 1752a 7900753i bk5: 1792a 7902742i bk6: 1688a 7905885i bk7: 1652a 7904816i bk8: 1680a 7901988i bk9: 1728a 7902351i bk10: 1640a 7903968i bk11: 1748a 7902506i bk12: 1832a 7899525i bk13: 1816a 7898617i bk14: 1928a 7897879i bk15: 1752a 7902035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16706
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891420 n_act=3440 n_pre=3424 n_req=9726 n_rd=27540 n_write=5685 bw_util=0.008378
n_activity=151537 dram_eff=0.4385
bk0: 1744a 7901352i bk1: 1832a 7901781i bk2: 1744a 7902068i bk3: 1708a 7904908i bk4: 1664a 7906918i bk5: 1628a 7903637i bk6: 1580a 7906731i bk7: 1708a 7903086i bk8: 1696a 7902250i bk9: 1644a 7902248i bk10: 1724a 7903734i bk11: 1620a 7902992i bk12: 1824a 7901098i bk13: 1808a 7901059i bk14: 1848a 7900337i bk15: 1768a 7899233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167503
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7891838 n_act=3451 n_pre=3435 n_req=9496 n_rd=27296 n_write=5489 bw_util=0.008267
n_activity=151509 dram_eff=0.4328
bk0: 1740a 7903722i bk1: 1780a 7903667i bk2: 1604a 7903044i bk3: 1524a 7906061i bk4: 1720a 7904691i bk5: 1736a 7905361i bk6: 1700a 7907213i bk7: 1660a 7906938i bk8: 1528a 7905599i bk9: 1656a 7902443i bk10: 1724a 7904108i bk11: 1648a 7905000i bk12: 1840a 7901121i bk13: 1780a 7900256i bk14: 1880a 7900676i bk15: 1776a 7900496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7931509 n_nop=7892128 n_act=3376 n_pre=3360 n_req=9440 n_rd=27196 n_write=5449 bw_util=0.008232
n_activity=152268 dram_eff=0.4288
bk0: 1756a 7902317i bk1: 1788a 7903966i bk2: 1628a 7904062i bk3: 1756a 7904110i bk4: 1632a 7905822i bk5: 1564a 7903681i bk6: 1616a 7909515i bk7: 1684a 7905682i bk8: 1640a 7901796i bk9: 1724a 7902021i bk10: 1692a 7903785i bk11: 1596a 7903747i bk12: 1676a 7902355i bk13: 1792a 7900909i bk14: 1764a 7902246i bk15: 1888a 7899301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3385, Miss_rate = 0.058, Pending_hits = 841, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3529, Miss_rate = 0.060, Pending_hits = 838, Reservation_fails = 1
L2_cache_bank[2]: Access = 58449, Miss = 3381, Miss_rate = 0.058, Pending_hits = 811, Reservation_fails = 7
L2_cache_bank[3]: Access = 58602, Miss = 3415, Miss_rate = 0.058, Pending_hits = 811, Reservation_fails = 3
L2_cache_bank[4]: Access = 58273, Miss = 3378, Miss_rate = 0.058, Pending_hits = 797, Reservation_fails = 5
L2_cache_bank[5]: Access = 59175, Miss = 3551, Miss_rate = 0.060, Pending_hits = 835, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3534, Miss_rate = 0.059, Pending_hits = 830, Reservation_fails = 5
L2_cache_bank[7]: Access = 58618, Miss = 3368, Miss_rate = 0.057, Pending_hits = 835, Reservation_fails = 4
L2_cache_bank[8]: Access = 58906, Miss = 3435, Miss_rate = 0.058, Pending_hits = 833, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3424, Miss_rate = 0.058, Pending_hits = 830, Reservation_fails = 1
L2_cache_bank[10]: Access = 59066, Miss = 3459, Miss_rate = 0.059, Pending_hits = 816, Reservation_fails = 3
L2_cache_bank[11]: Access = 59215, Miss = 3464, Miss_rate = 0.058, Pending_hits = 844, Reservation_fails = 2
L2_cache_bank[12]: Access = 59078, Miss = 3524, Miss_rate = 0.060, Pending_hits = 843, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3535, Miss_rate = 0.059, Pending_hits = 834, Reservation_fails = 5
L2_cache_bank[14]: Access = 58810, Miss = 3478, Miss_rate = 0.059, Pending_hits = 812, Reservation_fails = 0
L2_cache_bank[15]: Access = 58698, Miss = 3468, Miss_rate = 0.059, Pending_hits = 823, Reservation_fails = 3
L2_cache_bank[16]: Access = 79893, Miss = 3456, Miss_rate = 0.043, Pending_hits = 983, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3429, Miss_rate = 0.059, Pending_hits = 811, Reservation_fails = 3
L2_cache_bank[18]: Access = 58348, Miss = 3434, Miss_rate = 0.059, Pending_hits = 818, Reservation_fails = 3
L2_cache_bank[19]: Access = 58074, Miss = 3390, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 7
L2_cache_bank[20]: Access = 58145, Miss = 3351, Miss_rate = 0.058, Pending_hits = 798, Reservation_fails = 2
L2_cache_bank[21]: Access = 58642, Miss = 3448, Miss_rate = 0.059, Pending_hits = 815, Reservation_fails = 4
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 75836
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 18273
L2_total_cache_reservation_fails = 77
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 806764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7321
	minimum = 6
	maximum = 767
Network latency average = 44.0223
	minimum = 6
	maximum = 600
Slowest packet = 2549170
Flit latency average = 52.6855
	minimum = 6
	maximum = 599
Slowest flit = 4169972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538097
	minimum = 0.0421469 (at node 10)
	maximum = 0.317847 (at node 44)
Accepted packet rate average = 0.0538097
	minimum = 0.0421469 (at node 10)
	maximum = 0.317847 (at node 44)
Injected flit rate average = 0.0807145
	minimum = 0.0607178 (at node 45)
	maximum = 0.330063 (at node 44)
Accepted flit rate average= 0.0807145
	minimum = 0.0505762 (at node 10)
	maximum = 0.623477 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3954 (14 samples)
	minimum = 6 (14 samples)
	maximum = 295.5 (14 samples)
Network latency average = 17.1304 (14 samples)
	minimum = 6 (14 samples)
	maximum = 225.286 (14 samples)
Flit latency average = 18.2906 (14 samples)
	minimum = 6 (14 samples)
	maximum = 224.571 (14 samples)
Fragmentation average = 0.00249635 (14 samples)
	minimum = 0 (14 samples)
	maximum = 63.5714 (14 samples)
Injected packet rate average = 0.0283704 (14 samples)
	minimum = 0.0229937 (14 samples)
	maximum = 0.0960015 (14 samples)
Accepted packet rate average = 0.0283704 (14 samples)
	minimum = 0.0229937 (14 samples)
	maximum = 0.0960015 (14 samples)
Injected flit rate average = 0.0428918 (14 samples)
	minimum = 0.0293006 (14 samples)
	maximum = 0.11718 (14 samples)
Accepted flit rate average = 0.0428918 (14 samples)
	minimum = 0.0313517 (14 samples)
	maximum = 0.177323 (14 samples)
Injected packet size average = 1.51185 (14 samples)
Accepted packet size average = 1.51185 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 43 sec (4003 sec)
gpgpu_simulation_rate = 18020 (inst/sec)
gpgpu_simulation_rate = 1852 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 834004
gpu_sim_insn = 17757560
gpu_ipc =      21.2919
gpu_tot_sim_cycle = 8475782
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      10.6061
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1917739
gpu_stall_icnt2sh    = 7168205
partiton_reqs_in_parallel = 16734627
partiton_reqs_in_parallel_total    = 93668458
partiton_level_parallism =      20.0654
partiton_level_parallism_total  =      13.0257
partiton_reqs_in_parallel_util = 16734627
partiton_reqs_in_parallel_util_total    = 93668458
gpu_sim_cycle_parition_util = 831834
gpu_tot_sim_cycle_parition_util    = 4271207
partiton_level_parallism_util =      20.1177
partiton_level_parallism_util_total  =      21.6348
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     223.9392 GB/Sec
L2_BW_total  =      36.7286 GB/Sec
gpu_total_sim_rate=15740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5096, 4991, 5642, 4796, 5653, 6036, 5502, 5647, 5714, 5368, 5619, 5357, 6324, 5417, 6272, 5464, 4688, 4801, 5096, 4980, 4584, 4837, 5047, 5055, 4837, 4787, 4469, 5052, 5006, 4439, 4773, 4344, 3631, 4151, 3607, 3595, 4159, 4407, 4059, 4651, 4246, 3851, 3749, 4021, 3796, 4095, 3596, 3398, 4180, 3557, 3789, 3682, 3377, 3566, 3288, 3604, 3243, 4335, 3569, 3660, 3524, 3778, 3827, 3650, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8128238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8077142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46210
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9432898	W0_Idle:113524138	W0_Scoreboard:151509855	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1854 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 8475744 
mrq_lat_table:99526 	2766 	3408 	23945 	11663 	9315 	13047 	18930 	20892 	7550 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2627106 	552487 	23255 	12009 	2730 	2936 	7708 	12232 	10662 	16175 	16866 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	861039 	245054 	1009931 	478404 	295765 	295032 	25035 	3238 	2015 	2492 	2809 	7801 	12049 	10745 	16055 	16866 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	661516 	526536 	898849 	143124 	16135 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	65631 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2530 	262 	119 	64 	40 	35 	41 	49 	43 	39 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        30        18        16        16        16        16        24        21        40        46        46        46        21        42 
dram[1]:        41        41        32        32        16        16        17        16        30        30        41        44        45        28        29        22 
dram[2]:        39        39        16        28        16        16        16        16        30        26        44        44        40        40        42        25 
dram[3]:        39        36        26        26        17        16        16        16        31        24        39        48        22        45        42        46 
dram[4]:        34        26        16        27        16        16        16        16        28        29        44        43        42        32        45        47 
dram[5]:        39        40        34        30        16        16        16        16        28        29        20        44        46        27        37        42 
dram[6]:        45        39        16        21        16        16        17        16        24        20        25        38        47        46        43        43 
dram[7]:        22        41        22        17        16        16        16        16        30        25        33        44        44        26        42        42 
dram[8]:        42        36        23        32        16        16        17        16        30        29        42        46        94        29        45        28 
dram[9]:        40        39        21        32        16        16        16        16        33        31        39        48        27        40        35        44 
dram[10]:        34        22        19        23        17        16        16        16        33        31        19        45        47        42        43        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.900463  3.202667  3.102778  3.091398  2.822222  2.650655  2.628505  2.763547  2.777500  2.860759  2.864935  2.866162  2.917595  2.976842  2.668675  2.968619 
dram[1]:  2.924485  2.978155  3.133705  2.922078  2.656542  2.680191  2.859043  2.832512  2.720657  2.845178  3.195846  3.112299  3.022167  2.809935  2.914474  2.804622 
dram[2]:  2.854214  2.900709  2.963889  2.857843  2.655172  2.631696  2.830380  2.851759  2.965147  2.809291  3.057143  2.895000  2.864865  3.040268  2.873051  2.845666 
dram[3]:  2.831081  3.178571  3.005168  2.869458  2.702517  2.575758  2.986667  2.739953  2.910224  2.675949  2.940299  3.041775  2.907080  2.912162  2.710794  2.872768 
dram[4]:  2.947115  2.989924  2.844612  2.997519  2.640271  2.679724  2.745763  2.913924  2.789855  2.823678  2.828502  3.018229  3.137019  2.969340  2.808333  2.792415 
dram[5]:  2.958231  2.929742  3.013369  2.974425  2.695946  2.718821  2.632184  2.723653  2.971576  2.786458  2.970667  3.091892  2.872247  2.945205  2.740519  2.855072 
dram[6]:  2.967290  3.070560  3.180328  3.064767  2.604119  2.467231  2.769231  2.666667  2.678241  2.843038  2.795349  2.968170  2.787369  2.952703  2.860759  2.865342 
dram[7]:  3.084469  3.027160  3.047859  2.895288  2.549356  2.620469  2.648770  2.787654  2.697675  2.849873  2.917526  2.867322  2.846154  2.936123  2.895492  2.813025 
dram[8]:  3.061381  3.087065  2.872236  3.142857  2.653580  2.634660  2.751208  2.793187  2.936340  3.035616  3.054830  2.973684  3.339207  2.920705  2.982340  2.885210 
dram[9]:  3.050378  3.012376  2.815271  2.975207  2.579176  2.642222  2.875931  2.871287  2.819843  2.815000  2.955959  3.069767  2.715164  2.824894  2.846652  2.879386 
dram[10]:  3.015113  2.935561  2.956072  3.143646  2.658371  2.623288  3.008287  2.760664  2.732360  2.873711  2.968912  3.090652  2.943052  2.839479  2.946667  2.895075 
average row locality = 211259/73618 = 2.869665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       929       907       853       876       864       909       857       853       817       837       823       830       962      1000       969      1019 
dram[1]:       941       937       860       863       865       859       827       864       848       825       810       851       904       942       975       980 
dram[2]:       941       917       840       890       877       892       856       874       811       843       815       859       924       979       955       982 
dram[3]:       947       894       892       875       897       884       855       861       842       798       864       849       956       943       968       958 
dram[4]:       933       907       869       906       873       884       849       859       833       819       857       849       949       924       984      1005 
dram[5]:       922       933       867       879       889       886       863       874       845       795       823       842       944       951       986      1004 
dram[6]:       957       955       885       886       856       871       895       904       841       828       877       846       948       960       978       968 
dram[7]:       873       921       907       855       898       912       872       857       841       833       839       847       953       958      1013       969 
dram[8]:       911       941       888       882       876       855       852       875       829       821       856       821       964       958       988       963 
dram[9]:       916       918       858       827       884       896       874       870       792       825       845       797       962       963       972       960 
dram[10]:       914       931       873       881       876       868       855       878       816       835       840       808       924       944       960       980 
total reads: 157022
bank skew: 1019/792 = 1.29
chip skew: 14455/14151 = 1.02
number of total write accesses:
dram[0]:       324       294       264       274       279       305       268       269       294       293       280       305       348       414       360       400 
dram[1]:       337       290       265       262       272       264       248       286       311       296       267       313       323       359       354       355 
dram[2]:       312       310       227       276       278       287       262       261       295       306       255       299       348       380       335       364 
dram[3]:       310       263       271       290       284       306       265       298       325       259       318       316       358       350       363       329 
dram[4]:       293       280       266       302       294       279       285       292       322       302       314       310       356       335       364       394 
dram[5]:       282       318       260       284       308       313       282       289       305       275       291       302       360       339       387       375 
dram[6]:       313       307       279       297       282       296       293       288       316       295       325       273       376       351       378       330 
dram[7]:       259       305       303       251       290       317       312       272       319       287       293       320       342       375       400       370 
dram[8]:       286       300       281       262       273       270       287       273       278       287       314       309       552       368       363       344 
dram[9]:       295       299       285       253       305       293       285       290       288       301       296       259       363       376       346       353 
dram[10]:       283       299       271       257       299       281       234       287       307       280       306       283       368       365       366       372 
total reads: 54237
bank skew: 552/227 = 2.43
chip skew: 5047/4795 = 1.05
average mf latency per bank:
dram[0]:      28046     27684     28525     28308     30065     30425     31948     33409     31918     31957     31775     29880     27748     25401     24789     24422
dram[1]:      25735     28691     27916     29107     31081     31287     32937     30377     31501     31468     32704     29437     27953     26627     24906     25523
dram[2]:      26252     26948     29693     29192     31585     30019     31850     33288     32761     30742     32312     29891     26892     26483     26712     24964
dram[3]:      27041     28694     29879     28335     29310     28808     31074     32589     29215     32927     29397     29955     26535     27044     25008     26187
dram[4]:      28220     28465     28974     26919     30716     30657     30778     30319     31732     31649     29896     30533     27093     28195     25310     23870
dram[5]:      27633     26343     29299     27081     28480     28059     32205     30863     31520     30806     30123     30318     25447     27103     24871     25400
dram[6]:      26176     27405     28572     27796     30635     29794     31254     32880     31126     30524     29107     31585     25509     27474     25313     25856
dram[7]:      27693     26604     27524     28897     29260     28098     30342     31441     30680     30578     30678     29297     25946     26242     24306     25558
dram[8]:      28124     27265     28415     29590     32460     32042     31242     33745     32190     32525     30190     29311     26781     26744     25524     25542
dram[9]:      29228     27387     27545     30337     30001     27873     30855     32576     32093     32140     31386     30569     26115     25361     25391     24425
dram[10]:      28077     27472     28840     29526     29941     31012     34581     31933     30865     34481     30392     30483     25348     25400     25036     25126
maximum mf latency per bank:
dram[0]:     230680    256733    254993    254995    261820    261720    261695    261839    261798    256327    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    255314    255316    261769    256141    256325    261781    261790    256161    248804    255841    217055    263199    185336    185638
dram[2]:     217011    185594    255286    255300    261787    261728    256310    261724    256336    256342    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    255387    255387    261819    256472    261773    261742    256314    256336    185193    217335    185331    217372    217094    255675
dram[4]:     185519    217040    255308    254739    256234    261797    261754    256644    256359    256334    255793    217099    255658    185476    217454    217007
dram[5]:     185502    185777    254693    254877    261729    261804    261814    261781    256202    256341    185189    255949    185238    263246    255658    256807
dram[6]:     185628    217424    309298    255230    309356    309267    261746    261862    256304    256315    185291    309409    185282    255715    255661    185355
dram[7]:     185549    185402    255040    255081    261743    256141    261749    256561    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185381    185297    255042    255044    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185426    216951    255294    255553    261816    261825    261838    261836    255259    261776    246427    185344    217401    185053    255668    185630
dram[10]:     185727    185552    254974    258751    261744    261776    261740    277999    278049    261765    185323    217408    185043    246390    185580    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9397778 n_act=6713 n_pre=6697 n_req=19276 n_rd=57220 n_write=11723 bw_util=0.01454
n_activity=296097 dram_eff=0.4657
bk0: 3716a 9414912i bk1: 3628a 9417960i bk2: 3412a 9419324i bk3: 3504a 9416039i bk4: 3456a 9421084i bk5: 3636a 9418173i bk6: 3428a 9422440i bk7: 3412a 9427476i bk8: 3268a 9421424i bk9: 3348a 9419959i bk10: 3292a 9421286i bk11: 3320a 9419239i bk12: 3848a 9419123i bk13: 4000a 9411515i bk14: 3876a 9413928i bk15: 4076a 9412159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9399090 n_act=6554 n_pre=6538 n_req=18953 n_rd=56604 n_write=11345 bw_util=0.01434
n_activity=288733 dram_eff=0.4707
bk0: 3764a 9416141i bk1: 3748a 9414687i bk2: 3440a 9421235i bk3: 3452a 9419513i bk4: 3460a 9422300i bk5: 3436a 9421130i bk6: 3308a 9423430i bk7: 3456a 9418146i bk8: 3392a 9420716i bk9: 3300a 9418238i bk10: 3240a 9421393i bk11: 3404a 9418661i bk12: 3616a 9417548i bk13: 3768a 9414054i bk14: 3900a 9415121i bk15: 3920a 9412842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9398547 n_act=6651 n_pre=6635 n_req=19050 n_rd=57020 n_write=11278 bw_util=0.01441
n_activity=293715 dram_eff=0.4651
bk0: 3764a 9415812i bk1: 3668a 9414381i bk2: 3360a 9424949i bk3: 3560a 9421729i bk4: 3508a 9422708i bk5: 3568a 9415562i bk6: 3424a 9421432i bk7: 3496a 9419544i bk8: 3244a 9418977i bk9: 3372a 9418255i bk10: 3260a 9422212i bk11: 3436a 9418340i bk12: 3696a 9415280i bk13: 3916a 9414984i bk14: 3820a 9413660i bk15: 3928a 9413298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9398067 n_act=6714 n_pre=6698 n_req=19188 n_rd=57132 n_write=11520 bw_util=0.01448
n_activity=294507 dram_eff=0.4662
bk0: 3788a 9417327i bk1: 3576a 9421887i bk2: 3568a 9418101i bk3: 3500a 9416039i bk4: 3588a 9421369i bk5: 3536a 9421681i bk6: 3420a 9425490i bk7: 3444a 9420416i bk8: 3368a 9417180i bk9: 3192a 9422591i bk10: 3456a 9419580i bk11: 3396a 9418511i bk12: 3824a 9416337i bk13: 3772a 9416099i bk14: 3872a 9412454i bk15: 3832a 9415290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9397739 n_act=6729 n_pre=6713 n_req=19288 n_rd=57200 n_write=11750 bw_util=0.01455
n_activity=297070 dram_eff=0.4642
bk0: 3732a 9416187i bk1: 3628a 9417108i bk2: 3476a 9421603i bk3: 3624a 9417706i bk4: 3492a 9418380i bk5: 3536a 9420271i bk6: 3396a 9422502i bk7: 3436a 9418840i bk8: 3332a 9416013i bk9: 3276a 9418040i bk10: 3428a 9415088i bk11: 3396a 9417650i bk12: 3796a 9416767i bk13: 3696a 9416403i bk14: 3936a 9412837i bk15: 4020a 9408498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9397733 n_act=6738 n_pre=6722 n_req=19273 n_rd=57212 n_write=11726 bw_util=0.01454
n_activity=295915 dram_eff=0.4659
bk0: 3688a 9417927i bk1: 3732a 9416604i bk2: 3468a 9421919i bk3: 3516a 9418333i bk4: 3556a 9420113i bk5: 3544a 9419841i bk6: 3452a 9420769i bk7: 3496a 9421673i bk8: 3380a 9414519i bk9: 3180a 9418872i bk10: 3292a 9420906i bk11: 3368a 9419480i bk12: 3776a 9413661i bk13: 3804a 9414219i bk14: 3944a 9408839i bk15: 4016a 9411095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9396834 n_act=6857 n_pre=6841 n_req=19454 n_rd=57820 n_write=11779 bw_util=0.01468
n_activity=299857 dram_eff=0.4642
bk0: 3828a 9417787i bk1: 3820a 9415139i bk2: 3540a 9422603i bk3: 3544a 9416409i bk4: 3424a 9422670i bk5: 3484a 9418024i bk6: 3580a 9421633i bk7: 3616a 9418311i bk8: 3364a 9419049i bk9: 3312a 9417243i bk10: 3508a 9416988i bk11: 3384a 9420515i bk12: 3792a 9412989i bk13: 3840a 9416341i bk14: 3912a 9413858i bk15: 3872a 9412652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9397239 n_act=6829 n_pre=6813 n_req=19363 n_rd=57392 n_write=11858 bw_util=0.01461
n_activity=297528 dram_eff=0.4655
bk0: 3492a 9421266i bk1: 3684a 9417230i bk2: 3628a 9418063i bk3: 3420a 9420725i bk4: 3592a 9420260i bk5: 3648a 9417630i bk6: 3488a 9423696i bk7: 3428a 9421215i bk8: 3364a 9418268i bk9: 3332a 9421210i bk10: 3356a 9419097i bk11: 3388a 9418273i bk12: 3812a 9412034i bk13: 3832a 9411617i bk14: 4052a 9410114i bk15: 3876a 9414602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327191
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9398271 n_act=6568 n_pre=6552 n_req=19327 n_rd=57120 n_write=11620 bw_util=0.0145
n_activity=290574 dram_eff=0.4731
bk0: 3644a 9415843i bk1: 3764a 9415358i bk2: 3552a 9414740i bk3: 3528a 9418218i bk4: 3504a 9425020i bk5: 3420a 9422570i bk6: 3408a 9422410i bk7: 3500a 9421362i bk8: 3316a 9420332i bk9: 3284a 9420322i bk10: 3424a 9420295i bk11: 3284a 9418966i bk12: 3856a 9418366i bk13: 3832a 9413168i bk14: 3952a 9413289i bk15: 3852a 9413165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9398693 n_act=6682 n_pre=6666 n_req=19046 n_rd=56636 n_write=11454 bw_util=0.01436
n_activity=291060 dram_eff=0.4679
bk0: 3664a 9418012i bk1: 3672a 9419775i bk2: 3432a 9417274i bk3: 3308a 9421178i bk4: 3536a 9419635i bk5: 3584a 9418845i bk6: 3496a 9422694i bk7: 3480a 9421935i bk8: 3168a 9422424i bk9: 3300a 9418788i bk10: 3380a 9421921i bk11: 3188a 9424719i bk12: 3848a 9414943i bk13: 3852a 9412505i bk14: 3888a 9417301i bk15: 3840a 9415790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324037
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9480131 n_nop=9398798 n_act=6584 n_pre=6568 n_req=19041 n_rd=56732 n_write=11449 bw_util=0.01438
n_activity=292961 dram_eff=0.4655
bk0: 3656a 9417261i bk1: 3724a 9419434i bk2: 3492a 9417869i bk3: 3524a 9422209i bk4: 3504a 9420480i bk5: 3472a 9418239i bk6: 3420a 9426785i bk7: 3512a 9420797i bk8: 3264a 9420050i bk9: 3340a 9417010i bk10: 3360a 9418484i bk11: 3232a 9420110i bk12: 3696a 9416688i bk13: 3776a 9412050i bk14: 3840a 9413649i bk15: 3920a 9413677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323565

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7074, Miss_rate = 0.048, Pending_hits = 1296, Reservation_fails = 4
L2_cache_bank[1]: Access = 148856, Miss = 7231, Miss_rate = 0.049, Pending_hits = 1318, Reservation_fails = 1
L2_cache_bank[2]: Access = 147823, Miss = 7030, Miss_rate = 0.048, Pending_hits = 1270, Reservation_fails = 7
L2_cache_bank[3]: Access = 148284, Miss = 7121, Miss_rate = 0.048, Pending_hits = 1292, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7019, Miss_rate = 0.048, Pending_hits = 1256, Reservation_fails = 5
L2_cache_bank[5]: Access = 148430, Miss = 7236, Miss_rate = 0.049, Pending_hits = 1272, Reservation_fails = 7
L2_cache_bank[6]: Access = 149351, Miss = 7221, Miss_rate = 0.048, Pending_hits = 1296, Reservation_fails = 6
L2_cache_bank[7]: Access = 148038, Miss = 7062, Miss_rate = 0.048, Pending_hits = 1286, Reservation_fails = 4
L2_cache_bank[8]: Access = 148602, Miss = 7147, Miss_rate = 0.048, Pending_hits = 1332, Reservation_fails = 4
L2_cache_bank[9]: Access = 148850, Miss = 7153, Miss_rate = 0.048, Pending_hits = 1302, Reservation_fails = 1
L2_cache_bank[10]: Access = 148576, Miss = 7139, Miss_rate = 0.048, Pending_hits = 1272, Reservation_fails = 5
L2_cache_bank[11]: Access = 148852, Miss = 7164, Miss_rate = 0.048, Pending_hits = 1318, Reservation_fails = 2
L2_cache_bank[12]: Access = 148563, Miss = 7237, Miss_rate = 0.049, Pending_hits = 1310, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7218, Miss_rate = 0.048, Pending_hits = 1298, Reservation_fails = 5
L2_cache_bank[14]: Access = 148753, Miss = 7196, Miss_rate = 0.048, Pending_hits = 1269, Reservation_fails = 2
L2_cache_bank[15]: Access = 148540, Miss = 7152, Miss_rate = 0.048, Pending_hits = 1255, Reservation_fails = 3
L2_cache_bank[16]: Access = 169949, Miss = 7164, Miss_rate = 0.042, Pending_hits = 1435, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7116, Miss_rate = 0.048, Pending_hits = 1266, Reservation_fails = 3
L2_cache_bank[18]: Access = 147151, Miss = 7103, Miss_rate = 0.048, Pending_hits = 1277, Reservation_fails = 3
L2_cache_bank[19]: Access = 147135, Miss = 7056, Miss_rate = 0.048, Pending_hits = 1258, Reservation_fails = 7
L2_cache_bank[20]: Access = 147085, Miss = 7058, Miss_rate = 0.048, Pending_hits = 1283, Reservation_fails = 4
L2_cache_bank[21]: Access = 148069, Miss = 7125, Miss_rate = 0.048, Pending_hits = 1257, Reservation_fails = 4
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 157022
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 28418
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2091053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2084
	minimum = 6
	maximum = 1556
Network latency average = 35.3386
	minimum = 6
	maximum = 1257
Slowest packet = 2636648
Flit latency average = 29.5577
	minimum = 6
	maximum = 1257
Slowest flit = 7979027
Fragmentation average = 0.0644153
	minimum = 0
	maximum = 843
Injected packet rate average = 0.0472526
	minimum = 0.0407007 (at node 11)
	maximum = 0.0540705 (at node 45)
Accepted packet rate average = 0.0472526
	minimum = 0.0407007 (at node 11)
	maximum = 0.0540705 (at node 45)
Injected flit rate average = 0.0843037
	minimum = 0.053067 (at node 11)
	maximum = 0.12272 (at node 45)
Accepted flit rate average= 0.0843037
	minimum = 0.0694638 (at node 46)
	maximum = 0.100451 (at node 27)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.7829 (15 samples)
	minimum = 6 (15 samples)
	maximum = 379.533 (15 samples)
Network latency average = 18.3443 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.067 (15 samples)
Flit latency average = 19.0418 (15 samples)
	minimum = 6 (15 samples)
	maximum = 293.4 (15 samples)
Fragmentation average = 0.00662428 (15 samples)
	minimum = 0 (15 samples)
	maximum = 115.533 (15 samples)
Injected packet rate average = 0.0296292 (15 samples)
	minimum = 0.0241742 (15 samples)
	maximum = 0.0932061 (15 samples)
Accepted packet rate average = 0.0296292 (15 samples)
	minimum = 0.0241742 (15 samples)
	maximum = 0.0932061 (15 samples)
Injected flit rate average = 0.0456526 (15 samples)
	minimum = 0.0308851 (15 samples)
	maximum = 0.11755 (15 samples)
Accepted flit rate average = 0.0456526 (15 samples)
	minimum = 0.0338925 (15 samples)
	maximum = 0.172198 (15 samples)
Injected packet size average = 1.5408 (15 samples)
Accepted packet size average = 1.5408 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 11 sec (5711 sec)
gpgpu_simulation_rate = 15740 (inst/sec)
gpgpu_simulation_rate = 1484 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15094
gpu_sim_insn = 5617924
gpu_ipc =     372.1958
gpu_tot_sim_cycle = 8713026
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.9620
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1917883
gpu_stall_icnt2sh    = 7168400
partiton_reqs_in_parallel = 331924
partiton_reqs_in_parallel_total    = 110403085
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =      12.7091
partiton_reqs_in_parallel_util = 331924
partiton_reqs_in_parallel_util_total    = 110403085
gpu_sim_cycle_parition_util = 15094
gpu_tot_sim_cycle_parition_util    = 5103041
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      21.6358
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     256.5523 GB/Sec
L2_BW_total  =      36.1729 GB/Sec
gpu_total_sim_rate=16538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5276, 5171, 5822, 4976, 5833, 6216, 5682, 5827, 5894, 5548, 5799, 5537, 6504, 5597, 6452, 5644, 4868, 4981, 5276, 5160, 4764, 5017, 5227, 5235, 5017, 4967, 4649, 5232, 5186, 4619, 4953, 4524, 3811, 4331, 3787, 3775, 4339, 4587, 4239, 4831, 4426, 4031, 3929, 4201, 3976, 4275, 3776, 3578, 4360, 3737, 3969, 3862, 3557, 3746, 3468, 3784, 3423, 4515, 3749, 3840, 3704, 3958, 4007, 3830, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8435477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8384218
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46373
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9949279	W0_Idle:113600524	W0_Scoreboard:151568495	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 1834 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 8713025 
mrq_lat_table:103136 	2819 	3642 	24768 	11977 	9453 	13266 	19083 	20893 	7550 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2661098 	559318 	23280 	12016 	2730 	2936 	7708 	12232 	10662 	16175 	16866 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	864767 	246355 	1011320 	486315 	318101 	298985 	25258 	3248 	2019 	2492 	2809 	7801 	12049 	10745 	16055 	16866 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	668906 	527311 	898855 	143124 	16135 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	98315 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2559 	263 	119 	64 	40 	35 	41 	49 	43 	39 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        30        18        16        16        16        16        30        21        42        46        46        46        21        42 
dram[1]:        45        41        32        37        16        16        17        16        30        30        41        44        45        28        29        22 
dram[2]:        39        39        16        28        16        16        16        16        30        30        44        44        40        40        42        25 
dram[3]:        39        36        26        26        17        16        16        16        31        24        39        48        22        45        42        46 
dram[4]:        34        26        16        27        16        16        16        16        28        29        44        43        42        32        45        47 
dram[5]:        39        40        34        30        16        16        16        16        28        29        20        44        46        27        37        42 
dram[6]:        45        39        16        21        16        16        17        16        24        29        25        39        47        46        43        43 
dram[7]:        22        41        22        17        16        16        16        16        30        25        33        44        44        26        42        42 
dram[8]:        42        36        39        32        16        16        17        16        30        29        42        46        94        29        45        28 
dram[9]:        40        39        21        32        16        16        16        16        33        31        39        48        27        40        35        44 
dram[10]:        34        22        26        23        17        16        16        16        33        31        19        45        47        42        43        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  2.990762  3.319149  3.196133  3.184987  2.822222  2.650655  2.628505  2.763547  2.831683  2.929293  2.961240  2.972292  3.013333  3.065126  2.753507  3.056367 
dram[1]:  3.011364  3.072464  3.218232  3.005155  2.656542  2.676190  2.859043  2.832512  2.784543  2.896985  3.313609  3.216000  3.122850  2.892704  3.006565  2.885177 
dram[2]:  2.943182  2.997642  3.066482  2.946210  2.655172  2.631696  2.830380  2.851759  3.037433  2.873479  3.170940  2.997506  2.961798  3.138393  2.957965  2.924370 
dram[3]:  2.928090  3.292350  3.095361  2.946210  2.702517  2.575758  2.986667  2.735849  2.977612  2.739899  3.044665  3.148438  3.002208  3.006742  2.802845  2.960089 
dram[4]:  3.040573  3.090452  2.940000  3.089109  2.640271  2.679724  2.745763  2.909091  2.844125  2.889447  2.930120  3.105943  3.219570  3.068235  2.891892  2.876494 
dram[5]:  3.061275  3.021028  3.112000  3.068877  2.695946  2.718821  2.632184  2.723653  3.041237  2.854545  3.074468  3.184492  2.951860  3.031891  2.824701  2.944215 
dram[6]:  3.055944  3.174757  3.277929  3.157623  2.600457  2.464135  2.769231  2.666667  2.739030  2.904282  2.881670  3.058048  2.871849  3.042697  2.945263  2.945175 
dram[7]:  3.192935  3.137931  3.125313  2.984375  2.549356  2.620469  2.648770  2.787654  2.761021  2.913706  3.033419  2.965686  2.927632  3.026374  2.979550  2.889353 
dram[8]:  3.160714  3.196030  2.951220  3.234973  2.653580  2.634660  2.751208  2.793187  3.000000  3.106557  3.151042  3.070681  3.622807  2.995624  3.070485  2.971366 
dram[9]:  3.160804  3.111111  2.901720  3.057377  2.579176  2.642222  2.875931  2.871287  2.886010  2.890274  3.033419  3.194203  2.801636  2.909474  2.935345  2.973742 
dram[10]:  3.115288  3.038095  3.030769  3.242424  2.658371  2.623288  3.008287  2.760664  2.805825  2.948586  3.074935  3.191011  3.040909  2.928571  3.042129  2.980769 
average row locality = 216804/73824 = 2.936769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       923       867       890       864       909       857       853       827       847       839       846       978      1016       985      1035 
dram[1]:       957       953       874       877       865       859       827       864       858       835       826       867       920       958       991       996 
dram[2]:       957       933       854       904       877       892       856       874       821       853       831       875       940       995       971       998 
dram[3]:       963       910       906       889       897       884       855       861       852       808       880       865       972       959       984       974 
dram[4]:       949       923       883       920       873       884       849       859       843       829       873       865       965       940      1000      1021 
dram[5]:       938       949       881       893       889       886       863       874       855       805       839       858       960       967      1002      1020 
dram[6]:       973       971       899       900       856       871       895       904       851       838       893       862       964       976       994       984 
dram[7]:       889       937       921       869       898       912       872       857       851       843       855       863       969       974      1029       985 
dram[8]:       927       957       902       896       876       855       852       875       839       831       872       837       981       974      1004       979 
dram[9]:       932       934       872       841       884       896       874       870       803       836       861       813       978       979       988       976 
dram[10]:       930       947       887       895       876       868       855       878       827       846       856       824       940       960       976       996 
total reads: 158963
bank skew: 1035/803 = 1.29
chip skew: 14631/14327 = 1.02
number of total write accesses:
dram[0]:       350       325       290       298       279       305       268       269       317       313       307       334       378       443       389       429 
dram[1]:       368       319       291       289       272       265       248       286       331       318       294       339       351       390       383       386 
dram[2]:       338       338       253       301       278       287       262       261       315       328       282       327       378       411       366       394 
dram[3]:       340       295       295       316       284       306       265       299       345       277       347       344       388       379       395       361 
dram[4]:       325       307       293       328       294       279       285       293       343       321       343       337       384       364       391       423 
dram[5]:       311       344       286       310       308       313       282       289       325       294       317       333       389       364       416       405 
dram[6]:       338       337       304       322       283       297       293       288       335       315       349       297       403       378       405       359 
dram[7]:       286       337       326       277       290       317       312       272       339       305       325       347       366       403       428       399 
dram[8]:       312       331       308       288       273       270       287       273       298       306       338       336       671       395       390       370 
dram[9]:       326       326       309       278       305       293       285       290       311       323       319       289       392       403       374       383 
dram[10]:       313       329       295       282       299       281       234       287       329       301       334       312       398       393       396       399 
total reads: 57841
bank skew: 671/234 = 2.87
chip skew: 5446/5119 = 1.06
average mf latency per bank:
dram[0]:      27158     26665     27564     27427     30094     30452     31980     33442     31040     31172     30627     28783     26837     24645     24007     23698
dram[1]:      24845     27698     26981     28107     31109     31289     32972     30410     30747     30635     31493     28454     27017     25728     24120     24684
dram[2]:      25423     26038     28644     28270     31614     30047     31883     33321     31939     29950     31108     28839     25985     25626     25803     24167
dram[3]:      26109     27575     28956     27418     29338     28836     31106     32593     28523     32121     28360     28907     25668     26165     24168     25275
dram[4]:      27179     27494     27987     26079     30744     30685     30811     30325     30945     30893     28832     29483     26240     27253     24556     23154
dram[5]:      26661     25510     28318     26202     28508     28087     32237     30894     30760     30037     29072     29163     24628     26298     24110     24608
dram[6]:      25380     26464     27669     26933     30636     29797     31285     32911     30405     29773     28211     30539     24737     26631     24564     25021
dram[7]:      26706     25628     26729     27914     29290     28125     30376     31475     29950     29877     29476     28300     25201     25434     23602     24757
dram[8]:      27199     26295     27480     28616     32494     32076     31283     33782     31395     31745     29244     28288     25748     25938     24772     24779
dram[9]:      28161     26477     26683     29305     30030     27903     30889     32612     31161     31270     30396     29341     25289     24602     24602     23629
dram[10]:      27064     26505     27938     28571     29972     31042     34618     31966     30029     33563     29313     29320     24508     24604     24226     24378
maximum mf latency per bank:
dram[0]:     230680    256733    254993    254995    261820    261720    261695    261839    261798    256327    255841    217304    255682    255687    217142    255676
dram[1]:     217368    256719    255314    255316    261769    256141    256325    261781    261790    256161    248804    255841    217055    263199    185336    185638
dram[2]:     217011    185594    255286    255300    261787    261728    256310    261724    256336    256342    185246    199452    185248    217156    255665    255523
dram[3]:     257915    199406    255387    255387    261819    256472    261773    261742    256314    256336    185193    217335    185331    217372    217094    255675
dram[4]:     185519    217040    255308    254739    256234    261797    261754    256644    256359    256334    255793    217099    255658    185476    217454    217007
dram[5]:     185502    185777    254693    254877    261729    261804    261814    261781    256202    256341    185189    255949    185238    263246    255658    256807
dram[6]:     185628    217424    309298    255230    309356    309267    261746    261862    256304    256315    185291    309409    185282    255715    255661    185355
dram[7]:     185549    185402    255040    255081    261743    256141    261749    256561    261748    261833    255736    248157    255632    217024    255677    257910
dram[8]:     185381    185297    255042    255044    261887    261791    261810    309278    278034    309307    255817    246312    199489    255667    255610    249065
dram[9]:     185426    216951    255294    255553    261816    261825    261838    261836    255259    261776    246427    185344    217401    185053    255668    185630
dram[10]:     185727    185552    254974    258751    261744    261776    261740    277999    278049    261765    185323    217408    185043    246390    185580    217119
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9424728 n_act=6730 n_pre=6714 n_req=19775 n_rd=57924 n_write=12061 bw_util=0.01472
n_activity=301885 dram_eff=0.4637
bk0: 3780a 9442469i bk1: 3692a 9445471i bk2: 3468a 9446870i bk3: 3560a 9443623i bk4: 3456a 9449105i bk5: 3636a 9446199i bk6: 3428a 9450468i bk7: 3412a 9455505i bk8: 3308a 9448937i bk9: 3388a 9447525i bk10: 3356a 9448755i bk11: 3384a 9446743i bk12: 3912a 9446693i bk13: 4064a 9439037i bk14: 3940a 9441488i bk15: 4140a 9439693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9426003 n_act=6581 n_pre=6565 n_req=19457 n_rd=57308 n_write=11700 bw_util=0.01452
n_activity=294665 dram_eff=0.4684
bk0: 3828a 9443588i bk1: 3812a 9442203i bk2: 3496a 9448739i bk3: 3508a 9447034i bk4: 3460a 9450321i bk5: 3436a 9449123i bk6: 3308a 9451456i bk7: 3456a 9446173i bk8: 3432a 9448303i bk9: 3340a 9445696i bk10: 3304a 9448883i bk11: 3468a 9446166i bk12: 3680a 9445085i bk13: 3832a 9441478i bk14: 3964a 9442726i bk15: 3984a 9440350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327962
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9425499 n_act=6668 n_pre=6652 n_req=19550 n_rd=57724 n_write=11614 bw_util=0.01458
n_activity=299707 dram_eff=0.4627
bk0: 3828a 9443413i bk1: 3732a 9441964i bk2: 3416a 9452569i bk3: 3616a 9449323i bk4: 3508a 9450732i bk5: 3568a 9443586i bk6: 3424a 9449458i bk7: 3496a 9447571i bk8: 3284a 9446585i bk9: 3412a 9445793i bk10: 3324a 9449732i bk11: 3500a 9445883i bk12: 3760a 9442812i bk13: 3980a 9442563i bk14: 3884a 9441139i bk15: 3992a 9440716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9425010 n_act=6732 n_pre=6716 n_req=19695 n_rd=57836 n_write=11863 bw_util=0.01466
n_activity=300470 dram_eff=0.4639
bk0: 3852a 9444885i bk1: 3640a 9449326i bk2: 3624a 9445756i bk3: 3556a 9443639i bk4: 3588a 9449387i bk5: 3536a 9449701i bk6: 3420a 9453513i bk7: 3444a 9448406i bk8: 3408a 9444779i bk9: 3232a 9450174i bk10: 3520a 9447124i bk11: 3460a 9446072i bk12: 3888a 9443902i bk13: 3836a 9443680i bk14: 3936a 9439974i bk15: 3896a 9442751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9424682 n_act=6750 n_pre=6734 n_req=19786 n_rd=57904 n_write=12087 bw_util=0.01472
n_activity=303019 dram_eff=0.462
bk0: 3796a 9443630i bk1: 3692a 9444630i bk2: 3532a 9449258i bk3: 3680a 9445329i bk4: 3492a 9446405i bk5: 3536a 9448297i bk6: 3396a 9450531i bk7: 3436a 9446826i bk8: 3372a 9443528i bk9: 3316a 9445603i bk10: 3492a 9442493i bk11: 3460a 9445096i bk12: 3860a 9444312i bk13: 3760a 9443960i bk14: 4000a 9440406i bk15: 4084a 9436015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9424696 n_act=6755 n_pre=6739 n_req=19765 n_rd=57916 n_write=12051 bw_util=0.01472
n_activity=301672 dram_eff=0.4639
bk0: 3752a 9445473i bk1: 3796a 9444148i bk2: 3524a 9449511i bk3: 3572a 9445868i bk4: 3556a 9448136i bk5: 3544a 9447866i bk6: 3452a 9448796i bk7: 3496a 9449703i bk8: 3420a 9442132i bk9: 3220a 9446489i bk10: 3356a 9448434i bk11: 3432a 9446909i bk12: 3840a 9441201i bk13: 3868a 9441814i bk14: 4008a 9436432i bk15: 4080a 9438632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9423798 n_act=6875 n_pre=6859 n_req=19934 n_rd=58524 n_write=12101 bw_util=0.01486
n_activity=305639 dram_eff=0.4621
bk0: 3892a 9445410i bk1: 3884a 9442698i bk2: 3596a 9450238i bk3: 3600a 9444037i bk4: 3424a 9450646i bk5: 3484a 9446011i bk6: 3580a 9449654i bk7: 3616a 9446335i bk8: 3404a 9446677i bk9: 3352a 9444776i bk10: 3572a 9444473i bk11: 3448a 9448017i bk12: 3856a 9440571i bk13: 3904a 9443899i bk14: 3976a 9441475i bk15: 3936a 9440141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9424206 n_act=6845 n_pre=6829 n_req=19853 n_rd=58096 n_write=12181 bw_util=0.01478
n_activity=303480 dram_eff=0.4631
bk0: 3556a 9448887i bk1: 3748a 9444794i bk2: 3684a 9445685i bk3: 3476a 9448367i bk4: 3592a 9448276i bk5: 3648a 9445651i bk6: 3488a 9451720i bk7: 3428a 9449241i bk8: 3404a 9445862i bk9: 3372a 9448809i bk10: 3420a 9446609i bk11: 3452a 9445858i bk12: 3876a 9439634i bk13: 3896a 9439211i bk14: 4116a 9437759i bk15: 3940a 9442136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9425135 n_act=6588 n_pre=6572 n_req=19903 n_rd=57828 n_write=12034 bw_util=0.0147
n_activity=297090 dram_eff=0.4703
bk0: 3708a 9443558i bk1: 3828a 9442932i bk2: 3608a 9442442i bk3: 3584a 9445830i bk4: 3504a 9453041i bk5: 3420a 9450592i bk6: 3408a 9450434i bk7: 3500a 9449388i bk8: 3356a 9447699i bk9: 3324a 9447765i bk10: 3488a 9447959i bk11: 3348a 9446559i bk12: 3924a 9445759i bk13: 3896a 9440742i bk14: 4016a 9440971i bk15: 3916a 9440766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329968
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9425640 n_act=6700 n_pre=6684 n_req=19543 n_rd=57348 n_write=11785 bw_util=0.01454
n_activity=297021 dram_eff=0.4655
bk0: 3728a 9445530i bk1: 3736a 9447379i bk2: 3488a 9444900i bk3: 3364a 9448734i bk4: 3536a 9447656i bk5: 3584a 9446870i bk6: 3496a 9450721i bk7: 3480a 9449964i bk8: 3212a 9449913i bk9: 3344a 9446322i bk10: 3444a 9449467i bk11: 3252a 9452203i bk12: 3912a 9442556i bk13: 3916a 9440068i bk14: 3952a 9444870i bk15: 3904a 9443355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324449
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9508157 n_nop=9425745 n_act=6601 n_pre=6585 n_req=19543 n_rd=57444 n_write=11782 bw_util=0.01456
n_activity=299027 dram_eff=0.463
bk0: 3720a 9444812i bk1: 3788a 9446972i bk2: 3548a 9445419i bk3: 3580a 9449868i bk4: 3504a 9448499i bk5: 3472a 9446264i bk6: 3420a 9454811i bk7: 3512a 9448825i bk8: 3308a 9447596i bk9: 3384a 9444525i bk10: 3424a 9446000i bk11: 3296a 9447574i bk12: 3760a 9444269i bk13: 3840a 9439664i bk14: 3904a 9441233i bk15: 3984a 9441257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7162, Miss_rate = 0.048, Pending_hits = 1364, Reservation_fails = 5
L2_cache_bank[1]: Access = 150344, Miss = 7319, Miss_rate = 0.049, Pending_hits = 1392, Reservation_fails = 1
L2_cache_bank[2]: Access = 149311, Miss = 7118, Miss_rate = 0.048, Pending_hits = 1341, Reservation_fails = 7
L2_cache_bank[3]: Access = 149772, Miss = 7209, Miss_rate = 0.048, Pending_hits = 1364, Reservation_fails = 7
L2_cache_bank[4]: Access = 149160, Miss = 7107, Miss_rate = 0.048, Pending_hits = 1327, Reservation_fails = 6
L2_cache_bank[5]: Access = 149918, Miss = 7324, Miss_rate = 0.049, Pending_hits = 1345, Reservation_fails = 8
L2_cache_bank[6]: Access = 150839, Miss = 7309, Miss_rate = 0.048, Pending_hits = 1373, Reservation_fails = 6
L2_cache_bank[7]: Access = 149526, Miss = 7150, Miss_rate = 0.048, Pending_hits = 1360, Reservation_fails = 4
L2_cache_bank[8]: Access = 150090, Miss = 7235, Miss_rate = 0.048, Pending_hits = 1405, Reservation_fails = 5
L2_cache_bank[9]: Access = 150338, Miss = 7241, Miss_rate = 0.048, Pending_hits = 1370, Reservation_fails = 2
L2_cache_bank[10]: Access = 150064, Miss = 7227, Miss_rate = 0.048, Pending_hits = 1342, Reservation_fails = 5
L2_cache_bank[11]: Access = 150340, Miss = 7252, Miss_rate = 0.048, Pending_hits = 1385, Reservation_fails = 3
L2_cache_bank[12]: Access = 150051, Miss = 7325, Miss_rate = 0.049, Pending_hits = 1368, Reservation_fails = 5
L2_cache_bank[13]: Access = 151211, Miss = 7306, Miss_rate = 0.048, Pending_hits = 1362, Reservation_fails = 7
L2_cache_bank[14]: Access = 150240, Miss = 7284, Miss_rate = 0.048, Pending_hits = 1334, Reservation_fails = 2
L2_cache_bank[15]: Access = 150024, Miss = 7240, Miss_rate = 0.048, Pending_hits = 1325, Reservation_fails = 5
L2_cache_bank[16]: Access = 179602, Miss = 7253, Miss_rate = 0.040, Pending_hits = 1587, Reservation_fails = 4
L2_cache_bank[17]: Access = 150021, Miss = 7204, Miss_rate = 0.048, Pending_hits = 1331, Reservation_fails = 4
L2_cache_bank[18]: Access = 148630, Miss = 7192, Miss_rate = 0.048, Pending_hits = 1343, Reservation_fails = 10
L2_cache_bank[19]: Access = 148611, Miss = 7145, Miss_rate = 0.048, Pending_hits = 1329, Reservation_fails = 7
L2_cache_bank[20]: Access = 148569, Miss = 7147, Miss_rate = 0.048, Pending_hits = 1356, Reservation_fails = 5
L2_cache_bank[21]: Access = 149553, Miss = 7214, Miss_rate = 0.048, Pending_hits = 1327, Reservation_fails = 4
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158963
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 30030
L2_total_cache_reservation_fails = 112
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2099224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.5042
	minimum = 6
	maximum = 843
Network latency average = 43.9184
	minimum = 6
	maximum = 595
Slowest packet = 6571491
Flit latency average = 52.5734
	minimum = 6
	maximum = 594
Slowest flit = 11323806
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541377
	minimum = 0.0424038 (at node 9)
	maximum = 0.319784 (at node 44)
Accepted packet rate average = 0.0541377
	minimum = 0.0424038 (at node 9)
	maximum = 0.319784 (at node 44)
Injected flit rate average = 0.0812065
	minimum = 0.0610879 (at node 45)
	maximum = 0.332074 (at node 44)
Accepted flit rate average= 0.0812065
	minimum = 0.0508845 (at node 9)
	maximum = 0.627278 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.078 (16 samples)
	minimum = 6 (16 samples)
	maximum = 408.5 (16 samples)
Network latency average = 19.9427 (16 samples)
	minimum = 6 (16 samples)
	maximum = 312.875 (16 samples)
Flit latency average = 21.1375 (16 samples)
	minimum = 6 (16 samples)
	maximum = 312.188 (16 samples)
Fragmentation average = 0.00621026 (16 samples)
	minimum = 0 (16 samples)
	maximum = 108.312 (16 samples)
Injected packet rate average = 0.031161 (16 samples)
	minimum = 0.0253136 (16 samples)
	maximum = 0.107367 (16 samples)
Accepted packet rate average = 0.031161 (16 samples)
	minimum = 0.0253136 (16 samples)
	maximum = 0.107367 (16 samples)
Injected flit rate average = 0.0478747 (16 samples)
	minimum = 0.0327727 (16 samples)
	maximum = 0.130958 (16 samples)
Accepted flit rate average = 0.0478747 (16 samples)
	minimum = 0.0349545 (16 samples)
	maximum = 0.200641 (16 samples)
Injected packet size average = 1.53637 (16 samples)
Accepted packet size average = 1.53637 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 15 sec (5775 sec)
gpgpu_simulation_rate = 16538 (inst/sec)
gpgpu_simulation_rate = 1508 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 808052
gpu_sim_insn = 15785486
gpu_ipc =      19.5352
gpu_tot_sim_cycle = 9748300
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      11.4172
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3194062
gpu_stall_icnt2sh    = 11319728
partiton_reqs_in_parallel = 16500965
partiton_reqs_in_parallel_total    = 110735009
partiton_level_parallism =      20.4207
partiton_level_parallism_total  =      13.0521
partiton_reqs_in_parallel_util = 16500965
partiton_reqs_in_parallel_util_total    = 110735009
gpu_sim_cycle_parition_util = 801517
gpu_tot_sim_cycle_parition_util    = 5118135
partiton_level_parallism_util =      20.5872
partiton_level_parallism_util_total  =      21.4938
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     140.6092 GB/Sec
L2_BW_total  =      43.9867 GB/Sec
gpu_total_sim_rate=14969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6624, 6425, 7157, 6274, 7049, 7569, 6959, 7068, 7068, 6853, 7040, 6848, 7760, 6821, 7720, 6975, 5974, 6161, 6344, 6284, 5810, 6092, 6306, 6273, 6195, 5931, 5610, 6308, 6234, 5653, 6133, 5610, 4601, 5112, 4632, 4669, 5209, 5552, 5028, 5542, 5324, 4948, 4707, 5056, 4885, 5184, 4581, 4512, 5036, 4444, 4542, 4457, 4172, 4346, 4087, 4478, 4012, 5161, 4340, 4599, 4284, 4635, 4641, 4475, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 11719660
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11632273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82501
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12841554	W0_Idle:119172453	W0_Scoreboard:186898946	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2273 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 9747049 
mrq_lat_table:148204 	4137 	5282 	35325 	18734 	15009 	21482 	32074 	34122 	12573 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3400506 	951070 	39087 	20031 	4086 	4871 	13002 	16757 	21431 	18779 	34122 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1131557 	290170 	1332931 	712965 	428557 	442581 	64744 	5051 	3091 	3727 	4776 	13205 	16276 	21552 	18601 	34122 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	824728 	807817 	1450683 	260926 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	171798 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2921 	377 	179 	88 	61 	58 	45 	62 	56 	43 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        36 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        34        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        29        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        26        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.007936  3.195841  3.118068  3.094982  2.806041  2.718182  2.664615  2.714739  2.677966  2.746951  2.931208  2.812403  2.838798  2.969445  2.661954  2.815104 
dram[1]:  2.957768  2.974882  3.154265  2.986231  2.727127  2.676876  2.784411  2.694529  2.701062  2.743307  3.026549  2.947619  2.975385  2.846262  2.870654  2.723320 
dram[2]:  2.930556  3.040258  3.010969  2.951667  2.648204  2.606775  2.733017  2.778650  2.804724  2.791935  2.908638  2.874193  2.896755  2.983122  2.734667  2.782034 
dram[3]:  2.928682  3.162304  3.057491  2.878981  2.732308  2.613703  2.924658  2.715161  2.758887  2.656051  2.908661  3.016556  2.826923  2.958395  2.715969  2.779150 
dram[4]:  3.059211  3.102041  2.947546  3.098305  2.627365  2.685583  2.692190  2.792835  2.675595  2.766773  2.798780  2.912903  2.995608  2.885673  2.755291  2.741445 
dram[5]:  3.021277  2.955385  3.034542  3.044750  2.705882  2.678041  2.578488  2.708207  2.846032  2.697348  2.856000  3.059022  2.841226  2.915714  2.726098  2.796053 
dram[6]:  2.961948  3.107667  3.127586  3.053872  2.605381  2.521368  2.721312  2.598572  2.688791  2.814400  2.786136  2.884927  2.812416  2.909222  2.730380  2.798630 
dram[7]:  3.067454  3.073410  2.993559  2.988014  2.641399  2.687870  2.691843  2.721003  2.720121  2.701062  2.892405  2.918239  2.805085  2.907648  2.780804  2.671717 
dram[8]:  3.119328  3.084577  2.979967  3.130053  2.628319  2.673469  2.696262  2.694529  2.794498  2.862237  2.961722  2.967267  3.315789  2.881020  2.899301  2.800274 
dram[9]:  3.150171  3.080858  2.920608  3.067642  2.620690  2.698795  2.824281  2.776397  2.693972  2.743390  2.881329  2.938127  2.745308  2.878999  2.772606  2.884507 
dram[10]:  2.962323  2.966929  2.988034  3.139535  2.672700  2.722662  2.880000  2.771028  2.666667  2.751975  2.928455  2.951586  2.926087  2.854167  2.784106  2.845206 
average row locality = 327302/115027 = 2.845436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1416      1387      1321      1319      1328      1354      1313      1301      1264      1307      1277      1296      1495      1517      1494      1545 
dram[1]:      1440      1431      1320      1318      1309      1321      1284      1321      1294      1271      1262      1328      1410      1460      1492      1505 
dram[2]:      1429      1403      1281      1339      1335      1341      1314      1334      1277      1280      1287      1306      1427      1508      1481      1520 
dram[3]:      1425      1379      1335      1345      1348      1335      1303      1316      1280      1248      1334      1310      1478      1443      1492      1474 
dram[4]:      1412      1387      1317      1366      1337      1335      1306      1328      1291      1265      1323      1308      1477      1443      1509      1536 
dram[5]:      1404      1426      1328      1335      1340      1342      1322      1335      1298      1256      1292      1305      1460      1476      1510      1532 
dram[6]:      1454      1432      1361      1351      1312      1324      1351      1364      1308      1288      1349      1310      1473      1472      1529      1493 
dram[7]:      1377      1407      1382      1322      1362      1360      1319      1316      1297      1293      1310      1323      1459      1456      1537      1505 
dram[8]:      1400      1409      1348      1346      1341      1302      1300      1331      1280      1283      1332      1293      1485      1470      1506      1489 
dram[9]:      1394      1401      1304      1279      1349      1351      1333      1331      1256      1281      1310      1275      1477      1484      1509      1481 
dram[10]:      1423      1414      1327      1339      1330      1310      1323      1339      1280      1281      1304      1277      1437      1467      1500      1504 
total reads: 241089
bank skew: 1545/1248 = 1.24
chip skew: 22171/21766 = 1.02
number of total write accesses:
dram[0]:       479       457       422       408       437       440       419       412       474       495       470       518       583       621       577       617 
dram[1]:       521       464       418       417       390       427       395       452       486       471       448       529       524       558       572       562 
dram[2]:       470       485       366       432       434       429       416       436       504       451       464       476       537       613       570       586 
dram[3]:       464       433       420       463       428       458       405       457       505       420       513       512       580       548       583       552 
dram[4]:       448       437       425       462       468       416       452       465       507       467       513       498       569       551       574       627 
dram[5]:       442       495       429       434       454       463       452       447       495       473       493       509       580       565       600       593 
dram[6]:       492       473       453       463       431       446       475       455       515       471       540       470       611       547       628       550 
dram[7]:       442       477       477       423       450       457       463       420       501       487       518       533       527       559       607       611 
dram[8]:       456       451       437       435       441       401       431       442       447       483       525       520       846       564       567       558 
dram[9]:       452       466       425       399       475       441       435       457       487       483       511       482       571       586       576       567 
dram[10]:       464       470       421       416       442       408       405       440       488       461       497       491       582       588       602       573 
total reads: 86213
bank skew: 846/366 = 2.31
chip skew: 8020/7634 = 1.05
average mf latency per bank:
dram[0]:      31305     31580     32871     31905     33589     34664     36574     37425     33643     33052     32600     30394     27629     27270     26817     26759
dram[1]:      29911     31401     32553     32976     35514     35045     36919     34961     34072     33352     32719     30150     28840     28082     27459     27264
dram[2]:      30403     31565     33135     32504     35330     34718     36141     36110     33340     34143     32118     32090     28190     26937     27360     27206
dram[3]:      31068     32186     33046     31263     34052     33290     35944     36294     31635     34599     30726     31005     27691     28521     26683     27627
dram[4]:      31920     32254     32520     31330     34350     34033     34981     34700     33437     33812     30843     31329     27682     28402     27687     26352
dram[5]:      31692     30653     32311     31676     33114     32906     35796     34351     33169     32167     30889     30970     26641     27668     27016     27528
dram[6]:      30488     30683     32097     31503     34034     33654     34725     36526     32374     32619     29947     32026     26773     28275     26509     27343
dram[7]:      31751     31103     30882     32853     33104     33145     34688     35295     32747     32209     31070     30484     27764     27555     26636     27161
dram[8]:      31835     31704     31703     32533     35264     36056     35896     37217     34678     33403     30672     30686     27701     28107     27120     27644
dram[9]:      32892     31807     31923     34256     33472     32712     35327     35896     33450     33420     31209     30823     26860     27327     27380     26774
dram[10]:      30954     30842     32579     33183     34202     35631     37262     35847     32480     35114     31395     31167     26880     26463     27071     27428
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    257671    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    257376    261781    261790    257449    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    257482    261724    257338    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    257510    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    257352    257464    257465    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    257463    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    257700    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10880776 n_act=10439 n_pre=10423 n_req=29763 n_rd=87736 n_write=19216 bw_util=0.01943
n_activity=444541 dram_eff=0.4812
bk0: 5664a 10905671i bk1: 5548a 10907574i bk2: 5284a 10911011i bk3: 5276a 10907977i bk4: 5312a 10910753i bk5: 5416a 10911421i bk6: 5252a 10913227i bk7: 5204a 10919432i bk8: 5056a 10910696i bk9: 5228a 10908561i bk10: 5108a 10911754i bk11: 5184a 10906867i bk12: 5980a 10904753i bk13: 6068a 10896705i bk14: 5976a 10901000i bk15: 6180a 10897300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10882119 n_act=10295 n_pre=10279 n_req=29400 n_rd=87064 n_write=18833 bw_util=0.01924
n_activity=435933 dram_eff=0.4858
bk0: 5760a 10907152i bk1: 5724a 10904546i bk2: 5280a 10916487i bk3: 5272a 10911785i bk4: 5236a 10917039i bk5: 5284a 10911484i bk6: 5136a 10914951i bk7: 5284a 10908245i bk8: 5176a 10908995i bk9: 5084a 10907672i bk10: 5048a 10909999i bk11: 5312a 10903985i bk12: 5640a 10906734i bk13: 5840a 10903154i bk14: 5968a 10901984i bk15: 6020a 10899664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.467071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10881508 n_act=10406 n_pre=10390 n_req=29531 n_rd=87448 n_write=18838 bw_util=0.01931
n_activity=442564 dram_eff=0.4803
bk0: 5716a 10907744i bk1: 5612a 10906259i bk2: 5124a 10917427i bk3: 5356a 10916394i bk4: 5340a 10915336i bk5: 5364a 10908104i bk6: 5256a 10909580i bk7: 5336a 10910007i bk8: 5108a 10903772i bk9: 5120a 10911843i bk10: 5148a 10907512i bk11: 5224a 10906806i bk12: 5708a 10905701i bk13: 6032a 10900944i bk14: 5924a 10898370i bk15: 6080a 10902131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10881445 n_act=10401 n_pre=10385 n_req=29586 n_rd=87380 n_write=18979 bw_util=0.01932
n_activity=440558 dram_eff=0.4828
bk0: 5700a 10908441i bk1: 5516a 10912353i bk2: 5340a 10908710i bk3: 5380a 10905694i bk4: 5392a 10914029i bk5: 5340a 10912333i bk6: 5212a 10919453i bk7: 5264a 10912488i bk8: 5120a 10908028i bk9: 4992a 10914636i bk10: 5336a 10908124i bk11: 5240a 10908529i bk12: 5912a 10903545i bk13: 5772a 10906100i bk14: 5968a 10899191i bk15: 5896a 10900315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10880490 n_act=10504 n_pre=10488 n_req=29819 n_rd=87760 n_write=19348 bw_util=0.01946
n_activity=444589 dram_eff=0.4818
bk0: 5648a 10906798i bk1: 5548a 10908523i bk2: 5268a 10912519i bk3: 5464a 10912367i bk4: 5348a 10908988i bk5: 5340a 10912555i bk6: 5224a 10910890i bk7: 5312a 10906591i bk8: 5164a 10904171i bk9: 5060a 10907606i bk10: 5292a 10902015i bk11: 5232a 10906814i bk12: 5908a 10903460i bk13: 5772a 10902290i bk14: 6036a 10899093i bk15: 6144a 10893399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.474227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10880192 n_act=10545 n_pre=10529 n_req=29885 n_rd=87844 n_write=19480 bw_util=0.0195
n_activity=444930 dram_eff=0.4824
bk0: 5616a 10908986i bk1: 5704a 10904504i bk2: 5312a 10911740i bk3: 5340a 10910799i bk4: 5360a 10911681i bk5: 5368a 10911681i bk6: 5288a 10909985i bk7: 5340a 10912222i bk8: 5192a 10906687i bk9: 5024a 10908523i bk10: 5168a 10909728i bk11: 5220a 10908602i bk12: 5840a 10902186i bk13: 5904a 10900939i bk14: 6040a 10896056i bk15: 6128a 10894945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10878754 n_act=10739 n_pre=10723 n_req=30191 n_rd=88684 n_write=19690 bw_util=0.01969
n_activity=451714 dram_eff=0.4798
bk0: 5816a 10908148i bk1: 5728a 10906325i bk2: 5444a 10915668i bk3: 5404a 10906611i bk4: 5248a 10912414i bk5: 5296a 10907533i bk6: 5404a 10912061i bk7: 5456a 10907919i bk8: 5232a 10911764i bk9: 5152a 10907849i bk10: 5396a 10903808i bk11: 5240a 10908704i bk12: 5892a 10897946i bk13: 5888a 10904351i bk14: 6116a 10899710i bk15: 5972a 10899761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.467552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10879718 n_act=10625 n_pre=10609 n_req=29977 n_rd=88100 n_write=19538 bw_util=0.01956
n_activity=447820 dram_eff=0.4807
bk0: 5508a 10912651i bk1: 5628a 10908267i bk2: 5528a 10908435i bk3: 5288a 10911640i bk4: 5448a 10912708i bk5: 5440a 10909529i bk6: 5276a 10914295i bk7: 5264a 10909070i bk8: 5188a 10906353i bk9: 5172a 10910672i bk10: 5240a 10905914i bk11: 5292a 10909305i bk12: 5836a 10901689i bk13: 5824a 10899857i bk14: 6148a 10897345i bk15: 6020a 10897899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10881074 n_act=10309 n_pre=10293 n_req=29919 n_rd=87660 n_write=19254 bw_util=0.01942
n_activity=439792 dram_eff=0.4862
bk0: 5600a 10908062i bk1: 5636a 10907710i bk2: 5392a 10908542i bk3: 5384a 10907731i bk4: 5364a 10914688i bk5: 5208a 10914642i bk6: 5200a 10914041i bk7: 5324a 10909582i bk8: 5120a 10912368i bk9: 5132a 10909484i bk10: 5328a 10906924i bk11: 5172a 10906397i bk12: 5940a 10905478i bk13: 5880a 10901048i bk14: 6024a 10900790i bk15: 5956a 10898609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.470428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10881419 n_act=10408 n_pre=10392 n_req=29628 n_rd=87260 n_write=19111 bw_util=0.01933
n_activity=440352 dram_eff=0.4831
bk0: 5576a 10911264i bk1: 5604a 10910549i bk2: 5216a 10909766i bk3: 5116a 10912912i bk4: 5396a 10906908i bk5: 5404a 10909521i bk6: 5332a 10915352i bk7: 5324a 10912863i bk8: 5024a 10910798i bk9: 5124a 10909328i bk10: 5240a 10905951i bk11: 5100a 10911379i bk12: 5908a 10902386i bk13: 5936a 10900015i bk14: 6036a 10903615i bk15: 5924a 10903357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462242
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11008590 n_nop=10881459 n_act=10357 n_pre=10341 n_req=29603 n_rd=87420 n_write=19013 bw_util=0.01934
n_activity=442982 dram_eff=0.4805
bk0: 5692a 10909264i bk1: 5656a 10910008i bk2: 5308a 10909715i bk3: 5356a 10914396i bk4: 5320a 10911884i bk5: 5240a 10908600i bk6: 5292a 10918368i bk7: 5356a 10911023i bk8: 5120a 10908952i bk9: 5124a 10907336i bk10: 5216a 10908643i bk11: 5108a 10905876i bk12: 5748a 10905058i bk13: 5868a 10897184i bk14: 6000a 10901415i bk15: 6016a 10902520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10908, Miss_rate = 0.054, Pending_hits = 1687, Reservation_fails = 8
L2_cache_bank[1]: Access = 204825, Miss = 11026, Miss_rate = 0.054, Pending_hits = 1693, Reservation_fails = 3
L2_cache_bank[2]: Access = 203921, Miss = 10811, Miss_rate = 0.053, Pending_hits = 1658, Reservation_fails = 7
L2_cache_bank[3]: Access = 204543, Miss = 10955, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 8
L2_cache_bank[4]: Access = 203926, Miss = 10831, Miss_rate = 0.053, Pending_hits = 1634, Reservation_fails = 7
L2_cache_bank[5]: Access = 205028, Miss = 11031, Miss_rate = 0.054, Pending_hits = 1656, Reservation_fails = 8
L2_cache_bank[6]: Access = 205141, Miss = 10995, Miss_rate = 0.054, Pending_hits = 1655, Reservation_fails = 7
L2_cache_bank[7]: Access = 204015, Miss = 10850, Miss_rate = 0.053, Pending_hits = 1653, Reservation_fails = 5
L2_cache_bank[8]: Access = 204756, Miss = 10972, Miss_rate = 0.054, Pending_hits = 1716, Reservation_fails = 6
L2_cache_bank[9]: Access = 204618, Miss = 10968, Miss_rate = 0.054, Pending_hits = 1659, Reservation_fails = 2
L2_cache_bank[10]: Access = 204736, Miss = 10954, Miss_rate = 0.054, Pending_hits = 1654, Reservation_fails = 8
L2_cache_bank[11]: Access = 204819, Miss = 11007, Miss_rate = 0.054, Pending_hits = 1689, Reservation_fails = 5
L2_cache_bank[12]: Access = 204923, Miss = 11137, Miss_rate = 0.054, Pending_hits = 1700, Reservation_fails = 7
L2_cache_bank[13]: Access = 205297, Miss = 11034, Miss_rate = 0.054, Pending_hits = 1648, Reservation_fails = 7
L2_cache_bank[14]: Access = 204654, Miss = 11043, Miss_rate = 0.054, Pending_hits = 1652, Reservation_fails = 2
L2_cache_bank[15]: Access = 205078, Miss = 10982, Miss_rate = 0.054, Pending_hits = 1614, Reservation_fails = 6
L2_cache_bank[16]: Access = 233916, Miss = 10992, Miss_rate = 0.047, Pending_hits = 1888, Reservation_fails = 5
L2_cache_bank[17]: Access = 204248, Miss = 10923, Miss_rate = 0.053, Pending_hits = 1634, Reservation_fails = 5
L2_cache_bank[18]: Access = 203028, Miss = 10932, Miss_rate = 0.054, Pending_hits = 1642, Reservation_fails = 11
L2_cache_bank[19]: Access = 202820, Miss = 10883, Miss_rate = 0.054, Pending_hits = 1646, Reservation_fails = 9
L2_cache_bank[20]: Access = 202456, Miss = 10924, Miss_rate = 0.054, Pending_hits = 1672, Reservation_fails = 5
L2_cache_bank[21]: Access = 203679, Miss = 10931, Miss_rate = 0.054, Pending_hits = 1617, Reservation_fails = 5
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241089
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 36757
L2_total_cache_reservation_fails = 136
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3146758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1099276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.5017
	minimum = 6
	maximum = 2114
Network latency average = 38.0228
	minimum = 6
	maximum = 1611
Slowest packet = 6660158
Flit latency average = 30.4515
	minimum = 6
	maximum = 1611
Slowest flit = 14963378
Fragmentation average = 0.0195871
	minimum = 0
	maximum = 945
Injected packet rate average = 0.0296694
	minimum = 0.0255343 (at node 0)
	maximum = 0.0341006 (at node 33)
Accepted packet rate average = 0.0296694
	minimum = 0.0255343 (at node 0)
	maximum = 0.0341006 (at node 33)
Injected flit rate average = 0.0518037
	minimum = 0.0270589 (at node 0)
	maximum = 0.0829694 (at node 33)
Accepted flit rate average= 0.0518037
	minimum = 0.0352762 (at node 48)
	maximum = 0.068474 (at node 24)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1617 (17 samples)
	minimum = 6 (17 samples)
	maximum = 508.824 (17 samples)
Network latency average = 21.0062 (17 samples)
	minimum = 6 (17 samples)
	maximum = 389.235 (17 samples)
Flit latency average = 21.6854 (17 samples)
	minimum = 6 (17 samples)
	maximum = 388.588 (17 samples)
Fragmentation average = 0.00699714 (17 samples)
	minimum = 0 (17 samples)
	maximum = 157.529 (17 samples)
Injected packet rate average = 0.0310732 (17 samples)
	minimum = 0.0253265 (17 samples)
	maximum = 0.103057 (17 samples)
Accepted packet rate average = 0.0310732 (17 samples)
	minimum = 0.0253265 (17 samples)
	maximum = 0.103057 (17 samples)
Injected flit rate average = 0.0481059 (17 samples)
	minimum = 0.0324366 (17 samples)
	maximum = 0.128135 (17 samples)
Accepted flit rate average = 0.0481059 (17 samples)
	minimum = 0.0349734 (17 samples)
	maximum = 0.192866 (17 samples)
Injected packet size average = 1.54814 (17 samples)
Accepted packet size average = 1.54814 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 55 sec (7435 sec)
gpgpu_simulation_rate = 14969 (inst/sec)
gpgpu_simulation_rate = 1311 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10280
gpu_sim_insn = 4532584
gpu_ipc =     440.9128
gpu_tot_sim_cycle = 9980730
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      11.6054
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3194202
gpu_stall_icnt2sh    = 11319915
partiton_reqs_in_parallel = 226020
partiton_reqs_in_parallel_total    = 127235974
partiton_level_parallism =      21.9864
partiton_level_parallism_total  =      12.7708
partiton_reqs_in_parallel_util = 226020
partiton_reqs_in_parallel_util_total    = 127235974
gpu_sim_cycle_parition_util = 10280
gpu_tot_sim_cycle_parition_util    = 5919652
partiton_level_parallism_util =      21.9864
partiton_level_parallism_util_total  =      21.4947
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.8401 GB/Sec
L2_BW_total  =      43.2423 GB/Sec
gpu_total_sim_rate=15477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6759, 6590, 7307, 6409, 7199, 7719, 7124, 7218, 7248, 6988, 7190, 6998, 7910, 7001, 7885, 7110, 6103, 6260, 6488, 6398, 5954, 6221, 6435, 6387, 6324, 6060, 5724, 6407, 6378, 5767, 6247, 5724, 4715, 5241, 4761, 4798, 5353, 5696, 5142, 5656, 5453, 5077, 4836, 5170, 5029, 5313, 4725, 4641, 5120, 4558, 4671, 4601, 4316, 4475, 4201, 4607, 4141, 5260, 4469, 4728, 4398, 4779, 4770, 4619, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11902980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11815554
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82540
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13148572	W0_Idle:119217928	W0_Scoreboard:186947746	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2260 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 9980729 
mrq_lat_table:151549 	4231 	5500 	35976 	19060 	15181 	21655 	32129 	34122 	12573 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3424991 	956056 	39099 	20031 	4086 	4871 	13002 	16757 	21431 	18779 	34122 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1135573 	291187 	1334206 	719109 	443026 	445036 	64851 	5051 	3091 	3727 	4776 	13205 	16276 	21552 	18601 	34122 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	832131 	808579 	1450689 	260926 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	193110 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2941 	378 	179 	88 	61 	58 	45 	62 	56 	43 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        38 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        34        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        37        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        26        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.045598  3.254325  3.158082  3.142857  2.803174  2.712991  2.662058  2.709321  2.706605  2.778116  2.988294  2.860681  2.884354  3.015235  2.695262  2.843669 
dram[1]:  3.001499  3.028169  3.196751  3.029060  2.721600  2.670732  2.783113  2.694992  2.730711  2.762871  3.091711  3.003165  3.026114  2.895921  2.914127  2.767411 
dram[2]:  2.983051  3.091346  3.060109  2.993366  2.644776  2.597365  2.723705  2.778650  2.823713  2.820225  2.952145  2.935691  2.934114  3.019635  2.769231  2.832675 
dram[3]:  2.973765  3.211806  3.107639  2.922345  2.726994  2.613703  2.923077  2.715596  2.790447  2.681962  2.959311  3.071074  2.870219  3.008889  2.762402  2.827633 
dram[4]:  3.114943  3.153976  3.003373  3.145270  2.628821  2.680428  2.693721  2.795950  2.706231  2.790476  2.846737  2.961415  3.046715  2.930935  2.790026  2.787342 
dram[5]:  3.081566  3.012289  3.075732  3.083904  2.708899  2.675555  2.573913  2.701967  2.866352  2.730232  2.915335  3.095000  2.889043  2.946176  2.763496  2.850394 
dram[6]:  3.018237  3.169381  3.171821  3.080133  2.606876  2.522792  2.724292  2.594594  2.720999  2.842357  2.835294  2.934084  2.853297  2.961207  2.774968  2.851093 
dram[7]:  3.124579  3.121753  3.023962  3.039316  2.640466  2.687870  2.690799  2.722570  2.754148  2.723308  2.940157  2.971787  2.854930  2.945559  2.823834  2.712846 
dram[8]:  3.163333  3.140496  3.009950  3.178947  2.629793  2.669796  2.695179  2.694529  2.827419  2.893548  3.006339  3.014658  3.491501  2.923836  2.953911  2.847203 
dram[9]:  3.216354  3.133443  2.964587  3.099458  2.621234  2.697744  2.818471  2.768161  2.728814  2.775889  2.925984  2.993366  2.776596  2.920000  2.805556  2.928571 
dram[10]:  3.009404  3.020440  3.032313  3.187500  2.672700  2.719937  2.877076  2.768274  2.702703  2.788976  2.983766  3.001658  2.959712  2.900277  2.822134  2.889344 
average row locality = 332336/115457 = 2.878440
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1431      1403      1335      1332      1328      1355      1314      1302      1275      1320      1292      1312      1511      1532      1508      1562 
dram[1]:      1456      1447      1334      1332      1310      1323      1285      1324      1304      1283      1281      1344      1426      1479      1510      1521 
dram[2]:      1444      1419      1294      1353      1337      1343      1317      1334      1289      1291      1305      1324      1444      1523      1499      1539 
dram[3]:      1441      1395      1348      1359      1349      1335      1305      1319      1290      1261      1352      1326      1499      1461      1512      1493 
dram[4]:      1428      1403      1331      1379      1338      1336      1307      1330      1302      1276      1341      1324      1493      1462      1526      1552 
dram[5]:      1420      1442      1341      1348      1342      1343      1323      1337      1309      1267      1307      1323      1479      1493      1528      1552 
dram[6]:      1469      1448      1373      1364      1313      1324      1353      1367      1320      1299      1366      1328      1489      1491      1545      1511 
dram[7]:      1393      1423      1395      1335      1364      1360      1320      1317      1309      1305      1326      1339      1478      1472      1553      1522 
dram[8]:      1416      1425      1361      1359      1341      1304      1302      1331      1290      1295      1349      1310      1503      1486      1522      1506 
dram[9]:      1410      1417      1317      1292      1352      1353      1334      1332      1268      1294      1326      1295      1495      1502      1526      1498 
dram[10]:      1439      1430      1340      1352      1330      1310      1326      1340      1293      1293      1320      1294      1453      1485      1518      1521 
total reads: 243179
bank skew: 1562/1261 = 1.24
chip skew: 22360/21959 = 1.02
number of total write accesses:
dram[0]:       506       478       443       428       438       441       419       413       487       508       495       536       609       645       597       639 
dram[1]:       546       488       437       440       391       429       396       452       501       488       472       554       544       580       594       585 
dram[2]:       492       510       386       452       435       431       418       436       521       466       484       502       560       630       589       611 
dram[3]:       486       455       442       485       429       458       405       457       521       434       539       532       602       570       604       574 
dram[4]:       469       461       450       483       468       417       452       465       522       482       535       518       594       575       600       650 
dram[5]:       469       519       446       453       454       463       453       449       514       494       518       534       604       587       622       620 
dram[6]:       517       498       473       481       431       447       475       457       533       486       562       497       631       570       650       576 
dram[7]:       463       500       498       443       450       457       464       420       517       506       541       557       549       584       627       632 
dram[8]:       482       475       454       453       442       402       431       442       463       499       548       541       962       587       593       581 
dram[9]:       478       485       441       422       475       441       436       459       503       502       532       510       593       615       595       593 
dram[10]:       481       491       443       433       442       409       406       440       507       478       518       516       604       609       624       594 
total reads: 89157
bank skew: 962/386 = 2.49
chip skew: 8355/7897 = 1.06
average mf latency per bank:
dram[0]:      30635     30969     32233     31318     33584     34640     36568     37397     33206     32601     31891     29854     27097     26795     26397     26299
dram[1]:      29309     30762     31957     32298     35486     34978     36891     34917     33621     32826     31937     29519     28327     27538     26952     26772
dram[2]:      29831     30903     32494     31901     35284     34653     36052     36126     32825     33657     31456     31337     27643     26550     26888     26663
dram[3]:      30465     31535     32410     30663     34027     33302     35917     36248     31200     34068     30031     30422     27140     27975     26180     27092
dram[4]:      31308     31570     31817     30767     34344     34007     34977     34676     32979     33331     30205     30736     27154     27817     27143     25900
dram[5]:      30981     30037     31780     31123     33091     32901     35770     34289     32642     31603     30235     30273     26106     27163     26528     26946
dram[6]:      29884     30046     31551     30983     34029     33649     34702     36441     31869     32163     29362     31257     26333     27716     26064     26782
dram[7]:      31129     30484     30337     32253     33082     33158     34665     35291     32265     31679     30442     29861     27219     27022     26211     26697
dram[8]:      31143     31049     31189     31988     35260     36009     35874     37235     34188     32904     30050     30080     26697     27596     26599     27131
dram[9]:      32170     31232     31407     33548     33430     32690     35304     35852     32943     32847     30609     30025     26361     26736     26929     26238
dram[10]:      30432     30258     31951     32636     34215     35625     37193     35844     31925     34561     30783     30465     26400     25985     26579     26949
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    257671    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    257376    261781    261790    257449    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    257482    261724    257338    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    257510    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    257352    257464    257465    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    257463    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    257700    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10898764 n_act=10479 n_pre=10463 n_req=30194 n_rd=88448 n_write=19523 bw_util=0.01958
n_activity=450414 dram_eff=0.4794
bk0: 5724a 10924222i bk1: 5612a 10926253i bk2: 5340a 10929676i bk3: 5328a 10926656i bk4: 5312a 10929784i bk5: 5420a 10930440i bk6: 5256a 10932278i bk7: 5208a 10938452i bk8: 5100a 10929373i bk9: 5280a 10927240i bk10: 5168a 10930345i bk11: 5248a 10925449i bk12: 6044a 10923370i bk13: 6128a 10915308i bk14: 6032a 10919690i bk15: 6248a 10915908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10900037 n_act=10335 n_pre=10319 n_req=29856 n_rd=87836 n_write=19150 bw_util=0.0194
n_activity=441809 dram_eff=0.4843
bk0: 5824a 10925755i bk1: 5788a 10923163i bk2: 5336a 10935129i bk3: 5328a 10930327i bk4: 5240a 10936061i bk5: 5292a 10930447i bk6: 5140a 10933999i bk7: 5296a 10927279i bk8: 5216a 10927676i bk9: 5132a 10926226i bk10: 5124a 10928595i bk11: 5376a 10922485i bk12: 5704a 10925413i bk13: 5916a 10921778i bk14: 6040a 10920585i bk15: 6084a 10918293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10899418 n_act=10453 n_pre=10437 n_req=29978 n_rd=88220 n_write=19149 bw_util=0.01947
n_activity=448435 dram_eff=0.4789
bk0: 5776a 10926388i bk1: 5676a 10924856i bk2: 5176a 10936094i bk3: 5412a 10934950i bk4: 5348a 10934353i bk5: 5372a 10927044i bk6: 5268a 10928508i bk7: 5336a 10929093i bk8: 5156a 10922310i bk9: 5164a 10930467i bk10: 5220a 10926068i bk11: 5296a 10925321i bk12: 5776a 10924234i bk13: 6092a 10919578i bk14: 5996a 10916968i bk15: 6156a 10920730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10899378 n_act=10437 n_pre=10421 n_req=30038 n_rd=88180 n_write=19261 bw_util=0.01949
n_activity=446347 dram_eff=0.4814
bk0: 5764a 10927033i bk1: 5580a 10930974i bk2: 5392a 10927331i bk3: 5436a 10924266i bk4: 5396a 10933023i bk5: 5340a 10931408i bk6: 5220a 10938499i bk7: 5276a 10931529i bk8: 5160a 10926686i bk9: 5044a 10933255i bk10: 5408a 10926639i bk11: 5304a 10927105i bk12: 5996a 10922063i bk13: 5844a 10924713i bk14: 6048a 10917838i bk15: 5972a 10918890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.464607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10898456 n_act=10538 n_pre=10522 n_req=30269 n_rd=88512 n_write=19649 bw_util=0.01962
n_activity=450414 dram_eff=0.4803
bk0: 5712a 10925387i bk1: 5612a 10927130i bk2: 5324a 10931180i bk3: 5516a 10931016i bk4: 5352a 10928061i bk5: 5344a 10931570i bk6: 5228a 10929967i bk7: 5320a 10925668i bk8: 5208a 10922840i bk9: 5104a 10926229i bk10: 5364a 10920657i bk11: 5296a 10925457i bk12: 5972a 10922088i bk13: 5848a 10920840i bk14: 6104a 10917493i bk15: 6208a 10912025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10898078 n_act=10592 n_pre=10576 n_req=30353 n_rd=88616 n_write=19815 bw_util=0.01967
n_activity=451201 dram_eff=0.4806
bk0: 5680a 10927607i bk1: 5768a 10923136i bk2: 5364a 10930458i bk3: 5392a 10929492i bk4: 5368a 10930751i bk5: 5372a 10930736i bk6: 5292a 10929019i bk7: 5348a 10931205i bk8: 5236a 10925189i bk9: 5068a 10927077i bk10: 5228a 10928286i bk11: 5292a 10927035i bk12: 5916a 10920725i bk13: 5972a 10919481i bk14: 6112a 10914623i bk15: 6208a 10913505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10896724 n_act=10771 n_pre=10755 n_req=30644 n_rd=89440 n_write=19987 bw_util=0.01985
n_activity=457460 dram_eff=0.4784
bk0: 5876a 10926805i bk1: 5792a 10924959i bk2: 5492a 10934371i bk3: 5456a 10925266i bk4: 5252a 10931484i bk5: 5296a 10926612i bk6: 5412a 10931136i bk7: 5468a 10926887i bk8: 5280a 10930390i bk9: 5196a 10926516i bk10: 5464a 10922350i bk11: 5312a 10927090i bk12: 5956a 10916559i bk13: 5964a 10922903i bk14: 6180a 10918368i bk15: 6044a 10918311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.467488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10897699 n_act=10660 n_pre=10644 n_req=30419 n_rd=88844 n_write=19830 bw_util=0.01971
n_activity=453740 dram_eff=0.479
bk0: 5572a 10931359i bk1: 5692a 10926835i bk2: 5580a 10927092i bk3: 5340a 10930383i bk4: 5456a 10931748i bk5: 5440a 10928612i bk6: 5280a 10933332i bk7: 5268a 10928154i bk8: 5236a 10924999i bk9: 5220a 10929127i bk10: 5304a 10924558i bk11: 5356a 10927950i bk12: 5912a 10920266i bk13: 5888a 10918405i bk14: 6212a 10916079i bk15: 6088a 10916542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10898959 n_act=10345 n_pre=10329 n_req=30455 n_rd=88400 n_write=19644 bw_util=0.0196
n_activity=446139 dram_eff=0.4844
bk0: 5664a 10926641i bk1: 5700a 10926334i bk2: 5444a 10927273i bk3: 5436a 10926510i bk4: 5364a 10933740i bk5: 5216a 10933655i bk6: 5208a 10933092i bk7: 5324a 10928673i bk8: 5160a 10930862i bk9: 5180a 10927939i bk10: 5396a 10925545i bk11: 5240a 10925031i bk12: 6012a 10923898i bk13: 5944a 10919673i bk14: 6088a 10919470i bk15: 6024a 10917194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.470555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10899298 n_act=10458 n_pre=10442 n_req=30091 n_rd=88044 n_write=19435 bw_util=0.01949
n_activity=446550 dram_eff=0.4814
bk0: 5640a 10929832i bk1: 5668a 10929223i bk2: 5268a 10928542i bk3: 5168a 10931474i bk4: 5408a 10925944i bk5: 5412a 10928557i bk6: 5336a 10934381i bk7: 5328a 10931829i bk8: 5072a 10929411i bk9: 5176a 10927869i bk10: 5304a 10924597i bk11: 5180a 10929858i bk12: 5980a 10920928i bk13: 6008a 10918372i bk14: 6104a 10922214i bk15: 5992a 10921841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11027677 n_nop=10899447 n_act=10390 n_pre=10374 n_req=30039 n_rd=88176 n_write=19290 bw_util=0.01949
n_activity=448477 dram_eff=0.4792
bk0: 5756a 10927945i bk1: 5720a 10928639i bk2: 5360a 10928361i bk3: 5408a 10933113i bk4: 5320a 10930969i bk5: 5240a 10927656i bk6: 5304a 10937376i bk7: 5360a 10930070i bk8: 5172a 10927532i bk9: 5172a 10925961i bk10: 5280a 10927286i bk11: 5176a 10924427i bk12: 5812a 10923457i bk13: 5940a 10915730i bk14: 6072a 10920048i bk15: 6084a 10921081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10994, Miss_rate = 0.054, Pending_hits = 1727, Reservation_fails = 10
L2_cache_bank[1]: Access = 205937, Miss = 11118, Miss_rate = 0.054, Pending_hits = 1733, Reservation_fails = 4
L2_cache_bank[2]: Access = 205029, Miss = 10906, Miss_rate = 0.053, Pending_hits = 1701, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11053, Miss_rate = 0.054, Pending_hits = 1740, Reservation_fails = 8
L2_cache_bank[4]: Access = 205010, Miss = 10929, Miss_rate = 0.053, Pending_hits = 1676, Reservation_fails = 7
L2_cache_bank[5]: Access = 206107, Miss = 11126, Miss_rate = 0.054, Pending_hits = 1703, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1708, Reservation_fails = 8
L2_cache_bank[7]: Access = 205089, Miss = 10949, Miss_rate = 0.053, Pending_hits = 1696, Reservation_fails = 5
L2_cache_bank[8]: Access = 205876, Miss = 11066, Miss_rate = 0.054, Pending_hits = 1762, Reservation_fails = 6
L2_cache_bank[9]: Access = 205691, Miss = 11062, Miss_rate = 0.054, Pending_hits = 1704, Reservation_fails = 3
L2_cache_bank[10]: Access = 205863, Miss = 11049, Miss_rate = 0.054, Pending_hits = 1705, Reservation_fails = 9
L2_cache_bank[11]: Access = 205901, Miss = 11105, Miss_rate = 0.054, Pending_hits = 1744, Reservation_fails = 7
L2_cache_bank[12]: Access = 206031, Miss = 11228, Miss_rate = 0.054, Pending_hits = 1748, Reservation_fails = 7
L2_cache_bank[13]: Access = 206398, Miss = 11132, Miss_rate = 0.054, Pending_hits = 1701, Reservation_fails = 7
L2_cache_bank[14]: Access = 205748, Miss = 11138, Miss_rate = 0.054, Pending_hits = 1694, Reservation_fails = 2
L2_cache_bank[15]: Access = 206195, Miss = 11073, Miss_rate = 0.054, Pending_hits = 1657, Reservation_fails = 8
L2_cache_bank[16]: Access = 240327, Miss = 11084, Miss_rate = 0.046, Pending_hits = 2021, Reservation_fails = 6
L2_cache_bank[17]: Access = 205364, Miss = 11016, Miss_rate = 0.054, Pending_hits = 1674, Reservation_fails = 6
L2_cache_bank[18]: Access = 204106, Miss = 11028, Miss_rate = 0.054, Pending_hits = 1680, Reservation_fails = 11
L2_cache_bank[19]: Access = 203935, Miss = 10983, Miss_rate = 0.054, Pending_hits = 1706, Reservation_fails = 10
L2_cache_bank[20]: Access = 203542, Miss = 11019, Miss_rate = 0.054, Pending_hits = 1709, Reservation_fails = 7
L2_cache_bank[21]: Access = 204790, Miss = 11025, Miss_rate = 0.054, Pending_hits = 1655, Reservation_fails = 5
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243179
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 37844
L2_total_cache_reservation_fails = 153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3154533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.4552
	minimum = 6
	maximum = 840
Network latency average = 40.2294
	minimum = 6
	maximum = 590
Slowest packet = 9050717
Flit latency average = 46.8216
	minimum = 6
	maximum = 589
Slowest flit = 15631524
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0573627
	minimum = 0.0459166 (at node 6)
	maximum = 0.311834 (at node 44)
Accepted packet rate average = 0.0573627
	minimum = 0.0459166 (at node 6)
	maximum = 0.311834 (at node 44)
Injected flit rate average = 0.0860441
	minimum = 0.0702855 (at node 37)
	maximum = 0.32988 (at node 44)
Accepted flit rate average= 0.0860441
	minimum = 0.0583686 (at node 6)
	maximum = 0.605623 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3447 (18 samples)
	minimum = 6 (18 samples)
	maximum = 527.222 (18 samples)
Network latency average = 22.0742 (18 samples)
	minimum = 6 (18 samples)
	maximum = 400.389 (18 samples)
Flit latency average = 23.0818 (18 samples)
	minimum = 6 (18 samples)
	maximum = 399.722 (18 samples)
Fragmentation average = 0.00660841 (18 samples)
	minimum = 0 (18 samples)
	maximum = 148.778 (18 samples)
Injected packet rate average = 0.0325338 (18 samples)
	minimum = 0.0264704 (18 samples)
	maximum = 0.114656 (18 samples)
Accepted packet rate average = 0.0325338 (18 samples)
	minimum = 0.0264704 (18 samples)
	maximum = 0.114656 (18 samples)
Injected flit rate average = 0.0502135 (18 samples)
	minimum = 0.0345393 (18 samples)
	maximum = 0.139343 (18 samples)
Accepted flit rate average = 0.0502135 (18 samples)
	minimum = 0.0362732 (18 samples)
	maximum = 0.215797 (18 samples)
Injected packet size average = 1.54343 (18 samples)
Accepted packet size average = 1.54343 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 44 sec (7484 sec)
gpgpu_simulation_rate = 15477 (inst/sec)
gpgpu_simulation_rate = 1333 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 862837
gpu_sim_insn = 5569050
gpu_ipc =       6.4543
gpu_tot_sim_cycle = 11070789
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.9658
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3195544
gpu_stall_icnt2sh    = 11322752
partiton_reqs_in_parallel = 18981072
partiton_reqs_in_parallel_total    = 127461994
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      13.2279
partiton_reqs_in_parallel_util = 18981072
partiton_reqs_in_parallel_util_total    = 127461994
gpu_sim_cycle_parition_util = 862837
gpu_tot_sim_cycle_parition_util    = 5929932
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.5587
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      10.5389 GB/Sec
L2_BW_total  =      39.8059 GB/Sec
gpu_total_sim_rate=14428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7227, 7012, 7915, 7016, 7852, 8226, 7417, 7581, 7656, 7380, 7638, 7434, 8303, 7449, 8468, 7632, 6678, 6859, 6803, 6813, 6435, 6720, 6920, 6747, 6754, 6560, 6309, 6922, 6963, 6182, 6662, 6179, 4877, 5647, 5183, 5320, 5630, 5903, 5489, 5893, 5960, 5399, 5313, 5527, 5291, 5575, 4957, 5033, 5482, 4935, 4918, 5023, 4633, 4777, 4633, 4998, 4343, 5577, 4876, 5004, 4560, 5040, 5132, 5049, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11926304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11838746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82672
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13175813	W0_Idle:131598322	W0_Scoreboard:222335652	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2345 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 11068725 
mrq_lat_table:157736 	4471 	5856 	36799 	20666 	17291 	24055 	34524 	35744 	12665 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3506556 	962822 	40647 	20036 	4105 	4936 	13290 	17381 	22809 	20486 	36095 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1219119 	292350 	1334269 	719149 	448098 	445036 	64851 	5051 	3091 	3747 	4906 	13427 	16900 	22930 	20308 	36095 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	912982 	817110 	1451886 	260931 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	198464 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3161 	383 	180 	89 	66 	67 	50 	73 	64 	49 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        38 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        37        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        37        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        33        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.029630  3.244262  3.108153  3.130068  2.802691  2.699717  2.651230  2.666667  2.677188  2.731812  2.919255  2.817003  2.879845  2.970013  2.690709  2.832313 
dram[1]:  3.002845  3.010370  3.169205  3.003236  2.711078  2.645714  2.757342  2.659605  2.712660  2.724744  3.034202  2.959941  3.005805  2.869333  2.877124  2.777917 
dram[2]:  2.981077  3.084977  3.041026  2.967085  2.622563  2.577778  2.704678  2.726608  2.788856  2.771429  2.904173  2.896552  2.940608  3.000000  2.761845  2.820126 
dram[3]:  2.975146  3.162866  3.073410  2.923308  2.686782  2.597260  2.897600  2.678571  2.759657  2.682707  2.932253  3.017081  2.839332  2.966387  2.763321  2.825521 
dram[4]:  3.091190  3.136437  2.971519  3.124204  2.633472  2.651862  2.657709  2.739067  2.668975  2.755556  2.797183  2.887073  2.983762  2.883221  2.783042  2.777509 
dram[5]:  3.058461  2.995601  3.016103  3.085667  2.700709  2.657895  2.538461  2.682788  2.846154  2.712813  2.915663  3.048438  2.846054  2.933155  2.737288  2.845194 
dram[6]:  3.000000  3.157492  3.166937  3.061224  2.606742  2.525676  2.690808  2.588000  2.720000  2.807976  2.795640  2.906626  2.806045  2.925776  2.760479  2.829237 
dram[7]:  3.086888  3.087023  2.972727  3.032154  2.612637  2.682008  2.654880  2.723529  2.725352  2.691877  2.905185  2.931186  2.845430  2.925926  2.812114  2.706093 
dram[8]:  3.163233  3.094427  2.970173  3.145455  2.627451  2.659259  2.657061  2.665722  2.802711  2.860606  2.966917  2.972561  3.454054  2.898936  2.914021  2.831620 
dram[9]:  3.193291  3.079070  2.925868  3.097938  2.597316  2.683168  2.792899  2.746377  2.708934  2.759071  2.894118  2.948758  2.776650  2.900130  2.809824  2.912234 
dram[10]:  2.971894  3.016272  3.030645  3.153716  2.673851  2.714715  2.827481  2.726208  2.685834  2.743402  2.943939  2.948758  2.937922  2.884058  2.809938  2.872727 
average row locality = 350167/122695 = 2.853963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1529      1493      1413      1418      1415      1447      1397      1393      1355      1386      1370      1395      1605      1620      1594      1654 
dram[1]:      1555      1531      1426      1406      1400      1402      1369      1411      1381      1355      1367      1424      1513      1559      1591      1617 
dram[2]:      1545      1516      1381      1430      1422      1411      1412      1416      1362      1356      1373      1408      1552      1612      1604      1617 
dram[3]:      1540      1477      1435      1447      1423      1421      1387      1396      1382      1336      1433      1393      1588      1535      1609      1584 
dram[4]:      1526      1483      1416      1467      1421      1418      1406      1395      1379      1358      1424      1399      1586      1555      1615      1636 
dram[5]:      1509      1515      1416      1417      1431      1435      1409      1419      1391      1334      1398      1401      1577      1588      1618      1645 
dram[6]:      1562      1557      1471      1456      1404      1406      1437      1465      1412      1390      1456      1413      1575      1580      1633      1597 
dram[7]:      1476      1510      1457      1432      1436      1449      1392      1412      1396      1388      1406      1418      1557      1541      1635      1613 
dram[8]:      1505      1514      1428      1439      1422      1381      1395      1415      1375      1369      1412      1391      1582      1577      1594      1606 
dram[9]:      1509      1495      1402      1374      1438      1437      1427      1418      1355      1377      1409      1373      1578      1601      1621      1584 
dram[10]:      1516      1535      1429      1428      1407      1387      1423      1408      1385      1369      1404      1362      1552      1567      1617      1604 
total reads: 258109
bank skew: 1654/1334 = 1.24
chip skew: 23814/23307 = 1.02
number of total write accesses:
dram[0]:       516       486       455       435       460       459       435       431       511       529       510       560       624       658       607       660 
dram[1]:       556       501       447       450       411       450       415       472       526       506       496       571       558       593       610       597 
dram[2]:       503       517       398       463       461       445       438       449       540       487       506       524       577       641       611       625 
dram[3]:       495       465       449       497       447       475       424       479       547       448       558       550       621       583       621       586 
dram[4]:       474       471       462       495       483       433       473       484       548       502       562       544       619       593       617       661 
dram[5]:       479       528       457       456       473       484       472       467       533       508       538       550       623       606       643       634 
dram[6]:       532       508       483       494       452       463       495       476       560       511       596       517       653       588       672       590 
dram[7]:       478       512       505       454       466       474       485       440       539       534       555       584       560       592       640       652 
dram[8]:       491       485       464       464       454       414       449       467       486       519       561       559       974       603       609       597 
dram[9]:       490       491       453       429       497       460       461       477       525       524       559       526       610       635       610       606 
dram[10]:       493       504       450       439       454       421       429       454       530       502       539       537       625       622       645       608 
total reads: 92058
bank skew: 974/398 = 2.45
chip skew: 8596/8159 = 1.05
average mf latency per bank:
dram[0]:      31030     31598     32165     32275     33154     34708     36816     37288     33415     32925     31686     29997     26922     27263     26832     26406
dram[1]:      29900     30855     31967     33185     35357     34635     37041     35351     33274     33522     31969     29618     28235     27232     27306     27389
dram[2]:      30480     31911     32595     31763     34490     34607     36816     35831     32524     33836     31645     31181     27851     27187     27228     26955
dram[3]:      31316     31873     32889     30763     34016     33295     35937     36529     31293     33963     29704     30014     27079     28287     26598     27306
dram[4]:      31714     31757     31986     31378     34379     34033     35016     34743     33041     33758     30295     30435     27278     27808     27217     26386
dram[5]:      31707     30198     32133     31291     32714     32797     35680     34270     32950     31608     30172     30242     26003     27518     26888     27183
dram[6]:      29912     30162     32518     31042     34237     33511     35289     35991     32234     32537     29651     31797     26058     27963     26412     27214
dram[7]:      31218     31101     30314     32147     32867     32737     34881     35661     32585     31794     30742     30069     27733     27362     26173     26655
dram[8]:      31905     31531     31607     31963     35169     36186     36238     36902     34271     33492     30077     30852     26721     28118     26672     27232
dram[9]:      32138     31607     31917     33034     33288     32020     35511     35572     33394     33488     30374     29753     26477     27097     27111     26383
dram[10]:      30410     30830     31820     32727     34253     35636     37156     36000     32434     34357     30509     30002     26806     25968     26845     27494
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    258976    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    258941    261781    261790    258982    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    258950    261724    258779    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    258738    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    258808    258910    258803    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    258895    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    258822    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493097 n_act=11141 n_pre=11125 n_req=31820 n_rd=93936 n_write=20539 bw_util=0.01813
n_activity=468706 dram_eff=0.4885
bk0: 6116a 12520354i bk1: 5972a 12523258i bk2: 5652a 12524882i bk3: 5672a 12523292i bk4: 5660a 12524524i bk5: 5788a 12525229i bk6: 5588a 12526986i bk7: 5572a 12533494i bk8: 5420a 12524463i bk9: 5544a 12521280i bk10: 5480a 12527152i bk11: 5580a 12519605i bk12: 6420a 12518546i bk13: 6480a 12510021i bk14: 6376a 12515128i bk15: 6616a 12510015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12494458 n_act=10985 n_pre=10969 n_req=31466 n_rd=93228 n_write=20198 bw_util=0.01796
n_activity=459117 dram_eff=0.4941
bk0: 6220a 12521528i bk1: 6124a 12518680i bk2: 5704a 12530778i bk3: 5624a 12526020i bk4: 5600a 12530511i bk5: 5608a 12524631i bk6: 5476a 12527794i bk7: 5644a 12522149i bk8: 5524a 12522885i bk9: 5420a 12521168i bk10: 5468a 12522591i bk11: 5696a 12516475i bk12: 6052a 12520783i bk13: 6236a 12517536i bk14: 6364a 12515988i bk15: 6468a 12513976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493776 n_act=11108 n_pre=11092 n_req=31602 n_rd=93668 n_write=20194 bw_util=0.01803
n_activity=466227 dram_eff=0.4884
bk0: 6180a 12522399i bk1: 6064a 12520276i bk2: 5524a 12531479i bk3: 5720a 12530430i bk4: 5688a 12528354i bk5: 5644a 12521595i bk6: 5648a 12522583i bk7: 5664a 12525163i bk8: 5448a 12518054i bk9: 5424a 12526372i bk10: 5492a 12520279i bk11: 5632a 12519394i bk12: 6208a 12519489i bk13: 6448a 12515142i bk14: 6416a 12510977i bk15: 6468a 12515704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493879 n_act=11081 n_pre=11065 n_req=31631 n_rd=93544 n_write=20269 bw_util=0.01802
n_activity=463879 dram_eff=0.4907
bk0: 6160a 12521846i bk1: 5908a 12526974i bk2: 5740a 12523383i bk3: 5788a 12519566i bk4: 5692a 12528415i bk5: 5684a 12525779i bk6: 5548a 12532998i bk7: 5584a 12525314i bk8: 5528a 12520046i bk9: 5344a 12529090i bk10: 5732a 12521679i bk11: 5572a 12521743i bk12: 6352a 12516219i bk13: 6140a 12519454i bk14: 6436a 12512015i bk15: 6336a 12514702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424569
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12492675 n_act=11237 n_pre=11221 n_req=31905 n_rd=93936 n_write=20769 bw_util=0.01816
n_activity=468671 dram_eff=0.4895
bk0: 6104a 12521585i bk1: 5932a 12523772i bk2: 5664a 12526955i bk3: 5868a 12526808i bk4: 5684a 12523764i bk5: 5672a 12526648i bk6: 5624a 12525259i bk7: 5580a 12520774i bk8: 5516a 12517400i bk9: 5432a 12522252i bk10: 5696a 12514430i bk11: 5596a 12519056i bk12: 6344a 12515906i bk13: 6220a 12516020i bk14: 6460a 12513186i bk15: 6544a 12507682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12492543 n_act=11238 n_pre=11222 n_req=31954 n_rd=94012 n_write=20823 bw_util=0.01818
n_activity=468981 dram_eff=0.4897
bk0: 6036a 12523799i bk1: 6060a 12519076i bk2: 5664a 12526543i bk3: 5668a 12527787i bk4: 5724a 12525315i bk5: 5740a 12524953i bk6: 5636a 12522940i bk7: 5676a 12525723i bk8: 5564a 12520607i bk9: 5336a 12523766i bk10: 5592a 12523811i bk11: 5604a 12522444i bk12: 6308a 12515222i bk13: 6352a 12514331i bk14: 6472a 12508826i bk15: 6580a 12508386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12490449 n_act=11469 n_pre=11453 n_req=32404 n_rd=95256 n_write=21211 bw_util=0.01844
n_activity=476803 dram_eff=0.4885
bk0: 6248a 12520424i bk1: 6228a 12519183i bk2: 5884a 12529949i bk3: 5824a 12520595i bk4: 5616a 12525387i bk5: 5624a 12521061i bk6: 5748a 12525201i bk7: 5860a 12521265i bk8: 5648a 12523990i bk9: 5560a 12520541i bk10: 5824a 12514595i bk11: 5652a 12521547i bk12: 6300a 12511379i bk13: 6320a 12517733i bk14: 6532a 12512709i bk15: 6388a 12513598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431008
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12492298 n_act=11303 n_pre=11287 n_req=31988 n_rd=94072 n_write=20878 bw_util=0.0182
n_activity=471109 dram_eff=0.488
bk0: 5904a 12526381i bk1: 6040a 12521777i bk2: 5828a 12523896i bk3: 5728a 12526306i bk4: 5744a 12526761i bk5: 5796a 12523006i bk6: 5568a 12529004i bk7: 5648a 12523515i bk8: 5584a 12519209i bk9: 5552a 12522151i bk10: 5624a 12519289i bk11: 5672a 12522382i bk12: 6228a 12516598i bk13: 6164a 12515343i bk14: 6540a 12511294i bk15: 6452a 12511682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493668 n_act=10979 n_pre=10963 n_req=32001 n_rd=93620 n_write=20608 bw_util=0.01809
n_activity=462986 dram_eff=0.4934
bk0: 6020a 12523271i bk1: 6056a 12521891i bk2: 5712a 12523155i bk3: 5756a 12522748i bk4: 5688a 12530698i bk5: 5524a 12529154i bk6: 5580a 12526849i bk7: 5660a 12523383i bk8: 5500a 12525746i bk9: 5476a 12523171i bk10: 5648a 12522069i bk11: 5564a 12520553i bk12: 6328a 12520682i bk13: 6308a 12514420i bk14: 6376a 12515413i bk15: 6424a 12512267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426916
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493504 n_act=11117 n_pre=11101 n_req=31751 n_rd=93592 n_write=20524 bw_util=0.01807
n_activity=464797 dram_eff=0.491
bk0: 6036a 12525179i bk1: 5980a 12524381i bk2: 5608a 12524142i bk3: 5496a 12528178i bk4: 5752a 12520520i bk5: 5748a 12522325i bk6: 5708a 12527095i bk7: 5672a 12526342i bk8: 5420a 12522786i bk9: 5508a 12522471i bk10: 5636a 12518648i bk11: 5492a 12524591i bk12: 6312a 12516641i bk13: 6404a 12512163i bk14: 6484a 12515932i bk15: 6336a 12516890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12629838 n_nop=12493891 n_act=11038 n_pre=11022 n_req=31645 n_rd=93572 n_write=20315 bw_util=0.01803
n_activity=466215 dram_eff=0.4886
bk0: 6064a 12522611i bk1: 6140a 12523861i bk2: 5716a 12525145i bk3: 5712a 12530293i bk4: 5628a 12526709i bk5: 5548a 12523448i bk6: 5692a 12531146i bk7: 5632a 12525263i bk8: 5540a 12521579i bk9: 5476a 12519455i bk10: 5616a 12521592i bk11: 5448a 12519658i bk12: 6208a 12517936i bk13: 6268a 12510970i bk14: 6468a 12514427i bk15: 6416a 12515880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11678, Miss_rate = 0.056, Pending_hits = 1734, Reservation_fails = 10
L2_cache_bank[1]: Access = 210322, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 4
L2_cache_bank[2]: Access = 209466, Miss = 11602, Miss_rate = 0.055, Pending_hits = 1705, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 8
L2_cache_bank[4]: Access = 209540, Miss = 11651, Miss_rate = 0.056, Pending_hits = 1682, Reservation_fails = 7
L2_cache_bank[5]: Access = 210392, Miss = 11766, Miss_rate = 0.056, Pending_hits = 1710, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11797, Miss_rate = 0.056, Pending_hits = 1711, Reservation_fails = 8
L2_cache_bank[7]: Access = 209302, Miss = 11589, Miss_rate = 0.055, Pending_hits = 1698, Reservation_fails = 5
L2_cache_bank[8]: Access = 210327, Miss = 11773, Miss_rate = 0.056, Pending_hits = 1766, Reservation_fails = 6
L2_cache_bank[9]: Access = 209957, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1713, Reservation_fails = 3
L2_cache_bank[10]: Access = 210261, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1713, Reservation_fails = 9
L2_cache_bank[11]: Access = 210055, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1745, Reservation_fails = 7
L2_cache_bank[12]: Access = 210465, Miss = 11950, Miss_rate = 0.057, Pending_hits = 1757, Reservation_fails = 7
L2_cache_bank[13]: Access = 210869, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1709, Reservation_fails = 7
L2_cache_bank[14]: Access = 209940, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1698, Reservation_fails = 2
L2_cache_bank[15]: Access = 210618, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1663, Reservation_fails = 8
L2_cache_bank[16]: Access = 244634, Miss = 11713, Miss_rate = 0.048, Pending_hits = 2022, Reservation_fails = 6
L2_cache_bank[17]: Access = 209736, Miss = 11692, Miss_rate = 0.056, Pending_hits = 1678, Reservation_fails = 6
L2_cache_bank[18]: Access = 208560, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1691, Reservation_fails = 11
L2_cache_bank[19]: Access = 208272, Miss = 11659, Miss_rate = 0.056, Pending_hits = 1709, Reservation_fails = 10
L2_cache_bank[20]: Access = 208064, Miss = 11733, Miss_rate = 0.056, Pending_hits = 1716, Reservation_fails = 7
L2_cache_bank[21]: Access = 209003, Miss = 11660, Miss_rate = 0.056, Pending_hits = 1656, Reservation_fails = 5
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 258109
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 37970
L2_total_cache_reservation_fails = 153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3230064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50094
	minimum = 6
	maximum = 74
Network latency average = 8.23614
	minimum = 6
	maximum = 61
Slowest packet = 9123210
Flit latency average = 7.82434
	minimum = 6
	maximum = 60
Slowest flit = 15901336
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222378
	minimum = 0.00181668 (at node 12)
	maximum = 0.00262506 (at node 32)
Accepted packet rate average = 0.00222378
	minimum = 0.00181668 (at node 12)
	maximum = 0.00262506 (at node 32)
Injected flit rate average = 0.00345162
	minimum = 0.00191867 (at node 12)
	maximum = 0.00537704 (at node 32)
Accepted flit rate average= 0.00345162
	minimum = 0.0025451 (at node 39)
	maximum = 0.0046776 (at node 26)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8792 (19 samples)
	minimum = 6 (19 samples)
	maximum = 503.368 (19 samples)
Network latency average = 21.3459 (19 samples)
	minimum = 6 (19 samples)
	maximum = 382.526 (19 samples)
Flit latency average = 22.2788 (19 samples)
	minimum = 6 (19 samples)
	maximum = 381.842 (19 samples)
Fragmentation average = 0.0062606 (19 samples)
	minimum = 0 (19 samples)
	maximum = 140.947 (19 samples)
Injected packet rate average = 0.0309385 (19 samples)
	minimum = 0.0251729 (19 samples)
	maximum = 0.10876 (19 samples)
Accepted packet rate average = 0.0309385 (19 samples)
	minimum = 0.0251729 (19 samples)
	maximum = 0.10876 (19 samples)
Injected flit rate average = 0.0477524 (19 samples)
	minimum = 0.0328225 (19 samples)
	maximum = 0.132292 (19 samples)
Accepted flit rate average = 0.0477524 (19 samples)
	minimum = 0.034498 (19 samples)
	maximum = 0.204686 (19 samples)
Injected packet size average = 1.54346 (19 samples)
Accepted packet size average = 1.54346 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 14 sec (8414 sec)
gpgpu_simulation_rate = 14428 (inst/sec)
gpgpu_simulation_rate = 1315 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3261
gpu_sim_insn = 4446854
gpu_ipc =    1363.6473
gpu_tot_sim_cycle = 11296200
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      11.1406
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3195544
gpu_stall_icnt2sh    = 11322991
partiton_reqs_in_parallel = 71742
partiton_reqs_in_parallel_total    = 146443066
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9703
partiton_reqs_in_parallel_util = 71742
partiton_reqs_in_parallel_util_total    = 146443066
gpu_sim_cycle_parition_util = 3261
gpu_tot_sim_cycle_parition_util    = 6792769
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5589
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     238.0790 GB/Sec
L2_BW_total  =      39.0804 GB/Sec
gpu_total_sim_rate=14930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7332, 7117, 8020, 7121, 7957, 8331, 7522, 7686, 7761, 7485, 7743, 7539, 8408, 7554, 8573, 7737, 6783, 6964, 6908, 6918, 6540, 6825, 7025, 6852, 6859, 6665, 6414, 7027, 7068, 6287, 6767, 6284, 4961, 5731, 5267, 5404, 5714, 5987, 5573, 5977, 6044, 5483, 5397, 5611, 5375, 5659, 5041, 5117, 5566, 5019, 5002, 5107, 4717, 4861, 4717, 5082, 4427, 5661, 4960, 5088, 4644, 5124, 5216, 5133, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11926304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11838746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82672
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13192083	W0_Idle:131599640	W0_Scoreboard:222368666	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2341 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 11296199 
mrq_lat_table:158393 	4525 	5873 	36831 	20695 	17298 	24055 	34524 	35744 	12665 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3514317 	963252 	40647 	20036 	4105 	4936 	13290 	17381 	22809 	20486 	36095 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1227114 	292546 	1334269 	719149 	448098 	445036 	64851 	5051 	3091 	3747 	4906 	13427 	16900 	22930 	20308 	36095 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	919476 	818578 	1452095 	260931 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	198484 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3168 	383 	180 	89 	66 	67 	50 	73 	64 	49 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        38 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        37        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        37        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        33        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.029630  3.244262  3.108153  3.130068  2.807463  2.702970  2.651734  2.670073  2.675714  2.725852  2.913447  2.809728  2.879022  2.977865  2.692308  2.838631 
dram[1]:  3.002845  3.010370  3.169205  3.003236  2.718563  2.648571  2.759259  2.666667  2.711048  2.725146  3.024194  2.946981  3.014493  2.869507  2.879895  2.783208 
dram[2]:  2.981077  3.084977  3.041026  2.967085  2.632823  2.578363  2.710949  2.729927  2.781341  2.765672  2.905864  2.896707  2.954545  3.002660  2.767123  2.830189 
dram[3]:  2.975146  3.162866  3.073410  2.923308  2.689655  2.601370  2.902556  2.679030  2.754261  2.680660  2.935294  3.009274  2.842105  2.969231  2.769802  2.828348 
dram[4]:  3.091190  3.136437  2.971519  3.124204  2.636740  2.657593  2.662429  2.739447  2.671271  2.755162  2.792717  2.883136  2.986505  2.888740  2.788294  2.778986 
dram[5]:  3.058461  2.995601  3.016103  3.085667  2.710638  2.668975  2.545209  2.686080  2.843888  2.710294  2.910180  3.045242  2.853093  2.941333  2.743652  2.852684 
dram[6]:  3.000000  3.157492  3.166937  3.061224  2.611501  2.531081  2.699164  2.591212  2.724897  2.807636  2.804082  2.895366  2.812814  2.931267  2.765550  2.826031 
dram[7]:  3.086888  3.087023  2.972727  3.032154  2.616758  2.685237  2.656780  2.731277  2.721288  2.694134  2.902367  2.935673  2.848322  2.931507  2.816049  2.717184 
dram[8]:  3.163233  3.094427  2.970173  3.145455  2.633053  2.659763  2.658993  2.673267  2.806306  2.855204  2.963964  2.966616  3.453567  2.900398  2.918098  2.840822 
dram[9]:  3.193291  3.079070  2.925868  3.097938  2.599196  2.685028  2.796160  2.745297  2.707317  2.757226  2.898678  2.947287  2.780735  2.909326  2.812579  2.911023 
dram[10]:  2.971894  3.016272  3.030645  3.153716  2.682471  2.711078  2.832317  2.726608  2.684358  2.747076  2.933835  2.942813  2.929049  2.882895  2.813896  2.872892 
average row locality = 350963/122907 = 2.855517
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1529      1493      1413      1418      1421      1452      1400      1398      1361      1389      1374      1402      1611      1626      1597      1659 
dram[1]:      1555      1531      1426      1406      1405      1404      1373      1416      1387      1358      1376      1428      1519      1561      1595      1622 
dram[2]:      1545      1516      1381      1430      1432      1414      1419      1421      1366      1363      1377      1411      1562      1616      1611      1622 
dram[3]:      1540      1477      1435      1447      1425      1424      1393      1399      1390      1339      1438      1396      1592      1538      1615      1587 
dram[4]:      1526      1483      1416      1467      1426      1422      1412      1398      1385      1364      1430      1404      1593      1560      1621      1639 
dram[5]:      1509      1515      1416      1417      1438      1443      1414      1424      1397      1335      1404      1402      1585      1596      1623      1650 
dram[6]:      1562      1557      1471      1456      1410      1410      1443      1470      1420      1399      1465      1418      1583      1585      1639      1602 
dram[7]:      1476      1510      1457      1432      1439      1454      1396      1420      1402      1394      1407      1424      1560      1546      1639      1621 
dram[8]:      1505      1514      1428      1439      1426      1384      1399      1423      1382      1373      1413      1395      1587      1581      1598      1614 
dram[9]:      1509      1495      1402      1374      1442      1441      1432      1420      1361      1382      1415      1375      1583      1608      1626      1586 
dram[10]:      1516      1535      1429      1428      1413      1389      1429      1411      1391      1376      1410      1366      1558      1569      1622      1607 
total reads: 258768
bank skew: 1659/1335 = 1.24
chip skew: 23890/23362 = 1.02
number of total write accesses:
dram[0]:       516       486       455       435       460       459       435       431       512       530       511       562       626       661       608       663 
dram[1]:       556       501       447       450       411       450       415       472       527       506       499       573       561       594       611       599 
dram[2]:       503       517       398       463       461       445       438       449       542       490       506       524       583       642       611       628 
dram[3]:       495       465       449       497       447       475       424       479       549       449       558       551       622       585       623       588 
dram[4]:       474       471       462       495       483       433       473       484       549       504       564       545       620       595       618       662 
dram[5]:       479       528       457       456       473       484       472       467       534       508       540       550       629       610       646       635 
dram[6]:       532       508       483       494       452       463       495       476       561       513       596       519       656       590       673       591 
dram[7]:       478       512       505       454       466       474       485       440       541       535       555       584       562       594       642       656 
dram[8]:       491       485       464       464       454       414       449       467       487       520       561       560       979       603       611       599 
dram[9]:       490       491       453       429       497       460       461       477       526       526       559       526       611       638       610       606 
dram[10]:       493       504       450       439       454       422       429       454       531       503       541       538       630       622       646       608 
total reads: 92195
bank skew: 979/398 = 2.46
chip skew: 8608/8172 = 1.05
average mf latency per bank:
dram[0]:      31030     31598     32165     32275     33052     34621     36761     37191     33296     32861     31607     29865     26831     27160     26788     26320
dram[1]:      29900     30855     31967     33185     35264     34601     36964     35263     33158     33473     31771     29534     28118     27198     27248     27307
dram[2]:      30480     31911     32595     31763     34314     34555     36682     35741     32427     33659     31583     31138     27649     27131     27148     26864
dram[3]:      31316     31873     32889     30763     33983     33247     35824     36476     31137     33892     29635     29957     27023     28225     26508     27247
dram[4]:      31714     31757     31986     31378     34293     33964     34910     34693     32927     33619     30179     30347     27184     27722     27136     26344
dram[5]:      31707     30198     32133     31291     32599     32666     35591     34185     32836     31596     30054     30231     25843     27373     26797     27116
dram[6]:      29912     30162     32518     31042     34131     33444     35185     35903     32093     32356     29528     31687     25935     27878     26337     27144
dram[7]:      31218     31101     30314     32147     32819     32657     34812     35514     32456     31684     30731     29984     27673     27277     26108     26519
dram[8]:      31905     31531     31607     31963     35098     36129     36165     36752     34131     33409     30066     30778     26621     28071     26604     27113
dram[9]:      32138     31607     31917     33034     33223     31957     35422     35539     33276     33370     30287     29726     26409     26981     27055     26363
dram[10]:      30410     30830     31820     32727     34148     35582     37041     35947     32322     34216     30389     29929     26676     25949     26779     27461
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    258976    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    258941    261781    261790    258982    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    258950    261724    258779    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    258738    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    258808    258910    258803    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    258895    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    258822    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12498811 n_act=11165 n_pre=11149 n_req=31893 n_rd=94172 n_write=20595 bw_util=0.01817
n_activity=470119 dram_eff=0.4882
bk0: 6116a 12526404i bk1: 5972a 12529309i bk2: 5652a 12530935i bk3: 5672a 12529347i bk4: 5684a 12530510i bk5: 5808a 12531155i bk6: 5600a 12532968i bk7: 5592a 12539474i bk8: 5444a 12530401i bk9: 5556a 12527223i bk10: 5496a 12533084i bk11: 5608a 12525465i bk12: 6444a 12524419i bk13: 6504a 12515914i bk14: 6388a 12521124i bk15: 6636a 12515934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12500200 n_act=11005 n_pre=10989 n_req=31534 n_rd=93448 n_write=20250 bw_util=0.018
n_activity=460497 dram_eff=0.4938
bk0: 6220a 12527578i bk1: 6124a 12524731i bk2: 5704a 12536830i bk3: 5624a 12532072i bk4: 5620a 12536528i bk5: 5616a 12530670i bk6: 5492a 12533798i bk7: 5664a 12528167i bk8: 5548a 12528827i bk9: 5432a 12527181i bk10: 5504a 12528389i bk11: 5712a 12522335i bk12: 6076a 12526719i bk13: 6244a 12523541i bk14: 6380a 12521977i bk15: 6488a 12519922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12499456 n_act=11127 n_pre=11111 n_req=31686 n_rd=93944 n_write=20254 bw_util=0.01808
n_activity=467821 dram_eff=0.4882
bk0: 6180a 12528451i bk1: 6064a 12526329i bk2: 5524a 12537532i bk3: 5720a 12536485i bk4: 5728a 12534273i bk5: 5656a 12527517i bk6: 5676a 12528559i bk7: 5684a 12531140i bk8: 5464a 12523979i bk9: 5452a 12532211i bk10: 5508a 12526277i bk11: 5644a 12525399i bk12: 6248a 12525356i bk13: 6464a 12521112i bk14: 6444a 12516954i bk15: 6488a 12521629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12499659 n_act=11098 n_pre=11082 n_req=31691 n_rd=93740 n_write=20313 bw_util=0.01805
n_activity=465088 dram_eff=0.4905
bk0: 6160a 12527897i bk1: 5908a 12533027i bk2: 5740a 12529436i bk3: 5788a 12525620i bk4: 5700a 12534455i bk5: 5696a 12531797i bk6: 5572a 12538986i bk7: 5596a 12531306i bk8: 5560a 12525918i bk9: 5356a 12535061i bk10: 5752a 12527673i bk11: 5584a 12527691i bk12: 6368a 12522207i bk13: 6152a 12525405i bk14: 6460a 12517938i bk15: 6348a 12520675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12498397 n_act=11257 n_pre=11241 n_req=31978 n_rd=94184 n_write=20813 bw_util=0.0182
n_activity=470082 dram_eff=0.4893
bk0: 6104a 12527636i bk1: 5932a 12529825i bk2: 5664a 12533008i bk3: 5868a 12532862i bk4: 5704a 12529755i bk5: 5688a 12532638i bk6: 5648a 12531247i bk7: 5592a 12526784i bk8: 5540a 12523347i bk9: 5456a 12528178i bk10: 5720a 12520339i bk11: 5616a 12524968i bk12: 6372a 12521811i bk13: 6240a 12521949i bk14: 6484a 12519128i bk15: 6556a 12513678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12498237 n_act=11254 n_pre=11238 n_req=32036 n_rd=94272 n_write=20891 bw_util=0.01823
n_activity=470357 dram_eff=0.4897
bk0: 6036a 12529849i bk1: 6060a 12525127i bk2: 5664a 12532594i bk3: 5668a 12533839i bk4: 5752a 12531281i bk5: 5772a 12530906i bk6: 5656a 12528960i bk7: 5696a 12531704i bk8: 5588a 12526530i bk9: 5340a 12529792i bk10: 5616a 12529723i bk11: 5608a 12528465i bk12: 6340a 12520999i bk13: 6384a 12520113i bk14: 6492a 12514751i bk15: 6600a 12514345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424259
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12496109 n_act=11490 n_pre=11474 n_req=32492 n_rd=95560 n_write=21259 bw_util=0.01849
n_activity=478475 dram_eff=0.4883
bk0: 6248a 12526473i bk1: 6228a 12525235i bk2: 5884a 12536001i bk3: 5824a 12526647i bk4: 5640a 12531351i bk5: 5640a 12527069i bk6: 5772a 12531205i bk7: 5880a 12527255i bk8: 5680a 12529921i bk9: 5596a 12526382i bk10: 5860a 12520558i bk11: 5672a 12527372i bk12: 6332a 12517261i bk13: 6340a 12523675i bk14: 6556a 12518690i bk15: 6408a 12519537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12498034 n_act=11318 n_pre=11302 n_req=32060 n_rd=94308 n_write=20930 bw_util=0.01824
n_activity=472316 dram_eff=0.488
bk0: 5904a 12532432i bk1: 6040a 12527831i bk2: 5828a 12529951i bk3: 5728a 12532362i bk4: 5756a 12532795i bk5: 5816a 12528991i bk6: 5584a 12534957i bk7: 5680a 12529441i bk8: 5608a 12525118i bk9: 5576a 12528074i bk10: 5628a 12525307i bk11: 5696a 12528349i bk12: 6240a 12522546i bk13: 6184a 12521285i bk14: 6556a 12517277i bk15: 6484a 12517592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423403
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12499420 n_act=10997 n_pre=10981 n_req=32069 n_rd=93844 n_write=20650 bw_util=0.01812
n_activity=464402 dram_eff=0.4931
bk0: 6020a 12529324i bk1: 6056a 12527945i bk2: 5712a 12529209i bk3: 5756a 12528805i bk4: 5704a 12536727i bk5: 5536a 12535162i bk6: 5596a 12532826i bk7: 5692a 12529353i bk8: 5528a 12531700i bk9: 5492a 12529108i bk10: 5652a 12528090i bk11: 5580a 12526502i bk12: 6348a 12526542i bk13: 6324a 12520414i bk14: 6392a 12521372i bk15: 6456a 12518201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426723
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12499286 n_act=11133 n_pre=11117 n_req=31811 n_rd=93804 n_write=20552 bw_util=0.0181
n_activity=465915 dram_eff=0.4909
bk0: 6036a 12531229i bk1: 5980a 12530434i bk2: 5608a 12530195i bk3: 5496a 12534232i bk4: 5768a 12526504i bk5: 5764a 12528326i bk6: 5728a 12533091i bk7: 5680a 12532361i bk8: 5444a 12528716i bk9: 5528a 12528385i bk10: 5660a 12524630i bk11: 5500a 12530604i bk12: 6332a 12522605i bk13: 6432a 12518065i bk14: 6504a 12521925i bk15: 6344a 12522903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425942
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12635892 n_nop=12499621 n_act=11064 n_pre=11048 n_req=31713 n_rd=93796 n_write=20363 bw_util=0.01807
n_activity=467648 dram_eff=0.4882
bk0: 6064a 12528661i bk1: 6140a 12529914i bk2: 5716a 12531200i bk3: 5712a 12536350i bk4: 5652a 12532725i bk5: 5556a 12529412i bk6: 5716a 12537133i bk7: 5644a 12531264i bk8: 5564a 12527503i bk9: 5504a 12525392i bk10: 5640a 12527434i bk11: 5464a 12525597i bk12: 6232a 12523667i bk13: 6276a 12516976i bk14: 6488a 12520410i bk15: 6428a 12521883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11706, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 10
L2_cache_bank[1]: Access = 210694, Miss = 11837, Miss_rate = 0.056, Pending_hits = 1825, Reservation_fails = 4
L2_cache_bank[2]: Access = 209838, Miss = 11636, Miss_rate = 0.055, Pending_hits = 1796, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 8
L2_cache_bank[4]: Access = 209912, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1790, Reservation_fails = 7
L2_cache_bank[5]: Access = 210764, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1776, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 11828, Miss_rate = 0.056, Pending_hits = 1794, Reservation_fails = 8
L2_cache_bank[7]: Access = 209674, Miss = 11607, Miss_rate = 0.055, Pending_hits = 1740, Reservation_fails = 5
L2_cache_bank[8]: Access = 210700, Miss = 11809, Miss_rate = 0.056, Pending_hits = 1860, Reservation_fails = 6
L2_cache_bank[9]: Access = 210329, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1777, Reservation_fails = 3
L2_cache_bank[10]: Access = 210637, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1807, Reservation_fails = 9
L2_cache_bank[11]: Access = 210428, Miss = 11782, Miss_rate = 0.056, Pending_hits = 1813, Reservation_fails = 7
L2_cache_bank[12]: Access = 210840, Miss = 11993, Miss_rate = 0.057, Pending_hits = 1872, Reservation_fails = 7
L2_cache_bank[13]: Access = 211242, Miss = 11897, Miss_rate = 0.056, Pending_hits = 1793, Reservation_fails = 7
L2_cache_bank[14]: Access = 210315, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1755, Reservation_fails = 2
L2_cache_bank[15]: Access = 210991, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1757, Reservation_fails = 8
L2_cache_bank[16]: Access = 245010, Miss = 11738, Miss_rate = 0.048, Pending_hits = 2083, Reservation_fails = 6
L2_cache_bank[17]: Access = 210104, Miss = 11723, Miss_rate = 0.056, Pending_hits = 1759, Reservation_fails = 6
L2_cache_bank[18]: Access = 208928, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1774, Reservation_fails = 11
L2_cache_bank[19]: Access = 208640, Miss = 11681, Miss_rate = 0.056, Pending_hits = 1762, Reservation_fails = 10
L2_cache_bank[20]: Access = 208436, Miss = 11768, Miss_rate = 0.056, Pending_hits = 1809, Reservation_fails = 7
L2_cache_bank[21]: Access = 209375, Miss = 11681, Miss_rate = 0.056, Pending_hits = 1711, Reservation_fails = 5
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258768
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 39653
L2_total_cache_reservation_fails = 153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.90886
	minimum = 6
	maximum = 58
Network latency average = 8.5879
	minimum = 6
	maximum = 47
Slowest packet = 9298940
Flit latency average = 8.53669
	minimum = 6
	maximum = 46
Slowest flit = 16025944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0502515
	minimum = 0.0441718 (at node 0)
	maximum = 0.0576687 (at node 38)
Accepted packet rate average = 0.0502515
	minimum = 0.0441718 (at node 0)
	maximum = 0.0576687 (at node 38)
Injected flit rate average = 0.0753773
	minimum = 0.0441718 (at node 0)
	maximum = 0.114724 (at node 38)
Accepted flit rate average= 0.0753773
	minimum = 0.0564417 (at node 45)
	maximum = 0.0944785 (at node 22)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5807 (20 samples)
	minimum = 6 (20 samples)
	maximum = 481.1 (20 samples)
Network latency average = 20.708 (20 samples)
	minimum = 6 (20 samples)
	maximum = 365.75 (20 samples)
Flit latency average = 21.5917 (20 samples)
	minimum = 6 (20 samples)
	maximum = 365.05 (20 samples)
Fragmentation average = 0.00594757 (20 samples)
	minimum = 0 (20 samples)
	maximum = 133.9 (20 samples)
Injected packet rate average = 0.0319042 (20 samples)
	minimum = 0.0261228 (20 samples)
	maximum = 0.106205 (20 samples)
Accepted packet rate average = 0.0319042 (20 samples)
	minimum = 0.0261228 (20 samples)
	maximum = 0.106205 (20 samples)
Injected flit rate average = 0.0491336 (20 samples)
	minimum = 0.0333899 (20 samples)
	maximum = 0.131414 (20 samples)
Accepted flit rate average = 0.0491336 (20 samples)
	minimum = 0.0355952 (20 samples)
	maximum = 0.199175 (20 samples)
Injected packet size average = 1.54004 (20 samples)
Accepted packet size average = 1.54004 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 29 sec (8429 sec)
gpgpu_simulation_rate = 14930 (inst/sec)
gpgpu_simulation_rate = 1340 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 26457
gpu_sim_insn = 4970317
gpu_ipc =     187.8640
gpu_tot_sim_cycle = 11549879
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      11.3263
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3195544
gpu_stall_icnt2sh    = 11323040
partiton_reqs_in_parallel = 582054
partiton_reqs_in_parallel_total    = 146514808
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.7358
partiton_reqs_in_parallel_util = 582054
partiton_reqs_in_parallel_util_total    = 146514808
gpu_sim_cycle_parition_util = 26457
gpu_tot_sim_cycle_parition_util    = 6796030
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5606
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      29.4200 GB/Sec
L2_BW_total  =      38.2894 GB/Sec
gpu_total_sim_rate=15459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7470, 7255, 8158, 7259, 8095, 8469, 7660, 7824, 7899, 7623, 7881, 7677, 8546, 7692, 8711, 7875, 6898, 7079, 7023, 7033, 6655, 6940, 7140, 6967, 6974, 6780, 6529, 7142, 7183, 6402, 6882, 6399, 5053, 5823, 5359, 5496, 5806, 6079, 5665, 6069, 6136, 5575, 5489, 5703, 5467, 5751, 5133, 5209, 5658, 5111, 5094, 5199, 4809, 4953, 4809, 5174, 4519, 5753, 5052, 5180, 4736, 5216, 5308, 5225, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11926304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11838746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82672
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13214395	W0_Idle:132786602	W0_Scoreboard:222418945	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2337 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 11548233 
mrq_lat_table:158541 	4542 	5880 	36844 	20699 	17298 	24055 	34524 	35744 	12665 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3522397 	963382 	40647 	20036 	4106 	4936 	13291 	17381 	22809 	20486 	36095 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1235225 	292623 	1334269 	719149 	448120 	445036 	64851 	5051 	3091 	3748 	4906 	13428 	16900 	22930 	20308 	36095 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	927222 	819030 	1452104 	260931 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	198489 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3181 	383 	180 	90 	66 	67 	51 	73 	64 	49 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        38 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        37        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        37        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        33        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.029630  3.244262  3.108153  3.130068  2.807463  2.702970  2.651734  2.670073  2.677603  2.724823  2.915123  2.811429  2.876607  2.975293  2.692308  2.838631 
dram[1]:  3.002845  3.010370  3.169205  3.003236  2.718563  2.648571  2.759259  2.666667  2.714286  2.725548  3.032206  2.947059  3.014493  2.869507  2.879895  2.783208 
dram[2]:  2.981077  3.084977  3.041026  2.967085  2.632823  2.578363  2.708455  2.729927  2.780523  2.769001  2.904468  2.895366  2.951857  3.000000  2.767123  2.830189 
dram[3]:  2.975146  3.162866  3.073410  2.923308  2.689655  2.601370  2.899522  2.679030  2.758865  2.682159  2.936857  3.006173  2.842105  2.969231  2.767614  2.828348 
dram[4]:  3.091190  3.136437  2.971519  3.124204  2.636740  2.657593  2.662429  2.739447  2.671724  2.761062  2.795804  2.886263  2.983828  2.888740  2.788294  2.778986 
dram[5]:  3.058461  2.995601  3.016103  3.085667  2.710638  2.666667  2.545209  2.686080  2.845588  2.710294  2.917665  3.042056  2.850708  2.938748  2.743652  2.852684 
dram[6]:  3.000000  3.157492  3.166937  3.061224  2.611501  2.531081  2.699164  2.591212  2.733150  2.816446  2.808424  2.898507  2.811794  2.931267  2.765550  2.821337 
dram[7]:  3.086888  3.087023  2.972727  3.032154  2.616758  2.685237  2.656780  2.731277  2.726891  2.698745  2.899557  2.938686  2.848322  2.931507  2.816049  2.717184 
dram[8]:  3.163233  3.094427  2.970173  3.145455  2.633053  2.659763  2.658993  2.673267  2.812312  2.855422  2.961020  2.968182  3.453567  2.900398  2.918098  2.840822 
dram[9]:  3.193291  3.079070  2.925868  3.097938  2.599196  2.685028  2.796160  2.745297  2.709169  2.763006  2.901760  2.945820  2.780735  2.909326  2.812579  2.911023 
dram[10]:  2.968981  3.016272  3.030645  3.153716  2.682471  2.711078  2.832317  2.726608  2.687587  2.747813  2.935436  2.941358  2.930481  2.882895  2.813896  2.872892 
average row locality = 351152/122960 = 2.855823
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1529      1493      1413      1418      1421      1452      1400      1398      1365      1391      1378      1406      1612      1627      1597      1659 
dram[1]:      1555      1531      1426      1406      1405      1404      1373      1416      1392      1361      1384      1431      1519      1561      1595      1622 
dram[2]:      1545      1516      1381      1430      1432      1414      1420      1421      1371      1368      1379      1413      1563      1617      1611      1622 
dram[3]:      1540      1477      1435      1447      1425      1424      1394      1399      1396      1340      1442      1397      1592      1538      1616      1587 
dram[4]:      1526      1483      1416      1467      1426      1422      1412      1398      1388      1368      1435      1409      1594      1560      1621      1639 
dram[5]:      1509      1515      1416      1417      1438      1444      1414      1424      1401      1335      1409      1403      1586      1597      1623      1650 
dram[6]:      1562      1557      1471      1456      1410      1410      1443      1470      1426      1405      1471      1423      1585      1585      1639      1604 
dram[7]:      1476      1510      1457      1432      1439      1454      1396      1420      1406      1400      1408      1429      1560      1546      1639      1621 
dram[8]:      1505      1514      1428      1439      1426      1384      1399      1423      1386      1376      1414      1399      1587      1581      1598      1614 
dram[9]:      1509      1495      1402      1374      1442      1441      1432      1420      1365      1386      1420      1377      1583      1608      1626      1586 
dram[10]:      1517      1535      1429      1428      1413      1389      1429      1411      1396      1382      1414      1368      1562      1569      1622      1607 
total reads: 258957
bank skew: 1659/1335 = 1.24
chip skew: 23917/23381 = 1.02
number of total write accesses:
dram[0]:       516       486       455       435       460       459       435       431       512       530       511       562       626       661       608       663 
dram[1]:       556       501       447       450       411       450       415       472       527       506       499       573       561       594       611       599 
dram[2]:       503       517       398       463       461       445       438       449       542       490       506       524       583       642       611       628 
dram[3]:       495       465       449       497       447       475       424       479       549       449       558       551       622       585       623       588 
dram[4]:       474       471       462       495       483       433       473       484       549       504       564       545       620       595       618       662 
dram[5]:       479       528       457       456       473       484       472       467       534       508       540       550       629       610       646       635 
dram[6]:       532       508       483       494       452       463       495       476       561       513       596       519       656       590       673       591 
dram[7]:       478       512       505       454       466       474       485       440       541       535       555       584       562       594       642       656 
dram[8]:       491       485       464       464       454       414       449       467       487       520       561       560       979       603       611       599 
dram[9]:       490       491       453       429       497       460       461       477       526       526       559       526       611       638       610       606 
dram[10]:       493       504       450       439       454       422       429       454       531       503       541       538       630       622       646       608 
total reads: 92195
bank skew: 979/398 = 2.46
chip skew: 8608/8172 = 1.05
average mf latency per bank:
dram[0]:      31034     31603     32169     32280     33053     34622     36761     37191     33228     32830     31545     29809     26823     27152     26792     26323
dram[1]:      29903     30859     31971     33189     35265     34602     36964     35263     33075     33422     31641     29495     28122     27202     27252     27311
dram[2]:      30484     31916     32600     31767     34315     34556     36663     35741     32347     33572     31555     31110     27640     27123     27151     26868
dram[3]:      31321     31877     32893     30768     33984     33248     35805     36476     31045     33876     29580     29946     27026     28229     26500     27251
dram[4]:      31718     31761     31991     31382     34294     33965     34910     34693     32879     33550     30109     30274     27176     27726     27140     26347
dram[5]:      31711     30203     32137     31295     32599     32650     35591     34185     32772     31599     29982     30220     25836     27365     26801     27119
dram[6]:      29916     30166     32522     31046     34132     33445     35185     35903     31999     32258     29447     31611     25916     27882     26341     27130
dram[7]:      31222     31105     30318     32151     32820     32657     34812     35514     32393     31590     30719     29914     27676     27281     26112     26523
dram[8]:      31909     31535     31612     31967     35099     36130     36165     36752     34061     33359     30055     30720     26625     28075     26608     27117
dram[9]:      32142     31612     31922     33038     33224     31958     35422     35539     33209     33304     30215     29700     26413     26985     27059     26367
dram[10]:      30399     30834     31824     32732     34148     35582     37041     35947     32242     34111     30332     29902     26632     25953     26782     27465
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    258976    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    258941    261781    261790    258982    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    258950    261724    258779    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    258738    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    258808    258910    258803    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    258895    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    258822    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12547860 n_act=11171 n_pre=11155 n_req=31909 n_rd=94236 n_write=20595 bw_util=0.0181
n_activity=470482 dram_eff=0.4881
bk0: 6116a 12575528i bk1: 5972a 12578434i bk2: 5652a 12580060i bk3: 5672a 12578472i bk4: 5684a 12579635i bk5: 5808a 12580281i bk6: 5600a 12582094i bk7: 5592a 12588600i bk8: 5460a 12579472i bk9: 5564a 12576303i bk10: 5512a 12582156i bk11: 5624a 12574536i bk12: 6448a 12573510i bk13: 6508a 12565006i bk14: 6388a 12570247i bk15: 6636a 12565058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12549241 n_act=11009 n_pre=10993 n_req=31553 n_rd=93524 n_write=20250 bw_util=0.01794
n_activity=460866 dram_eff=0.4937
bk0: 6220a 12576703i bk1: 6124a 12573856i bk2: 5704a 12585955i bk3: 5624a 12581198i bk4: 5620a 12585654i bk5: 5616a 12579796i bk6: 5492a 12582925i bk7: 5664a 12577294i bk8: 5568a 12577891i bk9: 5444a 12576258i bk10: 5536a 12577430i bk11: 5724a 12571413i bk12: 6076a 12575841i bk13: 6244a 12572664i bk14: 6380a 12571100i bk15: 6488a 12569046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12548497 n_act=11135 n_pre=11119 n_req=31703 n_rd=94012 n_write=20254 bw_util=0.01802
n_activity=468223 dram_eff=0.4881
bk0: 6180a 12577575i bk1: 6064a 12575453i bk2: 5524a 12586657i bk3: 5720a 12585611i bk4: 5728a 12583401i bk5: 5656a 12576645i bk6: 5680a 12577655i bk7: 5684a 12580266i bk8: 5484a 12573019i bk9: 5472a 12581264i bk10: 5516a 12575361i bk11: 5652a 12574483i bk12: 6252a 12574447i bk13: 6468a 12570199i bk14: 6444a 12566076i bk15: 6488a 12570753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12548718 n_act=11103 n_pre=11087 n_req=31705 n_rd=93796 n_write=20313 bw_util=0.01799
n_activity=465461 dram_eff=0.4903
bk0: 6160a 12577021i bk1: 5908a 12582152i bk2: 5740a 12578561i bk3: 5788a 12574745i bk4: 5700a 12583581i bk5: 5696a 12580923i bk6: 5576a 12588082i bk7: 5596a 12580432i bk8: 5584a 12574975i bk9: 5360a 12584180i bk10: 5768a 12576746i bk11: 5588a 12576783i bk12: 6368a 12571329i bk13: 6152a 12574528i bk14: 6464a 12567030i bk15: 6348a 12569798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12547442 n_act=11261 n_pre=11245 n_req=31996 n_rd=94256 n_write=20813 bw_util=0.01814
n_activity=470478 dram_eff=0.4892
bk0: 6104a 12576759i bk1: 5932a 12578950i bk2: 5664a 12582133i bk3: 5868a 12581987i bk4: 5704a 12578881i bk5: 5688a 12581764i bk6: 5648a 12580374i bk7: 5592a 12575912i bk8: 5552a 12572429i bk9: 5472a 12577276i bk10: 5740a 12569405i bk11: 5636a 12574032i bk12: 6376a 12570902i bk13: 6240a 12571071i bk14: 6484a 12568250i bk15: 6556a 12562801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12547300 n_act=11259 n_pre=11243 n_req=32049 n_rd=94324 n_write=20891 bw_util=0.01817
n_activity=470738 dram_eff=0.4895
bk0: 6036a 12578973i bk1: 6060a 12574252i bk2: 5664a 12581719i bk3: 5668a 12582964i bk4: 5752a 12580407i bk5: 5776a 12580001i bk6: 5656a 12578085i bk7: 5696a 12580830i bk8: 5604a 12575603i bk9: 5340a 12578917i bk10: 5636a 12578813i bk11: 5612a 12577559i bk12: 6344a 12570091i bk13: 6388a 12569205i bk14: 6492a 12563873i bk15: 6600a 12563469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422617
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12545116 n_act=11495 n_pre=11479 n_req=32519 n_rd=95668 n_write=21259 bw_util=0.01844
n_activity=479006 dram_eff=0.4882
bk0: 6248a 12575595i bk1: 6228a 12574359i bk2: 5884a 12585125i bk3: 5824a 12575771i bk4: 5640a 12580475i bk5: 5640a 12576195i bk6: 5772a 12580331i bk7: 5880a 12576381i bk8: 5704a 12579003i bk9: 5620a 12575448i bk10: 5884a 12569616i bk11: 5692a 12576431i bk12: 6340a 12566346i bk13: 6340a 12572799i bk14: 6556a 12567814i bk15: 6416a 12568599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12547089 n_act=11321 n_pre=11305 n_req=32076 n_rd=94372 n_write=20930 bw_util=0.01818
n_activity=472649 dram_eff=0.4879
bk0: 5904a 12581555i bk1: 6040a 12576955i bk2: 5828a 12579076i bk3: 5728a 12581487i bk4: 5756a 12581921i bk5: 5816a 12578118i bk6: 5584a 12584085i bk7: 5680a 12578569i bk8: 5624a 12574216i bk9: 5600a 12577131i bk10: 5632a 12574401i bk11: 5716a 12577413i bk12: 6240a 12571668i bk13: 6184a 12570407i bk14: 6556a 12566399i bk15: 6484a 12566714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12548491 n_act=11000 n_pre=10984 n_req=32081 n_rd=93892 n_write=20650 bw_util=0.01806
n_activity=464672 dram_eff=0.493
bk0: 6020a 12578449i bk1: 6056a 12577070i bk2: 5712a 12578334i bk3: 5756a 12577930i bk4: 5704a 12585853i bk5: 5536a 12584288i bk6: 5596a 12581953i bk7: 5692a 12578480i bk8: 5544a 12580798i bk9: 5504a 12578188i bk10: 5656a 12577183i bk11: 5596a 12575572i bk12: 6348a 12575665i bk13: 6324a 12569537i bk14: 6392a 12570495i bk15: 6456a 12567324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425072
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12548345 n_act=11136 n_pre=11120 n_req=31826 n_rd=93864 n_write=20552 bw_util=0.01804
n_activity=466179 dram_eff=0.4909
bk0: 6036a 12580354i bk1: 5980a 12579559i bk2: 5608a 12579320i bk3: 5496a 12583357i bk4: 5768a 12575629i bk5: 5764a 12577452i bk6: 5728a 12582218i bk7: 5680a 12581488i bk8: 5460a 12577788i bk9: 5544a 12577463i bk10: 5680a 12573694i bk11: 5508a 12579688i bk12: 6332a 12571727i bk13: 6432a 12567188i bk14: 6504a 12571049i bk15: 6344a 12572027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12685017 n_nop=12548644 n_act=11071 n_pre=11055 n_req=31735 n_rd=93884 n_write=20363 bw_util=0.01801
n_activity=468160 dram_eff=0.4881
bk0: 6068a 12577752i bk1: 6140a 12579037i bk2: 5716a 12580323i bk3: 5712a 12585476i bk4: 5652a 12581851i bk5: 5556a 12578538i bk6: 5716a 12586259i bk7: 5644a 12580391i bk8: 5584a 12576569i bk9: 5528a 12574419i bk10: 5656a 12576506i bk11: 5472a 12574683i bk12: 6248a 12572738i bk13: 6276a 12566099i bk14: 6488a 12569533i bk15: 6428a 12571006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 10
L2_cache_bank[1]: Access = 211067, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1836, Reservation_fails = 4
L2_cache_bank[2]: Access = 210211, Miss = 11649, Miss_rate = 0.055, Pending_hits = 1815, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1807, Reservation_fails = 8
L2_cache_bank[4]: Access = 210288, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 7
L2_cache_bank[5]: Access = 211136, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1789, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1809, Reservation_fails = 8
L2_cache_bank[7]: Access = 210047, Miss = 11609, Miss_rate = 0.055, Pending_hits = 1742, Reservation_fails = 5
L2_cache_bank[8]: Access = 211072, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1872, Reservation_fails = 6
L2_cache_bank[9]: Access = 210701, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 3
L2_cache_bank[10]: Access = 211012, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 9
L2_cache_bank[11]: Access = 210803, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1815, Reservation_fails = 7
L2_cache_bank[12]: Access = 211213, Miss = 12007, Miss_rate = 0.057, Pending_hits = 1890, Reservation_fails = 7
L2_cache_bank[13]: Access = 211616, Miss = 11910, Miss_rate = 0.056, Pending_hits = 1810, Reservation_fails = 7
L2_cache_bank[14]: Access = 210687, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1764, Reservation_fails = 2
L2_cache_bank[15]: Access = 211362, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1770, Reservation_fails = 8
L2_cache_bank[16]: Access = 245379, Miss = 11743, Miss_rate = 0.048, Pending_hits = 2090, Reservation_fails = 6
L2_cache_bank[17]: Access = 210474, Miss = 11730, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 6
L2_cache_bank[18]: Access = 209302, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 11
L2_cache_bank[19]: Access = 209012, Miss = 11687, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 10
L2_cache_bank[20]: Access = 208811, Miss = 11782, Miss_rate = 0.056, Pending_hits = 1828, Reservation_fails = 7
L2_cache_bank[21]: Access = 209749, Miss = 11689, Miss_rate = 0.056, Pending_hits = 1722, Reservation_fails = 5
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 258957
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 39905
L2_total_cache_reservation_fails = 153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3243661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5836
	minimum = 6
	maximum = 32
Network latency average = 7.52161
	minimum = 6
	maximum = 23
Slowest packet = 9315142
Flit latency average = 7.16776
	minimum = 6
	maximum = 22
Slowest flit = 16060415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00620804
	minimum = 0.00514061 (at node 19)
	maximum = 0.00714394 (at node 34)
Accepted packet rate average = 0.00620804
	minimum = 0.00514061 (at node 19)
	maximum = 0.00714394 (at node 34)
Injected flit rate average = 0.00931207
	minimum = 0.00514061 (at node 19)
	maximum = 0.014269 (at node 34)
Accepted flit rate average= 0.00931207
	minimum = 0.00697384 (at node 44)
	maximum = 0.0118121 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3428 (21 samples)
	minimum = 6 (21 samples)
	maximum = 459.714 (21 samples)
Network latency average = 20.0801 (21 samples)
	minimum = 6 (21 samples)
	maximum = 349.429 (21 samples)
Flit latency average = 20.9048 (21 samples)
	minimum = 6 (21 samples)
	maximum = 348.714 (21 samples)
Fragmentation average = 0.00566435 (21 samples)
	minimum = 0 (21 samples)
	maximum = 127.524 (21 samples)
Injected packet rate average = 0.0306805 (21 samples)
	minimum = 0.0251237 (21 samples)
	maximum = 0.101488 (21 samples)
Accepted packet rate average = 0.0306805 (21 samples)
	minimum = 0.0251237 (21 samples)
	maximum = 0.101488 (21 samples)
Injected flit rate average = 0.0472374 (21 samples)
	minimum = 0.0320447 (21 samples)
	maximum = 0.125835 (21 samples)
Accepted flit rate average = 0.0472374 (21 samples)
	minimum = 0.0342323 (21 samples)
	maximum = 0.190253 (21 samples)
Injected packet size average = 1.53965 (21 samples)
Accepted packet size average = 1.53965 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 2 sec (8462 sec)
gpgpu_simulation_rate = 15459 (inst/sec)
gpgpu_simulation_rate = 1364 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3168
gpu_sim_insn = 4446804
gpu_ipc =    1403.6628
gpu_tot_sim_cycle = 11775197
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      11.4872
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3195544
gpu_stall_icnt2sh    = 11323058
partiton_reqs_in_parallel = 69696
partiton_reqs_in_parallel_total    = 147096862
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.4980
partiton_reqs_in_parallel_util = 69696
partiton_reqs_in_parallel_util_total    = 147096862
gpu_sim_cycle_parition_util = 3168
gpu_tot_sim_cycle_parition_util    = 6822487
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5608
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.4697 GB/Sec
L2_BW_total  =      37.6225 GB/Sec
gpu_total_sim_rate=15956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7575, 7360, 8263, 7364, 8200, 8574, 7765, 7929, 8004, 7728, 7986, 7782, 8651, 7797, 8816, 7980, 7003, 7184, 7128, 7138, 6760, 7045, 7245, 7072, 7079, 6885, 6634, 7247, 7288, 6507, 6987, 6504, 5158, 5928, 5464, 5601, 5911, 6184, 5770, 6174, 6241, 5680, 5594, 5808, 5572, 5856, 5238, 5314, 5742, 5195, 5178, 5283, 4893, 5037, 4893, 5258, 4603, 5837, 5136, 5264, 4820, 5300, 5392, 5309, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11926304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11838746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 82672
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13230658	W0_Idle:132788778	W0_Scoreboard:222448709	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1606 
maxdqlatency = 0 
maxmflatency = 309409 
averagemflatency = 2333 
max_icnt2mem_latency = 309144 
max_icnt2sh_latency = 11548233 
mrq_lat_table:158541 	4542 	5880 	36844 	20699 	17298 	24055 	34524 	35744 	12665 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3530568 	963382 	40647 	20036 	4106 	4936 	13291 	17381 	22809 	20486 	36095 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1243144 	292875 	1334269 	719149 	448120 	445036 	64851 	5051 	3091 	3748 	4906 	13428 	16900 	22930 	20308 	36095 	11 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	934006 	820360 	1452161 	260931 	34660 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11039 	960394 	198489 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3188 	383 	180 	90 	66 	67 	51 	73 	64 	49 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        47        39        38        16        16        16        16        30        30        42        46        46        46        45        45 
dram[1]:        45        44        32        37        16        16        17        16        30        30        43        44        45        43        45        38 
dram[2]:        42        44        40        39        16        16        16        16        30        30        44        44        46        47        42        42 
dram[3]:        46        47        38        37        17        16        16        16        31        28        45        48        46        45        48        46 
dram[4]:        37        43        41        40        16        16        16        16        28        29        45        43        42        45        45        47 
dram[5]:        45        42        40        40        16        16        16        16        30        29        42        44        46        41        45        46 
dram[6]:        45        46        38        39        16        16        17        16        29        29        40        39        47        46        43        43 
dram[7]:        43        48        36        39        16        16        16        16        30        28        48        44        44        44        44        42 
dram[8]:        42        47        39        39        16        16        17        16        30        29        42        46        94        37        45        42 
dram[9]:        47        43        38        32        16        16        16        16        33        33        39        48        45        43        44        46 
dram[10]:        45        46        33        39        17        16        16        16        33        32        44        45        47        44        46        46 
maximum service time to same row:
dram[0]:    386327    200382    478896    403510    510645    184659    468563    219358    338066    431495    332834    513748    223076    310628    427002    536807 
dram[1]:    462666    282763    299030    430418    254161    337224    389239    300753    211285    338686    636222    538770    215796    219413    318025    746041 
dram[2]:    428347    314051    260748    336633    339395    184714    266664    249658    233358    275627    241941    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    302915    328972    354392    341096    361436    268952    551436    584035    489045    499050    747525    266476 
dram[4]:    397639    306908    635972    341855    258926    242693    244168    381997    349571    233886    289887    446124    381675    335989    252585    341805 
dram[5]:    237690    252263    376647    458191    358050    346213    387791    489582    637755    267494    204485    295070    313524    265856    471366    160206 
dram[6]:    183490    307636    446534    452302    426083    329934    301590    297252    254644    387833    174954    251938    421221    363717    395200    289203 
dram[7]:    477618    198399    206112    339788    184694    285261    464461    265832    503369    579749    294767    507195    490931    434990    386494    373461 
dram[8]:    239791    310613    360070    339956    251390    267354    300098    445036    262758    579987    584718    381811    245687    339009    339225    386553 
dram[9]:    345463    210163    197854    347887    335491    471074    337630    269001    516484    496384    199539    503333    498761    496868    493711    312945 
dram[10]:    443420    217932    340700    266119    416755    201706    246211    289556    413918    290418    390560    310834    293925    381903    473219    548809 
average row accesses per activate:
dram[0]:  3.029630  3.244262  3.108153  3.130068  2.807463  2.702970  2.651734  2.670073  2.677603  2.724823  2.915123  2.811429  2.876607  2.975293  2.692308  2.838631 
dram[1]:  3.002845  3.010370  3.169205  3.003236  2.718563  2.648571  2.759259  2.666667  2.714286  2.725548  3.032206  2.947059  3.014493  2.869507  2.879895  2.783208 
dram[2]:  2.981077  3.084977  3.041026  2.967085  2.632823  2.578363  2.708455  2.729927  2.780523  2.769001  2.904468  2.895366  2.951857  3.000000  2.767123  2.830189 
dram[3]:  2.975146  3.162866  3.073410  2.923308  2.689655  2.601370  2.899522  2.679030  2.758865  2.682159  2.936857  3.006173  2.842105  2.969231  2.767614  2.828348 
dram[4]:  3.091190  3.136437  2.971519  3.124204  2.636740  2.657593  2.662429  2.739447  2.671724  2.761062  2.795804  2.886263  2.983828  2.888740  2.788294  2.778986 
dram[5]:  3.058461  2.995601  3.016103  3.085667  2.710638  2.666667  2.545209  2.686080  2.845588  2.710294  2.917665  3.042056  2.850708  2.938748  2.743652  2.852684 
dram[6]:  3.000000  3.157492  3.166937  3.061224  2.611501  2.531081  2.699164  2.591212  2.733150  2.816446  2.808424  2.898507  2.811794  2.931267  2.765550  2.821337 
dram[7]:  3.086888  3.087023  2.972727  3.032154  2.616758  2.685237  2.656780  2.731277  2.726891  2.698745  2.899557  2.938686  2.848322  2.931507  2.816049  2.717184 
dram[8]:  3.163233  3.094427  2.970173  3.145455  2.633053  2.659763  2.658993  2.673267  2.812312  2.855422  2.961020  2.968182  3.453567  2.900398  2.918098  2.840822 
dram[9]:  3.193291  3.079070  2.925868  3.097938  2.599196  2.685028  2.796160  2.745297  2.709169  2.763006  2.901760  2.945820  2.780735  2.909326  2.812579  2.911023 
dram[10]:  2.968981  3.016272  3.030645  3.153716  2.682471  2.711078  2.832317  2.726608  2.687587  2.747813  2.935436  2.941358  2.930481  2.882895  2.813896  2.872892 
average row locality = 351152/122960 = 2.855823
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1529      1493      1413      1418      1421      1452      1400      1398      1365      1391      1378      1406      1612      1627      1597      1659 
dram[1]:      1555      1531      1426      1406      1405      1404      1373      1416      1392      1361      1384      1431      1519      1561      1595      1622 
dram[2]:      1545      1516      1381      1430      1432      1414      1420      1421      1371      1368      1379      1413      1563      1617      1611      1622 
dram[3]:      1540      1477      1435      1447      1425      1424      1394      1399      1396      1340      1442      1397      1592      1538      1616      1587 
dram[4]:      1526      1483      1416      1467      1426      1422      1412      1398      1388      1368      1435      1409      1594      1560      1621      1639 
dram[5]:      1509      1515      1416      1417      1438      1444      1414      1424      1401      1335      1409      1403      1586      1597      1623      1650 
dram[6]:      1562      1557      1471      1456      1410      1410      1443      1470      1426      1405      1471      1423      1585      1585      1639      1604 
dram[7]:      1476      1510      1457      1432      1439      1454      1396      1420      1406      1400      1408      1429      1560      1546      1639      1621 
dram[8]:      1505      1514      1428      1439      1426      1384      1399      1423      1386      1376      1414      1399      1587      1581      1598      1614 
dram[9]:      1509      1495      1402      1374      1442      1441      1432      1420      1365      1386      1420      1377      1583      1608      1626      1586 
dram[10]:      1517      1535      1429      1428      1413      1389      1429      1411      1396      1382      1414      1368      1562      1569      1622      1607 
total reads: 258957
bank skew: 1659/1335 = 1.24
chip skew: 23917/23381 = 1.02
number of total write accesses:
dram[0]:       516       486       455       435       460       459       435       431       512       530       511       562       626       661       608       663 
dram[1]:       556       501       447       450       411       450       415       472       527       506       499       573       561       594       611       599 
dram[2]:       503       517       398       463       461       445       438       449       542       490       506       524       583       642       611       628 
dram[3]:       495       465       449       497       447       475       424       479       549       449       558       551       622       585       623       588 
dram[4]:       474       471       462       495       483       433       473       484       549       504       564       545       620       595       618       662 
dram[5]:       479       528       457       456       473       484       472       467       534       508       540       550       629       610       646       635 
dram[6]:       532       508       483       494       452       463       495       476       561       513       596       519       656       590       673       591 
dram[7]:       478       512       505       454       466       474       485       440       541       535       555       584       562       594       642       656 
dram[8]:       491       485       464       464       454       414       449       467       487       520       561       560       979       603       611       599 
dram[9]:       490       491       453       429       497       460       461       477       526       526       559       526       611       638       610       606 
dram[10]:       493       504       450       439       454       422       429       454       531       503       541       538       630       622       646       608 
total reads: 92195
bank skew: 979/398 = 2.46
chip skew: 8608/8172 = 1.05
average mf latency per bank:
dram[0]:      31034     31603     32169     32280     33057     34626     36765     37196     33233     32835     31549     29814     26827     27156     26795     26327
dram[1]:      29903     30859     31971     33189     35268     34606     36969     35267     33079     33427     31646     29499     28126     27206     27256     27315
dram[2]:      30484     31916     32600     31767     34318     34560     36667     35745     32351     33577     31559     31115     27644     27127     27155     26871
dram[3]:      31321     31877     32893     30768     33988     33251     35809     36480     31049     33881     29584     29951     27030     28233     26504     27255
dram[4]:      31718     31761     31991     31382     34298     33969     34915     34697     32884     33555     30113     30278     27179     27730     27144     26351
dram[5]:      31711     30203     32137     31295     32603     32654     35595     34189     32776     31603     29986     30224     25839     27368     26805     27123
dram[6]:      29916     30166     32522     31046     34136     33448     35189     35908     32004     32263     29451     31615     25920     27885     26345     27133
dram[7]:      31222     31105     30318     32151     32823     32661     34817     35518     32397     31594     30724     29919     27680     27285     26116     26527
dram[8]:      31909     31535     31612     31967     35103     36134     36170     36756     34066     33364     30060     30724     26628     28079     26611     27121
dram[9]:      32142     31612     31922     33038     33227     31961     35427     35543     33214     33308     30220     29704     26417     26989     27063     26370
dram[10]:      30399     30834     31824     32732     34152     35587     37046     35952     32246     34116     30336     29906     26636     25956     26786     27469
maximum mf latency per bank:
dram[0]:     257735    257571    257495    257397    261820    261720    261695    261839    261798    258976    255841    217304    255682    255687    257954    257256
dram[1]:     257811    258276    257814    257803    261769    257453    258941    261781    261790    258982    248804    255841    217055    263199    257245    257373
dram[2]:     257893    257820    257442    257544    261787    261728    258950    261724    258779    257365    198283    199452    200416    217156    257621    257394
dram[3]:     258236    258020    257192    257309    261819    257406    261773    261742    258738    257514    198420    217335    200172    217372    257389    257946
dram[4]:     257716    257395    257368    257376    257433    261797    261754    258808    258910    258803    255793    217099    255658    200086    257366    257807
dram[5]:     257838    257729    257362    257502    261729    261804    261814    261781    257637    257737    198436    255949    200110    263246    257261    258054
dram[6]:     257776    258273    309298    257436    309356    309267    261746    261862    257513    258895    198384    309409    200169    255715    257253    257456
dram[7]:     257826    258226    257741    257742    261743    257425    261749    258822    261748    261833    255736    248157    255632    217024    257358    257910
dram[8]:     257893    257977    257487    257576    261887    261791    261810    309278    278034    309307    255817    246312    200489    255667    257466    257624
dram[9]:     257657    257761    257362    257416    261816    261825    261838    261836    257397    261776    246427    198569    217401    199308    257449    258115
dram[10]:     257453    257518    257380    258751    261744    261776    261740    277999    278049    261765    198495    217408    199386    246390    257771    257316
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12553741 n_act=11171 n_pre=11155 n_req=31909 n_rd=94236 n_write=20595 bw_util=0.0181
n_activity=470482 dram_eff=0.4881
bk0: 6116a 12581409i bk1: 5972a 12584315i bk2: 5652a 12585941i bk3: 5672a 12584353i bk4: 5684a 12585516i bk5: 5808a 12586162i bk6: 5600a 12587975i bk7: 5592a 12594481i bk8: 5460a 12585353i bk9: 5564a 12582184i bk10: 5512a 12588037i bk11: 5624a 12580417i bk12: 6448a 12579391i bk13: 6508a 12570887i bk14: 6388a 12576128i bk15: 6636a 12570939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12555122 n_act=11009 n_pre=10993 n_req=31553 n_rd=93524 n_write=20250 bw_util=0.01793
n_activity=460866 dram_eff=0.4937
bk0: 6220a 12582584i bk1: 6124a 12579737i bk2: 5704a 12591836i bk3: 5624a 12587079i bk4: 5620a 12591535i bk5: 5616a 12585677i bk6: 5492a 12588806i bk7: 5664a 12583175i bk8: 5568a 12583772i bk9: 5444a 12582139i bk10: 5536a 12583311i bk11: 5724a 12577294i bk12: 6076a 12581722i bk13: 6244a 12578545i bk14: 6380a 12576981i bk15: 6488a 12574927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12554378 n_act=11135 n_pre=11119 n_req=31703 n_rd=94012 n_write=20254 bw_util=0.01801
n_activity=468223 dram_eff=0.4881
bk0: 6180a 12583456i bk1: 6064a 12581334i bk2: 5524a 12592538i bk3: 5720a 12591492i bk4: 5728a 12589282i bk5: 5656a 12582526i bk6: 5680a 12583536i bk7: 5684a 12586147i bk8: 5484a 12578900i bk9: 5472a 12587145i bk10: 5516a 12581242i bk11: 5652a 12580364i bk12: 6252a 12580328i bk13: 6468a 12576080i bk14: 6444a 12571957i bk15: 6488a 12576634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12554599 n_act=11103 n_pre=11087 n_req=31705 n_rd=93796 n_write=20313 bw_util=0.01798
n_activity=465461 dram_eff=0.4903
bk0: 6160a 12582902i bk1: 5908a 12588033i bk2: 5740a 12584442i bk3: 5788a 12580626i bk4: 5700a 12589462i bk5: 5696a 12586804i bk6: 5576a 12593963i bk7: 5596a 12586313i bk8: 5584a 12580856i bk9: 5360a 12590061i bk10: 5768a 12582627i bk11: 5588a 12582664i bk12: 6368a 12577210i bk13: 6152a 12580409i bk14: 6464a 12572911i bk15: 6348a 12575679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12553323 n_act=11261 n_pre=11245 n_req=31996 n_rd=94256 n_write=20813 bw_util=0.01813
n_activity=470478 dram_eff=0.4892
bk0: 6104a 12582640i bk1: 5932a 12584831i bk2: 5664a 12588014i bk3: 5868a 12587868i bk4: 5704a 12584762i bk5: 5688a 12587645i bk6: 5648a 12586255i bk7: 5592a 12581793i bk8: 5552a 12578310i bk9: 5472a 12583157i bk10: 5740a 12575286i bk11: 5636a 12579913i bk12: 6376a 12576783i bk13: 6240a 12576952i bk14: 6484a 12574131i bk15: 6556a 12568682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12553181 n_act=11259 n_pre=11243 n_req=32049 n_rd=94324 n_write=20891 bw_util=0.01816
n_activity=470738 dram_eff=0.4895
bk0: 6036a 12584854i bk1: 6060a 12580133i bk2: 5664a 12587600i bk3: 5668a 12588845i bk4: 5752a 12586288i bk5: 5776a 12585882i bk6: 5656a 12583966i bk7: 5696a 12586711i bk8: 5604a 12581484i bk9: 5340a 12584798i bk10: 5636a 12584694i bk11: 5612a 12583440i bk12: 6344a 12575972i bk13: 6388a 12575086i bk14: 6492a 12569754i bk15: 6600a 12569350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12550997 n_act=11495 n_pre=11479 n_req=32519 n_rd=95668 n_write=21259 bw_util=0.01843
n_activity=479006 dram_eff=0.4882
bk0: 6248a 12581476i bk1: 6228a 12580240i bk2: 5884a 12591006i bk3: 5824a 12581652i bk4: 5640a 12586356i bk5: 5640a 12582076i bk6: 5772a 12586212i bk7: 5880a 12582262i bk8: 5704a 12584884i bk9: 5620a 12581329i bk10: 5884a 12575497i bk11: 5692a 12582312i bk12: 6340a 12572227i bk13: 6340a 12578680i bk14: 6556a 12573695i bk15: 6416a 12574480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428957
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12552970 n_act=11321 n_pre=11305 n_req=32076 n_rd=94372 n_write=20930 bw_util=0.01817
n_activity=472649 dram_eff=0.4879
bk0: 5904a 12587436i bk1: 6040a 12582836i bk2: 5828a 12584957i bk3: 5728a 12587368i bk4: 5756a 12587802i bk5: 5816a 12583999i bk6: 5584a 12589966i bk7: 5680a 12584450i bk8: 5624a 12580097i bk9: 5600a 12583012i bk10: 5632a 12580282i bk11: 5716a 12583294i bk12: 6240a 12577549i bk13: 6184a 12576288i bk14: 6556a 12572280i bk15: 6484a 12572595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421569
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12554372 n_act=11000 n_pre=10984 n_req=32081 n_rd=93892 n_write=20650 bw_util=0.01805
n_activity=464672 dram_eff=0.493
bk0: 6020a 12584330i bk1: 6056a 12582951i bk2: 5712a 12584215i bk3: 5756a 12583811i bk4: 5704a 12591734i bk5: 5536a 12590169i bk6: 5596a 12587834i bk7: 5692a 12584361i bk8: 5544a 12586679i bk9: 5504a 12584069i bk10: 5656a 12583064i bk11: 5596a 12581453i bk12: 6348a 12581546i bk13: 6324a 12575418i bk14: 6392a 12576376i bk15: 6456a 12573205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424875
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12554226 n_act=11136 n_pre=11120 n_req=31826 n_rd=93864 n_write=20552 bw_util=0.01803
n_activity=466179 dram_eff=0.4909
bk0: 6036a 12586235i bk1: 5980a 12585440i bk2: 5608a 12585201i bk3: 5496a 12589238i bk4: 5768a 12581510i bk5: 5764a 12583333i bk6: 5728a 12588099i bk7: 5680a 12587369i bk8: 5460a 12583669i bk9: 5544a 12583344i bk10: 5680a 12579575i bk11: 5508a 12585569i bk12: 6332a 12577608i bk13: 6432a 12573069i bk14: 6504a 12576930i bk15: 6344a 12577908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424099
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12690898 n_nop=12554525 n_act=11071 n_pre=11055 n_req=31735 n_rd=93884 n_write=20363 bw_util=0.018
n_activity=468160 dram_eff=0.4881
bk0: 6068a 12583633i bk1: 6140a 12584918i bk2: 5716a 12586204i bk3: 5712a 12591357i bk4: 5652a 12587732i bk5: 5556a 12584419i bk6: 5716a 12592140i bk7: 5644a 12586272i bk8: 5584a 12582450i bk9: 5528a 12580300i bk10: 5656a 12582387i bk11: 5472a 12580564i bk12: 6248a 12578619i bk13: 6276a 12571980i bk14: 6488a 12575414i bk15: 6428a 12576887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 10
L2_cache_bank[1]: Access = 211439, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1836, Reservation_fails = 4
L2_cache_bank[2]: Access = 210583, Miss = 11649, Miss_rate = 0.055, Pending_hits = 1815, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1807, Reservation_fails = 8
L2_cache_bank[4]: Access = 210660, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1800, Reservation_fails = 7
L2_cache_bank[5]: Access = 211508, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1789, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1809, Reservation_fails = 8
L2_cache_bank[7]: Access = 210419, Miss = 11609, Miss_rate = 0.055, Pending_hits = 1742, Reservation_fails = 5
L2_cache_bank[8]: Access = 211444, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1872, Reservation_fails = 6
L2_cache_bank[9]: Access = 211073, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 3
L2_cache_bank[10]: Access = 211384, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 9
L2_cache_bank[11]: Access = 211175, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1815, Reservation_fails = 7
L2_cache_bank[12]: Access = 211585, Miss = 12007, Miss_rate = 0.057, Pending_hits = 1890, Reservation_fails = 7
L2_cache_bank[13]: Access = 211988, Miss = 11910, Miss_rate = 0.056, Pending_hits = 1810, Reservation_fails = 7
L2_cache_bank[14]: Access = 211059, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1764, Reservation_fails = 2
L2_cache_bank[15]: Access = 211734, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1770, Reservation_fails = 8
L2_cache_bank[16]: Access = 245750, Miss = 11743, Miss_rate = 0.048, Pending_hits = 2090, Reservation_fails = 6
L2_cache_bank[17]: Access = 210842, Miss = 11730, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 6
L2_cache_bank[18]: Access = 209670, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 11
L2_cache_bank[19]: Access = 209380, Miss = 11687, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 10
L2_cache_bank[20]: Access = 209183, Miss = 11782, Miss_rate = 0.056, Pending_hits = 1828, Reservation_fails = 7
L2_cache_bank[21]: Access = 210121, Miss = 11689, Miss_rate = 0.056, Pending_hits = 1722, Reservation_fails = 5
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 258957
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 39905
L2_total_cache_reservation_fails = 153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3251832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.64484
	minimum = 6
	maximum = 54
Network latency average = 8.55948
	minimum = 6
	maximum = 45
Slowest packet = 9338317
Flit latency average = 8.42382
	minimum = 6
	maximum = 44
Slowest flit = 16071391
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0516009
	minimum = 0.0454689 (at node 1)
	maximum = 0.0587307 (at node 28)
Accepted packet rate average = 0.0516009
	minimum = 0.0454689 (at node 1)
	maximum = 0.0587307 (at node 28)
Injected flit rate average = 0.0774013
	minimum = 0.0454689 (at node 1)
	maximum = 0.117461 (at node 28)
Accepted flit rate average= 0.0774013
	minimum = 0.0580991 (at node 45)
	maximum = 0.0959899 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2656 (22 samples)
	minimum = 6 (22 samples)
	maximum = 441.273 (22 samples)
Network latency average = 19.5564 (22 samples)
	minimum = 6 (22 samples)
	maximum = 335.591 (22 samples)
Flit latency average = 20.3375 (22 samples)
	minimum = 6 (22 samples)
	maximum = 334.864 (22 samples)
Fragmentation average = 0.00540688 (22 samples)
	minimum = 0 (22 samples)
	maximum = 121.727 (22 samples)
Injected packet rate average = 0.0316315 (22 samples)
	minimum = 0.0260484 (22 samples)
	maximum = 0.0995445 (22 samples)
Accepted packet rate average = 0.0316315 (22 samples)
	minimum = 0.0260484 (22 samples)
	maximum = 0.0995445 (22 samples)
Injected flit rate average = 0.0486084 (22 samples)
	minimum = 0.0326549 (22 samples)
	maximum = 0.125455 (22 samples)
Accepted flit rate average = 0.0486084 (22 samples)
	minimum = 0.0353171 (22 samples)
	maximum = 0.185969 (22 samples)
Injected packet size average = 1.53671 (22 samples)
Accepted packet size average = 1.53671 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 17 sec (8477 sec)
gpgpu_simulation_rate = 15956 (inst/sec)
gpgpu_simulation_rate = 1389 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167323 Tlb_hit: 160172 Tlb_miss: 7151 Tlb_hit_rate: 0.957262
Shader1: Tlb_access: 167414 Tlb_hit: 160198 Tlb_miss: 7216 Tlb_hit_rate: 0.956897
Shader2: Tlb_access: 167720 Tlb_hit: 160522 Tlb_miss: 7198 Tlb_hit_rate: 0.957083
Shader3: Tlb_access: 167759 Tlb_hit: 160531 Tlb_miss: 7228 Tlb_hit_rate: 0.956914
Shader4: Tlb_access: 165675 Tlb_hit: 158481 Tlb_miss: 7194 Tlb_hit_rate: 0.956578
Shader5: Tlb_access: 163497 Tlb_hit: 156336 Tlb_miss: 7161 Tlb_hit_rate: 0.956201
Shader6: Tlb_access: 165753 Tlb_hit: 158650 Tlb_miss: 7103 Tlb_hit_rate: 0.957147
Shader7: Tlb_access: 166675 Tlb_hit: 159460 Tlb_miss: 7215 Tlb_hit_rate: 0.956712
Shader8: Tlb_access: 165404 Tlb_hit: 158212 Tlb_miss: 7192 Tlb_hit_rate: 0.956519
Shader9: Tlb_access: 163283 Tlb_hit: 156183 Tlb_miss: 7100 Tlb_hit_rate: 0.956517
Shader10: Tlb_access: 165420 Tlb_hit: 158229 Tlb_miss: 7191 Tlb_hit_rate: 0.956529
Shader11: Tlb_access: 163408 Tlb_hit: 156358 Tlb_miss: 7050 Tlb_hit_rate: 0.956856
Shader12: Tlb_access: 163967 Tlb_hit: 156941 Tlb_miss: 7026 Tlb_hit_rate: 0.957150
Shader13: Tlb_access: 163927 Tlb_hit: 156968 Tlb_miss: 6959 Tlb_hit_rate: 0.957548
Shader14: Tlb_access: 163794 Tlb_hit: 156817 Tlb_miss: 6977 Tlb_hit_rate: 0.957404
Shader15: Tlb_access: 164055 Tlb_hit: 156989 Tlb_miss: 7066 Tlb_hit_rate: 0.956929
Shader16: Tlb_access: 163698 Tlb_hit: 156663 Tlb_miss: 7035 Tlb_hit_rate: 0.957025
Shader17: Tlb_access: 163111 Tlb_hit: 156237 Tlb_miss: 6874 Tlb_hit_rate: 0.957857
Shader18: Tlb_access: 167673 Tlb_hit: 160500 Tlb_miss: 7173 Tlb_hit_rate: 0.957220
Shader19: Tlb_access: 165539 Tlb_hit: 158405 Tlb_miss: 7134 Tlb_hit_rate: 0.956904
Shader20: Tlb_access: 164686 Tlb_hit: 157393 Tlb_miss: 7293 Tlb_hit_rate: 0.955716
Shader21: Tlb_access: 166424 Tlb_hit: 159078 Tlb_miss: 7346 Tlb_hit_rate: 0.955860
Shader22: Tlb_access: 168432 Tlb_hit: 161143 Tlb_miss: 7289 Tlb_hit_rate: 0.956724
Shader23: Tlb_access: 166380 Tlb_hit: 159213 Tlb_miss: 7167 Tlb_hit_rate: 0.956924
Shader24: Tlb_access: 168550 Tlb_hit: 161385 Tlb_miss: 7165 Tlb_hit_rate: 0.957490
Shader25: Tlb_access: 164552 Tlb_hit: 157325 Tlb_miss: 7227 Tlb_hit_rate: 0.956081
Shader26: Tlb_access: 166918 Tlb_hit: 159640 Tlb_miss: 7278 Tlb_hit_rate: 0.956398
Shader27: Tlb_access: 168134 Tlb_hit: 160843 Tlb_miss: 7291 Tlb_hit_rate: 0.956636
Tlb_tot_access: 4639171 Tlb_tot_hit: 4438872, Tlb_tot_miss: 200299, Tlb_tot_hit_rate: 0.956824
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 939 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader1: Tlb_validate: 938 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader2: Tlb_validate: 928 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader3: Tlb_validate: 944 Tlb_invalidate: 787 Tlb_evict: 0 Tlb_page_evict: 787
Shader4: Tlb_validate: 945 Tlb_invalidate: 792 Tlb_evict: 0 Tlb_page_evict: 792
Shader5: Tlb_validate: 924 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Shader6: Tlb_validate: 942 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader7: Tlb_validate: 933 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader8: Tlb_validate: 929 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader9: Tlb_validate: 934 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader10: Tlb_validate: 934 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader11: Tlb_validate: 928 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader12: Tlb_validate: 939 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader13: Tlb_validate: 930 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader14: Tlb_validate: 935 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader15: Tlb_validate: 933 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader16: Tlb_validate: 930 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader17: Tlb_validate: 927 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader18: Tlb_validate: 938 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader19: Tlb_validate: 933 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader20: Tlb_validate: 927 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader21: Tlb_validate: 943 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader22: Tlb_validate: 941 Tlb_invalidate: 788 Tlb_evict: 0 Tlb_page_evict: 788
Shader23: Tlb_validate: 952 Tlb_invalidate: 796 Tlb_evict: 0 Tlb_page_evict: 796
Shader24: Tlb_validate: 927 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader25: Tlb_validate: 932 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader26: Tlb_validate: 938 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader27: Tlb_validate: 937 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Tlb_tot_valiate: 26180 Tlb_invalidate: 21895, Tlb_tot_evict: 0, Tlb_tot_evict page: 21895
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787921 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Total 4
Shader1: Page: 787296 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788549 Trashed: 1 | Total 5
Shader2: Page: 787983 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788659 Trashed: 1 | Total 7
Shader3: Page: 787929 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 1 | Total 5
Shader4: Page: 787765 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788662 Trashed: 1 | Total 11
Shader5: Page: 787807 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788582 Trashed: 1 | Total 10
Shader6: Page: 787667 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788417 Trashed: 1 | Total 7
Shader7: Page: 787585 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788591 Trashed: 1 | Total 9
Shader8: Page: 787862 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 788258 Trashed: 1 | Total 3
Shader9: Page: 787779 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788594 Trashed: 1 | Total 11
Shader10: Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788513 Trashed: 1 | Total 10
Shader11: Page: 787870 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788519 Trashed: 1 | Total 6
Shader12: Page: 787331 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788438 Trashed: 1 | Total 6
Shader13: Page: 787481 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788525 Trashed: 1 | Total 10
Shader14: Page: 787785 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788877 Trashed: 1 | Total 11
Shader15: Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 1 | Total 9
Shader16: Page: 787885 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788450 Trashed: 1 | Total 7
Shader17: Page: 787971 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788540 Trashed: 1 | Total 5
Shader18: Page: 787508 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788623 Trashed: 1 | Total 12
Shader19: Page: 787644 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788626 Trashed: 1 | Total 14
Shader20: Page: 787896 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 788061 Trashed: 2 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788378 Trashed: 1 | Total 9
Shader21: Page: 787983 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788632 Trashed: 1 | Total 8
Shader22: Page: 787517 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788704 Trashed: 1 | Total 7
Shader23: Page: 787905 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788615 Trashed: 1 | Total 11
Shader24: Page: 787475 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788704 Trashed: 1 | Total 12
Shader25: Page: 787911 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Total 7
Shader26: Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788647 Trashed: 1 | Total 8
Shader27: Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788884 Trashed: 1 | Total 10
Tlb_tot_thrash: 234
========================================Page fault statistics==============================
Shader0: Page_table_access:7151 Page_hit: 3669 Page_miss: 3482 Page_hit_rate: 0.513075
Shader1: Page_table_access:7216 Page_hit: 3738 Page_miss: 3478 Page_hit_rate: 0.518016
Shader2: Page_table_access:7198 Page_hit: 3686 Page_miss: 3512 Page_hit_rate: 0.512087
Shader3: Page_table_access:7228 Page_hit: 3595 Page_miss: 3633 Page_hit_rate: 0.497371
Shader4: Page_table_access:7194 Page_hit: 3475 Page_miss: 3719 Page_hit_rate: 0.483041
Shader5: Page_table_access:7161 Page_hit: 3477 Page_miss: 3684 Page_hit_rate: 0.485547
Shader6: Page_table_access:7103 Page_hit: 3433 Page_miss: 3670 Page_hit_rate: 0.483317
Shader7: Page_table_access:7215 Page_hit: 3616 Page_miss: 3599 Page_hit_rate: 0.501178
Shader8: Page_table_access:7192 Page_hit: 3472 Page_miss: 3720 Page_hit_rate: 0.482759
Shader9: Page_table_access:7100 Page_hit: 3336 Page_miss: 3764 Page_hit_rate: 0.469859
Shader10: Page_table_access:7191 Page_hit: 3365 Page_miss: 3826 Page_hit_rate: 0.467946
Shader11: Page_table_access:7050 Page_hit: 3298 Page_miss: 3752 Page_hit_rate: 0.467801
Shader12: Page_table_access:7026 Page_hit: 3351 Page_miss: 3675 Page_hit_rate: 0.476943
Shader13: Page_table_access:6959 Page_hit: 3257 Page_miss: 3702 Page_hit_rate: 0.468027
Shader14: Page_table_access:6977 Page_hit: 3372 Page_miss: 3605 Page_hit_rate: 0.483302
Shader15: Page_table_access:7066 Page_hit: 3548 Page_miss: 3518 Page_hit_rate: 0.502123
Shader16: Page_table_access:7035 Page_hit: 3549 Page_miss: 3486 Page_hit_rate: 0.504478
Shader17: Page_table_access:6874 Page_hit: 3342 Page_miss: 3532 Page_hit_rate: 0.486180
Shader18: Page_table_access:7173 Page_hit: 3781 Page_miss: 3392 Page_hit_rate: 0.527116
Shader19: Page_table_access:7134 Page_hit: 3655 Page_miss: 3479 Page_hit_rate: 0.512335
Shader20: Page_table_access:7293 Page_hit: 3798 Page_miss: 3495 Page_hit_rate: 0.520773
Shader21: Page_table_access:7346 Page_hit: 3819 Page_miss: 3527 Page_hit_rate: 0.519875
Shader22: Page_table_access:7289 Page_hit: 3644 Page_miss: 3645 Page_hit_rate: 0.499931
Shader23: Page_table_access:7167 Page_hit: 3592 Page_miss: 3575 Page_hit_rate: 0.501186
Shader24: Page_table_access:7165 Page_hit: 3621 Page_miss: 3544 Page_hit_rate: 0.505373
Shader25: Page_table_access:7227 Page_hit: 3792 Page_miss: 3435 Page_hit_rate: 0.524699
Shader26: Page_table_access:7278 Page_hit: 3765 Page_miss: 3513 Page_hit_rate: 0.517312
Shader27: Page_table_access:7291 Page_hit: 3915 Page_miss: 3376 Page_hit_rate: 0.536963
Page_table_tot_access: 200299 Page_tot_hit: 99961, Page_tot_miss 100338, Page_tot_hit_rate: 0.499059 Page_tot_fault: 181 Page_tot_pending: 100157
Total_memory_access_page_fault: 181, Average_latency: 8916797.000000
========================================Page thrashing statistics==============================
Page_validate: 12496 Page_evict_dirty: 240 Page_evict_not_dirty: 10272
Page: 787136 Thrashed: 7
Page: 787137 Thrashed: 7
Page: 787138 Thrashed: 7
Page: 787139 Thrashed: 7
Page: 787140 Thrashed: 7
Page: 787141 Thrashed: 7
Page: 787142 Thrashed: 7
Page: 787143 Thrashed: 7
Page: 787144 Thrashed: 7
Page: 787145 Thrashed: 7
Page: 787146 Thrashed: 7
Page: 787147 Thrashed: 7
Page: 787148 Thrashed: 7
Page: 787149 Thrashed: 7
Page: 787150 Thrashed: 7
Page: 787151 Thrashed: 7
Page: 787152 Thrashed: 7
Page: 787153 Thrashed: 7
Page: 787154 Thrashed: 7
Page: 787155 Thrashed: 7
Page: 787156 Thrashed: 7
Page: 787157 Thrashed: 7
Page: 787158 Thrashed: 7
Page: 787159 Thrashed: 7
Page: 787160 Thrashed: 7
Page: 787161 Thrashed: 7
Page: 787162 Thrashed: 7
Page: 787163 Thrashed: 7
Page: 787164 Thrashed: 7
Page: 787165 Thrashed: 7
Page: 787166 Thrashed: 7
Page: 787167 Thrashed: 7
Page: 787168 Thrashed: 7
Page: 787169 Thrashed: 7
Page: 787170 Thrashed: 7
Page: 787171 Thrashed: 7
Page: 787172 Thrashed: 7
Page: 787173 Thrashed: 7
Page: 787174 Thrashed: 7
Page: 787175 Thrashed: 7
Page: 787176 Thrashed: 7
Page: 787177 Thrashed: 7
Page: 787178 Thrashed: 7
Page: 787179 Thrashed: 7
Page: 787180 Thrashed: 7
Page: 787181 Thrashed: 7
Page: 787182 Thrashed: 7
Page: 787183 Thrashed: 7
Page: 787184 Thrashed: 7
Page: 787185 Thrashed: 7
Page: 787186 Thrashed: 7
Page: 787187 Thrashed: 7
Page: 787188 Thrashed: 7
Page: 787189 Thrashed: 7
Page: 787190 Thrashed: 7
Page: 787191 Thrashed: 7
Page: 787192 Thrashed: 7
Page: 787193 Thrashed: 7
Page: 787194 Thrashed: 7
Page: 787195 Thrashed: 7
Page: 787196 Thrashed: 7
Page: 787197 Thrashed: 7
Page: 787198 Thrashed: 7
Page: 787199 Thrashed: 7
Page: 787200 Thrashed: 6
Page: 787201 Thrashed: 6
Page: 787202 Thrashed: 6
Page: 787203 Thrashed: 6
Page: 787204 Thrashed: 6
Page: 787205 Thrashed: 6
Page: 787206 Thrashed: 6
Page: 787207 Thrashed: 6
Page: 787208 Thrashed: 6
Page: 787209 Thrashed: 6
Page: 787210 Thrashed: 6
Page: 787211 Thrashed: 6
Page: 787212 Thrashed: 6
Page: 787213 Thrashed: 6
Page: 787214 Thrashed: 6
Page: 787215 Thrashed: 6
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 6
Page: 787233 Thrashed: 6
Page: 787234 Thrashed: 6
Page: 787235 Thrashed: 6
Page: 787236 Thrashed: 6
Page: 787237 Thrashed: 6
Page: 787238 Thrashed: 6
Page: 787239 Thrashed: 6
Page: 787240 Thrashed: 6
Page: 787241 Thrashed: 6
Page: 787242 Thrashed: 6
Page: 787243 Thrashed: 6
Page: 787244 Thrashed: 6
Page: 787245 Thrashed: 6
Page: 787246 Thrashed: 6
Page: 787247 Thrashed: 6
Page: 787248 Thrashed: 6
Page: 787249 Thrashed: 6
Page: 787250 Thrashed: 6
Page: 787251 Thrashed: 6
Page: 787252 Thrashed: 6
Page: 787253 Thrashed: 6
Page: 787254 Thrashed: 6
Page: 787255 Thrashed: 6
Page: 787256 Thrashed: 6
Page: 787257 Thrashed: 6
Page: 787258 Thrashed: 6
Page: 787259 Thrashed: 6
Page: 787260 Thrashed: 6
Page: 787261 Thrashed: 6
Page: 787262 Thrashed: 6
Page: 787263 Thrashed: 6
Page: 787264 Thrashed: 6
Page: 787265 Thrashed: 6
Page: 787266 Thrashed: 6
Page: 787267 Thrashed: 6
Page: 787268 Thrashed: 6
Page: 787269 Thrashed: 6
Page: 787270 Thrashed: 6
Page: 787271 Thrashed: 6
Page: 787272 Thrashed: 6
Page: 787273 Thrashed: 6
Page: 787274 Thrashed: 6
Page: 787275 Thrashed: 6
Page: 787276 Thrashed: 6
Page: 787277 Thrashed: 6
Page: 787278 Thrashed: 6
Page: 787279 Thrashed: 6
Page: 787280 Thrashed: 6
Page: 787281 Thrashed: 6
Page: 787282 Thrashed: 6
Page: 787283 Thrashed: 6
Page: 787284 Thrashed: 6
Page: 787285 Thrashed: 6
Page: 787286 Thrashed: 6
Page: 787287 Thrashed: 6
Page: 787288 Thrashed: 6
Page: 787289 Thrashed: 6
Page: 787290 Thrashed: 6
Page: 787291 Thrashed: 6
Page: 787292 Thrashed: 6
Page: 787293 Thrashed: 6
Page: 787294 Thrashed: 6
Page: 787295 Thrashed: 6
Page: 787296 Thrashed: 7
Page: 787297 Thrashed: 7
Page: 787298 Thrashed: 7
Page: 787299 Thrashed: 7
Page: 787300 Thrashed: 7
Page: 787301 Thrashed: 7
Page: 787302 Thrashed: 7
Page: 787303 Thrashed: 7
Page: 787304 Thrashed: 7
Page: 787305 Thrashed: 7
Page: 787306 Thrashed: 7
Page: 787307 Thrashed: 7
Page: 787308 Thrashed: 7
Page: 787309 Thrashed: 7
Page: 787310 Thrashed: 7
Page: 787311 Thrashed: 7
Page: 787312 Thrashed: 6
Page: 787313 Thrashed: 6
Page: 787314 Thrashed: 6
Page: 787315 Thrashed: 6
Page: 787316 Thrashed: 6
Page: 787317 Thrashed: 6
Page: 787318 Thrashed: 6
Page: 787319 Thrashed: 6
Page: 787320 Thrashed: 6
Page: 787321 Thrashed: 6
Page: 787322 Thrashed: 6
Page: 787323 Thrashed: 6
Page: 787324 Thrashed: 6
Page: 787325 Thrashed: 6
Page: 787326 Thrashed: 6
Page: 787327 Thrashed: 6
Page: 787328 Thrashed: 7
Page: 787329 Thrashed: 7
Page: 787330 Thrashed: 7
Page: 787331 Thrashed: 7
Page: 787332 Thrashed: 7
Page: 787333 Thrashed: 7
Page: 787334 Thrashed: 7
Page: 787335 Thrashed: 7
Page: 787336 Thrashed: 7
Page: 787337 Thrashed: 7
Page: 787338 Thrashed: 7
Page: 787339 Thrashed: 7
Page: 787340 Thrashed: 7
Page: 787341 Thrashed: 7
Page: 787342 Thrashed: 7
Page: 787343 Thrashed: 7
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 7
Page: 787393 Thrashed: 7
Page: 787394 Thrashed: 7
Page: 787395 Thrashed: 7
Page: 787396 Thrashed: 7
Page: 787397 Thrashed: 7
Page: 787398 Thrashed: 7
Page: 787399 Thrashed: 7
Page: 787400 Thrashed: 7
Page: 787401 Thrashed: 7
Page: 787402 Thrashed: 7
Page: 787403 Thrashed: 7
Page: 787404 Thrashed: 7
Page: 787405 Thrashed: 7
Page: 787406 Thrashed: 7
Page: 787407 Thrashed: 7
Page: 787408 Thrashed: 6
Page: 787409 Thrashed: 6
Page: 787410 Thrashed: 6
Page: 787411 Thrashed: 6
Page: 787412 Thrashed: 6
Page: 787413 Thrashed: 6
Page: 787414 Thrashed: 6
Page: 787415 Thrashed: 6
Page: 787416 Thrashed: 6
Page: 787417 Thrashed: 6
Page: 787418 Thrashed: 6
Page: 787419 Thrashed: 6
Page: 787420 Thrashed: 6
Page: 787421 Thrashed: 6
Page: 787422 Thrashed: 6
Page: 787423 Thrashed: 6
Page: 787424 Thrashed: 7
Page: 787425 Thrashed: 7
Page: 787426 Thrashed: 7
Page: 787427 Thrashed: 7
Page: 787428 Thrashed: 7
Page: 787429 Thrashed: 7
Page: 787430 Thrashed: 7
Page: 787431 Thrashed: 7
Page: 787432 Thrashed: 7
Page: 787433 Thrashed: 7
Page: 787434 Thrashed: 7
Page: 787435 Thrashed: 7
Page: 787436 Thrashed: 7
Page: 787437 Thrashed: 7
Page: 787438 Thrashed: 7
Page: 787439 Thrashed: 7
Page: 787440 Thrashed: 6
Page: 787441 Thrashed: 6
Page: 787442 Thrashed: 6
Page: 787443 Thrashed: 6
Page: 787444 Thrashed: 6
Page: 787445 Thrashed: 6
Page: 787446 Thrashed: 6
Page: 787447 Thrashed: 6
Page: 787448 Thrashed: 6
Page: 787449 Thrashed: 6
Page: 787450 Thrashed: 6
Page: 787451 Thrashed: 6
Page: 787452 Thrashed: 6
Page: 787453 Thrashed: 6
Page: 787454 Thrashed: 6
Page: 787455 Thrashed: 6
Page: 787456 Thrashed: 7
Page: 787457 Thrashed: 7
Page: 787458 Thrashed: 7
Page: 787459 Thrashed: 7
Page: 787460 Thrashed: 7
Page: 787461 Thrashed: 7
Page: 787462 Thrashed: 7
Page: 787463 Thrashed: 7
Page: 787464 Thrashed: 7
Page: 787465 Thrashed: 7
Page: 787466 Thrashed: 7
Page: 787467 Thrashed: 7
Page: 787468 Thrashed: 7
Page: 787469 Thrashed: 7
Page: 787470 Thrashed: 7
Page: 787471 Thrashed: 7
Page: 787472 Thrashed: 6
Page: 787473 Thrashed: 6
Page: 787474 Thrashed: 6
Page: 787475 Thrashed: 6
Page: 787476 Thrashed: 6
Page: 787477 Thrashed: 6
Page: 787478 Thrashed: 6
Page: 787479 Thrashed: 6
Page: 787480 Thrashed: 6
Page: 787481 Thrashed: 6
Page: 787482 Thrashed: 6
Page: 787483 Thrashed: 6
Page: 787484 Thrashed: 6
Page: 787485 Thrashed: 6
Page: 787486 Thrashed: 6
Page: 787487 Thrashed: 6
Page: 787488 Thrashed: 7
Page: 787489 Thrashed: 7
Page: 787490 Thrashed: 7
Page: 787491 Thrashed: 7
Page: 787492 Thrashed: 7
Page: 787493 Thrashed: 7
Page: 787494 Thrashed: 7
Page: 787495 Thrashed: 7
Page: 787496 Thrashed: 7
Page: 787497 Thrashed: 7
Page: 787498 Thrashed: 7
Page: 787499 Thrashed: 7
Page: 787500 Thrashed: 7
Page: 787501 Thrashed: 7
Page: 787502 Thrashed: 7
Page: 787503 Thrashed: 7
Page: 787504 Thrashed: 6
Page: 787505 Thrashed: 6
Page: 787506 Thrashed: 6
Page: 787507 Thrashed: 6
Page: 787508 Thrashed: 6
Page: 787509 Thrashed: 6
Page: 787510 Thrashed: 6
Page: 787511 Thrashed: 6
Page: 787512 Thrashed: 6
Page: 787513 Thrashed: 6
Page: 787514 Thrashed: 6
Page: 787515 Thrashed: 6
Page: 787516 Thrashed: 6
Page: 787517 Thrashed: 6
Page: 787518 Thrashed: 6
Page: 787519 Thrashed: 6
Page: 787520 Thrashed: 6
Page: 787521 Thrashed: 6
Page: 787522 Thrashed: 6
Page: 787523 Thrashed: 6
Page: 787524 Thrashed: 6
Page: 787525 Thrashed: 6
Page: 787526 Thrashed: 6
Page: 787527 Thrashed: 6
Page: 787528 Thrashed: 6
Page: 787529 Thrashed: 6
Page: 787530 Thrashed: 6
Page: 787531 Thrashed: 6
Page: 787532 Thrashed: 6
Page: 787533 Thrashed: 6
Page: 787534 Thrashed: 6
Page: 787535 Thrashed: 6
Page: 787536 Thrashed: 6
Page: 787537 Thrashed: 6
Page: 787538 Thrashed: 6
Page: 787539 Thrashed: 6
Page: 787540 Thrashed: 6
Page: 787541 Thrashed: 6
Page: 787542 Thrashed: 6
Page: 787543 Thrashed: 6
Page: 787544 Thrashed: 6
Page: 787545 Thrashed: 6
Page: 787546 Thrashed: 6
Page: 787547 Thrashed: 6
Page: 787548 Thrashed: 6
Page: 787549 Thrashed: 6
Page: 787550 Thrashed: 6
Page: 787551 Thrashed: 6
Page: 787552 Thrashed: 6
Page: 787553 Thrashed: 6
Page: 787554 Thrashed: 6
Page: 787555 Thrashed: 6
Page: 787556 Thrashed: 6
Page: 787557 Thrashed: 6
Page: 787558 Thrashed: 6
Page: 787559 Thrashed: 6
Page: 787560 Thrashed: 6
Page: 787561 Thrashed: 6
Page: 787562 Thrashed: 6
Page: 787563 Thrashed: 6
Page: 787564 Thrashed: 6
Page: 787565 Thrashed: 6
Page: 787566 Thrashed: 6
Page: 787567 Thrashed: 6
Page: 787568 Thrashed: 6
Page: 787569 Thrashed: 6
Page: 787570 Thrashed: 6
Page: 787571 Thrashed: 6
Page: 787572 Thrashed: 6
Page: 787573 Thrashed: 6
Page: 787574 Thrashed: 6
Page: 787575 Thrashed: 6
Page: 787576 Thrashed: 6
Page: 787577 Thrashed: 6
Page: 787578 Thrashed: 6
Page: 787579 Thrashed: 6
Page: 787580 Thrashed: 6
Page: 787581 Thrashed: 6
Page: 787582 Thrashed: 6
Page: 787583 Thrashed: 6
Page: 787584 Thrashed: 6
Page: 787585 Thrashed: 6
Page: 787586 Thrashed: 6
Page: 787587 Thrashed: 6
Page: 787588 Thrashed: 6
Page: 787589 Thrashed: 6
Page: 787590 Thrashed: 6
Page: 787591 Thrashed: 6
Page: 787592 Thrashed: 6
Page: 787593 Thrashed: 6
Page: 787594 Thrashed: 6
Page: 787595 Thrashed: 6
Page: 787596 Thrashed: 6
Page: 787597 Thrashed: 6
Page: 787598 Thrashed: 6
Page: 787599 Thrashed: 6
Page: 787600 Thrashed: 6
Page: 787601 Thrashed: 6
Page: 787602 Thrashed: 6
Page: 787603 Thrashed: 6
Page: 787604 Thrashed: 6
Page: 787605 Thrashed: 6
Page: 787606 Thrashed: 6
Page: 787607 Thrashed: 6
Page: 787608 Thrashed: 6
Page: 787609 Thrashed: 6
Page: 787610 Thrashed: 6
Page: 787611 Thrashed: 6
Page: 787612 Thrashed: 6
Page: 787613 Thrashed: 6
Page: 787614 Thrashed: 6
Page: 787615 Thrashed: 6
Page: 787616 Thrashed: 6
Page: 787617 Thrashed: 6
Page: 787618 Thrashed: 6
Page: 787619 Thrashed: 6
Page: 787620 Thrashed: 6
Page: 787621 Thrashed: 6
Page: 787622 Thrashed: 6
Page: 787623 Thrashed: 6
Page: 787624 Thrashed: 6
Page: 787625 Thrashed: 6
Page: 787626 Thrashed: 6
Page: 787627 Thrashed: 6
Page: 787628 Thrashed: 6
Page: 787629 Thrashed: 6
Page: 787630 Thrashed: 6
Page: 787631 Thrashed: 6
Page: 787632 Thrashed: 6
Page: 787633 Thrashed: 6
Page: 787634 Thrashed: 6
Page: 787635 Thrashed: 6
Page: 787636 Thrashed: 6
Page: 787637 Thrashed: 6
Page: 787638 Thrashed: 6
Page: 787639 Thrashed: 6
Page: 787640 Thrashed: 6
Page: 787641 Thrashed: 6
Page: 787642 Thrashed: 6
Page: 787643 Thrashed: 6
Page: 787644 Thrashed: 6
Page: 787645 Thrashed: 6
Page: 787646 Thrashed: 6
Page: 787647 Thrashed: 6
Page: 787648 Thrashed: 7
Page: 787649 Thrashed: 7
Page: 787650 Thrashed: 7
Page: 787651 Thrashed: 7
Page: 787652 Thrashed: 7
Page: 787653 Thrashed: 7
Page: 787654 Thrashed: 7
Page: 787655 Thrashed: 7
Page: 787656 Thrashed: 7
Page: 787657 Thrashed: 7
Page: 787658 Thrashed: 7
Page: 787659 Thrashed: 7
Page: 787660 Thrashed: 7
Page: 787661 Thrashed: 7
Page: 787662 Thrashed: 7
Page: 787663 Thrashed: 7
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 7
Page: 787745 Thrashed: 7
Page: 787746 Thrashed: 7
Page: 787747 Thrashed: 7
Page: 787748 Thrashed: 7
Page: 787749 Thrashed: 7
Page: 787750 Thrashed: 7
Page: 787751 Thrashed: 7
Page: 787752 Thrashed: 7
Page: 787753 Thrashed: 7
Page: 787754 Thrashed: 7
Page: 787755 Thrashed: 7
Page: 787756 Thrashed: 7
Page: 787757 Thrashed: 7
Page: 787758 Thrashed: 7
Page: 787759 Thrashed: 7
Page: 787760 Thrashed: 7
Page: 787761 Thrashed: 7
Page: 787762 Thrashed: 7
Page: 787763 Thrashed: 7
Page: 787764 Thrashed: 7
Page: 787765 Thrashed: 7
Page: 787766 Thrashed: 7
Page: 787767 Thrashed: 7
Page: 787768 Thrashed: 7
Page: 787769 Thrashed: 7
Page: 787770 Thrashed: 7
Page: 787771 Thrashed: 7
Page: 787772 Thrashed: 7
Page: 787773 Thrashed: 7
Page: 787774 Thrashed: 7
Page: 787775 Thrashed: 7
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 7
Page: 787841 Thrashed: 7
Page: 787842 Thrashed: 7
Page: 787843 Thrashed: 7
Page: 787844 Thrashed: 7
Page: 787845 Thrashed: 7
Page: 787846 Thrashed: 7
Page: 787847 Thrashed: 7
Page: 787848 Thrashed: 7
Page: 787849 Thrashed: 7
Page: 787850 Thrashed: 7
Page: 787851 Thrashed: 7
Page: 787852 Thrashed: 7
Page: 787853 Thrashed: 7
Page: 787854 Thrashed: 7
Page: 787855 Thrashed: 7
Page: 787856 Thrashed: 7
Page: 787857 Thrashed: 7
Page: 787858 Thrashed: 7
Page: 787859 Thrashed: 7
Page: 787860 Thrashed: 7
Page: 787861 Thrashed: 7
Page: 787862 Thrashed: 7
Page: 787863 Thrashed: 7
Page: 787864 Thrashed: 7
Page: 787865 Thrashed: 7
Page: 787866 Thrashed: 7
Page: 787867 Thrashed: 7
Page: 787868 Thrashed: 7
Page: 787869 Thrashed: 7
Page: 787870 Thrashed: 7
Page: 787871 Thrashed: 7
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 7
Page: 787905 Thrashed: 7
Page: 787906 Thrashed: 7
Page: 787907 Thrashed: 7
Page: 787908 Thrashed: 7
Page: 787909 Thrashed: 7
Page: 787910 Thrashed: 7
Page: 787911 Thrashed: 7
Page: 787912 Thrashed: 7
Page: 787913 Thrashed: 7
Page: 787914 Thrashed: 7
Page: 787915 Thrashed: 7
Page: 787916 Thrashed: 7
Page: 787917 Thrashed: 7
Page: 787918 Thrashed: 7
Page: 787919 Thrashed: 7
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 7
Page: 787969 Thrashed: 7
Page: 787970 Thrashed: 7
Page: 787971 Thrashed: 7
Page: 787972 Thrashed: 7
Page: 787973 Thrashed: 7
Page: 787974 Thrashed: 7
Page: 787975 Thrashed: 7
Page: 787976 Thrashed: 7
Page: 787977 Thrashed: 7
Page: 787978 Thrashed: 7
Page: 787979 Thrashed: 7
Page: 787980 Thrashed: 7
Page: 787981 Thrashed: 7
Page: 787982 Thrashed: 7
Page: 787983 Thrashed: 7
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 7
Page: 788001 Thrashed: 7
Page: 788002 Thrashed: 7
Page: 788003 Thrashed: 7
Page: 788004 Thrashed: 7
Page: 788005 Thrashed: 7
Page: 788006 Thrashed: 7
Page: 788007 Thrashed: 7
Page: 788008 Thrashed: 7
Page: 788009 Thrashed: 7
Page: 788010 Thrashed: 7
Page: 788011 Thrashed: 7
Page: 788012 Thrashed: 7
Page: 788013 Thrashed: 7
Page: 788014 Thrashed: 7
Page: 788015 Thrashed: 7
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 6
Page: 788129 Thrashed: 6
Page: 788130 Thrashed: 6
Page: 788131 Thrashed: 6
Page: 788132 Thrashed: 6
Page: 788133 Thrashed: 6
Page: 788134 Thrashed: 6
Page: 788135 Thrashed: 6
Page: 788136 Thrashed: 6
Page: 788137 Thrashed: 6
Page: 788138 Thrashed: 6
Page: 788139 Thrashed: 6
Page: 788140 Thrashed: 6
Page: 788141 Thrashed: 6
Page: 788142 Thrashed: 6
Page: 788143 Thrashed: 6
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 6
Page: 788289 Thrashed: 6
Page: 788290 Thrashed: 6
Page: 788291 Thrashed: 6
Page: 788292 Thrashed: 6
Page: 788293 Thrashed: 6
Page: 788294 Thrashed: 6
Page: 788295 Thrashed: 6
Page: 788296 Thrashed: 6
Page: 788297 Thrashed: 6
Page: 788298 Thrashed: 6
Page: 788299 Thrashed: 6
Page: 788300 Thrashed: 6
Page: 788301 Thrashed: 6
Page: 788302 Thrashed: 6
Page: 788303 Thrashed: 6
Page: 788304 Thrashed: 6
Page: 788305 Thrashed: 6
Page: 788306 Thrashed: 6
Page: 788307 Thrashed: 6
Page: 788308 Thrashed: 6
Page: 788309 Thrashed: 6
Page: 788310 Thrashed: 6
Page: 788311 Thrashed: 6
Page: 788312 Thrashed: 6
Page: 788313 Thrashed: 6
Page: 788314 Thrashed: 6
Page: 788315 Thrashed: 6
Page: 788316 Thrashed: 6
Page: 788317 Thrashed: 6
Page: 788318 Thrashed: 6
Page: 788319 Thrashed: 6
Page: 788320 Thrashed: 6
Page: 788321 Thrashed: 6
Page: 788322 Thrashed: 6
Page: 788323 Thrashed: 6
Page: 788324 Thrashed: 6
Page: 788325 Thrashed: 6
Page: 788326 Thrashed: 6
Page: 788327 Thrashed: 6
Page: 788328 Thrashed: 6
Page: 788329 Thrashed: 6
Page: 788330 Thrashed: 6
Page: 788331 Thrashed: 6
Page: 788332 Thrashed: 6
Page: 788333 Thrashed: 6
Page: 788334 Thrashed: 6
Page: 788335 Thrashed: 6
Page: 788336 Thrashed: 6
Page: 788337 Thrashed: 6
Page: 788338 Thrashed: 6
Page: 788339 Thrashed: 6
Page: 788340 Thrashed: 6
Page: 788341 Thrashed: 6
Page: 788342 Thrashed: 6
Page: 788343 Thrashed: 6
Page: 788344 Thrashed: 6
Page: 788345 Thrashed: 6
Page: 788346 Thrashed: 6
Page: 788347 Thrashed: 6
Page: 788348 Thrashed: 6
Page: 788349 Thrashed: 6
Page: 788350 Thrashed: 6
Page: 788351 Thrashed: 6
Page: 788352 Thrashed: 6
Page: 788353 Thrashed: 6
Page: 788354 Thrashed: 6
Page: 788355 Thrashed: 6
Page: 788356 Thrashed: 6
Page: 788357 Thrashed: 6
Page: 788358 Thrashed: 6
Page: 788359 Thrashed: 6
Page: 788360 Thrashed: 6
Page: 788361 Thrashed: 6
Page: 788362 Thrashed: 6
Page: 788363 Thrashed: 6
Page: 788364 Thrashed: 6
Page: 788365 Thrashed: 6
Page: 788366 Thrashed: 6
Page: 788367 Thrashed: 6
Page: 788368 Thrashed: 6
Page: 788369 Thrashed: 6
Page: 788370 Thrashed: 6
Page: 788371 Thrashed: 6
Page: 788372 Thrashed: 6
Page: 788373 Thrashed: 6
Page: 788374 Thrashed: 6
Page: 788375 Thrashed: 6
Page: 788376 Thrashed: 6
Page: 788377 Thrashed: 6
Page: 788378 Thrashed: 6
Page: 788379 Thrashed: 6
Page: 788380 Thrashed: 6
Page: 788381 Thrashed: 6
Page: 788382 Thrashed: 6
Page: 788383 Thrashed: 6
Page: 788384 Thrashed: 6
Page: 788385 Thrashed: 6
Page: 788386 Thrashed: 6
Page: 788387 Thrashed: 6
Page: 788388 Thrashed: 6
Page: 788389 Thrashed: 6
Page: 788390 Thrashed: 6
Page: 788391 Thrashed: 6
Page: 788392 Thrashed: 6
Page: 788393 Thrashed: 6
Page: 788394 Thrashed: 6
Page: 788395 Thrashed: 6
Page: 788396 Thrashed: 6
Page: 788397 Thrashed: 6
Page: 788398 Thrashed: 6
Page: 788399 Thrashed: 6
Page: 788400 Thrashed: 6
Page: 788401 Thrashed: 6
Page: 788402 Thrashed: 6
Page: 788403 Thrashed: 6
Page: 788404 Thrashed: 6
Page: 788405 Thrashed: 6
Page: 788406 Thrashed: 6
Page: 788407 Thrashed: 6
Page: 788408 Thrashed: 6
Page: 788409 Thrashed: 6
Page: 788410 Thrashed: 6
Page: 788411 Thrashed: 6
Page: 788412 Thrashed: 6
Page: 788413 Thrashed: 6
Page: 788414 Thrashed: 6
Page: 788415 Thrashed: 6
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page: 788704 Thrashed: 1
Page: 788705 Thrashed: 1
Page: 788706 Thrashed: 1
Page: 788707 Thrashed: 1
Page: 788708 Thrashed: 1
Page: 788709 Thrashed: 1
Page: 788710 Thrashed: 1
Page: 788711 Thrashed: 1
Page: 788712 Thrashed: 1
Page: 788713 Thrashed: 1
Page: 788714 Thrashed: 1
Page: 788715 Thrashed: 1
Page: 788716 Thrashed: 1
Page: 788717 Thrashed: 1
Page: 788718 Thrashed: 1
Page: 788719 Thrashed: 1
Page: 788768 Thrashed: 1
Page: 788769 Thrashed: 1
Page: 788770 Thrashed: 1
Page: 788771 Thrashed: 1
Page: 788772 Thrashed: 1
Page: 788773 Thrashed: 1
Page: 788774 Thrashed: 1
Page: 788775 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788777 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788780 Thrashed: 1
Page: 788781 Thrashed: 1
Page: 788782 Thrashed: 1
Page: 788783 Thrashed: 1
Page: 788784 Thrashed: 1
Page: 788785 Thrashed: 1
Page: 788786 Thrashed: 1
Page: 788787 Thrashed: 1
Page: 788788 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788790 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788792 Thrashed: 1
Page: 788793 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788795 Thrashed: 1
Page: 788796 Thrashed: 1
Page: 788797 Thrashed: 1
Page: 788798 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788802 Thrashed: 1
Page: 788803 Thrashed: 1
Page: 788804 Thrashed: 1
Page: 788805 Thrashed: 1
Page: 788806 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788808 Thrashed: 1
Page: 788809 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788811 Thrashed: 1
Page: 788812 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788814 Thrashed: 1
Page: 788815 Thrashed: 1
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page_tot_thrash: 10000
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.684626
[0-25]: 0.011396, [26-50]: 0.028224, [51-75]: 0.960380, [76-100]: 0.000000
Pcie_write_utilization: 0.733333
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2064568 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2064568----T:  2073270 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2073270----T:  2081972 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2081972----T:  2090674 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2090674----T:  2099376 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2099376----T:  2115539 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2115540----T:  2124242 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3392082 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(436.954773)
F:  2746154----T:  2754856 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2754856----T:  2771019 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2754856----T:  2771019 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2771019----T:  2787182 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2771019----T:  2787182 	 St: c0580000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2787182----T:  2795884 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2787182----T:  2795884 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2795884----T:  2804586 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2795884----T:  2804586 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2804586----T:  2813288 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2804586----T:  2813288 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2813288----T:  2821990 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2813288----T:  2821990 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2821990----T:  2828402 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2821990----T:  2830692 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2828402----T:  2832214 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2830692----T:  2839394 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2832214----T:  2840916 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2839394----T:  2848096 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2840916----T:  2848696 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2848096----T:  2856798 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2848696----T:  2851496 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2851496----T:  2860198 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2856799----T:  2887992 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2860198----T:  2863628 	 St: c0500000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2863628----T:  2877918 	 St: c0504000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  2889040----T:  2893259 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2889154----T:  2897856 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2893259----T:  2899220 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2897856----T:  3004352 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: write_back(71.908173)
F:  2899220----T:  2914446 	 St: c0540000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  2914446----T:  2961634 	 St: c055e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F:  2961634----T:  2966275 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2966275----T:  2971790 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3004352----T:  3013054 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3013054----T:  3088481 	 St: c05c0000 Sz: 647168 	 Sm: 0 	 T: memcpy_h2d(50.929779)
F:  3013054----T:  3021756 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3021756----T:  3030458 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3030458----T:  3039160 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3039160----T:  3047862 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3047862----T:  3056564 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3056564----T:  3065266 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3065266----T:  3073968 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3073968----T:  3082670 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3082670----T:  3121389 	 St: c02c0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3088481----T:  3135669 	 St: c065e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F:  3121389----T:  3160108 	 St: c0330000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3135669----T:  3138469 	 St: c06f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3138469----T:  3146249 	 St: c06f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3146249----T:  3152661 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3152661----T:  3156473 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3156473----T:  3167495 	 St: c06c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  3160108----T:  3198827 	 St: c03c0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3167495----T:  3173907 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3173907----T:  3198989 	 St: c0700000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  3198827----T:  3237546 	 St: c0420000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3198989----T:  3206311 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3237546----T:  3261218 	 St: c0480000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3262360----T:  3274314 	 St: c07c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  3274314----T:  3385046 	 St: c07d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  3614232----T:  3618194 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.675220)
F:  3618194----T:  3620729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3620730----T:  3623265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3845416----T:  4662032 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(551.395020)
F:  3846440----T:  3855142 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3846440----T:  3855142 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3855142----T:  3857747 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855142----T:  3863844 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3857747----T:  3865987 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3863844----T:  3872546 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3865987----T:  3871061 	 St: c02c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3871061----T:  3876135 	 St: c02c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3872546----T:  3881248 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3876135----T:  3890425 	 St: c02d0000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3881248----T:  3912441 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3890425----T:  3893855 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3893855----T:  3917527 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3912441----T:  3973748 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3917527----T:  3953894 	 St: c0340000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  3953894----T:  3979916 	 St: c038b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3973748----T:  4095308 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  3979916----T:  4012520 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F:  4012520----T:  4102540 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F:  4103649----T:  4109164 	 St: c04d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4103649----T:  4112351 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4109164----T:  4113805 	 St: c04d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4112351----T:  4121053 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4113805----T:  4119766 	 St: c04c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4119766----T:  4123985 	 St: c04ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4121053----T:  4129755 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4129755----T:  4144513 	 St: c04e0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4129755----T:  4138457 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4138457----T:  4154620 	 St: c06c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4144513----T:  4147599 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4147599----T:  4151411 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4154620----T:  4183462 	 St: c0505000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  4154620----T:  4185813 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4183462----T:  4194018 	 St: c0540000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  4185813----T:  4232060 	 St: c0760000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  4194018----T:  4245912 	 St: c0554000 Sz: 442368 	 Sm: 0 	 T: memcpy_h2d(35.039837)
F:  4246898----T:  4257920 	 St: c05c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  4246898----T:  4368458 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4257920----T:  4369594 	 St: c05d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  4368459----T:  4377161 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4369594----T:  4372680 	 St: c06c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4372680----T:  4380002 	 St: c06c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4377161----T:  4385863 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4380002----T:  4383814 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4383814----T:  4390226 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4385863----T:  4394565 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4390226----T:  4392831 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4394566----T:  4410261 	 St: c06e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4394566----T:  4410729 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4410729----T:  4434401 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  4435487----T:  4453057 	 St: c0700000 Sz: 143360 	 Sm: 0 	 T: memcpy_h2d(11.863605)
F:  4435524----T:  4496831 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4453057----T:  4467815 	 St: c0723000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4467815----T:  4479303 	 St: c0740000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4479303----T:  4530256 	 St: c0756000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  4496831----T:  4618391 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4530256----T:  4545014 	 St: c07c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4545014----T:  4652922 	 St: c07dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  4884182----T:  4891909 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.217421)
F:  4891909----T:  4894444 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4894445----T:  4896980 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5119131----T:  5910402 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(534.281555)
F:  5120103----T:  5122708 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5120103----T:  5128805 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5122708----T:  5130948 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5128805----T:  5137507 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5130948----T:  5133748 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5133748----T:  5141528 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5137507----T:  5153670 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5141528----T:  5144133 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5144133----T:  5152373 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5152373----T:  5154978 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153670----T:  5184863 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5154978----T:  5163218 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5163218----T:  5170083 	 St: c02c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5170083----T:  5180639 	 St: c02cc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5180639----T:  5196802 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5184863----T:  5246170 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5196802----T:  5203214 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5203214----T:  5259344 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  5246170----T:  5367730 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5259344----T:  5287246 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5287246----T:  5381973 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  5383064----T:  5390386 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5383064----T:  5391766 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5390386----T:  5393472 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5391766----T:  5400468 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5393472----T:  5397284 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5397284----T:  5403696 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5400468----T:  5416631 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5403696----T:  5407126 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5407126----T:  5413991 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5413991----T:  5422693 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5416631----T:  5447824 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5422693----T:  5427334 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5427334----T:  5432849 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5432849----T:  5456521 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5447824----T:  5509131 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5456521----T:  5461595 	 St: c0540000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5461595----T:  5519136 	 St: c0548000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  5520191----T:  5532145 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5520191----T:  5641751 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5532145----T:  5642877 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  5643664----T:  5648305 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5643664----T:  5652366 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5648305----T:  5653820 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5652366----T:  5661068 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5653820----T:  5661600 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5661068----T:  5669770 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5661600----T:  5664400 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5664400----T:  5670361 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5669770----T:  5678472 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5670361----T:  5674580 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5674580----T:  5683282 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5678472----T:  5694635 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5683282----T:  5697572 	 St: c0700000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  5694635----T:  5710798 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5697572----T:  5715611 	 St: c071c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  5716522----T:  5741604 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  5716522----T:  5777829 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5741604----T:  5778912 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  5777829----T:  5899389 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5778912----T:  5784873 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5784873----T:  5901725 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6132552----T:  6147181 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.877786)
F:  6147181----T:  6149716 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6149717----T:  6152252 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6374403----T:  7177220 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(542.077637)
F:  6375414----T:  6379633 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6375414----T:  6384116 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6379633----T:  6385594 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6384116----T:  6392818 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6385594----T:  6389406 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6389406----T:  6395818 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6392818----T:  6401520 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6395818----T:  6400892 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6400892----T:  6405966 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6401520----T:  6410222 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6405966----T:  6419321 	 St: c02c0000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6410222----T:  6418924 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6418924----T:  6442596 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  6419321----T:  6423540 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6423540----T:  6447212 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6442596----T:  6503903 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6447212----T:  6454077 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6454077----T:  6509736 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  6503903----T:  6625463 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6509736----T:  6539519 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  6539519----T:  6632363 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  6633955----T:  6636755 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6633955----T:  6642657 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6636755----T:  6644535 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6642657----T:  6651359 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6644535----T:  6648754 	 St: c0500000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6648754----T:  6654715 	 St: c0506000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6651359----T:  6660061 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6654715----T:  6662495 	 St: c04e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6660061----T:  6668763 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6662495----T:  6665295 	 St: c04ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6665295----T:  6673997 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6668763----T:  6699956 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6673997----T:  6678216 	 St: c04f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6678216----T:  6684177 	 St: c04f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6684177----T:  6707849 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6699956----T:  6761263 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6707849----T:  6710935 	 St: c0540000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6710935----T:  6770830 	 St: c0543000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  6772056----T:  6777130 	 St: c05c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6772056----T:  6893616 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6777130----T:  6894924 	 St: c05c8000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F:  6897007----T:  6899807 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6897007----T:  6905709 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6899807----T:  6907587 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6905709----T:  6914411 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6907587----T:  6910192 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6910192----T:  6918432 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6914411----T:  6930574 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6918432----T:  6921862 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6921862----T:  6936152 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  6930574----T:  6961767 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6936152----T:  6945316 	 St: c0700000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  6945316----T:  6968519 	 St: c0711000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  6969674----T:  6989589 	 St: c0740000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F:  6969674----T:  7030981 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6989589----T:  7032072 	 St: c0768000 Sz: 360448 	 Sm: 0 	 T: memcpy_h2d(28.685349)
F:  7030981----T:  7152541 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7032072----T:  7043094 	 St: c07c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  7043094----T:  7154768 	 St: c07d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  7399370----T:  7414556 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.253882)
F:  7414556----T:  7417091 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7417092----T:  7419627 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7641778----T:  8475782 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(563.135742)
F:  7643223----T:  7648297 	 St: c02d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7643223----T:  7651925 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7648297----T:  7653371 	 St: c02d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7651925----T:  7660627 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7653371----T:  7657183 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7657183----T:  7663595 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7660627----T:  7669329 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7663595----T:  7672297 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7669329----T:  7678031 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7672297----T:  7680999 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7678031----T:  7709224 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7680999----T:  7686514 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7686514----T:  7713476 	 St: c0309000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  7709224----T:  7770531 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7713476----T:  7716906 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7716906----T:  7776330 	 St: c0344000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  7770531----T:  7892091 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7776330----T:  7800002 	 St: c03c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7800002----T:  7898966 	 St: c03f0000 Sz: 851968 	 Sm: 0 	 T: memcpy_h2d(66.822418)
F:  7900704----T:  7903504 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7900704----T:  7909406 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7903504----T:  7911284 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7909406----T:  7918108 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7911284----T:  7914084 	 St: c04c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7914084----T:  7921864 	 St: c04c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7918108----T:  7934271 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7921864----T:  7925294 	 St: c0510000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7925294----T:  7932159 	 St: c0514000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7932159----T:  7940399 	 St: c0530000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7934271----T:  7965464 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7940399----T:  7943004 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7943004----T:  7946090 	 St: c04e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7946090----T:  7968353 	 St: c04e3000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F:  7965464----T:  8026771 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7968353----T:  7977055 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7977055----T:  7979660 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979660----T:  8040496 	 St: c0541000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  8042144----T:  8056434 	 St: c05c0000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  8042144----T:  8163704 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8056434----T:  8164813 	 St: c05dc000 Sz: 933888 	 Sm: 0 	 T: memcpy_h2d(73.179611)
F:  8170449----T:  8176861 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8170449----T:  8179151 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8176861----T:  8180673 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8186362----T:  8188967 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8186362----T:  8195064 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8188967----T:  8197207 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8195064----T:  8211227 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8197207----T:  8204529 	 St: c0710000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8204529----T:  8207615 	 St: c071d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8207615----T:  8215395 	 St: c0700000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8211227----T:  8242420 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8215395----T:  8218195 	 St: c070e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8218195----T:  8226897 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8226897----T:  8235137 	 St: c06f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8235137----T:  8237742 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8237742----T:  8253905 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8255214----T:  8274191 	 St: c0740000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  8255214----T:  8316521 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8274191----T:  8317615 	 St: c0766000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F:  8316521----T:  8438081 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8317615----T:  8358216 	 St: c07c0000 Sz: 344064 	 Sm: 0 	 T: memcpy_h2d(27.414585)
F:  8358216----T:  8440233 	 St: c0814000 Sz: 704512 	 Sm: 0 	 T: memcpy_h2d(55.379475)
F:  8697932----T:  8713026 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.191762)
F:  8713026----T:  8715561 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8715562----T:  8718097 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8940248----T:  9748300 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(545.612427)
F:  8941777----T:  8950017 	 St: c02d0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8941777----T:  8950479 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8950017----T:  8952622 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8950479----T:  8959181 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8952622----T:  8959034 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8959034----T:  8962846 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8959181----T:  8975344 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8962846----T:  8968807 	 St: c02c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8968807----T:  8973026 	 St: c02ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8973026----T:  8981728 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8975344----T:  9006537 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8981728----T:  8991355 	 St: c0300000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  8991355----T:  9014088 	 St: c0312000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  9006537----T:  9067844 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9014088----T:  9024644 	 St: c0340000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  9024644----T:  9076538 	 St: c0354000 Sz: 442368 	 Sm: 0 	 T: memcpy_h2d(35.039837)
F:  9067844----T:  9189404 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9076538----T:  9087560 	 St: c03c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  9087560----T:  9199234 	 St: c03d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  9201341----T:  9206415 	 St: c0510000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9201341----T:  9210043 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9206415----T:  9211489 	 St: c0518000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9210043----T:  9218745 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9211489----T:  9215708 	 St: c04c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9215708----T:  9221669 	 St: c04c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9218745----T:  9234908 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9221669----T:  9225099 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9225099----T:  9231964 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9231964----T:  9234569 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9234569----T:  9242809 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9234908----T:  9266101 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9242809----T:  9250131 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9250131----T:  9267701 	 St: c04ed000 Sz: 143360 	 Sm: 0 	 T: memcpy_h2d(11.863605)
F:  9267701----T:  9276403 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9277924----T:  9334524 	 St: c0540000 Sz: 483328 	 Sm: 0 	 T: memcpy_h2d(38.217422)
F:  9277924----T:  9339231 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9334524----T:  9340485 	 St: c05b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9339231----T:  9460791 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9340485----T:  9345126 	 St: c05c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9345126----T:  9463391 	 St: c05c7000 Sz: 1019904 	 Sm: 0 	 T: memcpy_h2d(79.854828)
F:  9470064----T:  9476929 	 St: c06f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9470064----T:  9478766 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9476929----T:  9480359 	 St: c06fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9478766----T:  9487468 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9480359----T:  9485000 	 St: c0700000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9485000----T:  9490515 	 St: c0707000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9487468----T:  9496170 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9490515----T:  9496476 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9496170----T:  9504872 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9496476----T:  9500695 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9500695----T:  9503300 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9503300----T:  9511540 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9504872----T:  9536065 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9511540----T:  9514626 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9514626----T:  9529384 	 St: c06d3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  9529384----T:  9545547 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9547120----T:  9564221 	 St: c0740000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  9547120----T:  9608427 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9564221----T:  9609527 	 St: c0762000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  9608427----T:  9729987 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9609527----T:  9687308 	 St: c07c0000 Sz: 667648 	 Sm: 0 	 T: memcpy_h2d(52.519245)
F:  9687308----T:  9732143 	 St: c0863000 Sz: 380928 	 Sm: 0 	 T: memcpy_h2d(30.273464)
F:  9970450----T:  9980730 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.941256)
F:  9980730----T:  9983265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9983266----T:  9985801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10207952----T: 11070789 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(582.604309)
F: 10209002----T: 10217242 	 St: c02f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10209002----T: 10217704 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10217242----T: 10219847 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10217704----T: 10226406 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10219847----T: 10222933 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10222933----T: 10230255 	 St: c0313000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10226406----T: 10235108 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10230255----T: 10236667 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10235108----T: 10258780 	 St: c04e0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 10236667----T: 10240479 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10240479----T: 10253367 	 St: c02c0000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10253367----T: 10258008 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10258008----T: 10266710 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10258780----T: 10274943 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10266710----T: 10282873 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10274943----T: 10336250 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10282873----T: 10292037 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10292037----T: 10345343 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 10336250----T: 10457810 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10345343----T: 10377947 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F: 10377947----T: 10467967 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F: 10469172----T: 10477412 	 St: c04f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10469172----T: 10477874 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10477412----T: 10480017 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10477874----T: 10486576 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10480017----T: 10482622 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10482622----T: 10490862 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10486576----T: 10495278 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10490862----T: 10498642 	 St: c04d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10495278----T: 10511441 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10498642----T: 10501442 	 St: c04de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10501442----T: 10510144 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10510144----T: 10518846 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10511441----T: 10535113 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 10518846----T: 10542518 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10535113----T: 10596420 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10542518----T: 10547159 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10547159----T: 10605171 	 St: c0547000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 10606304----T: 10629507 	 St: c05c0000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F: 10606304----T: 10727864 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10629507----T: 10728941 	 St: c05ef000 Sz: 856064 	 Sm: 0 	 T: memcpy_h2d(67.139771)
F: 10729800----T: 10733612 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10729800----T: 10738502 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10733612----T: 10740024 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10738502----T: 10747204 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10740024----T: 10744243 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10744243----T: 10750204 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10747204----T: 10755906 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10750204----T: 10752809 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10755906----T: 10771601 	 St: c06e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 10755906----T: 10764608 	 St: c0950000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10764608----T: 10773310 	 St: c08e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10771601----T: 10785423 	 St: c0700000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 10773310----T: 10782012 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10782012----T: 10790714 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10790714----T: 10809222 	 St: c071b000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F: 10790714----T: 10799416 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10799416----T: 10808118 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10808118----T: 10816820 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10809222----T: 10811827 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10811827----T: 10820067 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10816820----T: 10832983 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10832983----T: 10864176 	 St: c0920000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10832983----T: 10841685 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10841685----T: 10857848 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10864176----T: 10880339 	 St: c0980000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10881372----T: 10886013 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10881372----T: 10942679 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10886013----T: 10944025 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 10942679----T: 11064239 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10944025----T: 10961595 	 St: c07c0000 Sz: 143360 	 Sm: 0 	 T: memcpy_h2d(11.863605)
F: 10961595----T: 11066678 	 St: c07e3000 Sz: 905216 	 Sm: 0 	 T: memcpy_h2d(70.954086)
F: 11292939----T: 11296200 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.201891)
F: 11296200----T: 11298735 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11298736----T: 11301271 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11523422----T: 11549879 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(17.864281)
F: 11524679----T: 11527284 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11524679----T: 11533381 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11527284----T: 11535524 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11533382----T: 11542084 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11535524----T: 11538129 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11538129----T: 11546369 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11772029----T: 11775197 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.139095)
F: 11775197----T: 11777732 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11777733----T: 11780338 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11777733----T: 11785973 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11788578----T: 11791183 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11788578----T: 11796818 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11799423----T: 11802028 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11799423----T: 11815118 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11817723----T: 11820328 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11817723----T: 11848446 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11851051----T: 11853656 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11851051----T: 11911887 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11914492----T: 11917097 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11914492----T: 11953211 	 St: 0 Sz: 327680 	 Sm: 0 	 T: device_sync(26.143822)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6834641(cycle), 4614.882324(us)
Tot_kernel_exec_time_and_fault_time: 18897386(cycle), 12759.882812(us)
Tot_memcpy_h2d_time: 6428363(cycle), 4340.555664(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6456248(cycle), 4359.384277(us)
Tot_devicesync_time: 178083(cycle), 120.245102(us)
Tot_writeback_time: 5135901(cycle), 3467.860352(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5341869(cycle), 3606.933838(us)
GPGPU-Sim: *** exit detected ***
